<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>py32 HAL: /home/bdroy/py32-base/Example-LL-GPIO/Libraries/PY32F0xx_HAL_Driver/Inc/py32f0xx_hal_rcc.h Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">py32 HAL
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "../../search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('da/d45/py32f0xx__hal__rcc_8h_source.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">py32f0xx_hal_rcc.h</div></div>
</div><!--header-->
<div class="contents">
<a href="../../da/d45/py32f0xx__hal__rcc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#ifndef __PY32F0xx_HAL_RCC_H</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#define __PY32F0xx_HAL_RCC_H</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#include &quot;<a class="code" href="../../da/d66/py32f0xx__hal__def_8h.html">py32f0xx_hal_def.h</a>&quot;</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">/* Defines used for Flags */</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="../../df/d97/group___r_c_c___private___constants.html#ga56feb1abcd35b22427fa55164c585afa">   47</a></span><span class="preprocessor">#define CR_REG_INDEX              1U</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="../../df/d97/group___r_c_c___private___constants.html#ga114b3e5b2a2cdb5d85f65511fe085a6d">   48</a></span><span class="preprocessor">#define BDCR_REG_INDEX            2U</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="../../df/d97/group___r_c_c___private___constants.html#gab9507f2d9ee5d477b11363b052cd07c8">   49</a></span><span class="preprocessor">#define CSR_REG_INDEX             3U</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="../../df/d97/group___r_c_c___private___constants.html#ga80017c6bf8a5c6f53a1a21bb8db93a82">   51</a></span><span class="preprocessor">#define RCC_FLAG_MASK             0x1FU</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">/* Define used for IS_RCC_CLOCKTYPE() */</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="../../df/d97/group___r_c_c___private___constants.html#ga3817129a019f0bb1575a57f5f6a29e02">   54</a></span><span class="preprocessor">#define RCC_CLOCKTYPE_ALL              (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1)  </span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="preprocessor">#if (defined(PY32F003PRE) || defined(PY32F002APRE))</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="preprocessor">#define IS_RCC_OSCILLATORTYPE(__OSCILLATOR__) (((__OSCILLATOR__) == RCC_OSCILLATORTYPE_NONE)                           || \</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE) || \</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI) || \</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI))</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="../../df/d48/group___r_c_c___private___macros.html#ga68584e3b585c1c1770d504a030d0dd34">   69</a></span><span class="preprocessor">#define IS_RCC_OSCILLATORTYPE(__OSCILLATOR__) (((__OSCILLATOR__) == RCC_OSCILLATORTYPE_NONE)                           || \</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE) || \</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI) || \</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI) || \</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE))</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span> </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="../../df/d48/group___r_c_c___private___macros.html#ga3c9bb7f31e4cd8436a41ae33c8908226">   76</a></span><span class="preprocessor">#define IS_RCC_HSE(__HSE__)          (((__HSE__) == RCC_HSE_OFF) || ((__HSE__) == RCC_HSE_ON) || \</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="preprocessor">                                      ((__HSE__) == RCC_HSE_BYPASS))</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">#if defined(PY32F002APRE)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">#define IS_RCC_HSE_FREQ(__FREQ__)    (((__FREQ__) == RCC_HSE_4_8MHz) || ((__FREQ__) == RCC_HSE_8_16MHz) || \</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="preprocessor">                                      ((__FREQ__) == RCC_HSE_16_24MHz))</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="../../df/d48/group___r_c_c___private___macros.html#ga4783897a187c0c9c0a09778ec0c67273">   83</a></span><span class="preprocessor">#define IS_RCC_HSE_FREQ(__FREQ__)    (((__FREQ__) == RCC_HSE_4_8MHz) || ((__FREQ__) == RCC_HSE_8_16MHz) || \</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">                                      ((__FREQ__) == RCC_HSE_16_32MHz))</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span> </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">#if defined(RCC_LSE_SUPPORT)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">#define IS_RCC_LSE(__LSE__)          (((__LSE__) == RCC_LSE_OFF) || ((__LSE__) == RCC_LSE_ON) || \</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">                                      ((__LSE__) == RCC_LSE_BYPASS))</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span> </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="../../df/d48/group___r_c_c___private___macros.html#ga230f351a740560f6b51cdc4b7051606e">   92</a></span><span class="preprocessor">#define IS_RCC_HSI(__HSI__)          (((__HSI__) == RCC_HSI_OFF) || ((__HSI__) == RCC_HSI_ON))</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">#if defined(PY32F002APRE)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">#define IS_RCC_HSI_CALIBRATION_VALUE(__VALUE__) ((__VALUE__) == RCC_HSICALIBRATION_8MHz     || \</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">                                                 (__VALUE__) == RCC_HSICALIBRATION_24MHz)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="../../df/d48/group___r_c_c___private___macros.html#ga1715cf2ee55db0d5b63b242ed63dab5b">   98</a></span><span class="preprocessor">#define IS_RCC_HSI_CALIBRATION_VALUE(__VALUE__) (((__VALUE__) == RCC_HSICALIBRATION_4MHz)     || \</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">                                                 ((__VALUE__) == RCC_HSICALIBRATION_8MHz)     || \</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">                                                 ((__VALUE__) == RCC_HSICALIBRATION_16MHz)    || \</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">                                                 ((__VALUE__) == RCC_HSICALIBRATION_22p12MHz) || \</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="preprocessor">                                                 ((__VALUE__) == RCC_HSICALIBRATION_24MHz))</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="../../df/d48/group___r_c_c___private___macros.html#ga7f9dbd8dac175c372a5ca1ccd18551fd">  105</a></span><span class="preprocessor">#define IS_RCC_HSIDIV(__DIV__)            (((__DIV__) == RCC_HSI_DIV1)  || ((__DIV__) == RCC_HSI_DIV2) || \</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">                                           ((__DIV__) == RCC_HSI_DIV4)  || ((__DIV__) == RCC_HSI_DIV8) || \</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">                                           ((__DIV__) == RCC_HSI_DIV16) || ((__DIV__) == RCC_HSI_DIV32)|| \</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">                                           ((__DIV__) == RCC_HSI_DIV64) || ((__DIV__) == RCC_HSI_DIV128))</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>                                         </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="../../df/d48/group___r_c_c___private___macros.html#ga2961f77a4ee7870f36d9f7f6729a0608">  110</a></span><span class="preprocessor">#define IS_RCC_LSI(__LSI__)               (((__LSI__) == RCC_LSI_OFF) || ((__LSI__) == RCC_LSI_ON))</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span> </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">#if defined(RCC_PLL_SUPPORT)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">#define IS_RCC_PLL(__PLL__)               (((__PLL__) == RCC_PLL_NONE) ||((__PLL__) == RCC_PLL_OFF) || \</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">                                           ((__PLL__) == RCC_PLL_ON))</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span> </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">#define IS_RCC_PLLSOURCE(__SOURCE__)      (((__SOURCE__) == RCC_PLLSOURCE_NONE) || \</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="preprocessor">                                           ((__SOURCE__) == RCC_PLLSOURCE_HSI)  || \</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">                                           ((__SOURCE__) == RCC_PLLSOURCE_HSE))</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>                                         </div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="../../df/d48/group___r_c_c___private___macros.html#ga5639cc7f37f0cb7ce1e5d0f3918a48ba">  121</a></span><span class="preprocessor">#define IS_RCC_CLOCKTYPE(__CLK__)         ((((__CLK__) &amp; RCC_CLOCKTYPE_ALL) != 0x00UL) &amp;&amp; (((__CLK__) &amp; ~RCC_CLOCKTYPE_ALL) == 0x00UL))</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">#if (defined(PY32F003PRE) || defined(PY32F002APRE))</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">#define IS_RCC_SYSCLKSOURCE(__SOURCE__)   (((__SOURCE__) == RCC_SYSCLKSOURCE_HSI)  || \</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">                                            ((__SOURCE__) == RCC_SYSCLKSOURCE_HSE) || \</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">                                            ((__SOURCE__) == RCC_SYSCLKSOURCE_LSI))</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="../../df/d48/group___r_c_c___private___macros.html#ga7dc6fce00c2191e691fb2b17dd176d65">  128</a></span><span class="preprocessor">#define IS_RCC_SYSCLKSOURCE(__SOURCE__)   (((__SOURCE__) == RCC_SYSCLKSOURCE_HSI)  || \</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">                                            ((__SOURCE__) == RCC_SYSCLKSOURCE_HSE)  || \</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">                                            ((__SOURCE__) == RCC_SYSCLKSOURCE_LSE)  || \</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">                                            ((__SOURCE__) == RCC_SYSCLKSOURCE_LSI)  || \</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="preprocessor">                                            ((__SOURCE__) == RCC_SYSCLKSOURCE_PLLCLK))</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span> </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="../../df/d48/group___r_c_c___private___macros.html#ga0f01b4d9e55bcb7fcbd2c08f6d7bb5b3">  135</a></span><span class="preprocessor">#define IS_RCC_HCLK(__HCLK__)             (((__HCLK__) == RCC_SYSCLK_DIV1)   || ((__HCLK__) == RCC_SYSCLK_DIV2)   || \</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">                                           ((__HCLK__) == RCC_SYSCLK_DIV4)   || ((__HCLK__) == RCC_SYSCLK_DIV8)   || \</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="preprocessor">                                           ((__HCLK__) == RCC_SYSCLK_DIV16)  || ((__HCLK__) == RCC_SYSCLK_DIV64)  || \</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">                                           ((__HCLK__) == RCC_SYSCLK_DIV128) || ((__HCLK__) == RCC_SYSCLK_DIV256) || \</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">                                           ((__HCLK__) == RCC_SYSCLK_DIV512))</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span> </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="../../df/d48/group___r_c_c___private___macros.html#ga378b8fcc2e64326f6f98b30cb3fc22d9">  141</a></span><span class="preprocessor">#define IS_RCC_PCLK(__PCLK__)             (((__PCLK__) == RCC_HCLK_DIV1) || ((__PCLK__) == RCC_HCLK_DIV2) || \</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">                                           ((__PCLK__) == RCC_HCLK_DIV4) || ((__PCLK__) == RCC_HCLK_DIV8) || \</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">                                           ((__PCLK__) == RCC_HCLK_DIV16))</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">#if defined(RCC_LSE_SUPPORT)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">#define IS_RCC_RTCCLKSOURCE(__SOURCE__)   (((__SOURCE__) == RCC_RTCCLKSOURCE_NONE) || \</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">                                           ((__SOURCE__) == RCC_RTCCLKSOURCE_LSE) || \</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">                                           ((__SOURCE__) == RCC_RTCCLKSOURCE_LSI) || \</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">                                           ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV128))</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="../../df/d48/group___r_c_c___private___macros.html#gacd1d98013cd9a28e8b1544adf931e7b3">  150</a></span><span class="preprocessor">#define IS_RCC_RTCCLKSOURCE(__SOURCE__)   (((__SOURCE__) == RCC_RTCCLKSOURCE_NONE) || \</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">                                           ((__SOURCE__) == RCC_RTCCLKSOURCE_LSI) || \</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">                                           ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV128))</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="../../df/d48/group___r_c_c___private___macros.html#ga5368a0b11fbade7ce74f2903dd39b46a">  155</a></span><span class="preprocessor">#define IS_RCC_MCO(__MCOX__)              ((__MCOX__) == RCC_MCO1)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span> </div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">#if (defined(PY32F003PRE) || defined(PY32F002APRE))</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">#define IS_RCC_MCO1SOURCE(__SOURCE__) (((__SOURCE__) == RCC_MCO1SOURCE_NOCLOCK) || \</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">                                       ((__SOURCE__) == RCC_MCO1SOURCE_SYSCLK) || \</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">                                       ((__SOURCE__) == RCC_MCO1SOURCE_HSI) || \</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">                                       ((__SOURCE__) == RCC_MCO1SOURCE_HSE) || \</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">                                       ((__SOURCE__) == RCC_MCO1SOURCE_LSI))</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="../../df/d48/group___r_c_c___private___macros.html#ga17690472f266a032db5324907a0ddc31">  164</a></span><span class="preprocessor">#define IS_RCC_MCO1SOURCE(__SOURCE__) (((__SOURCE__) == RCC_MCO1SOURCE_NOCLOCK) || \</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">                                       ((__SOURCE__) == RCC_MCO1SOURCE_SYSCLK) || \</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">                                       ((__SOURCE__) == RCC_MCO1SOURCE_HSI) || \</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">                                       ((__SOURCE__) == RCC_MCO1SOURCE_HSE) || \</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">                                       ((__SOURCE__) == RCC_MCO1SOURCE_PLLCLK) || \</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="preprocessor">                                       ((__SOURCE__) == RCC_MCO1SOURCE_LSI) || \</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">                                       ((__SOURCE__) == RCC_MCO1SOURCE_LSE))</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span> </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="../../df/d48/group___r_c_c___private___macros.html#gab281379d2f6361a20a082259be63af0f">  173</a></span><span class="preprocessor">#define IS_RCC_MCODIV(__DIV__)        (((__DIV__) == RCC_MCODIV_1) || ((__DIV__) == RCC_MCODIV_2) || \</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">                                       ((__DIV__) == RCC_MCODIV_4) || ((__DIV__) == RCC_MCODIV_8) || \</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">                                       ((__DIV__) == RCC_MCODIV_16)|| ((__DIV__) == RCC_MCODIV_32) || \</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">                                       ((__DIV__) == RCC_MCODIV_64)|| ((__DIV__) == RCC_MCODIV_128))</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">#if defined(RCC_LSE_SUPPORT)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">#define IS_RCC_LSE_DRIVE(__DRIVE__)   (((__DRIVE__) == RCC_LSEDRIVE_LOW)        || \</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">                                       ((__DRIVE__) == RCC_LSEDRIVE_MEDIUM)     || \</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">                                       ((__DRIVE__) == RCC_LSEDRIVE_HIGH))</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">#if defined(RCC_PLL_SUPPORT)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>{</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>  uint32_t PLLState;   </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>  uint32_t PLLSource;  </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>} RCC_PLLInitTypeDef;</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="../../da/df4/struct_r_c_c___osc_init_type_def.html">  207</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>{</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="../../da/df4/struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3">  209</a></span>  uint32_t <a class="code hl_variable" href="../../da/df4/struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3">OscillatorType</a>;       </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="../../da/df4/struct_r_c_c___osc_init_type_def.html#ad499b1bbeeb8096235b534a9bfa53c9d">  212</a></span>  uint32_t <a class="code hl_variable" href="../../da/df4/struct_r_c_c___osc_init_type_def.html#ad499b1bbeeb8096235b534a9bfa53c9d">HSEState</a>;             </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="../../da/df4/struct_r_c_c___osc_init_type_def.html#a04d9f369e63432608cf9a0bebb84f71b">  215</a></span>  uint32_t <a class="code hl_variable" href="../../da/df4/struct_r_c_c___osc_init_type_def.html#a04d9f369e63432608cf9a0bebb84f71b">HSEFreq</a>;              </div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">#if defined(RCC_LSE_SUPPORT)</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>  uint32_t LSEState;             </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>  uint32_t LSEDriver;            </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="../../da/df4/struct_r_c_c___osc_init_type_def.html#a49183e0be5cf522de0fa1968df0bf0d7">  224</a></span>  uint32_t <a class="code hl_variable" href="../../da/df4/struct_r_c_c___osc_init_type_def.html#a49183e0be5cf522de0fa1968df0bf0d7">HSIState</a>;             </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="../../da/df4/struct_r_c_c___osc_init_type_def.html#a621a40ae95fb6f4f35c5a25b59dfc5f5">  227</a></span>  uint32_t <a class="code hl_variable" href="../../da/df4/struct_r_c_c___osc_init_type_def.html#a621a40ae95fb6f4f35c5a25b59dfc5f5">HSIDiv</a>;               </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="../../da/df4/struct_r_c_c___osc_init_type_def.html#ad28b977e258a3ee788cd6c2d72430c30">  230</a></span>  uint32_t <a class="code hl_variable" href="../../da/df4/struct_r_c_c___osc_init_type_def.html#ad28b977e258a3ee788cd6c2d72430c30">HSICalibrationValue</a>;  </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="../../da/df4/struct_r_c_c___osc_init_type_def.html#a9acc15f6278f950ef02d5d6f819f68e8">  233</a></span>  uint32_t <a class="code hl_variable" href="../../da/df4/struct_r_c_c___osc_init_type_def.html#a9acc15f6278f950ef02d5d6f819f68e8">LSIState</a>;             </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="preprocessor">#if defined(RCC_PLL_SUPPORT)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>  RCC_PLLInitTypeDef PLL;        </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span> </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>} <a class="code hl_struct" href="../../da/df4/struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a>;</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span> </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="../../d1/dbd/struct_r_c_c___clk_init_type_def.html">  244</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>{</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="../../d1/dbd/struct_r_c_c___clk_init_type_def.html#afe92b105bff8e698233c286bb3018384">  246</a></span>  uint32_t <a class="code hl_variable" href="../../d1/dbd/struct_r_c_c___clk_init_type_def.html#afe92b105bff8e698233c286bb3018384">ClockType</a>;             </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="../../d1/dbd/struct_r_c_c___clk_init_type_def.html#a02b70c23b593a55814d887f483ea0871">  249</a></span>  uint32_t <a class="code hl_variable" href="../../d1/dbd/struct_r_c_c___clk_init_type_def.html#a02b70c23b593a55814d887f483ea0871">SYSCLKSource</a>;          </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="../../d1/dbd/struct_r_c_c___clk_init_type_def.html#a082c91ea9f270509aca7ae6ec42c2a54">  252</a></span>  uint32_t <a class="code hl_variable" href="../../d1/dbd/struct_r_c_c___clk_init_type_def.html#a082c91ea9f270509aca7ae6ec42c2a54">AHBCLKDivider</a>;         </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="../../d1/dbd/struct_r_c_c___clk_init_type_def.html#a994aca51c40decfc340e045da1a6ca19">  255</a></span>  uint32_t <a class="code hl_variable" href="../../d1/dbd/struct_r_c_c___clk_init_type_def.html#a994aca51c40decfc340e045da1a6ca19">APB1CLKDivider</a>;        </div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>} <a class="code hl_struct" href="../../d1/dbd/struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a>;</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span> </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="../../d8/d19/group___r_c_c___timeout___value.html#gae578b5efd6bd38193ab426ce65cb77b1">  273</a></span><span class="preprocessor">#define RCC_DBP_TIMEOUT_VALUE          2U                   </span><span class="comment">/* 2 ms (minimum Tick + 1)  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="preprocessor">#if defined(RCC_LSE_SUPPORT)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="preprocessor">#define RCC_LSE_TIMEOUT_VALUE          LSE_STARTUP_TIMEOUT  </span><span class="comment">/* LSE timeout in ms        */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="../../da/d55/group___r_c_c___oscillator___type.html#ga5a790362c5d7c4263f0f75a7367dd6b9">  284</a></span><span class="preprocessor">#define RCC_OSCILLATORTYPE_NONE        0x00000000U   </span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="../../da/d55/group___r_c_c___oscillator___type.html#ga28cacd402dec84e548c9e4ba86d4603f">  285</a></span><span class="preprocessor">#define RCC_OSCILLATORTYPE_HSE         0x00000001U   </span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="../../da/d55/group___r_c_c___oscillator___type.html#gaa7ff7cbe9b0c2c511b0d0555e2a32a23">  286</a></span><span class="preprocessor">#define RCC_OSCILLATORTYPE_HSI         0x00000002U   </span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="preprocessor">#if defined(RCC_LSE_SUPPORT)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="preprocessor">#define RCC_OSCILLATORTYPE_LSE         0x00000004U   </span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="../../da/d55/group___r_c_c___oscillator___type.html#ga3b7abb8ce0544cca0aa4550540194ce2">  290</a></span><span class="preprocessor">#define RCC_OSCILLATORTYPE_LSI         0x00000008U   </span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="../../d8/de0/group___r_c_c___h_s_e___config.html#ga1616626d23fbce440398578855df6f97">  298</a></span><span class="preprocessor">#define RCC_HSE_OFF                    0x00000000U                                </span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="../../d8/de0/group___r_c_c___h_s_e___config.html#gabc4f70a44776c557af20496b04d9a9db">  299</a></span><span class="preprocessor">#define RCC_HSE_ON                     RCC_CR_HSEON                               </span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="../../d8/de0/group___r_c_c___h_s_e___config.html#ga5ca515db2d5c4d5bdb9ee3d154df2704">  300</a></span><span class="preprocessor">#define RCC_HSE_BYPASS                 ((uint32_t)(RCC_CR_HSEBYP | RCC_CR_HSEON)) </span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="../../df/d05/group___r_c_c___h_s_e___freq.html#gaee2b46943fc922cdb84baef96ac5d4f3">  308</a></span><span class="preprocessor">#define RCC_HSE_4_8MHz                 RCC_ECSCR_HSE_FREQ_0</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="../../df/d05/group___r_c_c___h_s_e___freq.html#gacabcd63100f05b9d1c348a76e48ae36f">  309</a></span><span class="preprocessor">#define RCC_HSE_8_16MHz                RCC_ECSCR_HSE_FREQ_1</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="preprocessor">#if defined(PY32F002APRE)</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="preprocessor">#define RCC_HSE_16_24MHz               (RCC_ECSCR_HSE_FREQ_0 | RCC_ECSCR_HSE_FREQ_1)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="../../df/d05/group___r_c_c___h_s_e___freq.html#ga20a869c9748d253a3840476228f1311f">  313</a></span><span class="preprocessor">#define RCC_HSE_16_32MHz               (RCC_ECSCR_HSE_FREQ_0 | RCC_ECSCR_HSE_FREQ_1)</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span> </div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="preprocessor">#if defined(RCC_LSE_SUPPORT)</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="preprocessor">#define RCC_LSE_OFF                    0x00000000U                                    </span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="preprocessor">#define RCC_LSE_ON                     RCC_BDCR_LSEON                                 </span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="preprocessor">#define RCC_LSE_BYPASS                 ((uint32_t)(RCC_BDCR_LSEBYP | RCC_BDCR_LSEON)) </span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="preprocessor">#define RCC_LSEDRIVE_LOW                 RCC_ECSCR_LSE_DRIVER_0                               </span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="preprocessor">#define RCC_LSEDRIVE_MEDIUM              RCC_ECSCR_LSE_DRIVER_1                               </span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="preprocessor">#define RCC_LSEDRIVE_HIGH                (RCC_ECSCR_LSE_DRIVER_0 | RCC_ECSCR_LSE_DRIVER_1)    </span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="../../d1/d04/group___r_c_c___h_s_i___config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">  343</a></span><span class="preprocessor">#define RCC_HSI_OFF                    0x00000000U            </span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="../../d1/d04/group___r_c_c___h_s_i___config.html#ga0bf09ef9e46d5da25cced7b3122f92f5">  344</a></span><span class="preprocessor">#define RCC_HSI_ON                     RCC_CR_HSION           </span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="preprocessor">#if defined(PY32F002APRE)</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="preprocessor">#define RCC_HSICALIBRATION_8MHz        ((0x1&lt;&lt;13) | ((*(uint32_t *)(0x1FFF0F04)) &amp; 0x1FFF))  </span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="preprocessor">#define RCC_HSICALIBRATION_24MHz       ((0x4&lt;&lt;13) | ((*(uint32_t *)(0x1FFF0F10)) &amp; 0x1FFF))  </span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="../../d5/d78/group___r_c_c___h_s_i___calibration.html#gadb3c2f10a7e50e4669550dc7ebd17f0b">  356</a></span><span class="preprocessor">#define RCC_HSICALIBRATION_4MHz        ((0x0&lt;&lt;13) | ((*(uint32_t *)(0x1FFF0F00)) &amp; 0x1FFF))  </span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="../../d5/d78/group___r_c_c___h_s_i___calibration.html#ga659f06c0908ea6becb72d1662bf41c9b">  357</a></span><span class="preprocessor">#define RCC_HSICALIBRATION_8MHz        ((0x1&lt;&lt;13) | ((*(uint32_t *)(0x1FFF0F04)) &amp; 0x1FFF))  </span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="../../d5/d78/group___r_c_c___h_s_i___calibration.html#ga47948dcb2d9fe160c713903fcb971824">  358</a></span><span class="preprocessor">#define RCC_HSICALIBRATION_16MHz       ((0x2&lt;&lt;13) | ((*(uint32_t *)(0x1FFF0F08)) &amp; 0x1FFF))  </span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="../../d5/d78/group___r_c_c___h_s_i___calibration.html#ga4b449f7d8c5f7c68f5878da94eb0c194">  359</a></span><span class="preprocessor">#define RCC_HSICALIBRATION_22p12MHz    ((0x3&lt;&lt;13) | ((*(uint32_t *)(0x1FFF0F0C)) &amp; 0x1FFF))  </span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="../../d5/d78/group___r_c_c___h_s_i___calibration.html#ga6970ab8c11c45190f0d9b9a6884d0cf6">  360</a></span><span class="preprocessor">#define RCC_HSICALIBRATION_24MHz       ((0x4&lt;&lt;13) | ((*(uint32_t *)(0x1FFF0F10)) &amp; 0x1FFF))  </span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span> </div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="../../d5/d09/group___r_c_c___h_s_i___div.html#ga47ea1a7697d9e3f7eda06b45bc7f4db6">  370</a></span><span class="preprocessor">#define RCC_HSI_DIV1                   0x00000000U                                        </span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="../../d5/d09/group___r_c_c___h_s_i___div.html#ga38a54d39b6808f476a0a81b47a4f50f8">  371</a></span><span class="preprocessor">#define RCC_HSI_DIV2                   RCC_CR_HSIDIV_0                                    </span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="../../d5/d09/group___r_c_c___h_s_i___div.html#ga3280982afa72662f07301844a8272d1e">  372</a></span><span class="preprocessor">#define RCC_HSI_DIV4                   RCC_CR_HSIDIV_1                                    </span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="../../d5/d09/group___r_c_c___h_s_i___div.html#ga06315b229d36c98402286f0b48f85d99">  373</a></span><span class="preprocessor">#define RCC_HSI_DIV8                   (RCC_CR_HSIDIV_1|RCC_CR_HSIDIV_0)                  </span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="../../d5/d09/group___r_c_c___h_s_i___div.html#ga53a5667c8d0a738236054a62ea9a06e1">  374</a></span><span class="preprocessor">#define RCC_HSI_DIV16                  RCC_CR_HSIDIV_2                                    </span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="../../d5/d09/group___r_c_c___h_s_i___div.html#ga02a19e7c99a6d747ed28d4a7b50115e7">  375</a></span><span class="preprocessor">#define RCC_HSI_DIV32                  (RCC_CR_HSIDIV_2|RCC_CR_HSIDIV_0)                  </span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="../../d5/d09/group___r_c_c___h_s_i___div.html#ga40072a748e39bfdd921e7d745eeb871e">  376</a></span><span class="preprocessor">#define RCC_HSI_DIV64                  (RCC_CR_HSIDIV_2|RCC_CR_HSIDIV_1)                  </span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="../../d5/d09/group___r_c_c___h_s_i___div.html#ga4a1d9f3bc8669fa718c569c135b50ed4">  377</a></span><span class="preprocessor">#define RCC_HSI_DIV128                 (RCC_CR_HSIDIV_2|RCC_CR_HSIDIV_1|RCC_CR_HSIDIV_0)  </span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="../../df/d5b/group___r_c_c___l_s_i___config.html#gaa1710927d79a2032f87f039c4a27356a">  385</a></span><span class="preprocessor">#define RCC_LSI_OFF                    0x00000000U            </span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="../../df/d5b/group___r_c_c___l_s_i___config.html#ga6b364ac3500e60b6bff695ee518c87d6">  386</a></span><span class="preprocessor">#define RCC_LSI_ON                     RCC_CSR_LSION          </span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="preprocessor">#if defined(RCC_PLL_SUPPORT)</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="preprocessor">#define RCC_PLL_NONE                   0x00000000U </span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="preprocessor">#define RCC_PLL_OFF                    0x00000001U </span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="preprocessor">#define RCC_PLL_ON                     0x00000002U </span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="preprocessor">#define RCC_PLLSOURCE_NONE             0x00000000U             </span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="preprocessor">#define RCC_PLLSOURCE_HSI              RCC_PLLCFGR_PLLSRC_HSI  </span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="preprocessor">#define RCC_PLLSOURCE_HSE              RCC_PLLCFGR_PLLSRC_HSE  </span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="../../da/d6a/group___r_c_c___system___clock___type.html#ga7e721f5bf3fe925f78dae0356165332e">  414</a></span><span class="preprocessor">#define RCC_CLOCKTYPE_SYSCLK           0x00000001U  </span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="../../da/d6a/group___r_c_c___system___clock___type.html#gaa5330efbd790632856a2b15851517ef9">  415</a></span><span class="preprocessor">#define RCC_CLOCKTYPE_HCLK             0x00000002U  </span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="../../da/d6a/group___r_c_c___system___clock___type.html#gab00c7b70f0770a616be4b5df45a454c4">  416</a></span><span class="preprocessor">#define RCC_CLOCKTYPE_PCLK1            0x00000004U  </span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="../../d0/dd0/group___r_c_c___system___clock___source.html#gaaeeb699502e7d7a9f1b5d57fcf1f5095">  424</a></span><span class="preprocessor">#define RCC_SYSCLKSOURCE_HSI           0x00000000U                       </span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="../../d0/dd0/group___r_c_c___system___clock___source.html#ga9116d0627e1e7f33c48e1357b9a35a1c">  425</a></span><span class="preprocessor">#define RCC_SYSCLKSOURCE_HSE           RCC_CFGR_SW_0                     </span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="preprocessor">#if defined(RCC_PLL_SUPPORT)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="preprocessor">#define RCC_SYSCLKSOURCE_PLLCLK        RCC_CFGR_SW_1                     </span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="../../d0/dd0/group___r_c_c___system___clock___source.html#gafd81d39139ae1b087b751f5215d0c730">  429</a></span><span class="preprocessor">#define RCC_SYSCLKSOURCE_LSI           (RCC_CFGR_SW_1 | RCC_CFGR_SW_0)   </span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="preprocessor">#if defined(RCC_LSE_SUPPORT)</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="preprocessor">#define RCC_SYSCLKSOURCE_LSE           RCC_CFGR_SW_2                     </span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="../../da/d65/group___r_c_c___system___clock___source___status.html#ga0d6c2b0b2d59e6591295649853bb2abd">  440</a></span><span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_HSI    0x00000000U                       </span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="../../da/d65/group___r_c_c___system___clock___source___status.html#ga3847769265bf19becf7b976a7e908a64">  441</a></span><span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_0                    </span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="preprocessor">#if defined(RCC_PLL_SUPPORT)</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_PLLCLK RCC_CFGR_SWS_1                    </span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="../../da/d65/group___r_c_c___system___clock___source___status.html#ga5af6b8ed9e8bc883fc7483547bfd6992">  445</a></span><span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_LSI    (RCC_CFGR_SWS_1 | RCC_CFGR_SWS_0) </span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="preprocessor">#if defined(RCC_LSE_SUPPORT)</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_LSE    RCC_CFGR_SWS_2                    </span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="../../db/d31/group___r_c_c___a_h_b___clock___source.html#ga226f5bf675015ea677868132b6b83494">  456</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV1                0x00000000U                                                             </span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="../../db/d31/group___r_c_c___a_h_b___clock___source.html#gac37c0610458a92e3cb32ec81014625c3">  457</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV2                RCC_CFGR_HPRE_3                                                         </span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="../../db/d31/group___r_c_c___a_h_b___clock___source.html#ga6fd3652d6853563cdf388a4386b9d22f">  458</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV4                (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_0)                                     </span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="../../db/d31/group___r_c_c___a_h_b___clock___source.html#ga7def31373854ba9c72bb76b1d13e3aad">  459</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV8                (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_1)                                     </span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="../../db/d31/group___r_c_c___a_h_b___clock___source.html#ga895462b261e03eade3d0139cc1327a51">  460</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV16               (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_1 | RCC_CFGR_HPRE_0)                   </span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="../../db/d31/group___r_c_c___a_h_b___clock___source.html#ga73814b5a7ee000687ec8334637ca5b14">  461</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV64               (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2)                                     </span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="../../db/d31/group___r_c_c___a_h_b___clock___source.html#ga43eddf4d4160df30548a714dce102ad8">  462</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV128              (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_0)                   </span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="../../db/d31/group___r_c_c___a_h_b___clock___source.html#ga94956d6e9c3a78230bf660b838f987e2">  463</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV256              (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1)                   </span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="../../db/d31/group___r_c_c___a_h_b___clock___source.html#gabe18a9d55c0858bbfe3db657fb64c76d">  464</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV512              (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1 | RCC_CFGR_HPRE_0) </span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="../../d6/da0/group___r_c_c___a_p_b1___clock___source.html#ga8e3fcdef0e5d77bb61a52420fe1e9fbc">  472</a></span><span class="preprocessor">#define RCC_HCLK_DIV1                  0x00000000U                                           </span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="../../d6/da0/group___r_c_c___a_p_b1___clock___source.html#ga4d2ebcf280d85e8449a5fb7b994b5169">  473</a></span><span class="preprocessor">#define RCC_HCLK_DIV2                  RCC_CFGR_PPRE_2                                       </span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="../../d6/da0/group___r_c_c___a_p_b1___clock___source.html#ga85b5f4fd936e22a3f4df5ed756f6e083">  474</a></span><span class="preprocessor">#define RCC_HCLK_DIV4                  (RCC_CFGR_PPRE_2 | RCC_CFGR_PPRE_0)                   </span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="../../d6/da0/group___r_c_c___a_p_b1___clock___source.html#gadb18bc60e2c639cb59244bedb54f7bb3">  475</a></span><span class="preprocessor">#define RCC_HCLK_DIV8                  (RCC_CFGR_PPRE_2 | RCC_CFGR_PPRE_1)                   </span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="../../d6/da0/group___r_c_c___a_p_b1___clock___source.html#ga27ac27d48360121bc2dc68b99dc8845d">  476</a></span><span class="preprocessor">#define RCC_HCLK_DIV16                 (RCC_CFGR_PPRE_2 | RCC_CFGR_PPRE_1 | RCC_CFGR_PPRE_0) </span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="preprocessor">#if defined(RCC_BDCR_RTCSEL)</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="preprocessor">#define RCC_RTCCLKSOURCE_NONE          0x00000000U            </span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="preprocessor">#if defined(RCC_LSE_SUPPORT)</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="preprocessor">#define RCC_RTCCLKSOURCE_LSE           RCC_BDCR_RTCSEL_0      </span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="preprocessor">#define RCC_RTCCLKSOURCE_LSI           RCC_BDCR_RTCSEL_1      </span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV128    RCC_BDCR_RTCSEL        </span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span> </div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="../../de/d11/group___r_c_c___m_c_o___index.html#gad9bc2abe13f0d3e62a5f9aa381927eb3">  499</a></span><span class="preprocessor">#define RCC_MCO                        0x00000000U</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="../../de/d11/group___r_c_c___m_c_o___index.html#ga152dd1ae9455e528526c4e23a817937b">  500</a></span><span class="preprocessor">#define RCC_MCO1                       RCC_MCO                </span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="../../de/d11/group___r_c_c___m_c_o___index.html#ga248f59fc2868f83bea4f2d182edcdf4c">  501</a></span><span class="preprocessor">#define RCC_MCO2                       0x00000001U            </span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="../../de/d11/group___r_c_c___m_c_o___index.html#ga3866e03c7682238e1b6e139c1cda6b17">  502</a></span><span class="preprocessor">#define RCC_MCO3                       0x00000002U            </span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="../../de/d11/group___r_c_c___m_c_o___index.html#gaf72f5b068cdc0d83c244634e5e182811">  503</a></span><span class="preprocessor">#define RCC_MCO4                       0x00000003U            </span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="../../de/d11/group___r_c_c___m_c_o___index.html#gabe098682be43e648c4a5da57c169fa43">  504</a></span><span class="preprocessor">#define RCC_MCO5                       0x00000004U            </span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="../../de/d11/group___r_c_c___m_c_o___index.html#ga5bda9f5bda7c8ff38850866ae776f7e7">  505</a></span><span class="preprocessor">#define RCC_MCO6                       0x00000005U            </span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="../../de/d11/group___r_c_c___m_c_o___index.html#gab1448a0edd59fb8553897bf6d57865c2">  506</a></span><span class="preprocessor">#define RCC_MCO7                       0x00000006U            </span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="../../da/d75/group___r_c_c___m_c_o1___clock___source.html#ga725a16362f3324ef5866dc5a1ff07cf5">  514</a></span><span class="preprocessor">#define RCC_MCO1SOURCE_NOCLOCK         0x00000000U                            </span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="../../da/d75/group___r_c_c___m_c_o1___clock___source.html#gae8ca2959a1252ecd319843da02c79526">  515</a></span><span class="preprocessor">#define RCC_MCO1SOURCE_SYSCLK          RCC_CFGR_MCOSEL_0                      </span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="../../da/d75/group___r_c_c___m_c_o1___clock___source.html#ga8869ec7411697bfa0b7a43e6923c63ab">  516</a></span><span class="preprocessor">#define RCC_MCO1SOURCE_HSI10M          RCC_CFGR_MCOSEL_1</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="../../da/d75/group___r_c_c___m_c_o1___clock___source.html#gad99c388c455852143220397db3730635">  517</a></span><span class="preprocessor">#define RCC_MCO1SOURCE_HSI             (RCC_CFGR_MCOSEL_0| RCC_CFGR_MCOSEL_1) </span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="../../da/d75/group___r_c_c___m_c_o1___clock___source.html#ga5582d2ab152eb440a6cc3ae4833b043f">  518</a></span><span class="preprocessor">#define RCC_MCO1SOURCE_HSE             RCC_CFGR_MCOSEL_2                      </span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="preprocessor">#if defined(RCC_PLL_SUPPORT)</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="preprocessor">#define RCC_MCO1SOURCE_PLLCLK          (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_2)  </span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="../../da/d75/group___r_c_c___m_c_o1___clock___source.html#ga4ada18d28374df66c1b6da16606c23d8">  522</a></span><span class="preprocessor">#define RCC_MCO1SOURCE_LSI             (RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2)  </span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="preprocessor">#if defined(RCC_LSE_SUPPORT)</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="preprocessor">#define RCC_MCO1SOURCE_LSE             (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2) </span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="../../d9/dbc/group___r_c_c___m_c_ox___clock___prescaler.html#ga438d8c3bead4e1ec5dd5757cb0313d53">  533</a></span><span class="preprocessor">#define RCC_MCODIV_1                   0x00000000U                                                 </span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="../../d9/dbc/group___r_c_c___m_c_ox___clock___prescaler.html#ga6198330847077f4da351915518140bfc">  534</a></span><span class="preprocessor">#define RCC_MCODIV_2                   RCC_CFGR_MCOPRE_0                                           </span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="../../d9/dbc/group___r_c_c___m_c_ox___clock___prescaler.html#ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8">  535</a></span><span class="preprocessor">#define RCC_MCODIV_4                   RCC_CFGR_MCOPRE_1                                           </span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="../../d9/dbc/group___r_c_c___m_c_ox___clock___prescaler.html#gadb84d9a10db2c49376be8fada619fe08">  536</a></span><span class="preprocessor">#define RCC_MCODIV_8                   (RCC_CFGR_MCOPRE_1 | RCC_CFGR_MCOPRE_0)                     </span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="../../d9/dbc/group___r_c_c___m_c_ox___clock___prescaler.html#ga3ab3ab9547ef8800355111517b547882">  537</a></span><span class="preprocessor">#define RCC_MCODIV_16                  RCC_CFGR_MCOPRE_2                                           </span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="../../d9/dbc/group___r_c_c___m_c_ox___clock___prescaler.html#ga6992ae7e6940f17362bcf2107c634cb3">  538</a></span><span class="preprocessor">#define RCC_MCODIV_32                  (RCC_CFGR_MCOPRE_2 | RCC_CFGR_MCOPRE_0)                     </span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="../../d9/dbc/group___r_c_c___m_c_ox___clock___prescaler.html#ga2330ed42b1743f239ccdd37f7df6635b">  539</a></span><span class="preprocessor">#define RCC_MCODIV_64                  (RCC_CFGR_MCOPRE_2 | RCC_CFGR_MCOPRE_1)                     </span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="../../d9/dbc/group___r_c_c___m_c_ox___clock___prescaler.html#ga82bbfcc3bbd113b9d1b7a05c9db2dd24">  540</a></span><span class="preprocessor">#define RCC_MCODIV_128                 (RCC_CFGR_MCOPRE_2 | RCC_CFGR_MCOPRE_1 | RCC_CFGR_MCOPRE_0) </span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="../../d8/d95/group___r_c_c___interrupt.html#ga2b4ef277c1b71f96e0bef4b9a72fca94">  548</a></span><span class="preprocessor">#define RCC_IT_LSIRDY                  RCC_CIFR_LSIRDYF            </span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="preprocessor">#if defined(RCC_LSE_SUPPORT)</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="preprocessor">#define RCC_IT_LSERDY                  RCC_CIFR_LSERDYF            </span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="preprocessor">#define RCC_IT_LSECSS                  RCC_CIFR_LSECSSF            </span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="../../d8/d95/group___r_c_c___interrupt.html#ga69637e51b71f73f519c8c0a0613d042f">  553</a></span><span class="preprocessor">#define RCC_IT_HSIRDY                  RCC_CIFR_HSIRDYF            </span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="../../d8/d95/group___r_c_c___interrupt.html#gad13eaede352bca59611e6cae68665866">  554</a></span><span class="preprocessor">#define RCC_IT_HSERDY                  RCC_CIFR_HSERDYF            </span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="preprocessor">#if defined(RCC_PLL_SUPPORT)</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="preprocessor">#define RCC_IT_PLLRDY                  RCC_CIFR_PLLRDYF            </span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="../../d8/d95/group___r_c_c___interrupt.html#ga9bb34a4912d2084dc1c0834eb53aa7a3">  558</a></span><span class="preprocessor">#define RCC_IT_CSS                     RCC_CIFR_CSSF               </span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment">/* Flags in the CR register */</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="../../d2/d85/group___r_c_c___flag.html#ga827d986723e7ce652fa733bb8184d216">  573</a></span><span class="preprocessor">#define RCC_FLAG_HSIRDY                ((CR_REG_INDEX &lt;&lt; 5U) | RCC_CR_HSIRDY_Pos) </span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="../../d2/d85/group___r_c_c___flag.html#ga173edf47bec93cf269a0e8d0fec9997c">  574</a></span><span class="preprocessor">#define RCC_FLAG_HSERDY                ((CR_REG_INDEX &lt;&lt; 5U) | RCC_CR_HSERDY_Pos) </span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="preprocessor">#if defined(RCC_PLL_SUPPORT)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="preprocessor">#define RCC_FLAG_PLLRDY                ((CR_REG_INDEX &lt;&lt; 5U) | RCC_CR_PLLRDY_Pos) </span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span> </div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="preprocessor">#if defined(RCC_LSE_SUPPORT)</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment">/* Flags in the BDCR register */</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="preprocessor">#define RCC_FLAG_LSERDY                ((BDCR_REG_INDEX &lt;&lt; 5U) | RCC_BDCR_LSERDY_Pos)  </span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span> </div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment">/* Flags in the CSR register */</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="../../d2/d85/group___r_c_c___flag.html#ga8c5e4992314d347597621bfe7ab10d72">  585</a></span><span class="preprocessor">#define RCC_FLAG_LSIRDY                ((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_LSIRDY_Pos)    </span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="../../d2/d85/group___r_c_c___flag.html#ga9bacaedece5c7cb6d9e52c1412e1a8ae">  586</a></span><span class="preprocessor">#define RCC_FLAG_OBLRST                ((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_OBLRSTF_Pos)   </span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="../../d2/d85/group___r_c_c___flag.html#gabfc3ab5d4a8a94ec1c9f38794ce37ad6">  587</a></span><span class="preprocessor">#define RCC_FLAG_PINRST                ((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_PINRSTF_Pos)   </span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="../../d2/d85/group___r_c_c___flag.html#ga13e6e02e27c887afbc2d65dc36ec50ae">  588</a></span><span class="preprocessor">#define RCC_FLAG_PWRRST                ((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_PWRRSTF_Pos)   </span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="../../d2/d85/group___r_c_c___flag.html#gaf7852615e9b19f0b2dbc8d08c7594b52">  589</a></span><span class="preprocessor">#define RCC_FLAG_SFTRST                ((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_SFTRSTF_Pos)   </span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="../../d2/d85/group___r_c_c___flag.html#gaac46bac8a97cf16635ff7ffc1e6c657f">  590</a></span><span class="preprocessor">#define RCC_FLAG_IWDGRST               ((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_IWDGRSTF_Pos)  </span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="preprocessor">#if defined(WWDG)</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="preprocessor">#define RCC_FLAG_WWDGRST               ((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_WWDGRSTF_Pos)  </span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment">/* Exported macros -----------------------------------------------------------*/</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span> </div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="preprocessor">#if (defined(DMA) || defined(DMA1))</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="preprocessor">#define __HAL_RCC_DMA_CLK_ENABLE()             do { \</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="preprocessor">                                                 __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="preprocessor">                                                 SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_DMAEN); \</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="preprocessor">                                                 </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="preprocessor">                                                 tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_DMAEN); \</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="preprocessor">                                                 UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="preprocessor">                                               } while(0U)</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span> </div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="../../d3/d00/group___r_c_c___a_h_b___peripheral___clock___enable___disable.html#gaa6cf6cd8bf214d169901a8a976743169">  625</a></span><span class="preprocessor">#define __HAL_RCC_FLASH_CLK_ENABLE()           do { \</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="preprocessor">                                                 __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="preprocessor">                                                 SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_FLASHEN); \</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="preprocessor">                                                 </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="preprocessor">                                                 tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_FLASHEN); \</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="preprocessor">                                                 UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="preprocessor">                                               } while(0U)</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span> </div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="../../d3/d00/group___r_c_c___a_h_b___peripheral___clock___enable___disable.html#ga93ba92ddc3fa1efc4d840a19795b6888">  633</a></span><span class="preprocessor">#define __HAL_RCC_SRAM_CLK_ENABLE()            do { \</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="preprocessor">                                                 __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="preprocessor">                                                 SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_SRAMEN); \</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="preprocessor">                                                 </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="preprocessor">                                                 tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_SRAMEN); \</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="preprocessor">                                                 UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="preprocessor">                                               } while(0U)</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="../../d3/d00/group___r_c_c___a_h_b___peripheral___clock___enable___disable.html#ga5222bac3ebfec517c93055ae065303da">  640</a></span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_ENABLE()             do { \</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="preprocessor">                                                 __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="preprocessor">                                                 SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_CRCEN); \</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="preprocessor">                                                 </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="preprocessor">                                                 tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_CRCEN); \</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="preprocessor">                                                 UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="preprocessor">                                               } while(0U)</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="preprocessor">#if (defined(DMA) || defined(DMA1))</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="preprocessor">#define __HAL_RCC_DMA_CLK_DISABLE()            CLEAR_BIT(RCC-&gt;AHBENR, RCC_AHBENR_DMAEN)</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="../../d3/d00/group___r_c_c___a_h_b___peripheral___clock___enable___disable.html#ga3deb18cb63e5d380dc0987da283f7577">  650</a></span><span class="preprocessor">#define __HAL_RCC_FLASH_CLK_DISABLE()          CLEAR_BIT(RCC-&gt;AHBENR, RCC_AHBENR_FLASHEN)</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="../../d3/d00/group___r_c_c___a_h_b___peripheral___clock___enable___disable.html#ga429ce8eecde9788d3daf85226b5c171b">  651</a></span><span class="preprocessor">#define __HAL_RCC_SRAM_CLK_DISABLE()           CLEAR_BIT(RCC-&gt;AHBENR, RCC_AHBENR_SRAMEN)</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="../../d3/d00/group___r_c_c___a_h_b___peripheral___clock___enable___disable.html#ga170a30954a78a81a8f9b381378e0c9af">  652</a></span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_DISABLE()            CLEAR_BIT(RCC-&gt;AHBENR, RCC_AHBENR_CRCEN)</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span> </div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="../../d7/db8/group___r_c_c___i_o_p_o_r_t___clock___enable___disable.html#ga1fde58d775fd2458002df817a68f486e">  666</a></span><span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_ENABLE()           do { \</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="preprocessor">                                                 __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="preprocessor">                                                 SET_BIT(RCC-&gt;IOPENR, RCC_IOPENR_GPIOAEN); \</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="preprocessor">                                                 </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="preprocessor">                                                 tmpreg = READ_BIT(RCC-&gt;IOPENR, RCC_IOPENR_GPIOAEN); \</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="preprocessor">                                                 UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="preprocessor">                                               } while(0U)</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span> </div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="../../d7/db8/group___r_c_c___i_o_p_o_r_t___clock___enable___disable.html#ga5ad43f3f4d8163d40f7d402ef75d27c5">  674</a></span><span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_ENABLE()           do { \</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="preprocessor">                                                 __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="preprocessor">                                                 SET_BIT(RCC-&gt;IOPENR, RCC_IOPENR_GPIOBEN); \</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="preprocessor">                                                 </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="preprocessor">                                                 tmpreg = READ_BIT(RCC-&gt;IOPENR, RCC_IOPENR_GPIOBEN); \</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="preprocessor">                                                 UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="preprocessor">                                               } while(0U)</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span> </div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="../../d7/db8/group___r_c_c___i_o_p_o_r_t___clock___enable___disable.html#ga84098c3c8735d401024a1fb762e9527f">  682</a></span><span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_ENABLE()           do { \</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="preprocessor">                                                 __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="preprocessor">                                                 SET_BIT(RCC-&gt;IOPENR, RCC_IOPENR_GPIOFEN); \</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="preprocessor">                                                 </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="preprocessor">                                                 tmpreg = READ_BIT(RCC-&gt;IOPENR, RCC_IOPENR_GPIOFEN); \</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="preprocessor">                                                 UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="preprocessor">                                               } while(0U)</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span> </div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="../../d7/db8/group___r_c_c___i_o_p_o_r_t___clock___enable___disable.html#ga7083e491e6a1e165d064d199304bd2f0">  690</a></span><span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_DISABLE()          CLEAR_BIT(RCC-&gt;IOPENR, RCC_IOPENR_GPIOAEN)</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="../../d7/db8/group___r_c_c___i_o_p_o_r_t___clock___enable___disable.html#ga60be1be419b57dafbbb93df67d68a424">  691</a></span><span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_DISABLE()          CLEAR_BIT(RCC-&gt;IOPENR, RCC_IOPENR_GPIOBEN)</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="../../d7/db8/group___r_c_c___i_o_p_o_r_t___clock___enable___disable.html#ga84c2248eab0a30bd8f4912233abbf34a">  692</a></span><span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_DISABLE()          CLEAR_BIT(RCC-&gt;IOPENR, RCC_IOPENR_GPIOFEN)</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span> </div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="preprocessor">#if defined(TIM3)</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="preprocessor">#define __HAL_RCC_TIM3_CLK_ENABLE()            do { \</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="preprocessor">                                                 __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="preprocessor">                                                 SET_BIT(RCC-&gt;APBENR1, RCC_APBENR1_TIM3EN); \</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="preprocessor">                                                 </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="preprocessor">                                                 tmpreg = READ_BIT(RCC-&gt;APBENR1, RCC_APBENR1_TIM3EN); \</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="preprocessor">                                                 UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="preprocessor">                                               } while(0U)</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span> </div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="preprocessor">#if defined(RTC)</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="preprocessor">#define __HAL_RCC_RTCAPB_CLK_ENABLE()          do { \</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="preprocessor">                                                 __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="preprocessor">                                                 SET_BIT(RCC-&gt;APBENR1, RCC_APBENR1_RTCAPBEN); \</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="preprocessor">                                                 </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="preprocessor">                                                 tmpreg = READ_BIT(RCC-&gt;APBENR1, RCC_APBENR1_RTCAPBEN); \</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="preprocessor">                                                 UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="preprocessor">                                               } while(0U)</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span> </div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="preprocessor">#if defined(WWDG)</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="preprocessor">#define __HAL_RCC_WWDG_CLK_ENABLE()            do { \</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="preprocessor">                                                 __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="preprocessor">                                                 SET_BIT(RCC-&gt;APBENR1, RCC_APBENR1_WWDGEN); \</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="preprocessor">                                                 </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="preprocessor">                                                 tmpreg = READ_BIT(RCC-&gt;APBENR1, RCC_APBENR1_WWDGEN); \</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="preprocessor">                                                 UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="preprocessor">                                               } while(0U)</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>                                               </div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="preprocessor">#if defined(SPI2)</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="preprocessor">#define __HAL_RCC_SPI2_CLK_ENABLE()            do { \</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="preprocessor">                                                 __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="preprocessor">                                                 SET_BIT(RCC-&gt;APBENR1, RCC_APBENR1_SPI2EN); \</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="preprocessor">                                                 </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="preprocessor">                                                 tmpreg = READ_BIT(RCC-&gt;APBENR1, RCC_APBENR1_SPI2EN); \</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="preprocessor">                                                 UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="preprocessor">                                               } while(0U)</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>                                               </div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="preprocessor">#if defined(USART2)</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="preprocessor">#define __HAL_RCC_USART2_CLK_ENABLE()          do { \</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="preprocessor">                                                 __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="preprocessor">                                                 SET_BIT(RCC-&gt;APBENR1, RCC_APBENR1_USART2EN); \</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="preprocessor">                                                 </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="preprocessor">                                                 tmpreg = READ_BIT(RCC-&gt;APBENR1, RCC_APBENR1_USART2EN); \</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="preprocessor">                                                 UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="preprocessor">                                               } while(0U)</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span> </div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="../../df/d13/group___r_c_c___a_p_b1___clock___enable___disable.html#ga817486c1cebabb61c61bbe4097dd0d91">  756</a></span><span class="preprocessor">#define __HAL_RCC_I2C_CLK_ENABLE()            do { \</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="preprocessor">                                                 __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="preprocessor">                                                 SET_BIT(RCC-&gt;APBENR1, RCC_APBENR1_I2CEN); \</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="preprocessor">                                                 </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="preprocessor">                                                 tmpreg = READ_BIT(RCC-&gt;APBENR1, RCC_APBENR1_I2CEN); \</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="preprocessor">                                                 UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="preprocessor">                                               } while(0U)</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span> </div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="../../df/d13/group___r_c_c___a_p_b1___clock___enable___disable.html#gaa9ce3b2ed26ac09b874d3a5d8c282a67">  764</a></span><span class="preprocessor">#define __HAL_RCC_DBGMCU_CLK_ENABLE()             do { \</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="preprocessor">                                                 __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="preprocessor">                                                 SET_BIT(RCC-&gt;APBENR1, RCC_APBENR1_DBGEN); \</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="preprocessor">                                                 </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="preprocessor">                                                 tmpreg = READ_BIT(RCC-&gt;APBENR1, RCC_APBENR1_DBGEN); \</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="preprocessor">                                                 UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="preprocessor">                                               } while(0U)</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span> </div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="../../df/d13/group___r_c_c___a_p_b1___clock___enable___disable.html#ga6c7399cc977622172aeda52a86ceed92">  772</a></span><span class="preprocessor">#define __HAL_RCC_PWR_CLK_ENABLE()             do { \</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="preprocessor">                                                 __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="preprocessor">                                                 SET_BIT(RCC-&gt;APBENR1, RCC_APBENR1_PWREN); \</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="preprocessor">                                                 </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="preprocessor">                                                 tmpreg = READ_BIT(RCC-&gt;APBENR1, RCC_APBENR1_PWREN); \</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="preprocessor">                                                 UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="preprocessor">                                               } while(0U)</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span> </div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="../../df/d13/group___r_c_c___a_p_b1___clock___enable___disable.html#gad389838406a40228ed47427744462d2a">  780</a></span><span class="preprocessor">#define __HAL_RCC_LPTIM_CLK_ENABLE()          do { \</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="preprocessor">                                                 __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="preprocessor">                                                 SET_BIT(RCC-&gt;APBENR1, RCC_APBENR1_LPTIMEN); \</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="preprocessor">                                                 </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="preprocessor">                                                 tmpreg = READ_BIT(RCC-&gt;APBENR1, RCC_APBENR1_LPTIMEN); \</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="preprocessor">                                                 UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="preprocessor">                                               } while(0U)</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span> </div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span> </div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="../../db/d04/group___r_c_c___a_p_b2___clock___enable___disable.html#gafc3ffcbb86e4913ae336ba094ca199e1">  801</a></span><span class="preprocessor">#define __HAL_RCC_SYSCFG_CLK_ENABLE()          do { \</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="preprocessor">                                                 __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="preprocessor">                                                 SET_BIT(RCC-&gt;APBENR2, RCC_APBENR2_SYSCFGEN); \</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="preprocessor">                                                 </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="preprocessor">                                                 tmpreg = READ_BIT(RCC-&gt;APBENR2, RCC_APBENR2_SYSCFGEN); \</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="preprocessor">                                                 UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="preprocessor">                                               } while(0U)</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span> </div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="../../db/d04/group___r_c_c___a_p_b2___clock___enable___disable.html#gad693d7300ed7134b60bb1a645e762358">  809</a></span><span class="preprocessor">#define __HAL_RCC_TIM1_CLK_ENABLE()            do { \</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span><span class="preprocessor">                                                 __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="preprocessor">                                                 SET_BIT(RCC-&gt;APBENR2, RCC_APBENR2_TIM1EN); \</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="preprocessor">                                                 </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="preprocessor">                                                 tmpreg = READ_BIT(RCC-&gt;APBENR2, RCC_APBENR2_TIM1EN); \</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="preprocessor">                                                 UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="preprocessor">                                               } while(0U)</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span> </div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="../../db/d04/group___r_c_c___a_p_b2___clock___enable___disable.html#ga856c7460aa481976644736c703c6702d">  817</a></span><span class="preprocessor">#define __HAL_RCC_SPI1_CLK_ENABLE()            do { \</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="preprocessor">                                                 __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="preprocessor">                                                 SET_BIT(RCC-&gt;APBENR2, RCC_APBENR2_SPI1EN); \</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="preprocessor">                                                 </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="preprocessor">                                                 tmpreg = READ_BIT(RCC-&gt;APBENR2, RCC_APBENR2_SPI1EN); \</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="preprocessor">                                                 UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="preprocessor">                                               } while(0U)</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span> </div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="../../db/d04/group___r_c_c___a_p_b2___clock___enable___disable.html#ga932afe7cea6c567ad63e0f83308b9d3e">  825</a></span><span class="preprocessor">#define __HAL_RCC_USART1_CLK_ENABLE()          do { \</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="preprocessor">                                                 __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="preprocessor">                                                 SET_BIT(RCC-&gt;APBENR2, RCC_APBENR2_USART1EN); \</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="preprocessor">                                                 </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="preprocessor">                                                 tmpreg = READ_BIT(RCC-&gt;APBENR2, RCC_APBENR2_USART1EN); \</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="preprocessor">                                                 UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="preprocessor">                                               } while(0U)</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="preprocessor">#if defined(TIM14)</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="preprocessor">#define __HAL_RCC_TIM14_CLK_ENABLE()            do { \</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="preprocessor">                                                 __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="preprocessor">                                                 SET_BIT(RCC-&gt;APBENR2, RCC_APBENR2_TIM14EN); \</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="preprocessor">                                                 </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="preprocessor">                                                 tmpreg = READ_BIT(RCC-&gt;APBENR2, RCC_APBENR2_TIM14EN); \</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="preprocessor">                                                 UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="preprocessor">                                               } while(0U)</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span> </div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="../../db/d04/group___r_c_c___a_p_b2___clock___enable___disable.html#ga9753b09f531d9d48d31abd4f74c26d26">  842</a></span><span class="preprocessor">#define __HAL_RCC_TIM16_CLK_ENABLE()           do { \</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span><span class="preprocessor">                                                 __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span><span class="preprocessor">                                                 SET_BIT(RCC-&gt;APBENR2, RCC_APBENR2_TIM16EN); \</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="preprocessor">                                                 </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="preprocessor">                                                 tmpreg = READ_BIT(RCC-&gt;APBENR2, RCC_APBENR2_TIM16EN); \</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="preprocessor">                                                 UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="preprocessor">                                               } while(0U)</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="preprocessor">#if defined(TIM17)</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="preprocessor">#define __HAL_RCC_TIM17_CLK_ENABLE()           do { \</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="preprocessor">                                                 __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="preprocessor">                                                 SET_BIT(RCC-&gt;APBENR2, RCC_APBENR2_TIM17EN); \</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="preprocessor">                                                 </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="preprocessor">                                                 tmpreg = READ_BIT(RCC-&gt;APBENR2, RCC_APBENR2_TIM17EN); \</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="preprocessor">                                                 UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="preprocessor">                                               } while(0U)</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span> </div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="../../db/d04/group___r_c_c___a_p_b2___clock___enable___disable.html#ga646c863666584ab4fca8fc93fe4112c5">  859</a></span><span class="preprocessor">#define __HAL_RCC_ADC_CLK_ENABLE()           do { \</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="preprocessor">                                                 __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="preprocessor">                                                 SET_BIT(RCC-&gt;APBENR2, RCC_APBENR2_ADCEN); \</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="preprocessor">                                                 </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span><span class="preprocessor">                                                 tmpreg = READ_BIT(RCC-&gt;APBENR2, RCC_APBENR2_ADCEN); \</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span><span class="preprocessor">                                                 UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span><span class="preprocessor">                                               } while(0U)</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><span class="preprocessor">#if defined(COMP1)</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span><span class="preprocessor">#define __HAL_RCC_COMP1_CLK_ENABLE()           do { \</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="preprocessor">                                                 __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="preprocessor">                                                 SET_BIT(RCC-&gt;APBENR2, RCC_APBENR2_COMP1EN); \</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="preprocessor">                                                 </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="preprocessor">                                                 tmpreg = READ_BIT(RCC-&gt;APBENR2, RCC_APBENR2_COMP1EN); \</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="preprocessor">                                                 UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="preprocessor">                                               } while(0U)</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span> </div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span><span class="preprocessor">#if defined(COMP2)</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span><span class="preprocessor">#define __HAL_RCC_COMP2_CLK_ENABLE()           do { \</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span><span class="preprocessor">                                                 __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="preprocessor">                                                 SET_BIT(RCC-&gt;APBENR2, RCC_APBENR2_COMP2EN); \</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span><span class="preprocessor">                                                 </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="preprocessor">                                                 tmpreg = READ_BIT(RCC-&gt;APBENR2, RCC_APBENR2_COMP2EN); \</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="preprocessor">                                                 UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="preprocessor">                                               } while(0U)</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span> </div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="preprocessor">#if defined(LED)</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span><span class="preprocessor">#define __HAL_RCC_LED_CLK_ENABLE()           do { \</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span><span class="preprocessor">                                                 __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span><span class="preprocessor">                                                 SET_BIT(RCC-&gt;APBENR2, RCC_APBENR2_LEDEN); \</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span><span class="preprocessor">                                                 </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="preprocessor">                                                 tmpreg = READ_BIT(RCC-&gt;APBENR2, RCC_APBENR2_LEDEN); \</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="preprocessor">                                                 UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="preprocessor">                                               } while(0U)</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>  </div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><span class="preprocessor">#if defined(TIM3)</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span><span class="preprocessor">#define __HAL_RCC_TIM3_CLK_DISABLE()           CLEAR_BIT(RCC-&gt;APBENR1, RCC_APBENR1_TIM3EN)</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="preprocessor">#if defined(RTC)</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="preprocessor">#define __HAL_RCC_RTCAPB_CLK_DISABLE()         CLEAR_BIT(RCC-&gt;APBENR1, RCC_APBENR1_RTCAPBEN)</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="preprocessor">#if defined(SPI2)</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="preprocessor">#define __HAL_RCC_SPI2_CLK_DISABLE()           CLEAR_BIT(RCC-&gt;APBENR1, RCC_APBENR1_SPI2EN)</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="preprocessor">#if defined(USART2)</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="preprocessor">#define __HAL_RCC_USART2_CLK_DISABLE()         CLEAR_BIT(RCC-&gt;APBENR1, RCC_APBENR1_USART2EN)</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="../../db/d04/group___r_c_c___a_p_b2___clock___enable___disable.html#ga6e0f4091bd783bd8bebca7b3389a1921">  908</a></span><span class="preprocessor">#define __HAL_RCC_I2C_CLK_DISABLE()            CLEAR_BIT(RCC-&gt;APBENR1, RCC_APBENR1_I2CEN)</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="../../db/d04/group___r_c_c___a_p_b2___clock___enable___disable.html#gabe91adc2aacd167316a573d1101d50d2">  909</a></span><span class="preprocessor">#define __HAL_RCC_DBGMCU_CLK_DISABLE()         CLEAR_BIT(RCC-&gt;APBENR1, RCC_APBENR1_DBGEN)</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="../../db/d04/group___r_c_c___a_p_b2___clock___enable___disable.html#gaf3db86d2db2bad45732a742b6a91ea0b">  910</a></span><span class="preprocessor">#define __HAL_RCC_PWR_CLK_DISABLE()            CLEAR_BIT(RCC-&gt;APBENR1, RCC_APBENR1_PWREN)</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="../../db/d04/group___r_c_c___a_p_b2___clock___enable___disable.html#gad903ab7d089675241129e3759f026e52">  911</a></span><span class="preprocessor">#define __HAL_RCC_LPTIM_CLK_DISABLE()          CLEAR_BIT(RCC-&gt;APBENR1, RCC_APBENR1_LPTIMEN)</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>  </div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="../../db/d04/group___r_c_c___a_p_b2___clock___enable___disable.html#gaf04a5f1f0d6d8577706022a866f4528e">  913</a></span><span class="preprocessor">#define __HAL_RCC_SYSCFG_CLK_DISABLE()         CLEAR_BIT(RCC-&gt;APBENR2, RCC_APBENR2_SYSCFGEN)</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="../../db/d04/group___r_c_c___a_p_b2___clock___enable___disable.html#gaa9eacfb8ee244074ec63dae0b9f621c2">  914</a></span><span class="preprocessor">#define __HAL_RCC_TIM1_CLK_DISABLE()           CLEAR_BIT(RCC-&gt;APBENR2, RCC_APBENR2_TIM1EN)</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="../../db/d04/group___r_c_c___a_p_b2___clock___enable___disable.html#gaf2ccb5c6b63a60deb6463cbc629c10fe">  915</a></span><span class="preprocessor">#define __HAL_RCC_SPI1_CLK_DISABLE()           CLEAR_BIT(RCC-&gt;APBENR2, RCC_APBENR2_SPI1EN)</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="../../db/d04/group___r_c_c___a_p_b2___clock___enable___disable.html#gae0050944298552e9f02f56ec8634f5a6">  916</a></span><span class="preprocessor">#define __HAL_RCC_USART1_CLK_DISABLE()         CLEAR_BIT(RCC-&gt;APBENR2, RCC_APBENR2_USART1EN)</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="preprocessor">#if defined(TIM14)</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="preprocessor">#define __HAL_RCC_TIM14_CLK_DISABLE()          CLEAR_BIT(RCC-&gt;APBENR2, RCC_APBENR2_TIM14EN)</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="../../db/d04/group___r_c_c___a_p_b2___clock___enable___disable.html#ga4f23f7c1565e07731f200059c8ed4db9">  920</a></span><span class="preprocessor">#define __HAL_RCC_TIM16_CLK_DISABLE()          CLEAR_BIT(RCC-&gt;APBENR2, RCC_APBENR2_TIM16EN)</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="preprocessor">#if defined(TIM17)</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="preprocessor">#define __HAL_RCC_TIM17_CLK_DISABLE()          CLEAR_BIT(RCC-&gt;APBENR2, RCC_APBENR2_TIM17EN)</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="../../db/d04/group___r_c_c___a_p_b2___clock___enable___disable.html#gabcdcfe2178943b36539cd5edf8402c19">  924</a></span><span class="preprocessor">#define __HAL_RCC_ADC_CLK_DISABLE()            CLEAR_BIT(RCC-&gt;APBENR2, RCC_APBENR2_ADCEN)</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="preprocessor">#if defined(COMP1)</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="preprocessor">#define __HAL_RCC_COMP1_CLK_DISABLE()          CLEAR_BIT(RCC-&gt;APBENR2, RCC_APBENR2_COMP1EN)</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="preprocessor">#if defined(COMP2)</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span><span class="preprocessor">#define __HAL_RCC_COMP2_CLK_DISABLE()          CLEAR_BIT(RCC-&gt;APBENR2, RCC_APBENR2_COMP2EN)</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="preprocessor">#if defined(LED)</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="preprocessor">#define __HAL_RCC_LED_CLK_DISABLE()            CLEAR_BIT(RCC-&gt;APBENR2, RCC_APBENR2_LEDEN)</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="preprocessor">#if (defined(DMA) || defined(DMA1))</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="preprocessor">#define __HAL_RCC_DMA_IS_CLK_ENABLED()        (READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_DMAEN)  != RESET)</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno"><a class="line" href="../../d1/d00/group___r_c_c___a_h_b___peripheral___clock___enabled___disabled___status.html#gacc14db2565af722699ef4b29221d2acd">  948</a></span><span class="preprocessor">#define __HAL_RCC_FLASH_IS_CLK_ENABLED()       (READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_FLASHEN) != RESET)</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="../../d1/d00/group___r_c_c___a_h_b___peripheral___clock___enabled___disabled___status.html#ga0e1b25cbf589c1c47c1d069e4c803d56">  949</a></span><span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_ENABLED()         (READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_CRCEN)   != RESET)</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span> </div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="preprocessor">#if (defined(DMA) || defined(DMA1))</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="preprocessor">#define __HAL_RCC_DMA_IS_CLK_DISABLED()       (READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_DMAEN)  == RESET)</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="../../d1/d00/group___r_c_c___a_h_b___peripheral___clock___enabled___disabled___status.html#ga2a09cde9411c951a02b82ef8b5129d6d">  954</a></span><span class="preprocessor">#define __HAL_RCC_FLASH_IS_CLK_DISABLED()      (READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_FLASHEN) == RESET)</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="../../d1/d00/group___r_c_c___a_h_b___peripheral___clock___enabled___disabled___status.html#ga3d2645916b9ee9bad8c724a719c621d9">  955</a></span><span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_DISABLED()        (READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_CRCEN)   == RESET)</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span> </div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="../../dc/dc7/group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status.html#gad1edbd9407c814110f04c1a609a214e4">  968</a></span><span class="preprocessor">#define __HAL_RCC_GPIOA_IS_CLK_ENABLED()       (READ_BIT(RCC-&gt;IOPENR, RCC_IOPENR_GPIOAEN) != RESET)</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="../../dc/dc7/group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status.html#ga2fc8f9dc5f5b64c14c325c45ee301b4f">  969</a></span><span class="preprocessor">#define __HAL_RCC_GPIOB_IS_CLK_ENABLED()       (READ_BIT(RCC-&gt;IOPENR, RCC_IOPENR_GPIOBEN) != RESET)</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="../../dc/dc7/group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status.html#ga5c997b15dc4bc3fd8e5b43193e4b1a2d">  970</a></span><span class="preprocessor">#define __HAL_RCC_GPIOF_IS_CLK_ENABLED()       (READ_BIT(RCC-&gt;IOPENR, RCC_IOPENR_GPIOFEN) != RESET)</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span> </div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno"><a class="line" href="../../dc/dc7/group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status.html#ga2d73b007700fe1576c7965ce677148bd">  972</a></span><span class="preprocessor">#define __HAL_RCC_GPIOA_IS_CLK_DISABLED()      (READ_BIT(RCC-&gt;IOPENR, RCC_IOPENR_GPIOAEN) == RESET)</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno"><a class="line" href="../../dc/dc7/group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status.html#ga9b9353035473ac5f144f6e5385c4bebb">  973</a></span><span class="preprocessor">#define __HAL_RCC_GPIOB_IS_CLK_DISABLED()      (READ_BIT(RCC-&gt;IOPENR, RCC_IOPENR_GPIOBEN) == RESET)</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno"><a class="line" href="../../dc/dc7/group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status.html#ga843a7fcc2441b978cadacbea548dff93">  974</a></span><span class="preprocessor">#define __HAL_RCC_GPIOF_IS_CLK_DISABLED()      (READ_BIT(RCC-&gt;IOPENR, RCC_IOPENR_GPIOFEN) == RESET)</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span> </div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="preprocessor">#if defined(TIM3)</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_ENABLED()        (READ_BIT(RCC-&gt;APBENR1, RCC_APBENR1_TIM3EN)   != 0U)</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="preprocessor">#if defined(RTC)</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="preprocessor">#define __HAL_RCC_RTCAPB_IS_CLK_ENABLED()      (READ_BIT(RCC-&gt;APBENR1, RCC_APBENR1_RTCAPBEN) != 0U)</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="preprocessor">#if defined(WWDG)</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="preprocessor">#define __HAL_RCC_WWDG_IS_CLK_ENABLED()        (READ_BIT(RCC-&gt;APBENR1, RCC_APBENR1_WWDGEN)   != 0U)</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="preprocessor">#if defined(SPI2)</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="preprocessor">#define __HAL_RCC_SPI2_IS_CLK_ENABLED()        (READ_BIT(RCC-&gt;APBENR1, RCC_APBENR1_SPI2EN)   != 0U)</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span><span class="preprocessor">#if defined(USART2)</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="preprocessor">#define __HAL_RCC_USART2_IS_CLK_ENABLED()      (READ_BIT(RCC-&gt;APBENR1, RCC_APBENR1_USART2EN) != 0U)</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="../../d2/d8b/group___r_c_c___a_p_b1___clock___enabled___disabled___status.html#gaccf84b46190267fc744307cc86c7c890"> 1002</a></span><span class="preprocessor">#define __HAL_RCC_I2C_IS_CLK_ENABLED()         (READ_BIT(RCC-&gt;APBENR1, RCC_APBENR1_I2CEN)    != 0U)</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="../../d2/d8b/group___r_c_c___a_p_b1___clock___enabled___disabled___status.html#gac4db3ae01be60abc0952bfe78b52d9e4"> 1003</a></span><span class="preprocessor">#define __HAL_RCC_DBGMCU_IS_CLK_ENABLED()      (READ_BIT(RCC-&gt;APBENR1, RCC_APBENR1_DBGEN)    != 0U)</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"><a class="line" href="../../d2/d8b/group___r_c_c___a_p_b1___clock___enabled___disabled___status.html#ga850f4fd113303ed7322577ad023cf748"> 1004</a></span><span class="preprocessor">#define __HAL_RCC_PWR_IS_CLK_ENABLED()         (READ_BIT(RCC-&gt;APBENR1, RCC_APBENR1_PWREN)    != 0U)</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="../../d2/d8b/group___r_c_c___a_p_b1___clock___enabled___disabled___status.html#gadafc6aec8db08ea7130f99a0074f4e36"> 1005</a></span><span class="preprocessor">#define __HAL_RCC_LPTIM_IS_CLK_ENABLED()       (READ_BIT(RCC-&gt;APBENR1, RCC_APBENR1_LPTIMEN)  != 0U)</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span> </div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span><span class="preprocessor">#if defined(TIM3)</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_DISABLED()       (READ_BIT(RCC-&gt;APBENR1, RCC_APBENR1_TIM3EN)   == 0U)</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="preprocessor">#if defined(RTC)</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span><span class="preprocessor">#define __HAL_RCC_RTCAPB_IS_CLK_DISABLED()     (READ_BIT(RCC-&gt;APBENR1, RCC_APBENR1_RTCAPBEN) == 0U)</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="preprocessor">#if defined(WWDG)</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="preprocessor">#define __HAL_RCC_WWDG_IS_CLK_DISABLED()       (READ_BIT(RCC-&gt;APBENR1, RCC_APBENR1_WWDGEN)   == 0U)</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="preprocessor">#if defined(SPI2)</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="preprocessor">#define __HAL_RCC_SPI2_IS_CLK_DISABLED()       (READ_BIT(RCC-&gt;APBENR1, RCC_APBENR1_SPI2EN)   == 0U)</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span><span class="preprocessor">#if defined(USART2)</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span><span class="preprocessor">#define __HAL_RCC_USART2_IS_CLK_DISABLED()     (READ_BIT(RCC-&gt;APBENR1, RCC_APBENR1_USART2EN) == 0U)</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"><a class="line" href="../../d2/d8b/group___r_c_c___a_p_b1___clock___enabled___disabled___status.html#ga8868ab331b4bb14a1d5cc55c9133e4de"> 1022</a></span><span class="preprocessor">#define __HAL_RCC_I2C1_IS_CLK_DISABLED()       (READ_BIT(RCC-&gt;APBENR1, RCC_APBENR1_I2CEN)    == 0U)</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"><a class="line" href="../../d2/d8b/group___r_c_c___a_p_b1___clock___enabled___disabled___status.html#gaa14919a8c412f7cd388bbb44800ba5d7"> 1023</a></span><span class="preprocessor">#define __HAL_RCC_DBGMCU_IS_CLK_DISABLED()     (READ_BIT(RCC-&gt;APBENR1, RCC_APBENR1_DBGEN)    == 0U)</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"><a class="line" href="../../d2/d8b/group___r_c_c___a_p_b1___clock___enabled___disabled___status.html#ga1019fdeb30eb4bcb23a0bea2278a94a2"> 1024</a></span><span class="preprocessor">#define __HAL_RCC_PWR_IS_CLK_DISABLED()        (READ_BIT(RCC-&gt;APBENR1, RCC_APBENR1_PWREN)    == 0U)</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"><a class="line" href="../../d2/d8b/group___r_c_c___a_p_b1___clock___enabled___disabled___status.html#gae46bd27ae64fad6c42d2639cf4cae227"> 1025</a></span><span class="preprocessor">#define __HAL_RCC_LPTIM_IS_CLK_DISABLED()      (READ_BIT(RCC-&gt;APBENR1, RCC_APBENR1_LPTIMEN)  == 0U)</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span> </div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span> </div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"><a class="line" href="../../da/de8/group___r_c_c___a_p_b2___clock___enabled___disabled___status.html#gad1ea95d1d5f3a2ecf2b903c4ed22e7c6"> 1040</a></span><span class="preprocessor">#define __HAL_RCC_SYSCFG_IS_CLK_ENABLED()      (READ_BIT(RCC-&gt;APBENR2, RCC_APBENR2_SYSCFGEN) != 0U)</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"><a class="line" href="../../da/de8/group___r_c_c___a_p_b2___clock___enabled___disabled___status.html#gad2b7c3a381d791c4ee728e303935832a"> 1041</a></span><span class="preprocessor">#define __HAL_RCC_TIM1_IS_CLK_ENABLED()        (READ_BIT(RCC-&gt;APBENR2, RCC_APBENR2_TIM1EN)   != 0U)</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"><a class="line" href="../../da/de8/group___r_c_c___a_p_b2___clock___enabled___disabled___status.html#gab1787d7cdf591c099b8d96848aee835e"> 1042</a></span><span class="preprocessor">#define __HAL_RCC_SPI1_IS_CLK_ENABLED()        (READ_BIT(RCC-&gt;APBENR2, RCC_APBENR2_SPI1EN)   != 0U)</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"><a class="line" href="../../da/de8/group___r_c_c___a_p_b2___clock___enabled___disabled___status.html#ga59bd3cd20df76f885695fcdad1edce27"> 1043</a></span><span class="preprocessor">#define __HAL_RCC_USART1_IS_CLK_ENABLED()      (READ_BIT(RCC-&gt;APBENR2, RCC_APBENR2_USART1EN) != 0U)</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="preprocessor">#if defined(TIM14)</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="preprocessor">#define __HAL_RCC_TIM14_IS_CLK_ENABLED()       (READ_BIT(RCC-&gt;APBENR2, RCC_APBENR2_TIM14EN)  != 0U)</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"><a class="line" href="../../da/de8/group___r_c_c___a_p_b2___clock___enabled___disabled___status.html#ga52afd021e3f0970ce10549dbfb69abac"> 1047</a></span><span class="preprocessor">#define __HAL_RCC_TIM16_IS_CLK_ENABLED()       (READ_BIT(RCC-&gt;APBENR2, RCC_APBENR2_TIM16EN)  != 0U)</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span><span class="preprocessor">#if defined(TIM17)</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="preprocessor">#define __HAL_RCC_TIM17_IS_CLK_ENABLED()       (READ_BIT(RCC-&gt;APBENR2, RCC_APBENR2_TIM17EN)  != 0U)</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"><a class="line" href="../../da/de8/group___r_c_c___a_p_b2___clock___enabled___disabled___status.html#ga533cce6e679e55d54b4381b2817fc974"> 1051</a></span><span class="preprocessor">#define __HAL_RCC_ADC_IS_CLK_ENABLED()         (READ_BIT(RCC-&gt;APBENR2, RCC_APBENR2_ADCEN)    != 0U)</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="preprocessor">#if defined(COMP1)</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="preprocessor">#define __HAL_RCC_COMP1_IS_CLK_ENABLED()       (READ_BIT(RCC-&gt;APBENR2, RCC_APBENR2_COMP1EN)  != 0U)</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="preprocessor">#if defined(COMP2)</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="preprocessor">#define __HAL_RCC_COMP2_IS_CLK_ENABLED()       (READ_BIT(RCC-&gt;APBENR2, RCC_APBENR2_COMP2EN)  != 0U)</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="preprocessor">#if defined(LED)</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="preprocessor">#define __HAL_RCC_LED_IS_CLK_ENABLED()         (READ_BIT(RCC-&gt;APBENR2, RCC_APBENR2_LEDEN)    != 0U)</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span> </div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"><a class="line" href="../../da/de8/group___r_c_c___a_p_b2___clock___enabled___disabled___status.html#ga9f32ce5d57fe1d7a4871552d2e9a5b0e"> 1062</a></span><span class="preprocessor">#define __HAL_RCC_SYSCFG_IS_CLK_DISABLED()     (READ_BIT(RCC-&gt;APBENR2, RCC_APBENR2_SYSCFGEN) == 0U)</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"><a class="line" href="../../da/de8/group___r_c_c___a_p_b2___clock___enabled___disabled___status.html#ga7116893adbb7fc144102af49de55350b"> 1063</a></span><span class="preprocessor">#define __HAL_RCC_TIM1_IS_CLK_DISABLED()       (READ_BIT(RCC-&gt;APBENR2, RCC_APBENR2_TIM1EN)   == 0U)</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"><a class="line" href="../../da/de8/group___r_c_c___a_p_b2___clock___enabled___disabled___status.html#gabd506be27916f029d2214e88bc48f6df"> 1064</a></span><span class="preprocessor">#define __HAL_RCC_SPI1_IS_CLK_DISABLED()       (READ_BIT(RCC-&gt;APBENR2, RCC_APBENR2_SPI1EN)   == 0U)</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="../../da/de8/group___r_c_c___a_p_b2___clock___enabled___disabled___status.html#ga22c9d59ac6062298a71eed0d6a4a9afd"> 1065</a></span><span class="preprocessor">#define __HAL_RCC_USART1_IS_CLK_DISABLED()     (READ_BIT(RCC-&gt;APBENR2, RCC_APBENR2_USART1EN) == 0U)</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="preprocessor">#if defined(TIM14)</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="preprocessor">#define __HAL_RCC_TIM14_IS_CLK_DISABLED()      (READ_BIT(RCC-&gt;APBENR2, RCC_APBENR2_TIM14EN)  == 0U)</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"><a class="line" href="../../da/de8/group___r_c_c___a_p_b2___clock___enabled___disabled___status.html#ga55adb9971771c35d36a549a1948b7b1e"> 1069</a></span><span class="preprocessor">#define __HAL_RCC_TIM16_IS_CLK_DISABLED()      (READ_BIT(RCC-&gt;APBENR2, RCC_APBENR2_TIM16EN)  == 0U)</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="preprocessor">#if defined(TIM17)</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span><span class="preprocessor">#define __HAL_RCC_TIM17_IS_CLK_DISABLED()      (READ_BIT(RCC-&gt;APBENR2, RCC_APBENR2_TIM17EN)  == 0U)</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="../../da/de8/group___r_c_c___a_p_b2___clock___enabled___disabled___status.html#ga452be040858dff873d54c0020d1cbeef"> 1073</a></span><span class="preprocessor">#define __HAL_RCC_ADC_IS_CLK_DISABLED()        (READ_BIT(RCC-&gt;APBENR2, RCC_APBENR2_ADCEN)    == 0U)</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span><span class="preprocessor">#if defined(COMP1)</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span><span class="preprocessor">#define __HAL_RCC_COMP1_IS_CLK_DISABLED()      (READ_BIT(RCC-&gt;APBENR2, RCC_APBENR2_COMP1EN)  == 0U)</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="preprocessor">#if defined(COMP2)</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span><span class="preprocessor">#define __HAL_RCC_COMP2_IS_CLK_DISABLED()      (READ_BIT(RCC-&gt;APBENR2, RCC_APBENR2_COMP2EN)  == 0U)</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span><span class="preprocessor">#if defined(LED)</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="preprocessor">#define __HAL_RCC_LED_IS_CLK_DISABLED()        (READ_BIT(RCC-&gt;APBENR2, RCC_APBENR2_LEDEN)    == 0U)</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span> </div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"><a class="line" href="../../d4/ddd/group___r_c_c___a_h_b___force___release___reset.html#ga70ac7ee64a7f1911e3c89d54efb13695"> 1092</a></span><span class="preprocessor">#define __HAL_RCC_AHB_FORCE_RESET()            WRITE_REG(RCC-&gt;AHBRSTR, 0xFFFFFFFFU)</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="preprocessor">#if (defined(DMA) || defined(DMA1))</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="preprocessor">#define __HAL_RCC_DMA_FORCE_RESET()            SET_BIT(RCC-&gt;AHBRSTR, RCC_AHBRSTR_DMARST)</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="../../d4/ddd/group___r_c_c___a_h_b___force___release___reset.html#ga8b4f2a9ac8d2f458fdfc46be211cf2c8"> 1096</a></span><span class="preprocessor">#define __HAL_RCC_FLASH_FORCE_RESET()          SET_BIT(RCC-&gt;AHBRSTR, RCC_AHBRSTR_FLASHRST)</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="../../d4/ddd/group___r_c_c___a_h_b___force___release___reset.html#gaf12ffda90699081f29cf76dab39b1944"> 1097</a></span><span class="preprocessor">#define __HAL_RCC_CRC_FORCE_RESET()            SET_BIT(RCC-&gt;AHBRSTR, RCC_AHBRSTR_CRCRST)</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span> </div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"><a class="line" href="../../d4/ddd/group___r_c_c___a_h_b___force___release___reset.html#gab9a849fdb7ef7ea4021af51799b474d7"> 1099</a></span><span class="preprocessor">#define __HAL_RCC_AHB_RELEASE_RESET()          WRITE_REG(RCC-&gt;AHBRSTR, 0x00000000U)</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span><span class="preprocessor">#if (defined(DMA) || defined(DMA1))</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="preprocessor">#define __HAL_RCC_DMA_RELEASE_RESET()          CLEAR_BIT(RCC-&gt;AHBRSTR, RCC_AHBRSTR_DMARST)</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="../../d4/ddd/group___r_c_c___a_h_b___force___release___reset.html#gac79372a9136c0932a622b7c40b6f2f8e"> 1103</a></span><span class="preprocessor">#define __HAL_RCC_FLASH_RELEASE_RESET()        CLEAR_BIT(RCC-&gt;AHBRSTR, RCC_AHBRSTR_FLASHRST)</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"><a class="line" href="../../d4/ddd/group___r_c_c___a_h_b___force___release___reset.html#gab7426b24c0b9d6aaec3c17f98735a178"> 1104</a></span><span class="preprocessor">#define __HAL_RCC_CRC_RELEASE_RESET()          CLEAR_BIT(RCC-&gt;AHBRSTR, RCC_AHBRSTR_CRCRST)</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span> </div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"><a class="line" href="../../d4/dc8/group___r_c_c___i_o_p_o_r_t___force___release___reset.html#gaaffbbf43b538f913b470feafb1ec50dd"> 1114</a></span><span class="preprocessor">#define __HAL_RCC_IOP_FORCE_RESET()            WRITE_REG(RCC-&gt;IOPRSTR, 0xFFFFFFFFU)</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="../../d4/dc8/group___r_c_c___i_o_p_o_r_t___force___release___reset.html#gab329bd497cccffd979bcca9fd42bbc79"> 1115</a></span><span class="preprocessor">#define __HAL_RCC_GPIOA_FORCE_RESET()          SET_BIT(RCC-&gt;IOPRSTR, RCC_IOPRSTR_GPIOARST)</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="../../d4/dc8/group___r_c_c___i_o_p_o_r_t___force___release___reset.html#ga3b89be9638638ffce3ebd4f08a3b64cf"> 1116</a></span><span class="preprocessor">#define __HAL_RCC_GPIOB_FORCE_RESET()          SET_BIT(RCC-&gt;IOPRSTR, RCC_IOPRSTR_GPIOBRST)</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"><a class="line" href="../../d4/dc8/group___r_c_c___i_o_p_o_r_t___force___release___reset.html#gaddfca42e493e7c163e9decf0462183df"> 1117</a></span><span class="preprocessor">#define __HAL_RCC_GPIOF_FORCE_RESET()          SET_BIT(RCC-&gt;IOPRSTR, RCC_IOPRSTR_GPIOFRST)</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span> </div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="../../d4/dc8/group___r_c_c___i_o_p_o_r_t___force___release___reset.html#ga7994899fa29f5d26f9726be62e971faf"> 1119</a></span><span class="preprocessor">#define __HAL_RCC_IOP_RELEASE_RESET()          WRITE_REG(RCC-&gt;IOPRSTR, 0x00000000U)</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="../../d4/dc8/group___r_c_c___i_o_p_o_r_t___force___release___reset.html#gad56e47c2eacd972491f94296053d0cc3"> 1120</a></span><span class="preprocessor">#define __HAL_RCC_GPIOA_RELEASE_RESET()        CLEAR_BIT(RCC-&gt;IOPRSTR, RCC_IOPRSTR_GPIOARST)</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"><a class="line" href="../../d4/dc8/group___r_c_c___i_o_p_o_r_t___force___release___reset.html#gaf03da3b36478071844fbd77df618a686"> 1121</a></span><span class="preprocessor">#define __HAL_RCC_GPIOB_RELEASE_RESET()        CLEAR_BIT(RCC-&gt;IOPRSTR, RCC_IOPRSTR_GPIOBRST)</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="../../d4/dc8/group___r_c_c___i_o_p_o_r_t___force___release___reset.html#ga9f9a67f57c0ca219d0cf0c2e07114f27"> 1122</a></span><span class="preprocessor">#define __HAL_RCC_GPIOF_RELEASE_RESET()        CLEAR_BIT(RCC-&gt;IOPRSTR, RCC_IOPRSTR_GPIOFRST)</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span> </div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"><a class="line" href="../../d8/d7c/group___r_c_c___a_p_b1___force___release___reset.html#ga6f6e7048eca1abd1be132027f5b79465"> 1132</a></span><span class="preprocessor">#define __HAL_RCC_APB1_FORCE_RESET()           WRITE_REG(RCC-&gt;APBRSTR1, 0xFFFFFFFFU)</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span><span class="preprocessor">#if defined(TIM3)</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span><span class="preprocessor">#define __HAL_RCC_TIM3_FORCE_RESET()           SET_BIT(RCC-&gt;APBRSTR1, RCC_APBRSTR1_TIM3RST)</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span><span class="preprocessor">#if defined(SPI2)</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span><span class="preprocessor">#define __HAL_RCC_SPI2_FORCE_RESET()           SET_BIT(RCC-&gt;APBRSTR1, RCC_APBRSTR1_SPI2RST)</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="preprocessor">#if defined(USART2)</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="preprocessor">#define __HAL_RCC_USART2_FORCE_RESET()         SET_BIT(RCC-&gt;APBRSTR1, RCC_APBRSTR1_USART2RST)</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"><a class="line" href="../../d8/d7c/group___r_c_c___a_p_b1___force___release___reset.html#gaa519385c537bc76f50e34da006fa0a6a"> 1142</a></span><span class="preprocessor">#define __HAL_RCC_I2C_FORCE_RESET()            SET_BIT(RCC-&gt;APBRSTR1, RCC_APBRSTR1_I2CRST)</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"><a class="line" href="../../d8/d7c/group___r_c_c___a_p_b1___force___release___reset.html#gaf709749ed0e15e1fd1cb0dbe59d65fc5"> 1143</a></span><span class="preprocessor">#define __HAL_RCC_DBGMCU_FORCE_RESET()         SET_BIT(RCC-&gt;APBRSTR1, RCC_APBRSTR1_DBGRST)</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="../../d8/d7c/group___r_c_c___a_p_b1___force___release___reset.html#gaf454341fae45fdfacfea2f45c07ce3e0"> 1144</a></span><span class="preprocessor">#define __HAL_RCC_PWR_FORCE_RESET()            SET_BIT(RCC-&gt;APBRSTR1, RCC_APBRSTR1_PWRRST)</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="../../d8/d7c/group___r_c_c___a_p_b1___force___release___reset.html#gad2d8e3ed5112a4db2e74c6bb9eece687"> 1145</a></span><span class="preprocessor">#define __HAL_RCC_LPTIM_FORCE_RESET()          SET_BIT(RCC-&gt;APBRSTR1, RCC_APBRSTR1_LPTIMRST)</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span> </div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="../../d8/d7c/group___r_c_c___a_p_b1___force___release___reset.html#ga9d0742ab271ace3dbe1a4e83de3d017b"> 1147</a></span><span class="preprocessor">#define __HAL_RCC_APB1_RELEASE_RESET()         WRITE_REG(RCC-&gt;APBRSTR1, 0x00000000U)</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span><span class="preprocessor">#if defined(TIM3)</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span><span class="preprocessor">#define __HAL_RCC_TIM3_RELEASE_RESET()         CLEAR_BIT(RCC-&gt;APBRSTR1, RCC_APBRSTR1_TIM3RST)</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span><span class="preprocessor">#if defined(SPI2)</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="preprocessor">#define __HAL_RCC_SPI2_RELEASE_RESET()         CLEAR_BIT(RCC-&gt;APBRSTR1, RCC_APBRSTR1_SPI2RST)</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span><span class="preprocessor">#if defined(USART2)</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span><span class="preprocessor">#define __HAL_RCC_USART2_RELEASE_RESET()       CLEAR_BIT(RCC-&gt;APBRSTR1, RCC_APBRSTR1_USART2RST)</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="../../d8/d7c/group___r_c_c___a_p_b1___force___release___reset.html#gaa856d68b433b3faecdcef578c26bc68e"> 1157</a></span><span class="preprocessor">#define __HAL_RCC_I2C_RELEASE_RESET()          CLEAR_BIT(RCC-&gt;APBRSTR1, RCC_APBRSTR1_I2CRST)</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"><a class="line" href="../../d8/d7c/group___r_c_c___a_p_b1___force___release___reset.html#ga7877d0686f800a9374499abbddbda159"> 1158</a></span><span class="preprocessor">#define __HAL_RCC_DBGMCU_RELEASE_RESET()       CLEAR_BIT(RCC-&gt;APBRSTR1, RCC_APBRSTR1_DBGRST)</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"><a class="line" href="../../d8/d7c/group___r_c_c___a_p_b1___force___release___reset.html#gaaa5a340d38d50e508243f48bbb47dd32"> 1159</a></span><span class="preprocessor">#define __HAL_RCC_PWR_RELEASE_RESET()          CLEAR_BIT(RCC-&gt;APBRSTR1, RCC_APBRSTR1_PWRRST)</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"><a class="line" href="../../d8/d7c/group___r_c_c___a_p_b1___force___release___reset.html#ga76aace9a8dc9af48b4ad77271b425aae"> 1160</a></span><span class="preprocessor">#define __HAL_RCC_LPTIM_RELEASE_RESET()        CLEAR_BIT(RCC-&gt;APBRSTR1, RCC_APBRSTR1_LPTIMRST)</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span> </div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"><a class="line" href="../../db/d2f/group___r_c_c___a_p_b2___force___release___reset.html#ga8788da8c644ad0cc54912baede7d49b4"> 1170</a></span><span class="preprocessor">#define __HAL_RCC_APB2_FORCE_RESET()           WRITE_REG(RCC-&gt;APBRSTR2, 0xFFFFFFFFU)</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"><a class="line" href="../../db/d2f/group___r_c_c___a_p_b2___force___release___reset.html#ga143ff27d8f59a39732efd79539e3765a"> 1171</a></span><span class="preprocessor">#define __HAL_RCC_SYSCFG_FORCE_RESET()         SET_BIT(RCC-&gt;APBRSTR2, RCC_APBRSTR2_SYSCFGRST)</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"><a class="line" href="../../db/d2f/group___r_c_c___a_p_b2___force___release___reset.html#gac423d6a52fa42423119844e4a7d68c7b"> 1172</a></span><span class="preprocessor">#define __HAL_RCC_TIM1_FORCE_RESET()           SET_BIT(RCC-&gt;APBRSTR2, RCC_APBRSTR2_TIM1RST)</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"><a class="line" href="../../db/d2f/group___r_c_c___a_p_b2___force___release___reset.html#ga87e6bc588fa1d5ce3928d2fd2a3156a4"> 1173</a></span><span class="preprocessor">#define __HAL_RCC_SPI1_FORCE_RESET()           SET_BIT(RCC-&gt;APBRSTR2, RCC_APBRSTR2_SPI1RST)</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"><a class="line" href="../../db/d2f/group___r_c_c___a_p_b2___force___release___reset.html#ga5db01cf30bf3c5c7fc0b42220f4c70ad"> 1174</a></span><span class="preprocessor">#define __HAL_RCC_USART1_FORCE_RESET()         SET_BIT(RCC-&gt;APBRSTR2, RCC_APBRSTR2_USART1RST)</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="preprocessor">#if defined(TIM14)</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span><span class="preprocessor">#define __HAL_RCC_TIM14_FORCE_RESET()          SET_BIT(RCC-&gt;APBRSTR2, RCC_APBRSTR2_TIM14RST)</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"><a class="line" href="../../db/d2f/group___r_c_c___a_p_b2___force___release___reset.html#ga08cdf6a4295cfb02eae6a70aecf2e3ee"> 1178</a></span><span class="preprocessor">#define __HAL_RCC_TIM16_FORCE_RESET()          SET_BIT(RCC-&gt;APBRSTR2, RCC_APBRSTR2_TIM16RST)</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span><span class="preprocessor">#if defined(TIM17)</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span><span class="preprocessor">#define __HAL_RCC_TIM17_FORCE_RESET()          SET_BIT(RCC-&gt;APBRSTR2, RCC_APBRSTR2_TIM17RST)</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"><a class="line" href="../../db/d2f/group___r_c_c___a_p_b2___force___release___reset.html#ga915c2f73eef5fc0e95d76219280ef6c0"> 1182</a></span><span class="preprocessor">#define __HAL_RCC_ADC_FORCE_RESET()            SET_BIT(RCC-&gt;APBRSTR2, RCC_APBRSTR2_ADCRST)</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><span class="preprocessor">#if defined(COMP1)</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span><span class="preprocessor">#define __HAL_RCC_COMP1_FORCE_RESET()          SET_BIT(RCC-&gt;APBRSTR2, RCC_APBRSTR2_COMP1RST)</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span><span class="preprocessor">#if defined(COMP2)</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span><span class="preprocessor">#define __HAL_RCC_COMP2_FORCE_RESET()          SET_BIT(RCC-&gt;APBRSTR2, RCC_APBRSTR2_COMP2RST)</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span><span class="preprocessor">#if defined(LED)</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><span class="preprocessor">#define __HAL_RCC_LED_FORCE_RESET()            SET_BIT(RCC-&gt;APBRSTR2, RCC_APBRSTR2_LEDRST)</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span> </div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"><a class="line" href="../../db/d2f/group___r_c_c___a_p_b2___force___release___reset.html#gae1e413d623154942d5bbe89769161ece"> 1193</a></span><span class="preprocessor">#define __HAL_RCC_APB2_RELEASE_RESET()         WRITE_REG(RCC-&gt;APBRSTR2, 0x00U)</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"><a class="line" href="../../db/d2f/group___r_c_c___a_p_b2___force___release___reset.html#ga56de80d50f5ab276ebdeee16a0e2a31b"> 1194</a></span><span class="preprocessor">#define __HAL_RCC_SYSCFG_RELEASE_RESET()       CLEAR_BIT(RCC-&gt;APBRSTR2, RCC_APBRSTR2_SYSCFGRST)</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"><a class="line" href="../../db/d2f/group___r_c_c___a_p_b2___force___release___reset.html#ga1857f223177c9548ce1bae9753e0a7b4"> 1195</a></span><span class="preprocessor">#define __HAL_RCC_TIM1_RELEASE_RESET()         CLEAR_BIT(RCC-&gt;APBRSTR2, RCC_APBRSTR2_TIM1RST)</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"><a class="line" href="../../db/d2f/group___r_c_c___a_p_b2___force___release___reset.html#gad7b4bc8c8a9146529a175c45eecf25e5"> 1196</a></span><span class="preprocessor">#define __HAL_RCC_SPI1_RELEASE_RESET()         CLEAR_BIT(RCC-&gt;APBRSTR2, RCC_APBRSTR2_SPI1RST)</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"><a class="line" href="../../db/d2f/group___r_c_c___a_p_b2___force___release___reset.html#ga243061674e38d05d222697046d43813a"> 1197</a></span><span class="preprocessor">#define __HAL_RCC_USART1_RELEASE_RESET()       CLEAR_BIT(RCC-&gt;APBRSTR2, RCC_APBRSTR2_USART1RST)</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span><span class="preprocessor">#if defined(TIM14)</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span><span class="preprocessor">#define __HAL_RCC_TIM14_RELEASE_RESET()        CLEAR_BIT(RCC-&gt;APBRSTR2, RCC_APBRSTR2_TIM14RST)</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"><a class="line" href="../../db/d2f/group___r_c_c___a_p_b2___force___release___reset.html#gaccce3b7168e4357d179cb5c978a7bfe6"> 1201</a></span><span class="preprocessor">#define __HAL_RCC_TIM16_RELEASE_RESET()        CLEAR_BIT(RCC-&gt;APBRSTR2, RCC_APBRSTR2_TIM16RST)</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span><span class="preprocessor">#if defined(TIM17)</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span><span class="preprocessor">#define __HAL_RCC_TIM17_RELEASE_RESET()        CLEAR_BIT(RCC-&gt;APBRSTR2, RCC_APBRSTR2_TIM17RST)</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"><a class="line" href="../../db/d2f/group___r_c_c___a_p_b2___force___release___reset.html#ga06411259bd987c32186d5851815cbd59"> 1205</a></span><span class="preprocessor">#define __HAL_RCC_ADC_RELEASE_RESET()          CLEAR_BIT(RCC-&gt;APBRSTR2, RCC_APBRSTR2_ADCRST)</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span><span class="preprocessor">#if defined(COMP1)</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><span class="preprocessor">#define __HAL_RCC_COMP1_RELEASE_RESET()        CLEAR_BIT(RCC-&gt;APBRSTR2, RCC_APBRSTR2_COMP1RST)</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span><span class="preprocessor">#if defined(COMP2)</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span><span class="preprocessor">#define __HAL_RCC_COMP2_RELEASE_RESET()        CLEAR_BIT(RCC-&gt;APBRSTR2, RCC_APBRSTR2_COMP2RST)</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span><span class="preprocessor">#if defined(LED)</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span><span class="preprocessor">#define __HAL_RCC_LED_RELEASE_RESET()          CLEAR_BIT(RCC-&gt;APBRSTR2, RCC_APBRSTR2_LEDRST)</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"><a class="line" href="../../d0/d9c/group___r_c_c___backup___domain___reset.html#ga3bf7da608ff985873ca8e248fb1dc4f0"> 1249</a></span><span class="preprocessor">#define __HAL_RCC_BACKUPRESET_FORCE()   SET_BIT(RCC-&gt;BDCR, RCC_BDCR_BDRST)</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span> </div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"><a class="line" href="../../d0/d9c/group___r_c_c___backup___domain___reset.html#ga14f32622c65f4ae239ba8cb00d510321"> 1251</a></span><span class="preprocessor">#define __HAL_RCC_BACKUPRESET_RELEASE() CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_BDRST)</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span> </div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span><span class="preprocessor">#if defined(RTC)</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="preprocessor">#define __HAL_RCC_RTC_ENABLE()         SET_BIT(RCC-&gt;BDCR, RCC_BDCR_RTCEN)</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span> </div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span><span class="preprocessor">#define __HAL_RCC_RTC_DISABLE()        CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_RTCEN)</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span> </div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"><a class="line" href="../../df/dd4/group___r_c_c___clock___configuration.html#gaab944f562b53fc74bcc0e4958388fd42"> 1293</a></span><span class="preprocessor">#define __HAL_RCC_HSI_ENABLE()  SET_BIT(RCC-&gt;CR, RCC_CR_HSION)</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span> </div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"><a class="line" href="../../df/dd4/group___r_c_c___clock___configuration.html#ga0c0dc8bc0ef58703782f45b4e487c031"> 1302</a></span><span class="preprocessor">#define __HAL_RCC_HSI_DISABLE() CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSION)</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span> </div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"><a class="line" href="../../df/dd4/group___r_c_c___clock___configuration.html#ga74c3b20fdb9a7672c50aa97bb46537b1"> 1312</a></span><span class="preprocessor">#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(__HSICALIBRATIONVALUE__) \</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span><span class="preprocessor">                  MODIFY_REG(RCC-&gt;ICSCR, (RCC_ICSCR_HSI_FS_Msk|RCC_ICSCR_HSI_TRIM), (uint32_t)(__HSICALIBRATIONVALUE__) &lt;&lt; RCC_ICSCR_HSI_TRIM_Pos)</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span> </div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"><a class="line" href="../../df/dd4/group___r_c_c___clock___configuration.html#ga99cd8a4ebbe11cd3be3cadddec9c5c59"> 1327</a></span><span class="preprocessor">#define __HAL_RCC_HSI_CONFIG(__HSIDIV__) \</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span><span class="preprocessor">                 MODIFY_REG(RCC-&gt;CR, RCC_CR_HSIDIV, (__HSIDIV__))</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span> </div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"><a class="line" href="../../df/dd4/group___r_c_c___clock___configuration.html#ga560de8b8991db4a296de878a7a8aa58b"> 1339</a></span><span class="preprocessor">#define __HAL_RCC_LSI_ENABLE()         SET_BIT(RCC-&gt;CSR, RCC_CSR_LSION)</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span> </div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"><a class="line" href="../../df/dd4/group___r_c_c___clock___configuration.html#ga4f96095bb4acda60b7f66d5d927da181"> 1341</a></span><span class="preprocessor">#define __HAL_RCC_LSI_DISABLE()        CLEAR_BIT(RCC-&gt;CSR, RCC_CSR_LSION)</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span> </div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"><a class="line" href="../../df/dd4/group___r_c_c___clock___configuration.html#gaa3d98648399f15d02645ef84f6ca8e4b"> 1366</a></span><span class="preprocessor">#define __HAL_RCC_HSE_CONFIG(__STATE__)                      \</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span><span class="preprocessor">                    do {                                     \</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span><span class="preprocessor">                      if((__STATE__) == RCC_HSE_ON)          \</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span><span class="preprocessor">                      {                                      \</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span><span class="preprocessor">                        SET_BIT(RCC-&gt;CR, RCC_CR_HSEON);      \</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span><span class="preprocessor">                      }                                      \</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span><span class="preprocessor">                      else if((__STATE__) == RCC_HSE_BYPASS) \</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span><span class="preprocessor">                      {                                      \</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span><span class="preprocessor">                        SET_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);     \</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span><span class="preprocessor">                        SET_BIT(RCC-&gt;CR, RCC_CR_HSEON);      \</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span><span class="preprocessor">                      }                                      \</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span><span class="preprocessor">                      else                                   \</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span><span class="preprocessor">                      {                                      \</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span><span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEON);    \</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span><span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);   \</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span><span class="preprocessor">                      }                                      \</span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span><span class="preprocessor">                    } while(0U)</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span> </div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span><span class="preprocessor">#if defined(RCC_LSE_SUPPORT)</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span><span class="preprocessor">#define __HAL_RCC_LSE_CONFIG(__STATE__)                        \</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span><span class="preprocessor">                    do {                                       \</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span><span class="preprocessor">                      if((__STATE__) == RCC_LSE_ON)            \</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span><span class="preprocessor">                      {                                        \</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span><span class="preprocessor">                        SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);    \</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span><span class="preprocessor">                      }                                        \</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span><span class="preprocessor">                      else if((__STATE__) == RCC_LSE_BYPASS)   \</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span><span class="preprocessor">                      {                                        \</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span><span class="preprocessor">                        SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEBYP);   \</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span><span class="preprocessor">                        SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);    \</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span><span class="preprocessor">                      }                                        \</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span><span class="preprocessor">                      else                                     \</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span><span class="preprocessor">                      {                                        \</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span><span class="preprocessor">                        CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);  \</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span><span class="preprocessor">                        CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEBYP); \</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span><span class="preprocessor">                      }                                        \</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span><span class="preprocessor">                    } while(0U)</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span> </div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span><span class="preprocessor">#if defined(RTC)</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span><span class="preprocessor">#define __HAL_RCC_RTC_CONFIG(__RTC_CLKSOURCE__)  \</span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span><span class="preprocessor">                  MODIFY_REG( RCC-&gt;BDCR, RCC_BDCR_RTCSEL, (__RTC_CLKSOURCE__))</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span> </div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span> </div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span><span class="preprocessor">#define  __HAL_RCC_GET_RTC_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;BDCR, RCC_BDCR_RTCSEL)))</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span> </div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span>  </div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span><span class="preprocessor">#if defined(RCC_PLL_SUPPORT)</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span><span class="preprocessor">#define __HAL_RCC_PLL_ENABLE()         SET_BIT(RCC-&gt;CR, RCC_CR_PLLON)</span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span> </div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span><span class="preprocessor">#define __HAL_RCC_PLL_DISABLE()        CLEAR_BIT(RCC-&gt;CR, RCC_CR_PLLON)</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span> </div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span><span class="preprocessor">#define __HAL_RCC_PLL_PLLSOURCE_CONFIG(__PLLSOURCE__) \</span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span><span class="preprocessor">                  MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC, (__PLLSOURCE__))</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span> </div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span><span class="preprocessor">#define __HAL_RCC_GET_PLL_OSCSOURCE() ((uint32_t)(RCC-&gt;PLLCFGR &amp; RCC_PLLCFGR_PLLSRC))</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"><a class="line" href="../../df/dd4/group___r_c_c___clock___configuration.html#gaa29be28740b3d480e83efbc2e695c1b8"> 1527</a></span><span class="preprocessor">#define __HAL_RCC_SYSCLK_CONFIG(__SYSCLKSOURCE__) \</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span><span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_SW, (__SYSCLKSOURCE__))</span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span> </div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"><a class="line" href="../../df/dd4/group___r_c_c___clock___configuration.html#gac99c2453d9e77c8b457acc0210e754c2"> 1541</a></span><span class="preprocessor">#define __HAL_RCC_GET_SYSCLK_SOURCE()         (RCC-&gt;CFGR &amp; RCC_CFGR_SWS)</span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span><span class="preprocessor">#if defined(RCC_LSE_SUPPORT)</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span><span class="preprocessor">#define __HAL_RCC_LSEDRIVE_CONFIG(__LSEDRIVE__) \</span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span><span class="preprocessor">                  MODIFY_REG(RCC-&gt;ECSCR, RCC_ECSCR_LSE_DRIVER, (uint32_t)(__LSEDRIVE__))</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"><a class="line" href="../../df/dd4/group___r_c_c___clock___configuration.html#ga7e5f7f1efc92794b6f0e96068240b45e"> 1582</a></span><span class="preprocessor">#define __HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__, __MCODIV__) \</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span><span class="preprocessor">                 MODIFY_REG(RCC-&gt;CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), ((__MCOCLKSOURCE__) | (__MCODIV__)))</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span> </div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"><a class="line" href="../../d4/d32/group___r_c_c___flags___interrupts___management.html#ga180fb20a37b31a6e4f7e59213a6c0405"> 1606</a></span><span class="preprocessor">#define __HAL_RCC_ENABLE_IT(__INTERRUPT__) SET_BIT(RCC-&gt;CIER, (__INTERRUPT__))</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span> </div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"><a class="line" href="../../d4/d32/group___r_c_c___flags___interrupts___management.html#gafc4df8cd4df0a529d11f18bf1f7e9f50"> 1620</a></span><span class="preprocessor">#define __HAL_RCC_DISABLE_IT(__INTERRUPT__) CLEAR_BIT(RCC-&gt;CIER, (__INTERRUPT__))</span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span> </div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"><a class="line" href="../../d4/d32/group___r_c_c___flags___interrupts___management.html#ga9d8ab157f58045b8daf8136bee54f139"> 1636</a></span><span class="preprocessor">#define __HAL_RCC_CLEAR_IT(__INTERRUPT__) (RCC-&gt;CICR = (__INTERRUPT__))</span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span> </div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"><a class="line" href="../../d4/d32/group___r_c_c___flags___interrupts___management.html#ga134af980b892f362c05ae21922cd828d"> 1652</a></span><span class="preprocessor">#define __HAL_RCC_GET_IT(__INTERRUPT__) ((RCC-&gt;CIFR &amp; (__INTERRUPT__)) == (__INTERRUPT__))</span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span> </div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"><a class="line" href="../../d4/d32/group___r_c_c___flags___interrupts___management.html#gaf28c11b36035ef1e27883ff7ee2c46b0"> 1661</a></span><span class="preprocessor">#define __HAL_RCC_CLEAR_RESET_FLAGS() (RCC-&gt;CSR |= RCC_CSR_RMVF)</span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span> </div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"><a class="line" href="../../d4/d32/group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449"> 1681</a></span><span class="preprocessor">#define __HAL_RCC_GET_FLAG(__FLAG__) (((((((__FLAG__) &gt;&gt; 5U) == CR_REG_INDEX) ? RCC-&gt;CR :                  \</span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span><span class="preprocessor">                                        ((((__FLAG__) &gt;&gt; 5U) == BDCR_REG_INDEX) ? RCC-&gt;BDCR :              \</span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span><span class="preprocessor">                                        ((((__FLAG__) &gt;&gt; 5U) == CSR_REG_INDEX) ? RCC-&gt;CSR : RCC-&gt;CIFR))) &amp; \</span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span><span class="preprocessor">                                          (1U &lt;&lt; ((__FLAG__) &amp; RCC_FLAG_MASK))) != RESET) \</span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span><span class="preprocessor">                                            ? 1U : 0U)</span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span> </div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span><span class="comment">/* Include RCC HAL Extended module */</span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span><span class="preprocessor">#include &quot;<a class="code" href="../../d5/d3e/py32f0xx__hal__rcc__ex_8h.html">py32f0xx_hal_rcc_ex.h</a>&quot;</span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span> </div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span><span class="comment">/* Initialization and de-initialization functions  ******************************/</span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"><a class="line" href="../../d3/d83/group___r_c_c___exported___functions___group1.html#ga064f7d9878ecdc1d4852cba2b9e6a52e"> 1709</a></span><a class="code hl_enumeration" href="../../da/d66/py32f0xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="../../d3/d83/group___r_c_c___exported___functions___group1.html#ga064f7d9878ecdc1d4852cba2b9e6a52e">HAL_RCC_DeInit</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"><a class="line" href="../../d3/d83/group___r_c_c___exported___functions___group1.html#ga9c504088722e03830df6caad932ad06b"> 1710</a></span><a class="code hl_enumeration" href="../../da/d66/py32f0xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="../../d3/d83/group___r_c_c___exported___functions___group1.html#ga9c504088722e03830df6caad932ad06b">HAL_RCC_OscConfig</a>(<a class="code hl_struct" href="../../da/df4/struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a> *RCC_OscInitStruct);</div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"><a class="line" href="../../d3/d83/group___r_c_c___exported___functions___group1.html#gad0a4b5c7459219fafc15f3f867563ef3"> 1711</a></span><a class="code hl_enumeration" href="../../da/d66/py32f0xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="../../d3/d83/group___r_c_c___exported___functions___group1.html#gad0a4b5c7459219fafc15f3f867563ef3">HAL_RCC_ClockConfig</a>(<a class="code hl_struct" href="../../d1/dbd/struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a> *RCC_ClkInitStruct, uint32_t FLatency);</div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span> </div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span><span class="comment">/* Peripheral Control functions  ************************************************/</span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"><a class="line" href="../../de/d50/group___r_c_c___exported___functions___group2.html#ga9de46b9c4ecdb1a5e34136b051a6132c"> 1722</a></span><span class="keywordtype">void</span>              <a class="code hl_function" href="../../de/d50/group___r_c_c___exported___functions___group2.html#ga9de46b9c4ecdb1a5e34136b051a6132c">HAL_RCC_MCOConfig</a>(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv);</div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"><a class="line" href="../../de/d50/group___r_c_c___exported___functions___group2.html#gaa0f440ce71c18e95b12b2044cc044bea"> 1723</a></span><span class="keywordtype">void</span>              <a class="code hl_function" href="../../de/d50/group___r_c_c___exported___functions___group2.html#gaa0f440ce71c18e95b12b2044cc044bea">HAL_RCC_EnableCSS</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span><span class="preprocessor">#if defined(RCC_LSE_SUPPORT)</span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span><span class="keywordtype">void</span>              HAL_RCC_EnableLSECSS(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span><span class="keywordtype">void</span>              HAL_RCC_DisableLSECSS(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span><span class="keywordtype">void</span>              HAL_RCC_LSECSSCallback(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"><a class="line" href="../../de/d50/group___r_c_c___exported___functions___group2.html#ga887cafe88b21a059061b077a1e3fa7d8"> 1729</a></span>uint32_t          <a class="code hl_function" href="../../de/d50/group___r_c_c___exported___functions___group2.html#ga887cafe88b21a059061b077a1e3fa7d8">HAL_RCC_GetSysClockFreq</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"><a class="line" href="../../de/d50/group___r_c_c___exported___functions___group2.html#ga38d6c5c7a5d8758849912c9aa0a2156d"> 1730</a></span>uint32_t          <a class="code hl_function" href="../../de/d50/group___r_c_c___exported___functions___group2.html#ga38d6c5c7a5d8758849912c9aa0a2156d">HAL_RCC_GetHCLKFreq</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"><a class="line" href="../../de/d50/group___r_c_c___exported___functions___group2.html#gab3042d8ac5703ac696cabf0ee461c599"> 1731</a></span>uint32_t          <a class="code hl_function" href="../../de/d50/group___r_c_c___exported___functions___group2.html#gab3042d8ac5703ac696cabf0ee461c599">HAL_RCC_GetPCLK1Freq</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"><a class="line" href="../../de/d50/group___r_c_c___exported___functions___group2.html#gae2f9413fc447c2d7d6af3a8669c77b36"> 1732</a></span><span class="keywordtype">void</span>              <a class="code hl_function" href="../../de/d50/group___r_c_c___exported___functions___group2.html#gae2f9413fc447c2d7d6af3a8669c77b36">HAL_RCC_GetOscConfig</a>(<a class="code hl_struct" href="../../da/df4/struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a> *RCC_OscInitStruct);</div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"><a class="line" href="../../de/d50/group___r_c_c___exported___functions___group2.html#gabc95375dfca279d88b9ded9d063d2323"> 1733</a></span><span class="keywordtype">void</span>              <a class="code hl_function" href="../../de/d50/group___r_c_c___exported___functions___group2.html#gabc95375dfca279d88b9ded9d063d2323">HAL_RCC_GetClockConfig</a>(<a class="code hl_struct" href="../../d1/dbd/struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a> *RCC_ClkInitStruct, uint32_t *pFLatency);</div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span><span class="comment">/* LSE &amp; HSE CSS NMI IRQ handler */</span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"><a class="line" href="../../de/d50/group___r_c_c___exported___functions___group2.html#ga0c124cf403362750513cae7fb6e6b195"> 1735</a></span><span class="keywordtype">void</span>              <a class="code hl_function" href="../../de/d50/group___r_c_c___exported___functions___group2.html#ga0c124cf403362750513cae7fb6e6b195">HAL_RCC_NMI_IRQHandler</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span><span class="comment">/* User Callbacks in non blocking mode (IT mode) */</span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"><a class="line" href="../../de/d50/group___r_c_c___exported___functions___group2.html#gaa05b9157de5a48617bd06eb6aafa68aa"> 1737</a></span><span class="keywordtype">void</span>              <a class="code hl_function" href="../../de/d50/group___r_c_c___exported___functions___group2.html#gaa05b9157de5a48617bd06eb6aafa68aa">HAL_RCC_CSSCallback</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span> </div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span>}</div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span> </div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span><span class="preprocessor">#endif </span><span class="comment">/* __PY32F0xx_HAL_RCC_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span> </div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span><span class="comment">/************************ (C) COPYRIGHT Puya *****END OF FILE****/</span></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group1_html_ga064f7d9878ecdc1d4852cba2b9e6a52e"><div class="ttname"><a href="../../d3/d83/group___r_c_c___exported___functions___group1.html#ga064f7d9878ecdc1d4852cba2b9e6a52e">HAL_RCC_DeInit</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_RCC_DeInit(void)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group1_html_ga9c504088722e03830df6caad932ad06b"><div class="ttname"><a href="../../d3/d83/group___r_c_c___exported___functions___group1.html#ga9c504088722e03830df6caad932ad06b">HAL_RCC_OscConfig</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group1_html_gad0a4b5c7459219fafc15f3f867563ef3"><div class="ttname"><a href="../../d3/d83/group___r_c_c___exported___functions___group1.html#gad0a4b5c7459219fafc15f3f867563ef3">HAL_RCC_ClockConfig</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t FLatency)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group2_html_ga0c124cf403362750513cae7fb6e6b195"><div class="ttname"><a href="../../de/d50/group___r_c_c___exported___functions___group2.html#ga0c124cf403362750513cae7fb6e6b195">HAL_RCC_NMI_IRQHandler</a></div><div class="ttdeci">void HAL_RCC_NMI_IRQHandler(void)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group2_html_ga38d6c5c7a5d8758849912c9aa0a2156d"><div class="ttname"><a href="../../de/d50/group___r_c_c___exported___functions___group2.html#ga38d6c5c7a5d8758849912c9aa0a2156d">HAL_RCC_GetHCLKFreq</a></div><div class="ttdeci">uint32_t HAL_RCC_GetHCLKFreq(void)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group2_html_ga887cafe88b21a059061b077a1e3fa7d8"><div class="ttname"><a href="../../de/d50/group___r_c_c___exported___functions___group2.html#ga887cafe88b21a059061b077a1e3fa7d8">HAL_RCC_GetSysClockFreq</a></div><div class="ttdeci">uint32_t HAL_RCC_GetSysClockFreq(void)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group2_html_ga9de46b9c4ecdb1a5e34136b051a6132c"><div class="ttname"><a href="../../de/d50/group___r_c_c___exported___functions___group2.html#ga9de46b9c4ecdb1a5e34136b051a6132c">HAL_RCC_MCOConfig</a></div><div class="ttdeci">void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group2_html_gaa05b9157de5a48617bd06eb6aafa68aa"><div class="ttname"><a href="../../de/d50/group___r_c_c___exported___functions___group2.html#gaa05b9157de5a48617bd06eb6aafa68aa">HAL_RCC_CSSCallback</a></div><div class="ttdeci">void HAL_RCC_CSSCallback(void)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group2_html_gaa0f440ce71c18e95b12b2044cc044bea"><div class="ttname"><a href="../../de/d50/group___r_c_c___exported___functions___group2.html#gaa0f440ce71c18e95b12b2044cc044bea">HAL_RCC_EnableCSS</a></div><div class="ttdeci">void HAL_RCC_EnableCSS(void)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group2_html_gab3042d8ac5703ac696cabf0ee461c599"><div class="ttname"><a href="../../de/d50/group___r_c_c___exported___functions___group2.html#gab3042d8ac5703ac696cabf0ee461c599">HAL_RCC_GetPCLK1Freq</a></div><div class="ttdeci">uint32_t HAL_RCC_GetPCLK1Freq(void)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group2_html_gabc95375dfca279d88b9ded9d063d2323"><div class="ttname"><a href="../../de/d50/group___r_c_c___exported___functions___group2.html#gabc95375dfca279d88b9ded9d063d2323">HAL_RCC_GetClockConfig</a></div><div class="ttdeci">void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t *pFLatency)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group2_html_gae2f9413fc447c2d7d6af3a8669c77b36"><div class="ttname"><a href="../../de/d50/group___r_c_c___exported___functions___group2.html#gae2f9413fc447c2d7d6af3a8669c77b36">HAL_RCC_GetOscConfig</a></div><div class="ttdeci">void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct)</div></div>
<div class="ttc" id="apy32f0xx__hal__def_8h_html"><div class="ttname"><a href="../../da/d66/py32f0xx__hal__def_8h.html">py32f0xx_hal_def.h</a></div><div class="ttdoc">This file contains HAL common defines, enumeration, macros and structures definitions.</div></div>
<div class="ttc" id="apy32f0xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="../../da/d66/py32f0xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition.</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d66/py32f0xx__hal__def_8h_source.html#l00044">py32f0xx_hal_def.h:45</a></div></div>
<div class="ttc" id="apy32f0xx__hal__rcc__ex_8h_html"><div class="ttname"><a href="../../d5/d3e/py32f0xx__hal__rcc__ex_8h.html">py32f0xx_hal_rcc_ex.h</a></div><div class="ttdoc">Header file of RCC HAL Extended module.</div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html"><div class="ttname"><a href="../../d1/dbd/struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a></div><div class="ttdoc">RCC System, AHB and APB busses clock configuration structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d45/py32f0xx__hal__rcc_8h_source.html#l00244">py32f0xx_hal_rcc.h:245</a></div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_a02b70c23b593a55814d887f483ea0871"><div class="ttname"><a href="../../d1/dbd/struct_r_c_c___clk_init_type_def.html#a02b70c23b593a55814d887f483ea0871">RCC_ClkInitTypeDef::SYSCLKSource</a></div><div class="ttdeci">uint32_t SYSCLKSource</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d45/py32f0xx__hal__rcc_8h_source.html#l00249">py32f0xx_hal_rcc.h:249</a></div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_a082c91ea9f270509aca7ae6ec42c2a54"><div class="ttname"><a href="../../d1/dbd/struct_r_c_c___clk_init_type_def.html#a082c91ea9f270509aca7ae6ec42c2a54">RCC_ClkInitTypeDef::AHBCLKDivider</a></div><div class="ttdeci">uint32_t AHBCLKDivider</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d45/py32f0xx__hal__rcc_8h_source.html#l00252">py32f0xx_hal_rcc.h:252</a></div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_a994aca51c40decfc340e045da1a6ca19"><div class="ttname"><a href="../../d1/dbd/struct_r_c_c___clk_init_type_def.html#a994aca51c40decfc340e045da1a6ca19">RCC_ClkInitTypeDef::APB1CLKDivider</a></div><div class="ttdeci">uint32_t APB1CLKDivider</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d45/py32f0xx__hal__rcc_8h_source.html#l00255">py32f0xx_hal_rcc.h:255</a></div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_afe92b105bff8e698233c286bb3018384"><div class="ttname"><a href="../../d1/dbd/struct_r_c_c___clk_init_type_def.html#afe92b105bff8e698233c286bb3018384">RCC_ClkInitTypeDef::ClockType</a></div><div class="ttdeci">uint32_t ClockType</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d45/py32f0xx__hal__rcc_8h_source.html#l00246">py32f0xx_hal_rcc.h:246</a></div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html"><div class="ttname"><a href="../../da/df4/struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a></div><div class="ttdoc">RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d45/py32f0xx__hal__rcc_8h_source.html#l00207">py32f0xx_hal_rcc.h:208</a></div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_a04d9f369e63432608cf9a0bebb84f71b"><div class="ttname"><a href="../../da/df4/struct_r_c_c___osc_init_type_def.html#a04d9f369e63432608cf9a0bebb84f71b">RCC_OscInitTypeDef::HSEFreq</a></div><div class="ttdeci">uint32_t HSEFreq</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d45/py32f0xx__hal__rcc_8h_source.html#l00215">py32f0xx_hal_rcc.h:215</a></div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_a23b9d1da2a92936c618d2416406275a3"><div class="ttname"><a href="../../da/df4/struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3">RCC_OscInitTypeDef::OscillatorType</a></div><div class="ttdeci">uint32_t OscillatorType</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d45/py32f0xx__hal__rcc_8h_source.html#l00209">py32f0xx_hal_rcc.h:209</a></div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_a49183e0be5cf522de0fa1968df0bf0d7"><div class="ttname"><a href="../../da/df4/struct_r_c_c___osc_init_type_def.html#a49183e0be5cf522de0fa1968df0bf0d7">RCC_OscInitTypeDef::HSIState</a></div><div class="ttdeci">uint32_t HSIState</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d45/py32f0xx__hal__rcc_8h_source.html#l00224">py32f0xx_hal_rcc.h:224</a></div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_a621a40ae95fb6f4f35c5a25b59dfc5f5"><div class="ttname"><a href="../../da/df4/struct_r_c_c___osc_init_type_def.html#a621a40ae95fb6f4f35c5a25b59dfc5f5">RCC_OscInitTypeDef::HSIDiv</a></div><div class="ttdeci">uint32_t HSIDiv</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d45/py32f0xx__hal__rcc_8h_source.html#l00227">py32f0xx_hal_rcc.h:227</a></div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_a9acc15f6278f950ef02d5d6f819f68e8"><div class="ttname"><a href="../../da/df4/struct_r_c_c___osc_init_type_def.html#a9acc15f6278f950ef02d5d6f819f68e8">RCC_OscInitTypeDef::LSIState</a></div><div class="ttdeci">uint32_t LSIState</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d45/py32f0xx__hal__rcc_8h_source.html#l00233">py32f0xx_hal_rcc.h:233</a></div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_ad28b977e258a3ee788cd6c2d72430c30"><div class="ttname"><a href="../../da/df4/struct_r_c_c___osc_init_type_def.html#ad28b977e258a3ee788cd6c2d72430c30">RCC_OscInitTypeDef::HSICalibrationValue</a></div><div class="ttdeci">uint32_t HSICalibrationValue</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d45/py32f0xx__hal__rcc_8h_source.html#l00230">py32f0xx_hal_rcc.h:230</a></div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_ad499b1bbeeb8096235b534a9bfa53c9d"><div class="ttname"><a href="../../da/df4/struct_r_c_c___osc_init_type_def.html#ad499b1bbeeb8096235b534a9bfa53c9d">RCC_OscInitTypeDef::HSEState</a></div><div class="ttdeci">uint32_t HSEState</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d45/py32f0xx__hal__rcc_8h_source.html#l00212">py32f0xx_hal_rcc.h:212</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_ddf756d3a54da98a0c7f8dfa72930869.html">PY32F0xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="../../dir_8b7370c78ec4d6c37efa01a20099f1c6.html">Inc</a></li><li class="navelem"><a class="el" href="../../da/d45/py32f0xx__hal__rcc_8h.html">py32f0xx_hal_rcc.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
