<profile>
    <ReportVersion>
        <Version>2025.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>tiny_autoencoder</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>9.628</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>45</Best-caseLatency>
            <Average-caseLatency>45</Average-caseLatency>
            <Worst-caseLatency>45</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.450 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.450 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.450 us</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>8</DataflowPipelineThroughput>
            <Interval-min>8</Interval-min>
            <Interval-max>8</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>autoencoder.cpp:140</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>4</BRAM_18K>
            <DSP>128</DSP>
            <FF>12733</FF>
            <LUT>41793</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>input_data_0_address0</name>
            <Object>input_data_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_0_ce0</name>
            <Object>input_data_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_0_d0</name>
            <Object>input_data_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_0_q0</name>
            <Object>input_data_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_0_we0</name>
            <Object>input_data_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_0_address1</name>
            <Object>input_data_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_0_ce1</name>
            <Object>input_data_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_0_d1</name>
            <Object>input_data_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_0_q1</name>
            <Object>input_data_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_0_we1</name>
            <Object>input_data_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_1_address0</name>
            <Object>input_data_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_1_ce0</name>
            <Object>input_data_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_1_d0</name>
            <Object>input_data_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_1_q0</name>
            <Object>input_data_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_1_we0</name>
            <Object>input_data_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_1_address1</name>
            <Object>input_data_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_1_ce1</name>
            <Object>input_data_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_1_d1</name>
            <Object>input_data_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_1_q1</name>
            <Object>input_data_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_1_we1</name>
            <Object>input_data_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_2_address0</name>
            <Object>input_data_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_2_ce0</name>
            <Object>input_data_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_2_d0</name>
            <Object>input_data_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_2_q0</name>
            <Object>input_data_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_2_we0</name>
            <Object>input_data_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_2_address1</name>
            <Object>input_data_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_2_ce1</name>
            <Object>input_data_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_2_d1</name>
            <Object>input_data_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_2_q1</name>
            <Object>input_data_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_2_we1</name>
            <Object>input_data_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_3_address0</name>
            <Object>input_data_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_3_ce0</name>
            <Object>input_data_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_3_d0</name>
            <Object>input_data_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_3_q0</name>
            <Object>input_data_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_3_we0</name>
            <Object>input_data_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_3_address1</name>
            <Object>input_data_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_3_ce1</name>
            <Object>input_data_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_3_d1</name>
            <Object>input_data_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_3_q1</name>
            <Object>input_data_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_3_we1</name>
            <Object>input_data_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_4_address0</name>
            <Object>input_data_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_4_ce0</name>
            <Object>input_data_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_4_d0</name>
            <Object>input_data_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_4_q0</name>
            <Object>input_data_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_4_we0</name>
            <Object>input_data_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_4_address1</name>
            <Object>input_data_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_4_ce1</name>
            <Object>input_data_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_4_d1</name>
            <Object>input_data_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_4_q1</name>
            <Object>input_data_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_4_we1</name>
            <Object>input_data_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_5_address0</name>
            <Object>input_data_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_5_ce0</name>
            <Object>input_data_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_5_d0</name>
            <Object>input_data_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_5_q0</name>
            <Object>input_data_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_5_we0</name>
            <Object>input_data_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_5_address1</name>
            <Object>input_data_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_5_ce1</name>
            <Object>input_data_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_5_d1</name>
            <Object>input_data_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_5_q1</name>
            <Object>input_data_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_5_we1</name>
            <Object>input_data_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_6_address0</name>
            <Object>input_data_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_6_ce0</name>
            <Object>input_data_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_6_d0</name>
            <Object>input_data_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_6_q0</name>
            <Object>input_data_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_6_we0</name>
            <Object>input_data_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_6_address1</name>
            <Object>input_data_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_6_ce1</name>
            <Object>input_data_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_6_d1</name>
            <Object>input_data_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_6_q1</name>
            <Object>input_data_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_6_we1</name>
            <Object>input_data_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_7_address0</name>
            <Object>input_data_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_7_ce0</name>
            <Object>input_data_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_7_d0</name>
            <Object>input_data_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_7_q0</name>
            <Object>input_data_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_7_we0</name>
            <Object>input_data_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_7_address1</name>
            <Object>input_data_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_7_ce1</name>
            <Object>input_data_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_7_d1</name>
            <Object>input_data_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_7_q1</name>
            <Object>input_data_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_data_7_we1</name>
            <Object>input_data_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_0_address0</name>
            <Object>output_data_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_0_ce0</name>
            <Object>output_data_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_0_d0</name>
            <Object>output_data_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_0_q0</name>
            <Object>output_data_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_0_we0</name>
            <Object>output_data_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_0_address1</name>
            <Object>output_data_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_0_ce1</name>
            <Object>output_data_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_0_d1</name>
            <Object>output_data_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_0_q1</name>
            <Object>output_data_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_0_we1</name>
            <Object>output_data_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_1_address0</name>
            <Object>output_data_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_1_ce0</name>
            <Object>output_data_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_1_d0</name>
            <Object>output_data_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_1_q0</name>
            <Object>output_data_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_1_we0</name>
            <Object>output_data_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_1_address1</name>
            <Object>output_data_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_1_ce1</name>
            <Object>output_data_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_1_d1</name>
            <Object>output_data_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_1_q1</name>
            <Object>output_data_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_1_we1</name>
            <Object>output_data_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_2_address0</name>
            <Object>output_data_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_2_ce0</name>
            <Object>output_data_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_2_d0</name>
            <Object>output_data_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_2_q0</name>
            <Object>output_data_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_2_we0</name>
            <Object>output_data_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_2_address1</name>
            <Object>output_data_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_2_ce1</name>
            <Object>output_data_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_2_d1</name>
            <Object>output_data_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_2_q1</name>
            <Object>output_data_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_2_we1</name>
            <Object>output_data_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_3_address0</name>
            <Object>output_data_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_3_ce0</name>
            <Object>output_data_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_3_d0</name>
            <Object>output_data_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_3_q0</name>
            <Object>output_data_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_3_we0</name>
            <Object>output_data_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_3_address1</name>
            <Object>output_data_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_3_ce1</name>
            <Object>output_data_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_3_d1</name>
            <Object>output_data_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_3_q1</name>
            <Object>output_data_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_3_we1</name>
            <Object>output_data_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_4_address0</name>
            <Object>output_data_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_4_ce0</name>
            <Object>output_data_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_4_d0</name>
            <Object>output_data_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_4_q0</name>
            <Object>output_data_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_4_we0</name>
            <Object>output_data_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_4_address1</name>
            <Object>output_data_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_4_ce1</name>
            <Object>output_data_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_4_d1</name>
            <Object>output_data_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_4_q1</name>
            <Object>output_data_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_4_we1</name>
            <Object>output_data_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_5_address0</name>
            <Object>output_data_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_5_ce0</name>
            <Object>output_data_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_5_d0</name>
            <Object>output_data_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_5_q0</name>
            <Object>output_data_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_5_we0</name>
            <Object>output_data_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_5_address1</name>
            <Object>output_data_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_5_ce1</name>
            <Object>output_data_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_5_d1</name>
            <Object>output_data_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_5_q1</name>
            <Object>output_data_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_5_we1</name>
            <Object>output_data_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_6_address0</name>
            <Object>output_data_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_6_ce0</name>
            <Object>output_data_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_6_d0</name>
            <Object>output_data_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_6_q0</name>
            <Object>output_data_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_6_we0</name>
            <Object>output_data_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_6_address1</name>
            <Object>output_data_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_6_ce1</name>
            <Object>output_data_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_6_d1</name>
            <Object>output_data_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_6_q1</name>
            <Object>output_data_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_6_we1</name>
            <Object>output_data_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_7_address0</name>
            <Object>output_data_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_7_ce0</name>
            <Object>output_data_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_7_d0</name>
            <Object>output_data_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_7_q0</name>
            <Object>output_data_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_7_we0</name>
            <Object>output_data_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_7_address1</name>
            <Object>output_data_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_7_ce1</name>
            <Object>output_data_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_7_d1</name>
            <Object>output_data_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_7_q1</name>
            <Object>output_data_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_data_7_we1</name>
            <Object>output_data_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>tiny_autoencoder</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>tiny_autoencoder</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>tiny_autoencoder</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>tiny_autoencoder</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>tiny_autoencoder</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>tiny_autoencoder</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>tiny_autoencoder</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>compute_encoder_U0</InstName>
                    <ModuleName>compute_encoder</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>586</ID>
                    <BindInstances>mul_16s_9s_25_1_1_U1 mul_16s_9s_25_1_1_U2 mul_16s_10s_26_1_1_U3 mul_16s_10s_26_1_1_U4 mul_16s_10s_26_1_1_U5 mul_16s_9s_25_1_1_U6 mul_16s_10s_26_1_1_U7 mul_16s_9s_25_1_1_U8 add_ln71_1_fu_4717_p2 add_ln71_4_fu_4727_p2 mul_16s_9s_25_1_1_U104 mul_16s_9s_25_1_1_U105 mul_16s_10s_26_1_1_U9 mul_16s_10s_26_1_1_U10 mul_16s_9s_25_1_1_U11 mul_16s_9s_25_1_1_U12 mul_16s_10s_26_1_1_U13 mul_16s_9s_25_1_1_U14 mul_16s_9s_25_1_1_U15 mul_16s_9s_25_1_1_U16 mul_16s_10s_26_1_1_U17 mul_16s_10s_26_1_1_U18 mul_16s_10s_26_1_1_U19 mul_16s_9s_25_1_1_U20 mul_16s_10s_26_1_1_U21 mul_16s_10s_26_1_1_U22 add_ln71_17_fu_4824_p2 add_ln71_20_fu_4834_p2 mul_16s_9s_25_1_1_U106 mul_16s_10s_26_1_1_U23 mul_16s_9s_25_1_1_U107 mul_16s_9s_25_1_1_U24 mul_16s_9s_25_1_1_U25 mul_16s_10s_26_1_1_U26 mul_16s_10s_26_1_1_U27 mul_16s_9s_25_1_1_U28 mul_16s_10s_26_1_1_U29 mul_16s_10s_26_1_1_U30 mul_16s_9s_25_1_1_U31 mul_16s_10s_26_1_1_U32 mul_16s_9s_25_1_1_U33 mul_16s_10s_26_1_1_U108 mul_16s_10s_26_1_1_U109 mul_16s_10s_26_1_1_U34 mul_16s_10s_26_1_1_U35 mul_16s_10s_26_1_1_U36 mul_16s_9s_25_1_1_U37 mul_16s_10s_26_1_1_U38 mul_16s_10s_26_1_1_U110 mul_16s_10s_26_1_1_U111 mul_16s_10s_26_1_1_U39 mul_16s_10s_26_1_1_U40 mul_16s_9s_25_1_1_U112 mul_16s_10s_26_1_1_U41 mul_16s_9s_25_1_1_U113 mul_16s_9s_25_1_1_U42 mul_16s_9s_25_1_1_U43 mul_16s_9s_25_1_1_U44 mul_16s_10s_26_1_1_U45 mul_16s_10s_26_1_1_U46 mul_16s_9s_25_1_1_U47 mul_16s_10s_26_1_1_U48 mul_16s_10s_26_1_1_U49 mul_16s_9s_25_1_1_U50 mul_16s_10s_26_1_1_U51 mul_16s_10s_26_1_1_U52 mul_16s_10s_26_1_1_U53 mul_16s_10s_26_1_1_U54 add_ln71_57_fu_5113_p2 add_ln71_59_fu_5123_p2 mul_16s_10s_26_1_1_U55 mul_16s_9s_25_1_1_U114 mul_16s_10s_26_1_1_U56 mul_16s_9s_25_1_1_U57 mul_16s_9s_25_1_1_U58 mul_16s_9s_25_1_1_U59 mul_16s_10s_26_1_1_U60 mul_16s_9s_25_1_1_U61 mul_16s_10s_26_1_1_U62 mul_16s_9s_25_1_1_U63 mul_16s_9s_25_1_1_U64 mul_16s_10s_26_1_1_U65 mul_16s_10s_26_1_1_U66 mul_16s_9s_25_1_1_U67 mul_16s_10s_26_1_1_U115 mul_16s_10s_26_1_1_U68 mul_16s_9s_25_1_1_U116 mul_16s_10s_26_1_1_U69 mul_16s_9s_25_1_1_U70 mul_16s_10s_26_1_1_U71 mul_16s_9s_25_1_1_U72 mul_16s_10s_26_1_1_U73 mul_16s_10s_26_1_1_U74 mul_16s_9s_25_1_1_U75 add_ln71_80_fu_5262_p2 add_ln71_81_fu_5266_p2 mul_16s_10s_26_1_1_U117 mul_16s_9s_25_1_1_U76 mul_16s_10s_26_1_1_U77 mul_16s_10s_26_1_1_U78 mul_16s_10s_26_1_1_U118 mul_16s_9s_25_1_1_U79 mul_16s_10s_26_1_1_U119 mul_16s_9s_25_1_1_U80 add_ln71_88_fu_6103_p2 add_ln71_89_fu_5345_p2 mul_16s_10s_26_1_1_U120 mul_16s_10s_26_1_1_U81 mul_16s_10s_26_1_1_U82 mul_16s_10s_26_1_1_U83 mul_16s_9s_25_1_1_U84 mul_16s_10s_26_1_1_U121 mul_16s_9s_25_1_1_U85 mul_16s_10s_26_1_1_U86 add_ln71_96_fu_6146_p2 add_ln71_97_fu_5403_p2 mul_16s_9s_25_1_1_U87 mul_16s_9s_25_1_1_U88 mul_16s_10s_26_1_1_U89 mul_16s_10s_26_1_1_U90 mul_16s_10s_26_1_1_U91 mul_16s_10s_26_1_1_U92 mul_16s_10s_26_1_1_U122 mul_16s_9s_25_1_1_U93 add_ln71_104_fu_5445_p2 add_ln71_105_fu_5449_p2 mul_16s_9s_25_1_1_U123 mul_16s_9s_25_1_1_U124 mul_16s_9s_25_1_1_U125 mul_16s_10s_26_1_1_U94 mul_16s_9s_25_1_1_U95 mul_16s_10s_26_1_1_U96 mul_16s_9s_25_1_1_U97 mul_16s_9s_25_1_1_U98 add_ln71_112_fu_5528_p2 add_ln71_113_fu_6236_p2 mul_16s_10s_26_1_1_U126 mul_16s_9s_25_1_1_U127 mul_16s_9s_25_1_1_U99 mul_16s_10s_26_1_1_U100 mul_16s_10s_26_1_1_U101 mul_16s_10s_26_1_1_U128 mul_16s_9s_25_1_1_U102 mul_16s_9s_25_1_1_U103 add_ln71_120_fu_6285_p2 add_ln71_121_fu_5607_p2 i_fu_2677_p2 icmp_ln8_fu_6401_p2 select_ln8_fu_6625_p3 icmp_ln8_1_fu_6406_p2 select_ln8_1_fu_6636_p3 icmp_ln8_2_fu_6411_p2 select_ln8_2_fu_6647_p3 icmp_ln8_3_fu_6416_p2 select_ln8_3_fu_6658_p3 icmp_ln8_4_fu_6421_p2 select_ln8_4_fu_6669_p3 icmp_ln8_5_fu_6426_p2 select_ln8_5_fu_6680_p3 icmp_ln8_6_fu_6431_p2 select_ln8_6_fu_6691_p3 icmp_ln8_7_fu_6436_p2 select_ln8_7_fu_6702_p3 icmp_ln8_8_fu_6441_p2 select_ln8_8_fu_6713_p3 icmp_ln8_9_fu_6446_p2 select_ln8_9_fu_6724_p3 icmp_ln8_10_fu_6451_p2 select_ln8_10_fu_6735_p3 icmp_ln8_11_fu_6456_p2 select_ln8_11_fu_6746_p3 icmp_ln8_12_fu_6461_p2 select_ln8_12_fu_6757_p3 icmp_ln8_13_fu_6466_p2 select_ln8_13_fu_6768_p3 icmp_ln8_14_fu_6471_p2 select_ln8_14_fu_6779_p3 icmp_ln8_15_fu_6476_p2 select_ln8_15_fu_6790_p3 p_ZL2W1_0_0_U p_ZL2W1_1_0_U p_ZL2W1_2_0_U p_ZL2W1_3_0_U p_ZL2W1_4_0_U p_ZL2W1_5_0_U p_ZL2W1_6_0_U p_ZL2W1_7_0_U p_ZL2W1_0_1_U p_ZL2W1_1_1_U p_ZL2W1_2_1_U p_ZL2W1_3_1_U p_ZL2W1_4_1_U p_ZL2W1_5_1_U p_ZL2W1_6_1_U p_ZL2W1_7_1_U p_ZL2W1_0_2_U p_ZL2W1_1_2_U p_ZL2W1_2_2_U p_ZL2W1_3_2_U p_ZL2W1_4_2_U p_ZL2W1_5_2_U p_ZL2W1_6_2_U p_ZL2W1_7_2_U p_ZL2W1_0_3_U p_ZL2W1_1_3_U p_ZL2W1_2_3_U p_ZL2W1_3_3_U p_ZL2W1_4_3_U p_ZL2W1_5_3_U p_ZL2W1_6_3_U p_ZL2W1_7_3_U p_ZL2W1_0_4_U p_ZL2W1_1_4_U p_ZL2W1_2_4_U p_ZL2W1_3_4_U p_ZL2W1_4_4_U p_ZL2W1_5_4_U p_ZL2W1_6_4_U p_ZL2W1_7_4_U p_ZL2W1_0_5_U p_ZL2W1_1_5_U p_ZL2W1_2_5_U p_ZL2W1_3_5_U p_ZL2W1_4_5_U p_ZL2W1_5_5_U p_ZL2W1_6_5_U p_ZL2W1_7_5_U p_ZL2W1_0_6_U p_ZL2W1_1_6_U p_ZL2W1_2_6_U p_ZL2W1_3_6_U p_ZL2W1_4_6_U p_ZL2W1_5_6_U p_ZL2W1_6_6_U p_ZL2W1_7_6_U p_ZL2W1_0_7_U p_ZL2W1_1_7_U p_ZL2W1_2_7_U p_ZL2W1_3_7_U p_ZL2W1_4_7_U p_ZL2W1_5_7_U p_ZL2W1_6_7_U p_ZL2W1_7_7_U p_ZL2W1_0_8_U p_ZL2W1_1_8_U p_ZL2W1_2_8_U p_ZL2W1_3_8_U p_ZL2W1_4_8_U p_ZL2W1_5_8_U p_ZL2W1_6_8_U p_ZL2W1_7_8_U p_ZL2W1_0_9_U p_ZL2W1_1_9_U p_ZL2W1_2_9_U p_ZL2W1_3_9_U p_ZL2W1_4_9_U p_ZL2W1_5_9_U p_ZL2W1_6_9_U p_ZL2W1_7_9_U p_ZL2W1_0_10_U p_ZL2W1_1_10_U p_ZL2W1_2_10_U p_ZL2W1_3_10_U p_ZL2W1_4_10_U p_ZL2W1_5_10_U p_ZL2W1_6_10_U p_ZL2W1_7_10_U p_ZL2W1_0_11_U p_ZL2W1_1_11_U p_ZL2W1_2_11_U p_ZL2W1_3_11_U p_ZL2W1_4_11_U p_ZL2W1_5_11_U p_ZL2W1_6_11_U p_ZL2W1_7_11_U p_ZL2W1_0_12_U p_ZL2W1_1_12_U p_ZL2W1_2_12_U p_ZL2W1_3_12_U p_ZL2W1_4_12_U p_ZL2W1_5_12_U p_ZL2W1_6_12_U p_ZL2W1_7_12_U p_ZL2W1_0_13_U p_ZL2W1_1_13_U p_ZL2W1_2_13_U p_ZL2W1_3_13_U p_ZL2W1_4_13_U p_ZL2W1_5_13_U p_ZL2W1_6_13_U p_ZL2W1_7_13_U p_ZL2W1_0_14_U p_ZL2W1_1_14_U p_ZL2W1_2_14_U p_ZL2W1_3_14_U p_ZL2W1_4_14_U p_ZL2W1_5_14_U p_ZL2W1_6_14_U p_ZL2W1_7_14_U p_ZL2W1_0_15_U p_ZL2W1_1_15_U p_ZL2W1_2_15_U p_ZL2W1_3_15_U p_ZL2W1_4_15_U p_ZL2W1_5_15_U p_ZL2W1_6_15_U p_ZL2W1_7_15_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>compute_decoder_U0</InstName>
                    <ModuleName>compute_decoder</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>862</ID>
                    <BindInstances>mac_muladd_16s_9s_17s_24_4_1_U267 mac_muladd_16s_9s_17s_24_4_1_U267 mac_muladd_16s_9s_17s_24_4_1_U268 mac_muladd_16s_9s_17s_24_4_1_U268 mac_muladd_16s_10s_17s_25_4_1_U269 mac_muladd_16s_10s_17s_25_4_1_U269 mac_muladd_16s_10s_17s_25_4_1_U270 mac_muladd_16s_10s_17s_25_4_1_U270 mac_muladd_16s_10s_17s_25_4_1_U271 mac_muladd_16s_10s_17s_25_4_1_U271 mac_muladd_16s_10s_17s_25_4_1_U272 mac_muladd_16s_10s_17s_25_4_1_U272 mac_muladd_16s_10s_17s_25_4_1_U273 mac_muladd_16s_10s_17s_25_4_1_U273 mac_muladd_16s_9s_17s_24_4_1_U274 mac_muladd_16s_9s_17s_24_4_1_U274 mac_muladd_16s_10s_24s_26_4_1_U275 mac_muladd_16s_10s_24s_26_4_1_U275 mac_muladd_16s_9s_24s_25_4_1_U276 mac_muladd_16s_9s_24s_25_4_1_U276 mac_muladd_16s_10s_25s_26_4_1_U277 mac_muladd_16s_10s_25s_26_4_1_U277 mac_muladd_16s_10s_25s_26_4_1_U278 mac_muladd_16s_10s_25s_26_4_1_U278 mac_muladd_16s_10s_25s_26_4_1_U279 mac_muladd_16s_10s_25s_26_4_1_U279 mac_muladd_16s_10s_25s_26_4_1_U280 mac_muladd_16s_10s_25s_26_4_1_U280 mac_muladd_16s_10s_25s_26_4_1_U281 mac_muladd_16s_10s_25s_26_4_1_U281 mac_muladd_16s_10s_24s_26_4_1_U282 mac_muladd_16s_10s_24s_26_4_1_U282 mac_muladd_16s_10s_26s_30_4_1_U283 mac_muladd_16s_10s_26s_30_4_1_U283 mac_muladd_16s_10s_26s_30_4_1_U283 mac_muladd_16s_10s_25s_30_4_1_U284 mac_muladd_16s_10s_25s_30_4_1_U284 mac_muladd_16s_10s_25s_30_4_1_U284 mac_muladd_16s_9s_26s_30_4_1_U285 mac_muladd_16s_9s_26s_30_4_1_U285 mac_muladd_16s_9s_26s_30_4_1_U285 mac_muladd_16s_10s_26s_30_4_1_U286 mac_muladd_16s_10s_26s_30_4_1_U286 mac_muladd_16s_10s_26s_30_4_1_U286 mac_muladd_16s_9s_26s_30_4_1_U287 mac_muladd_16s_9s_26s_30_4_1_U287 mac_muladd_16s_9s_26s_30_4_1_U287 mac_muladd_16s_10s_26s_30_4_1_U288 mac_muladd_16s_10s_26s_30_4_1_U288 mac_muladd_16s_10s_26s_30_4_1_U288 mac_muladd_16s_9s_26s_30_4_1_U289 mac_muladd_16s_9s_26s_30_4_1_U289 mac_muladd_16s_9s_26s_30_4_1_U289 mac_muladd_16s_10s_26s_30_4_1_U290 mac_muladd_16s_10s_26s_30_4_1_U290 mac_muladd_16s_10s_26s_30_4_1_U290 mac_muladd_16s_10s_30s_30_4_1_U291 mac_muladd_16s_10s_30s_30_4_1_U291 mac_muladd_16s_10s_30s_30_4_1_U291 mac_muladd_16s_10s_30s_30_4_1_U292 mac_muladd_16s_10s_30s_30_4_1_U292 mac_muladd_16s_10s_30s_30_4_1_U292 mac_muladd_16s_9s_30s_30_4_1_U293 mac_muladd_16s_9s_30s_30_4_1_U293 mac_muladd_16s_9s_30s_30_4_1_U293 mac_muladd_16s_10s_30s_30_4_1_U294 mac_muladd_16s_10s_30s_30_4_1_U294 mac_muladd_16s_10s_30s_30_4_1_U294 mac_muladd_16s_10s_30s_30_4_1_U295 mac_muladd_16s_10s_30s_30_4_1_U295 mac_muladd_16s_10s_30s_30_4_1_U295 mac_muladd_16s_9s_30s_30_4_1_U296 mac_muladd_16s_9s_30s_30_4_1_U296 mac_muladd_16s_9s_30s_30_4_1_U296 mac_muladd_16s_10s_30s_30_4_1_U297 mac_muladd_16s_10s_30s_30_4_1_U297 mac_muladd_16s_10s_30s_30_4_1_U297 mac_muladd_16s_10s_30s_30_4_1_U298 mac_muladd_16s_10s_30s_30_4_1_U298 mac_muladd_16s_10s_30s_30_4_1_U298 mac_muladd_16s_10s_30s_30_4_1_U299 mac_muladd_16s_10s_30s_30_4_1_U299 mac_muladd_16s_10s_30s_30_4_1_U299 mac_muladd_16s_10s_30s_30_4_1_U300 mac_muladd_16s_10s_30s_30_4_1_U300 mac_muladd_16s_10s_30s_30_4_1_U300 mac_muladd_16s_10s_30s_30_4_1_U301 mac_muladd_16s_10s_30s_30_4_1_U301 mac_muladd_16s_10s_30s_30_4_1_U301 mac_muladd_16s_10s_30s_30_4_1_U302 mac_muladd_16s_10s_30s_30_4_1_U302 mac_muladd_16s_10s_30s_30_4_1_U302 mac_muladd_16s_9s_30s_30_4_1_U303 mac_muladd_16s_9s_30s_30_4_1_U303 mac_muladd_16s_9s_30s_30_4_1_U303 mac_muladd_16s_10s_30s_30_4_1_U304 mac_muladd_16s_10s_30s_30_4_1_U304 mac_muladd_16s_10s_30s_30_4_1_U304 mac_muladd_16s_10s_30s_30_4_1_U305 mac_muladd_16s_10s_30s_30_4_1_U305 mac_muladd_16s_10s_30s_30_4_1_U305 mac_muladd_16s_10s_30s_30_4_1_U306 mac_muladd_16s_10s_30s_30_4_1_U306 mac_muladd_16s_10s_30s_30_4_1_U306 mac_muladd_16s_10s_30s_30_4_1_U307 mac_muladd_16s_10s_30s_30_4_1_U307 mac_muladd_16s_10s_30s_30_4_1_U307 mac_muladd_16s_9s_30s_30_4_1_U308 mac_muladd_16s_9s_30s_30_4_1_U308 mac_muladd_16s_9s_30s_30_4_1_U308 mac_muladd_16s_9s_30s_30_4_1_U309 mac_muladd_16s_9s_30s_30_4_1_U309 mac_muladd_16s_9s_30s_30_4_1_U309 mac_muladd_16s_9s_30s_30_4_1_U310 mac_muladd_16s_9s_30s_30_4_1_U310 mac_muladd_16s_9s_30s_30_4_1_U310 mac_muladd_16s_9s_30s_30_4_1_U311 mac_muladd_16s_9s_30s_30_4_1_U311 mac_muladd_16s_9s_30s_30_4_1_U311 mac_muladd_16s_10s_30s_30_4_1_U312 mac_muladd_16s_10s_30s_30_4_1_U312 mac_muladd_16s_10s_30s_30_4_1_U312 mac_muladd_16s_9s_30s_30_4_1_U313 mac_muladd_16s_9s_30s_30_4_1_U313 mac_muladd_16s_9s_30s_30_4_1_U313 mac_muladd_16s_10s_30s_30_4_1_U314 mac_muladd_16s_10s_30s_30_4_1_U314 mac_muladd_16s_10s_30s_30_4_1_U314 mac_muladd_16s_10s_30s_30_4_1_U315 mac_muladd_16s_10s_30s_30_4_1_U315 mac_muladd_16s_10s_30s_30_4_1_U315 mac_muladd_16s_9s_30s_30_4_1_U316 mac_muladd_16s_9s_30s_30_4_1_U316 mac_muladd_16s_9s_30s_30_4_1_U316 mac_muladd_16s_10s_30s_30_4_1_U317 mac_muladd_16s_10s_30s_30_4_1_U317 mac_muladd_16s_10s_30s_30_4_1_U317 mac_muladd_16s_10s_30s_30_4_1_U318 mac_muladd_16s_10s_30s_30_4_1_U318 mac_muladd_16s_10s_30s_30_4_1_U318 mac_muladd_16s_10s_30s_30_4_1_U319 mac_muladd_16s_10s_30s_30_4_1_U319 mac_muladd_16s_10s_30s_30_4_1_U319 mac_muladd_16s_10s_30s_30_4_1_U320 mac_muladd_16s_10s_30s_30_4_1_U320 mac_muladd_16s_10s_30s_30_4_1_U320 mac_muladd_16s_9s_30s_30_4_1_U321 mac_muladd_16s_9s_30s_30_4_1_U321 mac_muladd_16s_9s_30s_30_4_1_U321 mac_muladd_16s_10s_30s_30_4_1_U322 mac_muladd_16s_10s_30s_30_4_1_U322 mac_muladd_16s_10s_30s_30_4_1_U322 mac_muladd_16s_9s_30s_30_4_1_U323 mac_muladd_16s_9s_30s_30_4_1_U323 mac_muladd_16s_9s_30s_30_4_1_U323 mac_muladd_16s_9s_30s_30_4_1_U324 mac_muladd_16s_9s_30s_30_4_1_U324 mac_muladd_16s_9s_30s_30_4_1_U324 mac_muladd_16s_9s_30s_30_4_1_U325 mac_muladd_16s_9s_30s_30_4_1_U325 mac_muladd_16s_9s_30s_30_4_1_U325 mac_muladd_16s_10s_30s_30_4_1_U326 mac_muladd_16s_10s_30s_30_4_1_U326 mac_muladd_16s_10s_30s_30_4_1_U326 mac_muladd_16s_9s_30s_30_4_1_U327 mac_muladd_16s_9s_30s_30_4_1_U327 mac_muladd_16s_9s_30s_30_4_1_U327 mac_muladd_16s_9s_30s_30_4_1_U328 mac_muladd_16s_9s_30s_30_4_1_U328 mac_muladd_16s_9s_30s_30_4_1_U328 mac_muladd_16s_10s_30s_30_4_1_U329 mac_muladd_16s_10s_30s_30_4_1_U329 mac_muladd_16s_10s_30s_30_4_1_U329 mac_muladd_16s_10s_30s_30_4_1_U330 mac_muladd_16s_10s_30s_30_4_1_U330 mac_muladd_16s_10s_30s_30_4_1_U330 mac_muladd_16s_10s_30s_30_4_1_U331 mac_muladd_16s_10s_30s_30_4_1_U331 mac_muladd_16s_10s_30s_30_4_1_U331 mac_muladd_16s_10s_30s_30_4_1_U332 mac_muladd_16s_10s_30s_30_4_1_U332 mac_muladd_16s_10s_30s_30_4_1_U332 mac_muladd_16s_10s_30s_30_4_1_U333 mac_muladd_16s_10s_30s_30_4_1_U333 mac_muladd_16s_10s_30s_30_4_1_U333 mac_muladd_16s_10s_30s_30_4_1_U334 mac_muladd_16s_10s_30s_30_4_1_U334 mac_muladd_16s_10s_30s_30_4_1_U334 mac_muladd_16s_10s_30s_30_4_1_U335 mac_muladd_16s_10s_30s_30_4_1_U335 mac_muladd_16s_10s_30s_30_4_1_U335 mac_muladd_16s_10s_30s_30_4_1_U336 mac_muladd_16s_10s_30s_30_4_1_U336 mac_muladd_16s_10s_30s_30_4_1_U336 mac_muladd_16s_10s_30s_30_4_1_U337 mac_muladd_16s_10s_30s_30_4_1_U337 mac_muladd_16s_10s_30s_30_4_1_U337 mac_muladd_16s_10s_30s_30_4_1_U338 mac_muladd_16s_10s_30s_30_4_1_U338 mac_muladd_16s_10s_30s_30_4_1_U338 mac_muladd_16s_10s_30s_30_4_1_U339 mac_muladd_16s_10s_30s_30_4_1_U339 mac_muladd_16s_10s_30s_30_4_1_U339 mac_muladd_16s_10s_30s_30_4_1_U340 mac_muladd_16s_10s_30s_30_4_1_U340 mac_muladd_16s_10s_30s_30_4_1_U340 mac_muladd_16s_10s_30s_30_4_1_U341 mac_muladd_16s_10s_30s_30_4_1_U341 mac_muladd_16s_10s_30s_30_4_1_U341 mac_muladd_16s_9s_30s_30_4_1_U342 mac_muladd_16s_9s_30s_30_4_1_U342 mac_muladd_16s_9s_30s_30_4_1_U342 mac_muladd_16s_9s_30s_30_4_1_U343 mac_muladd_16s_9s_30s_30_4_1_U343 mac_muladd_16s_9s_30s_30_4_1_U343 mac_muladd_16s_10s_30s_30_4_1_U344 mac_muladd_16s_10s_30s_30_4_1_U344 mac_muladd_16s_10s_30s_30_4_1_U344 mac_muladd_16s_10s_30s_30_4_1_U345 mac_muladd_16s_10s_30s_30_4_1_U345 mac_muladd_16s_10s_30s_30_4_1_U345 mac_muladd_16s_9s_30s_30_4_1_U346 mac_muladd_16s_9s_30s_30_4_1_U346 mac_muladd_16s_9s_30s_30_4_1_U346 mac_muladd_16s_10s_30s_30_4_1_U347 mac_muladd_16s_10s_30s_30_4_1_U347 mac_muladd_16s_10s_30s_30_4_1_U347 mac_muladd_16s_9s_30s_30_4_1_U348 mac_muladd_16s_9s_30s_30_4_1_U348 mac_muladd_16s_9s_30s_30_4_1_U348 mac_muladd_16s_9s_30s_30_4_1_U349 mac_muladd_16s_9s_30s_30_4_1_U349 mac_muladd_16s_9s_30s_30_4_1_U349 mac_muladd_16s_9s_30s_30_4_1_U350 mac_muladd_16s_9s_30s_30_4_1_U350 mac_muladd_16s_9s_30s_30_4_1_U350 mac_muladd_16s_10s_30s_30_4_1_U351 mac_muladd_16s_10s_30s_30_4_1_U351 mac_muladd_16s_10s_30s_30_4_1_U351 mac_muladd_16s_10s_30s_30_4_1_U352 mac_muladd_16s_10s_30s_30_4_1_U352 mac_muladd_16s_10s_30s_30_4_1_U352 mac_muladd_16s_10s_30s_30_4_1_U353 mac_muladd_16s_10s_30s_30_4_1_U353 mac_muladd_16s_10s_30s_30_4_1_U353 mac_muladd_16s_9s_30s_30_4_1_U354 mac_muladd_16s_9s_30s_30_4_1_U354 mac_muladd_16s_9s_30s_30_4_1_U354 mac_muladd_16s_9s_30s_30_4_1_U355 mac_muladd_16s_9s_30s_30_4_1_U355 mac_muladd_16s_9s_30s_30_4_1_U355 mac_muladd_16s_10s_30s_30_4_1_U356 mac_muladd_16s_10s_30s_30_4_1_U356 mac_muladd_16s_10s_30s_30_4_1_U356 mac_muladd_16s_9s_30s_30_4_1_U357 mac_muladd_16s_9s_30s_30_4_1_U357 mac_muladd_16s_9s_30s_30_4_1_U357 mac_muladd_16s_9s_30s_30_4_1_U358 mac_muladd_16s_9s_30s_30_4_1_U358 mac_muladd_16s_9s_30s_30_4_1_U358 mac_muladd_16s_9s_30s_30_4_1_U359 mac_muladd_16s_9s_30s_30_4_1_U359 mac_muladd_16s_9s_30s_30_4_1_U359 mac_muladd_16s_10s_30s_30_4_1_U360 mac_muladd_16s_10s_30s_30_4_1_U360 mac_muladd_16s_10s_30s_30_4_1_U360 mac_muladd_16s_10s_30s_30_4_1_U361 mac_muladd_16s_10s_30s_30_4_1_U361 mac_muladd_16s_10s_30s_30_4_1_U361 mac_muladd_16s_10s_30s_30_4_1_U362 mac_muladd_16s_10s_30s_30_4_1_U362 mac_muladd_16s_10s_30s_30_4_1_U362 mac_muladd_16s_10s_30s_30_4_1_U363 mac_muladd_16s_10s_30s_30_4_1_U363 mac_muladd_16s_10s_30s_30_4_1_U363 mac_muladd_16s_10s_30s_30_4_1_U364 mac_muladd_16s_10s_30s_30_4_1_U364 mac_muladd_16s_10s_30s_30_4_1_U364 mac_muladd_16s_9s_30s_30_4_1_U365 mac_muladd_16s_9s_30s_30_4_1_U365 mac_muladd_16s_9s_30s_30_4_1_U365 mac_muladd_16s_10s_30s_30_4_1_U366 mac_muladd_16s_10s_30s_30_4_1_U366 mac_muladd_16s_10s_30s_30_4_1_U366 mac_muladd_16s_9s_30s_30_4_1_U367 mac_muladd_16s_9s_30s_30_4_1_U367 mac_muladd_16s_9s_30s_30_4_1_U367 mac_muladd_16s_9s_30s_30_4_1_U368 mac_muladd_16s_9s_30s_30_4_1_U368 mac_muladd_16s_9s_30s_30_4_1_U368 mac_muladd_16s_10s_30s_30_4_1_U369 mac_muladd_16s_10s_30s_30_4_1_U369 mac_muladd_16s_10s_30s_30_4_1_U369 mac_muladd_16s_10s_30s_30_4_1_U370 mac_muladd_16s_10s_30s_30_4_1_U370 mac_muladd_16s_10s_30s_30_4_1_U370 mac_muladd_16s_10s_30s_30_4_1_U371 mac_muladd_16s_10s_30s_30_4_1_U371 mac_muladd_16s_10s_30s_30_4_1_U371 mac_muladd_16s_8ns_30s_30_4_1_U372 mac_muladd_16s_8ns_30s_30_4_1_U372 mac_muladd_16s_8ns_30s_30_4_1_U372 mac_muladd_16s_10s_30s_30_4_1_U373 mac_muladd_16s_10s_30s_30_4_1_U373 mac_muladd_16s_10s_30s_30_4_1_U373 mac_muladd_16s_9s_30s_30_4_1_U374 mac_muladd_16s_9s_30s_30_4_1_U374 mac_muladd_16s_9s_30s_30_4_1_U374 mac_muladd_16s_10s_30s_30_4_1_U375 mac_muladd_16s_10s_30s_30_4_1_U375 mac_muladd_16s_10s_30s_30_4_1_U375 mac_muladd_16s_9s_30s_30_4_1_U376 mac_muladd_16s_9s_30s_30_4_1_U376 mac_muladd_16s_9s_30s_30_4_1_U376 mac_muladd_16s_10s_30s_30_4_1_U377 mac_muladd_16s_10s_30s_30_4_1_U377 mac_muladd_16s_10s_30s_30_4_1_U377 mac_muladd_16s_9s_30s_30_4_1_U378 mac_muladd_16s_9s_30s_30_4_1_U378 mac_muladd_16s_9s_30s_30_4_1_U378 mac_muladd_16s_10s_30s_30_4_1_U379 mac_muladd_16s_10s_30s_30_4_1_U379 mac_muladd_16s_10s_30s_30_4_1_U379 mac_muladd_16s_9s_30s_30_4_1_U380 mac_muladd_16s_9s_30s_30_4_1_U380 mac_muladd_16s_9s_30s_30_4_1_U380 mac_muladd_16s_9s_30s_30_4_1_U381 mac_muladd_16s_9s_30s_30_4_1_U381 mac_muladd_16s_9s_30s_30_4_1_U381 mac_muladd_16s_9s_30s_30_4_1_U382 mac_muladd_16s_9s_30s_30_4_1_U382 mac_muladd_16s_9s_30s_30_4_1_U382 mac_muladd_16s_10s_30s_30_4_1_U383 mac_muladd_16s_10s_30s_30_4_1_U383 mac_muladd_16s_10s_30s_30_4_1_U383 mac_muladd_16s_8s_30s_30_4_1_U384 mac_muladd_16s_8s_30s_30_4_1_U384 mac_muladd_16s_8s_30s_30_4_1_U384 mac_muladd_16s_10s_30s_30_4_1_U385 mac_muladd_16s_10s_30s_30_4_1_U385 mac_muladd_16s_10s_30s_30_4_1_U385 mac_muladd_16s_10s_30s_30_4_1_U386 mac_muladd_16s_10s_30s_30_4_1_U386 mac_muladd_16s_10s_30s_30_4_1_U386 mac_muladd_16s_10s_30s_30_4_1_U387 mac_muladd_16s_10s_30s_30_4_1_U387 mac_muladd_16s_10s_30s_30_4_1_U387 mac_muladd_16s_9s_30s_30_4_1_U388 mac_muladd_16s_9s_30s_30_4_1_U388 mac_muladd_16s_9s_30s_30_4_1_U388 mac_muladd_16s_9s_30s_30_4_1_U389 mac_muladd_16s_9s_30s_30_4_1_U389 mac_muladd_16s_9s_30s_30_4_1_U389 mac_muladd_16s_10s_30s_30_4_1_U390 mac_muladd_16s_10s_30s_30_4_1_U390 mac_muladd_16s_10s_30s_30_4_1_U390 mac_muladd_16s_10s_30s_30_4_1_U391 mac_muladd_16s_10s_30s_30_4_1_U391 mac_muladd_16s_10s_30s_30_4_1_U391 mac_muladd_16s_10s_30s_30_4_1_U392 mac_muladd_16s_10s_30s_30_4_1_U392 mac_muladd_16s_10s_30s_30_4_1_U392 mac_muladd_16s_10s_30s_30_4_1_U393 mac_muladd_16s_10s_30s_30_4_1_U393 mac_muladd_16s_10s_30s_30_4_1_U393 mac_muladd_16s_9s_30s_30_4_1_U394 mac_muladd_16s_9s_30s_30_4_1_U394 mac_muladd_16s_9s_30s_30_4_1_U394 icmp_ln14_fu_5419_p2 add_ln14_fu_5425_p2 select_ln14_fu_5431_p3 data_round_fu_5439_p3 index_fu_5451_p2 index_1_fu_6050_p3 icmp_ln17_fu_6070_p2 index_2_fu_6076_p3 icmp_ln14_1_fu_5502_p2 add_ln14_1_fu_5508_p2 select_ln14_1_fu_5514_p3 data_round_1_fu_5522_p3 index_3_fu_5534_p2 index_4_fu_6089_p3 icmp_ln17_1_fu_6109_p2 index_5_fu_6115_p3 icmp_ln14_2_fu_5585_p2 add_ln14_2_fu_5591_p2 select_ln14_2_fu_5597_p3 data_round_2_fu_5605_p3 index_6_fu_5617_p2 index_7_fu_6128_p3 icmp_ln17_2_fu_6148_p2 index_8_fu_6154_p3 icmp_ln14_3_fu_5668_p2 add_ln14_3_fu_5674_p2 select_ln14_3_fu_5680_p3 data_round_3_fu_5688_p3 index_9_fu_5700_p2 index_10_fu_6167_p3 icmp_ln17_3_fu_6187_p2 index_11_fu_6193_p3 icmp_ln14_4_fu_5751_p2 add_ln14_4_fu_5757_p2 select_ln14_4_fu_5763_p3 data_round_4_fu_5771_p3 index_12_fu_5783_p2 index_13_fu_6206_p3 icmp_ln17_4_fu_6226_p2 index_14_fu_6232_p3 icmp_ln14_5_fu_5834_p2 add_ln14_5_fu_5840_p2 select_ln14_5_fu_5846_p3 data_round_5_fu_5854_p3 index_15_fu_5866_p2 index_16_fu_6245_p3 icmp_ln17_5_fu_6265_p2 index_17_fu_6271_p3 icmp_ln14_6_fu_5917_p2 add_ln14_6_fu_5923_p2 select_ln14_6_fu_5929_p3 data_round_6_fu_5937_p3 index_18_fu_5949_p2 index_19_fu_6284_p3 icmp_ln17_6_fu_6304_p2 index_20_fu_6310_p3 icmp_ln14_7_fu_6000_p2 add_ln14_7_fu_6006_p2 select_ln14_7_fu_6012_p3 data_round_7_fu_6020_p3 index_21_fu_6032_p2 index_22_fu_6323_p3 icmp_ln17_7_fu_6343_p2 index_23_fu_6349_p3 o_fu_2655_p2 p_ZL2B2_0_U p_ZL2B2_1_U p_ZL2B2_2_U p_ZL2B2_3_U p_ZL2B2_4_U p_ZL2B2_5_U p_ZL2B2_6_U p_ZL2B2_7_U p_ZL2W2_0_0_U p_ZL2W2_1_0_U p_ZL2W2_2_0_U p_ZL2W2_3_0_U p_ZL2W2_4_0_U p_ZL2W2_5_0_U p_ZL2W2_6_0_U p_ZL2W2_7_0_U p_ZL2W2_0_1_U p_ZL2W2_1_1_U p_ZL2W2_2_1_U p_ZL2W2_3_1_U p_ZL2W2_4_1_U p_ZL2W2_5_1_U p_ZL2W2_6_1_U p_ZL2W2_7_1_U p_ZL2W2_0_2_U p_ZL2W2_1_2_U p_ZL2W2_2_2_U p_ZL2W2_3_2_U p_ZL2W2_4_2_U p_ZL2W2_5_2_U p_ZL2W2_6_2_U p_ZL2W2_7_2_U p_ZL2W2_0_3_U p_ZL2W2_1_3_U p_ZL2W2_2_3_U p_ZL2W2_3_3_U p_ZL2W2_4_3_U p_ZL2W2_5_3_U p_ZL2W2_6_3_U p_ZL2W2_7_3_U p_ZL2W2_0_4_U p_ZL2W2_1_4_U p_ZL2W2_2_4_U p_ZL2W2_3_4_U p_ZL2W2_4_4_U p_ZL2W2_5_4_U p_ZL2W2_6_4_U p_ZL2W2_7_4_U p_ZL2W2_0_5_U p_ZL2W2_1_5_U p_ZL2W2_2_5_U p_ZL2W2_3_5_U p_ZL2W2_4_5_U p_ZL2W2_5_5_U p_ZL2W2_6_5_U p_ZL2W2_7_5_U p_ZL2W2_0_6_U p_ZL2W2_1_6_U p_ZL2W2_2_6_U p_ZL2W2_3_6_U p_ZL2W2_4_6_U p_ZL2W2_5_6_U p_ZL2W2_6_6_U p_ZL2W2_7_6_U p_ZL2W2_0_7_U p_ZL2W2_1_7_U p_ZL2W2_2_7_U p_ZL2W2_3_7_U p_ZL2W2_4_7_U p_ZL2W2_5_7_U p_ZL2W2_6_7_U p_ZL2W2_7_7_U p_ZL2W2_0_8_U p_ZL2W2_1_8_U p_ZL2W2_2_8_U p_ZL2W2_3_8_U p_ZL2W2_4_8_U p_ZL2W2_5_8_U p_ZL2W2_6_8_U p_ZL2W2_7_8_U p_ZL2W2_0_9_U p_ZL2W2_1_9_U p_ZL2W2_2_9_U p_ZL2W2_3_9_U p_ZL2W2_4_9_U p_ZL2W2_5_9_U p_ZL2W2_6_9_U p_ZL2W2_7_9_U p_ZL2W2_0_10_U p_ZL2W2_1_10_U p_ZL2W2_2_10_U p_ZL2W2_3_10_U p_ZL2W2_4_10_U p_ZL2W2_5_10_U p_ZL2W2_6_10_U p_ZL2W2_7_10_U p_ZL2W2_0_11_U p_ZL2W2_1_11_U p_ZL2W2_2_11_U p_ZL2W2_3_11_U p_ZL2W2_4_11_U p_ZL2W2_5_11_U p_ZL2W2_6_11_U p_ZL2W2_7_11_U p_ZL2W2_0_12_U p_ZL2W2_1_12_U p_ZL2W2_2_12_U p_ZL2W2_3_12_U p_ZL2W2_4_12_U p_ZL2W2_5_12_U p_ZL2W2_6_12_U p_ZL2W2_7_12_U p_ZL2W2_0_13_U p_ZL2W2_1_13_U p_ZL2W2_2_13_U p_ZL2W2_3_13_U p_ZL2W2_4_13_U p_ZL2W2_5_13_U p_ZL2W2_6_13_U p_ZL2W2_7_13_U p_ZL2W2_0_14_U p_ZL2W2_1_14_U p_ZL2W2_2_14_U p_ZL2W2_3_14_U p_ZL2W2_4_14_U p_ZL2W2_5_14_U p_ZL2W2_6_14_U p_ZL2W2_7_14_U p_ZL2W2_0_15_U p_ZL2W2_1_15_U p_ZL2W2_2_15_U p_ZL2W2_3_15_U p_ZL2W2_4_15_U p_ZL2W2_5_15_U p_ZL2W2_6_15_U p_ZL2W2_7_15_U SIGMOID_TABLE_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>hidden_layer_buf_U hidden_layer_buf_1_U hidden_layer_buf_2_U hidden_layer_buf_3_U hidden_layer_buf_4_U hidden_layer_buf_5_U hidden_layer_buf_6_U hidden_layer_buf_7_U hidden_layer_buf_8_U hidden_layer_buf_9_U hidden_layer_buf_10_U hidden_layer_buf_11_U hidden_layer_buf_12_U hidden_layer_buf_13_U hidden_layer_buf_14_U hidden_layer_buf_15_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>compute_encoder</Name>
            <Loops>
                <Encoder_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>9.628</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Encoder_Loop>
                        <Name>Encoder_Loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>11</Latency>
                        <AbsoluteTimeLatency>0.110 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </Encoder_Loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>autoencoder.cpp:38</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Encoder_Loop>
                            <Name>Encoder_Loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>autoencoder.cpp:38</SourceLocation>
                        </Encoder_Loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>6863</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>38324</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>72</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U1" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U2" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U3" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U4" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U5" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U6" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U7" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U8" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_1_fu_4717_p2" SOURCE="autoencoder.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_4_fu_4727_p2" SOURCE="autoencoder.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U104" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U105" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U9" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U10" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U11" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U12" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U13" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U14" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U15" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U16" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U17" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U18" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U19" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U20" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U21" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U22" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_17_fu_4824_p2" SOURCE="autoencoder.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_20_fu_4834_p2" SOURCE="autoencoder.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U106" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U23" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U107" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U24" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U25" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U26" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U27" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U28" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U29" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U30" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U31" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U32" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U33" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U108" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U109" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U34" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U35" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U36" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U37" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U38" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U110" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U111" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U39" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U40" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U112" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U41" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U113" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U42" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U43" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U44" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U45" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U46" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U47" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U48" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U49" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U50" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U51" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U52" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U53" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U54" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_57_fu_5113_p2" SOURCE="autoencoder.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_59_fu_5123_p2" SOURCE="autoencoder.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U55" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U114" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U56" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U57" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U58" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U59" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U60" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U61" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U62" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U63" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U64" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U65" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U66" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U67" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U115" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U68" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U116" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U69" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U70" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U71" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U72" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U73" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U74" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U75" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_80_fu_5262_p2" SOURCE="autoencoder.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_81_fu_5266_p2" SOURCE="autoencoder.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U117" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U76" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U77" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U78" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U118" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U79" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U119" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_94" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U80" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_88_fu_6103_p2" SOURCE="autoencoder.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_89_fu_5345_p2" SOURCE="autoencoder.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U120" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U81" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_97" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U82" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U83" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U84" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U121" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U85" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U86" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_96_fu_6146_p2" SOURCE="autoencoder.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_97_fu_5403_p2" SOURCE="autoencoder.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_97" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U87" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U88" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U89" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U90" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_107" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U91" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_108" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U92" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U122" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_110" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U93" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_111" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_104_fu_5445_p2" SOURCE="autoencoder.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_105_fu_5449_p2" SOURCE="autoencoder.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U123" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U124" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U125" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U94" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U95" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U96" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U97" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_118" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U98" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_119" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_112_fu_5528_p2" SOURCE="autoencoder.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_113_fu_6236_p2" SOURCE="autoencoder.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U126" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U127" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_121" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U99" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U100" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_123" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U101" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_124" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_10s_26_1_1_U128" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_125" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U102" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_126" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_16s_9s_25_1_1_U103" SOURCE="autoencoder.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59_127" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_120_fu_6285_p2" SOURCE="autoencoder.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_121_fu_5607_p2" SOURCE="autoencoder.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_121" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Encoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_2677_p2" SOURCE="autoencoder.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln8_fu_6401_p2" SOURCE="autoencoder.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln8_fu_6625_p3" SOURCE="autoencoder.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln8_1_fu_6406_p2" SOURCE="autoencoder.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln8_1_fu_6636_p3" SOURCE="autoencoder.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln8_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln8_2_fu_6411_p2" SOURCE="autoencoder.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln8_2_fu_6647_p3" SOURCE="autoencoder.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln8_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln8_3_fu_6416_p2" SOURCE="autoencoder.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln8_3_fu_6658_p3" SOURCE="autoencoder.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln8_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln8_4_fu_6421_p2" SOURCE="autoencoder.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln8_4_fu_6669_p3" SOURCE="autoencoder.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln8_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln8_5_fu_6426_p2" SOURCE="autoencoder.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln8_5_fu_6680_p3" SOURCE="autoencoder.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln8_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln8_6_fu_6431_p2" SOURCE="autoencoder.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln8_6_fu_6691_p3" SOURCE="autoencoder.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln8_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln8_7_fu_6436_p2" SOURCE="autoencoder.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln8_7_fu_6702_p3" SOURCE="autoencoder.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln8_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln8_8_fu_6441_p2" SOURCE="autoencoder.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln8_8_fu_6713_p3" SOURCE="autoencoder.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln8_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln8_9_fu_6446_p2" SOURCE="autoencoder.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln8_9_fu_6724_p3" SOURCE="autoencoder.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln8_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln8_10_fu_6451_p2" SOURCE="autoencoder.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln8_10_fu_6735_p3" SOURCE="autoencoder.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln8_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln8_11_fu_6456_p2" SOURCE="autoencoder.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln8_11_fu_6746_p3" SOURCE="autoencoder.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln8_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln8_12_fu_6461_p2" SOURCE="autoencoder.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln8_12_fu_6757_p3" SOURCE="autoencoder.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln8_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln8_13_fu_6466_p2" SOURCE="autoencoder.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln8_13_fu_6768_p3" SOURCE="autoencoder.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln8_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln8_14_fu_6471_p2" SOURCE="autoencoder.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln8_14_fu_6779_p3" SOURCE="autoencoder.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln8_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln8_15_fu_6476_p2" SOURCE="autoencoder.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln8_15_fu_6790_p3" SOURCE="autoencoder.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln8_15" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_0_0_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_0_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_1_0_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_1_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_2_0_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_2_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_3_0_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_3_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_4_0_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_4_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_5_0_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_5_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_6_0_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_6_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_7_0_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_7_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_0_1_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_0_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_1_1_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_2_1_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_3_1_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_3_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_4_1_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_4_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_5_1_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_5_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_6_1_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_6_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_7_1_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_7_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_0_2_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_0_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_1_2_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_2_2_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_3_2_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_3_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_4_2_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_4_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_5_2_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_5_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_6_2_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_6_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_7_2_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_7_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_0_3_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_0_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_1_3_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_1_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_2_3_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_2_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_3_3_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_3_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_4_3_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_4_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_5_3_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_5_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_6_3_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_6_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_7_3_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_7_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_0_4_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_0_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_1_4_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_1_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_2_4_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_2_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_3_4_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_3_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_4_4_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_4_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_5_4_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_5_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_6_4_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_6_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_7_4_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_7_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_0_5_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_0_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_1_5_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_1_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_2_5_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_2_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_3_5_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_3_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_4_5_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_4_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_5_5_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_5_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_6_5_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_6_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_7_5_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_7_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_0_6_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_0_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_1_6_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_1_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_2_6_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_2_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_3_6_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_3_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_4_6_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_4_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_5_6_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_5_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_6_6_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_6_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_7_6_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_7_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_0_7_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_0_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_1_7_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_1_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_2_7_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_2_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_3_7_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_3_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_4_7_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_4_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_5_7_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_5_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_6_7_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_6_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_7_7_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_7_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_0_8_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_0_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_1_8_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_1_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_2_8_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_2_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_3_8_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_3_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_4_8_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_4_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_5_8_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_5_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_6_8_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_6_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_7_8_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_7_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_0_9_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_0_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_1_9_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_1_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_2_9_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_2_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_3_9_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_3_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_4_9_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_4_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_5_9_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_5_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_6_9_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_6_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_7_9_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_7_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_0_10_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_0_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_1_10_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_1_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_2_10_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_2_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_3_10_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_3_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_4_10_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_4_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_5_10_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_5_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_6_10_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_6_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_7_10_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_7_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_0_11_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_0_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_1_11_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_1_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_2_11_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_2_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_3_11_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_3_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_4_11_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_4_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_5_11_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_5_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_6_11_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_6_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_7_11_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_7_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_0_12_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_0_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_1_12_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_1_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_2_12_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_2_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_3_12_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_3_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_4_12_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_4_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_5_12_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_5_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_6_12_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_6_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_7_12_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_7_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_0_13_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_0_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_1_13_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_1_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_2_13_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_2_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_3_13_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_3_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_4_13_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_4_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_5_13_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_5_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_6_13_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_6_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_7_13_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_7_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_0_14_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_0_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_1_14_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_1_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_2_14_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_2_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_3_14_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_3_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_4_14_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_4_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_5_14_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_5_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_6_14_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_6_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_7_14_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_7_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_0_15_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_0_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_1_15_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_1_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_2_15_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_2_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_3_15_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_3_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_4_15_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_4_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_5_15_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_5_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_6_15_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_6_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W1_7_15_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W1_7_15" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_decoder</Name>
            <Loops>
                <Decoder_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.571</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>30</Best-caseLatency>
                    <Average-caseLatency>30</Average-caseLatency>
                    <Worst-caseLatency>30</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Decoder_Loop>
                        <Name>Decoder_Loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>28</Latency>
                        <AbsoluteTimeLatency>0.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </Decoder_Loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>autoencoder.cpp:94~autoencoder.cpp:142</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Decoder_Loop>
                            <Name>Decoder_Loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>autoencoder.cpp:94~autoencoder.cpp:142</SourceLocation>
                        </Decoder_Loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>128</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>58</UTIL_DSP>
                    <FF>4285</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>2366</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_17s_24_4_1_U267" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_17s_24_4_1_U267" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_17s_24_4_1_U268" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_17s_24_4_1_U268" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_17s_25_4_1_U269" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_17s_25_4_1_U269" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_17s_25_4_1_U270" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_17s_25_4_1_U270" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_17s_25_4_1_U271" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_17s_25_4_1_U271" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_17s_25_4_1_U272" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_17s_25_4_1_U272" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_17s_25_4_1_U273" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_17s_25_4_1_U273" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_17s_24_4_1_U274" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_17s_24_4_1_U274" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24s_26_4_1_U275" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24s_26_4_1_U275" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24s_25_4_1_U276" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24s_25_4_1_U276" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_25s_26_4_1_U277" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_25s_26_4_1_U277" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_25s_26_4_1_U278" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_25s_26_4_1_U278" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_25s_26_4_1_U279" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_25s_26_4_1_U279" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_25s_26_4_1_U280" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_25s_26_4_1_U280" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_25s_26_4_1_U281" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_25s_26_4_1_U281" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24s_26_4_1_U282" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24s_26_4_1_U282" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_26s_30_4_1_U283" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_26s_30_4_1_U283" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_26s_30_4_1_U283" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_25s_30_4_1_U284" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_25s_30_4_1_U284" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_25s_30_4_1_U284" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_26s_30_4_1_U285" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_26s_30_4_1_U285" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_26s_30_4_1_U285" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_26s_30_4_1_U286" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_26s_30_4_1_U286" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_26s_30_4_1_U286" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_26s_30_4_1_U287" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_26s_30_4_1_U287" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_26s_30_4_1_U287" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_26s_30_4_1_U288" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_26s_30_4_1_U288" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_26s_30_4_1_U288" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_26s_30_4_1_U289" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_26s_30_4_1_U289" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_26s_30_4_1_U289" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_26s_30_4_1_U290" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_26s_30_4_1_U290" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_26s_30_4_1_U290" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U291" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U291" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U291" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U292" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U292" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U292" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U293" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U293" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U293" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U294" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U294" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U294" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U295" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U295" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U295" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U296" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U296" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U296" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U297" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U297" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U297" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U298" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U298" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U298" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U299" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U299" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U299" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U300" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U300" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U300" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U301" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U301" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U301" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U302" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U302" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U302" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U303" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U303" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U303" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U304" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U304" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U304" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U305" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U305" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U305" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U306" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U306" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U306" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U307" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U307" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U307" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U308" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U308" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U308" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U309" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U309" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U309" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U310" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U310" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_97" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U310" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U311" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U311" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U311" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U312" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U312" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U312" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U313" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U313" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U313" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U314" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U314" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U314" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U315" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U315" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_107" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U315" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U316" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U316" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U316" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U317" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U317" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U317" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U318" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U318" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_113" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U318" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U319" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U319" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_115" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U319" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U320" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U320" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_117" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U320" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U321" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U321" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_119" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U321" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U322" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U322" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_121" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U322" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U323" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U323" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_123" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U323" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U324" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U324" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_125" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U324" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U325" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U325" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_127" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U325" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U326" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U326" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_129" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U326" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U327" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U327" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U327" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U328" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U328" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U328" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U329" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U329" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_135" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U329" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U330" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U330" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_137" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U330" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U331" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U331" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_139" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U331" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U332" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U332" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_141" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U332" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U333" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U333" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U333" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U334" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U334" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_145" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U334" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U335" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U335" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_147" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U335" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U336" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U336" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_149" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U336" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U337" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U337" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_151" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U337" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U338" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U338" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_153" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U338" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U339" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U339" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_155" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U339" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U340" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U340" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_157" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U340" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U341" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U341" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_159" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U341" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U342" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U342" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_161" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U342" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U343" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U343" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_163" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U343" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U344" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U344" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_165" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U344" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U345" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U345" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_167" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U345" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U346" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U346" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_169" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U346" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U347" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U347" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_171" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U347" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U348" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U348" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_173" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U348" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U349" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U349" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_175" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U349" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U350" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U350" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_177" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U350" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U351" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U351" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_179" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U351" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U352" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U352" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_181" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U352" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U353" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U353" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_183" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U353" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U354" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U354" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_185" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U354" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U355" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U355" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U355" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U356" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U356" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_189" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U356" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U357" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U357" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_191" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U357" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U358" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U358" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_193" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U358" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U359" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U359" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_195" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U359" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U360" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U360" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_197" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U360" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U361" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_94" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U361" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_199" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U361" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_94" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U362" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U362" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_201" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U362" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U363" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U363" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_203" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U363" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U364" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_97" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U364" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_205" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U364" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_97" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U365" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U365" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_207" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U365" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U366" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U366" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_209" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U366" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U367" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U367" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_211" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U367" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U368" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U368" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_213" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U368" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U369" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U369" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_215" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U369" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U370" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U370" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_217" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U370" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U371" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U371" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_219" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U371" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_30s_30_4_1_U372" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_30s_30_4_1_U372" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_220" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_30s_30_4_1_U372" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U373" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U373" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_222" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U373" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U374" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_107" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U374" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_224" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U374" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_107" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U375" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_108" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U375" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_226" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U375" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_108" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U376" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U376" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_228" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U376" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U377" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_110" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U377" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_230" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U377" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_110" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U378" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_111" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U378" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_232" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U378" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_111" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U379" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U379" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_234" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U379" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U380" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U380" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_236" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U380" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U381" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U381" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_238" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U381" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U382" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U382" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_240" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U382" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U383" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U383" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_242" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U383" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_30s_30_4_1_U384" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_8s_30s_30_4_1_U384" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_244" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_30s_30_4_1_U384" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U385" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_118" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U385" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_246" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U385" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_118" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U386" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_119" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U386" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_248" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U386" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_119" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U387" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U387" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_250" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U387" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U388" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_121" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U388" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_252" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U388" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_121" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U389" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U389" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_254" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U389" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U390" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_123" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U390" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_256" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U390" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_123" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U391" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_124" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U391" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_258" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U391" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_124" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U392" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_125" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U392" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_260" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U392" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_125" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U393" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_126" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U393" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_262" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U393" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_126" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U394" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110_127" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U394" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln110_264" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U394" SOURCE="autoencoder.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_127" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln14_fu_5419_p2" SOURCE="autoencoder.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_5425_p2" SOURCE="autoencoder.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln14_fu_5431_p3" SOURCE="autoencoder.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="select" PRAGMA="" RTLNAME="data_round_fu_5439_p3" SOURCE="autoencoder.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="data_round" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="index_fu_5451_p2" SOURCE="autoencoder.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="index" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="select" PRAGMA="" RTLNAME="index_1_fu_6050_p3" SOURCE="autoencoder.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="index_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln17_fu_6070_p2" SOURCE="autoencoder.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="select" PRAGMA="" RTLNAME="index_2_fu_6076_p3" SOURCE="autoencoder.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="index_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln14_1_fu_5502_p2" SOURCE="autoencoder.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln14_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_1_fu_5508_p2" SOURCE="autoencoder.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln14_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln14_1_fu_5514_p3" SOURCE="autoencoder.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln14_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="select" PRAGMA="" RTLNAME="data_round_1_fu_5522_p3" SOURCE="autoencoder.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="data_round_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="index_3_fu_5534_p2" SOURCE="autoencoder.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="index_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="select" PRAGMA="" RTLNAME="index_4_fu_6089_p3" SOURCE="autoencoder.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="index_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln17_1_fu_6109_p2" SOURCE="autoencoder.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln17_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="select" PRAGMA="" RTLNAME="index_5_fu_6115_p3" SOURCE="autoencoder.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="index_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln14_2_fu_5585_p2" SOURCE="autoencoder.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln14_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_2_fu_5591_p2" SOURCE="autoencoder.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln14_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln14_2_fu_5597_p3" SOURCE="autoencoder.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln14_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="select" PRAGMA="" RTLNAME="data_round_2_fu_5605_p3" SOURCE="autoencoder.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="data_round_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="index_6_fu_5617_p2" SOURCE="autoencoder.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="index_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="select" PRAGMA="" RTLNAME="index_7_fu_6128_p3" SOURCE="autoencoder.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="index_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln17_2_fu_6148_p2" SOURCE="autoencoder.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln17_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="select" PRAGMA="" RTLNAME="index_8_fu_6154_p3" SOURCE="autoencoder.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="index_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln14_3_fu_5668_p2" SOURCE="autoencoder.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln14_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_3_fu_5674_p2" SOURCE="autoencoder.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln14_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln14_3_fu_5680_p3" SOURCE="autoencoder.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln14_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="select" PRAGMA="" RTLNAME="data_round_3_fu_5688_p3" SOURCE="autoencoder.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="data_round_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="index_9_fu_5700_p2" SOURCE="autoencoder.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="index_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="select" PRAGMA="" RTLNAME="index_10_fu_6167_p3" SOURCE="autoencoder.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="index_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln17_3_fu_6187_p2" SOURCE="autoencoder.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln17_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="select" PRAGMA="" RTLNAME="index_11_fu_6193_p3" SOURCE="autoencoder.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="index_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln14_4_fu_5751_p2" SOURCE="autoencoder.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln14_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_4_fu_5757_p2" SOURCE="autoencoder.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln14_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln14_4_fu_5763_p3" SOURCE="autoencoder.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln14_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="select" PRAGMA="" RTLNAME="data_round_4_fu_5771_p3" SOURCE="autoencoder.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="data_round_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="index_12_fu_5783_p2" SOURCE="autoencoder.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="index_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="select" PRAGMA="" RTLNAME="index_13_fu_6206_p3" SOURCE="autoencoder.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="index_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln17_4_fu_6226_p2" SOURCE="autoencoder.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln17_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="select" PRAGMA="" RTLNAME="index_14_fu_6232_p3" SOURCE="autoencoder.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="index_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln14_5_fu_5834_p2" SOURCE="autoencoder.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln14_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_5_fu_5840_p2" SOURCE="autoencoder.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln14_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln14_5_fu_5846_p3" SOURCE="autoencoder.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln14_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="select" PRAGMA="" RTLNAME="data_round_5_fu_5854_p3" SOURCE="autoencoder.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="data_round_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="index_15_fu_5866_p2" SOURCE="autoencoder.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="index_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="select" PRAGMA="" RTLNAME="index_16_fu_6245_p3" SOURCE="autoencoder.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="index_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln17_5_fu_6265_p2" SOURCE="autoencoder.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln17_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="select" PRAGMA="" RTLNAME="index_17_fu_6271_p3" SOURCE="autoencoder.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="index_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln14_6_fu_5917_p2" SOURCE="autoencoder.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln14_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_6_fu_5923_p2" SOURCE="autoencoder.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln14_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln14_6_fu_5929_p3" SOURCE="autoencoder.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln14_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="select" PRAGMA="" RTLNAME="data_round_6_fu_5937_p3" SOURCE="autoencoder.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="data_round_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="index_18_fu_5949_p2" SOURCE="autoencoder.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="index_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="select" PRAGMA="" RTLNAME="index_19_fu_6284_p3" SOURCE="autoencoder.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="index_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln17_6_fu_6304_p2" SOURCE="autoencoder.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln17_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="select" PRAGMA="" RTLNAME="index_20_fu_6310_p3" SOURCE="autoencoder.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="index_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln14_7_fu_6000_p2" SOURCE="autoencoder.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln14_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_7_fu_6006_p2" SOURCE="autoencoder.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln14_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln14_7_fu_6012_p3" SOURCE="autoencoder.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln14_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="select" PRAGMA="" RTLNAME="data_round_7_fu_6020_p3" SOURCE="autoencoder.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="data_round_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="index_21_fu_6032_p2" SOURCE="autoencoder.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="index_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="select" PRAGMA="" RTLNAME="index_22_fu_6323_p3" SOURCE="autoencoder.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="index_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln17_7_fu_6343_p2" SOURCE="autoencoder.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln17_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="select" PRAGMA="" RTLNAME="index_23_fu_6349_p3" SOURCE="autoencoder.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="index_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Decoder_Loop" OPTYPE="add" PRAGMA="" RTLNAME="o_fu_2655_p2" SOURCE="autoencoder.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="o" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2B2_0_U" SOURCE="" STORAGESIZE="7 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2B2_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2B2_1_U" SOURCE="" STORAGESIZE="7 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2B2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2B2_2_U" SOURCE="" STORAGESIZE="7 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2B2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2B2_3_U" SOURCE="" STORAGESIZE="7 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2B2_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2B2_4_U" SOURCE="" STORAGESIZE="7 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2B2_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2B2_5_U" SOURCE="" STORAGESIZE="7 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2B2_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2B2_6_U" SOURCE="" STORAGESIZE="7 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2B2_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2B2_7_U" SOURCE="" STORAGESIZE="7 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2B2_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_0_0_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_0_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_1_0_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_1_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_2_0_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_2_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_3_0_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_3_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_4_0_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_4_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_5_0_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_5_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_6_0_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_6_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_7_0_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_7_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_0_1_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_0_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_1_1_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_2_1_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_3_1_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_3_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_4_1_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_4_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_5_1_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_5_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_6_1_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_6_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_7_1_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_7_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_0_2_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_0_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_1_2_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_2_2_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_3_2_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_3_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_4_2_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_4_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_5_2_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_5_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_6_2_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_6_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_7_2_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_7_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_0_3_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_0_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_1_3_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_1_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_2_3_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_2_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_3_3_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_3_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_4_3_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_4_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_5_3_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_5_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_6_3_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_6_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_7_3_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_7_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_0_4_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_0_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_1_4_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_1_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_2_4_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_2_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_3_4_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_3_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_4_4_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_4_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_5_4_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_5_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_6_4_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_6_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_7_4_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_7_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_0_5_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_0_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_1_5_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_1_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_2_5_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_2_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_3_5_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_3_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_4_5_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_4_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_5_5_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_5_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_6_5_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_6_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_7_5_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_7_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_0_6_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_0_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_1_6_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_1_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_2_6_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_2_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_3_6_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_3_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_4_6_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_4_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_5_6_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_5_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_6_6_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_6_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_7_6_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_7_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_0_7_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_0_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_1_7_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_1_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_2_7_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_2_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_3_7_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_3_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_4_7_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_4_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_5_7_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_5_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_6_7_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_6_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_7_7_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_7_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_0_8_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_0_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_1_8_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_1_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_2_8_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_2_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_3_8_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_3_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_4_8_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_4_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_5_8_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_5_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_6_8_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_6_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_7_8_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_7_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_0_9_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_0_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_1_9_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_1_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_2_9_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_2_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_3_9_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_3_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_4_9_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_4_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_5_9_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_5_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_6_9_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_6_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_7_9_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_7_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_0_10_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_0_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_1_10_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_1_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_2_10_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_2_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_3_10_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_3_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_4_10_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_4_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_5_10_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_5_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_6_10_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_6_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_7_10_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_7_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_0_11_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_0_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_1_11_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_1_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_2_11_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_2_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_3_11_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_3_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_4_11_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_4_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_5_11_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_5_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_6_11_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_6_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_7_11_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_7_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_0_12_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_0_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_1_12_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_1_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_2_12_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_2_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_3_12_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_3_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_4_12_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_4_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_5_12_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_5_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_6_12_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_6_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_7_12_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_7_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_0_13_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_0_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_1_13_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_1_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_2_13_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_2_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_3_13_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_3_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_4_13_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_4_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_5_13_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_5_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_6_13_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_6_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_7_13_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_7_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_0_14_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_0_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_1_14_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_1_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_2_14_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_2_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_3_14_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_3_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_4_14_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_4_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_5_14_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_5_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_6_14_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_6_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_7_14_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_7_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_0_15_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_0_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_1_15_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_1_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_2_15_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_2_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_3_15_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_3_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_4_15_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_4_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_5_15_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_5_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_6_15_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_6_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL2W2_7_15_U" SOURCE="" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL2W2_7_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="SIGMOID_TABLE_U" SOURCE="" STORAGESIZE="10 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np" URAM="0" VARIABLE="SIGMOID_TABLE" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>tiny_autoencoder</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>9.628</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>45</Best-caseLatency>
                    <Average-caseLatency>45</Average-caseLatency>
                    <Worst-caseLatency>45</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.450 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.450 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.450 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>8</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>8</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>autoencoder.cpp:140</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>128</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>58</UTIL_DSP>
                    <FF>12733</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>11</UTIL_FF>
                    <LUT>41793</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>78</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="hidden_layer_buf_U" SOURCE="autoencoder.cpp:141" STORAGESIZE="16 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="hidden_layer_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="hidden_layer_buf_1_U" SOURCE="autoencoder.cpp:141" STORAGESIZE="16 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="hidden_layer_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="hidden_layer_buf_2_U" SOURCE="autoencoder.cpp:141" STORAGESIZE="16 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="hidden_layer_buf_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="hidden_layer_buf_3_U" SOURCE="autoencoder.cpp:141" STORAGESIZE="16 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="hidden_layer_buf_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="hidden_layer_buf_4_U" SOURCE="autoencoder.cpp:141" STORAGESIZE="16 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="hidden_layer_buf_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="hidden_layer_buf_5_U" SOURCE="autoencoder.cpp:141" STORAGESIZE="16 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="hidden_layer_buf_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="hidden_layer_buf_6_U" SOURCE="autoencoder.cpp:141" STORAGESIZE="16 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="hidden_layer_buf_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="hidden_layer_buf_7_U" SOURCE="autoencoder.cpp:141" STORAGESIZE="16 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="hidden_layer_buf_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="hidden_layer_buf_8_U" SOURCE="autoencoder.cpp:141" STORAGESIZE="16 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="hidden_layer_buf_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="hidden_layer_buf_9_U" SOURCE="autoencoder.cpp:141" STORAGESIZE="16 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="hidden_layer_buf_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="hidden_layer_buf_10_U" SOURCE="autoencoder.cpp:141" STORAGESIZE="16 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="hidden_layer_buf_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="hidden_layer_buf_11_U" SOURCE="autoencoder.cpp:141" STORAGESIZE="16 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="hidden_layer_buf_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="hidden_layer_buf_12_U" SOURCE="autoencoder.cpp:141" STORAGESIZE="16 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="hidden_layer_buf_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="hidden_layer_buf_13_U" SOURCE="autoencoder.cpp:141" STORAGESIZE="16 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="hidden_layer_buf_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="hidden_layer_buf_14_U" SOURCE="autoencoder.cpp:141" STORAGESIZE="16 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="hidden_layer_buf_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="hidden_layer_buf_15_U" SOURCE="autoencoder.cpp:141" STORAGESIZE="16 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="hidden_layer_buf_15" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input_data" index="0" direction="in" srcType="ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="input_data_0_address0" name="input_data_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_data_0_ce0" name="input_data_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_data_0_d0" name="input_data_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_data_0_q0" name="input_data_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_data_0_we0" name="input_data_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_data_0_address1" name="input_data_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_data_0_ce1" name="input_data_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_data_0_d1" name="input_data_0_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_data_0_q1" name="input_data_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_data_0_we1" name="input_data_0_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_data_1_address0" name="input_data_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_data_1_ce0" name="input_data_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_data_1_d0" name="input_data_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_data_1_q0" name="input_data_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_data_1_we0" name="input_data_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_data_1_address1" name="input_data_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_data_1_ce1" name="input_data_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_data_1_d1" name="input_data_1_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_data_1_q1" name="input_data_1_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_data_1_we1" name="input_data_1_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_data_2_address0" name="input_data_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_data_2_ce0" name="input_data_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_data_2_d0" name="input_data_2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_data_2_q0" name="input_data_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_data_2_we0" name="input_data_2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_data_2_address1" name="input_data_2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_data_2_ce1" name="input_data_2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_data_2_d1" name="input_data_2_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_data_2_q1" name="input_data_2_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_data_2_we1" name="input_data_2_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_data_3_address0" name="input_data_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_data_3_ce0" name="input_data_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_data_3_d0" name="input_data_3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_data_3_q0" name="input_data_3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_data_3_we0" name="input_data_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_data_3_address1" name="input_data_3_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_data_3_ce1" name="input_data_3_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_data_3_d1" name="input_data_3_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_data_3_q1" name="input_data_3_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_data_3_we1" name="input_data_3_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_data_4_address0" name="input_data_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_data_4_ce0" name="input_data_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_data_4_d0" name="input_data_4_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_data_4_q0" name="input_data_4_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_data_4_we0" name="input_data_4_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_data_4_address1" name="input_data_4_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_data_4_ce1" name="input_data_4_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_data_4_d1" name="input_data_4_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_data_4_q1" name="input_data_4_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_data_4_we1" name="input_data_4_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_data_5_address0" name="input_data_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_data_5_ce0" name="input_data_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_data_5_d0" name="input_data_5_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_data_5_q0" name="input_data_5_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_data_5_we0" name="input_data_5_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_data_5_address1" name="input_data_5_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_data_5_ce1" name="input_data_5_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_data_5_d1" name="input_data_5_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_data_5_q1" name="input_data_5_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_data_5_we1" name="input_data_5_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_data_6_address0" name="input_data_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_data_6_ce0" name="input_data_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_data_6_d0" name="input_data_6_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_data_6_q0" name="input_data_6_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_data_6_we0" name="input_data_6_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_data_6_address1" name="input_data_6_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_data_6_ce1" name="input_data_6_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_data_6_d1" name="input_data_6_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_data_6_q1" name="input_data_6_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_data_6_we1" name="input_data_6_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_data_7_address0" name="input_data_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_data_7_ce0" name="input_data_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_data_7_d0" name="input_data_7_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_data_7_q0" name="input_data_7_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_data_7_we0" name="input_data_7_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_data_7_address1" name="input_data_7_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_data_7_ce1" name="input_data_7_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_data_7_d1" name="input_data_7_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_data_7_q1" name="input_data_7_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_data_7_we1" name="input_data_7_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_data" index="1" direction="out" srcType="ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="output_data_0_address0" name="output_data_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="output_data_0_ce0" name="output_data_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_data_0_d0" name="output_data_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="output_data_0_q0" name="output_data_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="output_data_0_we0" name="output_data_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_data_0_address1" name="output_data_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="output_data_0_ce1" name="output_data_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="output_data_0_d1" name="output_data_0_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="output_data_0_q1" name="output_data_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="output_data_0_we1" name="output_data_0_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="output_data_1_address0" name="output_data_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="output_data_1_ce0" name="output_data_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_data_1_d0" name="output_data_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="output_data_1_q0" name="output_data_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="output_data_1_we0" name="output_data_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_data_1_address1" name="output_data_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="output_data_1_ce1" name="output_data_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="output_data_1_d1" name="output_data_1_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="output_data_1_q1" name="output_data_1_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="output_data_1_we1" name="output_data_1_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="output_data_2_address0" name="output_data_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="output_data_2_ce0" name="output_data_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_data_2_d0" name="output_data_2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="output_data_2_q0" name="output_data_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="output_data_2_we0" name="output_data_2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_data_2_address1" name="output_data_2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="output_data_2_ce1" name="output_data_2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="output_data_2_d1" name="output_data_2_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="output_data_2_q1" name="output_data_2_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="output_data_2_we1" name="output_data_2_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="output_data_3_address0" name="output_data_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="output_data_3_ce0" name="output_data_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_data_3_d0" name="output_data_3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="output_data_3_q0" name="output_data_3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="output_data_3_we0" name="output_data_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_data_3_address1" name="output_data_3_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="output_data_3_ce1" name="output_data_3_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="output_data_3_d1" name="output_data_3_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="output_data_3_q1" name="output_data_3_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="output_data_3_we1" name="output_data_3_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="output_data_4_address0" name="output_data_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="output_data_4_ce0" name="output_data_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_data_4_d0" name="output_data_4_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="output_data_4_q0" name="output_data_4_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="output_data_4_we0" name="output_data_4_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_data_4_address1" name="output_data_4_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="output_data_4_ce1" name="output_data_4_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="output_data_4_d1" name="output_data_4_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="output_data_4_q1" name="output_data_4_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="output_data_4_we1" name="output_data_4_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="output_data_5_address0" name="output_data_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="output_data_5_ce0" name="output_data_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_data_5_d0" name="output_data_5_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="output_data_5_q0" name="output_data_5_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="output_data_5_we0" name="output_data_5_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_data_5_address1" name="output_data_5_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="output_data_5_ce1" name="output_data_5_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="output_data_5_d1" name="output_data_5_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="output_data_5_q1" name="output_data_5_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="output_data_5_we1" name="output_data_5_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="output_data_6_address0" name="output_data_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="output_data_6_ce0" name="output_data_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_data_6_d0" name="output_data_6_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="output_data_6_q0" name="output_data_6_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="output_data_6_we0" name="output_data_6_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_data_6_address1" name="output_data_6_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="output_data_6_ce1" name="output_data_6_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="output_data_6_d1" name="output_data_6_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="output_data_6_q1" name="output_data_6_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="output_data_6_we1" name="output_data_6_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="output_data_7_address0" name="output_data_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="output_data_7_ce0" name="output_data_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_data_7_d0" name="output_data_7_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="output_data_7_q0" name="output_data_7_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="output_data_7_we0" name="output_data_7_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_data_7_address1" name="output_data_7_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="output_data_7_ce1" name="output_data_7_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="output_data_7_d1" name="output_data_7_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="output_data_7_q1" name="output_data_7_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="output_data_7_we1" name="output_data_7_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="input_data_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="input_data_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_data_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_data_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="input_data_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_0_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_data_0_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_0_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_data_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="input_data_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_data_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_data_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="input_data_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_1_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_data_1_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_1_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_data_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="input_data_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_data_2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_data_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="input_data_2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_2_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_data_2_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_2_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_2_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_data_2_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_2_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="input_data_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_data_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_data_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_3_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="input_data_3_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_3_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_3_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_data_3_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_3_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_3_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_data_3_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_3_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="input_data_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_4_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_data_4_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_4_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_4_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_data_4_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_4_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_4_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="input_data_4_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_4_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_4_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_data_4_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_4_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_4_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_data_4_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_4_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="input_data_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_5_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_data_5_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_5_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_5_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_data_5_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_5_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_5_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="input_data_5_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_5_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_5_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_data_5_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_5_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_5_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_data_5_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_5_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="input_data_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_6_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_data_6_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_6_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_6_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_data_6_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_6_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_6_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="input_data_6_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_6_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_6_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_data_6_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_6_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_6_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_data_6_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_6_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="input_data_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_7_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_data_7_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_7_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_7_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_data_7_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_7_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_7_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="input_data_7_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_7_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_7_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_data_7_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_7_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_data_7_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_data_7_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_data_7_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="output_data_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_data_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_data_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="output_data_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_0_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_data_0_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_0_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_data_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="output_data_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_data_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_data_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="output_data_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_1_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_data_1_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_1_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_data_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="output_data_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_data_2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_data_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="output_data_2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_2_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_data_2_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_2_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_2_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_data_2_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_2_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="output_data_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_data_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_data_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_3_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="output_data_3_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_3_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_3_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_data_3_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_3_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_3_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_data_3_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_3_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="output_data_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_4_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_data_4_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_4_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_4_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_data_4_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_4_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_4_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="output_data_4_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_4_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_4_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_data_4_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_4_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_4_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_data_4_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_4_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="output_data_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_5_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_data_5_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_5_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_5_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_data_5_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_5_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_5_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="output_data_5_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_5_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_5_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_data_5_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_5_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_5_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_data_5_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_5_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="output_data_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_6_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_data_6_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_6_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_6_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_data_6_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_6_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_6_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="output_data_6_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_6_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_6_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_data_6_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_6_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_6_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_data_6_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_6_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="output_data_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_7_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_data_7_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_7_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_7_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_data_7_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_7_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_7_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="output_data_7_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_7_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_7_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_data_7_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_7_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_data_7_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_data_7_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_data_7_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="input_data_0_address0">out, 3</column>
                    <column name="input_data_0_address1">out, 3</column>
                    <column name="input_data_0_d0">out, 16</column>
                    <column name="input_data_0_d1">out, 16</column>
                    <column name="input_data_0_q0">in, 16</column>
                    <column name="input_data_0_q1">in, 16</column>
                    <column name="input_data_1_address0">out, 3</column>
                    <column name="input_data_1_address1">out, 3</column>
                    <column name="input_data_1_d0">out, 16</column>
                    <column name="input_data_1_d1">out, 16</column>
                    <column name="input_data_1_q0">in, 16</column>
                    <column name="input_data_1_q1">in, 16</column>
                    <column name="input_data_2_address0">out, 3</column>
                    <column name="input_data_2_address1">out, 3</column>
                    <column name="input_data_2_d0">out, 16</column>
                    <column name="input_data_2_d1">out, 16</column>
                    <column name="input_data_2_q0">in, 16</column>
                    <column name="input_data_2_q1">in, 16</column>
                    <column name="input_data_3_address0">out, 3</column>
                    <column name="input_data_3_address1">out, 3</column>
                    <column name="input_data_3_d0">out, 16</column>
                    <column name="input_data_3_d1">out, 16</column>
                    <column name="input_data_3_q0">in, 16</column>
                    <column name="input_data_3_q1">in, 16</column>
                    <column name="input_data_4_address0">out, 3</column>
                    <column name="input_data_4_address1">out, 3</column>
                    <column name="input_data_4_d0">out, 16</column>
                    <column name="input_data_4_d1">out, 16</column>
                    <column name="input_data_4_q0">in, 16</column>
                    <column name="input_data_4_q1">in, 16</column>
                    <column name="input_data_5_address0">out, 3</column>
                    <column name="input_data_5_address1">out, 3</column>
                    <column name="input_data_5_d0">out, 16</column>
                    <column name="input_data_5_d1">out, 16</column>
                    <column name="input_data_5_q0">in, 16</column>
                    <column name="input_data_5_q1">in, 16</column>
                    <column name="input_data_6_address0">out, 3</column>
                    <column name="input_data_6_address1">out, 3</column>
                    <column name="input_data_6_d0">out, 16</column>
                    <column name="input_data_6_d1">out, 16</column>
                    <column name="input_data_6_q0">in, 16</column>
                    <column name="input_data_6_q1">in, 16</column>
                    <column name="input_data_7_address0">out, 3</column>
                    <column name="input_data_7_address1">out, 3</column>
                    <column name="input_data_7_d0">out, 16</column>
                    <column name="input_data_7_d1">out, 16</column>
                    <column name="input_data_7_q0">in, 16</column>
                    <column name="input_data_7_q1">in, 16</column>
                    <column name="output_data_0_address0">out, 3</column>
                    <column name="output_data_0_address1">out, 3</column>
                    <column name="output_data_0_d0">out, 16</column>
                    <column name="output_data_0_d1">out, 16</column>
                    <column name="output_data_0_q0">in, 16</column>
                    <column name="output_data_0_q1">in, 16</column>
                    <column name="output_data_1_address0">out, 3</column>
                    <column name="output_data_1_address1">out, 3</column>
                    <column name="output_data_1_d0">out, 16</column>
                    <column name="output_data_1_d1">out, 16</column>
                    <column name="output_data_1_q0">in, 16</column>
                    <column name="output_data_1_q1">in, 16</column>
                    <column name="output_data_2_address0">out, 3</column>
                    <column name="output_data_2_address1">out, 3</column>
                    <column name="output_data_2_d0">out, 16</column>
                    <column name="output_data_2_d1">out, 16</column>
                    <column name="output_data_2_q0">in, 16</column>
                    <column name="output_data_2_q1">in, 16</column>
                    <column name="output_data_3_address0">out, 3</column>
                    <column name="output_data_3_address1">out, 3</column>
                    <column name="output_data_3_d0">out, 16</column>
                    <column name="output_data_3_d1">out, 16</column>
                    <column name="output_data_3_q0">in, 16</column>
                    <column name="output_data_3_q1">in, 16</column>
                    <column name="output_data_4_address0">out, 3</column>
                    <column name="output_data_4_address1">out, 3</column>
                    <column name="output_data_4_d0">out, 16</column>
                    <column name="output_data_4_d1">out, 16</column>
                    <column name="output_data_4_q0">in, 16</column>
                    <column name="output_data_4_q1">in, 16</column>
                    <column name="output_data_5_address0">out, 3</column>
                    <column name="output_data_5_address1">out, 3</column>
                    <column name="output_data_5_d0">out, 16</column>
                    <column name="output_data_5_d1">out, 16</column>
                    <column name="output_data_5_q0">in, 16</column>
                    <column name="output_data_5_q1">in, 16</column>
                    <column name="output_data_6_address0">out, 3</column>
                    <column name="output_data_6_address1">out, 3</column>
                    <column name="output_data_6_d0">out, 16</column>
                    <column name="output_data_6_d1">out, 16</column>
                    <column name="output_data_6_q0">in, 16</column>
                    <column name="output_data_6_q1">in, 16</column>
                    <column name="output_data_7_address0">out, 3</column>
                    <column name="output_data_7_address1">out, 3</column>
                    <column name="output_data_7_d0">out, 16</column>
                    <column name="output_data_7_d1">out, 16</column>
                    <column name="output_data_7_q0">in, 16</column>
                    <column name="output_data_7_q1">in, 16</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_data">in, ap_fixed&lt;16 6 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="output_data">out, ap_fixed&lt;16 6 AP_TRN AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="input_data">input_data_0_address0, port, offset</column>
                    <column name="input_data">input_data_0_ce0, port, </column>
                    <column name="input_data">input_data_0_d0, port, </column>
                    <column name="input_data">input_data_0_q0, port, </column>
                    <column name="input_data">input_data_0_we0, port, </column>
                    <column name="input_data">input_data_0_address1, port, offset</column>
                    <column name="input_data">input_data_0_ce1, port, </column>
                    <column name="input_data">input_data_0_d1, port, </column>
                    <column name="input_data">input_data_0_q1, port, </column>
                    <column name="input_data">input_data_0_we1, port, </column>
                    <column name="input_data">input_data_1_address0, port, offset</column>
                    <column name="input_data">input_data_1_ce0, port, </column>
                    <column name="input_data">input_data_1_d0, port, </column>
                    <column name="input_data">input_data_1_q0, port, </column>
                    <column name="input_data">input_data_1_we0, port, </column>
                    <column name="input_data">input_data_1_address1, port, offset</column>
                    <column name="input_data">input_data_1_ce1, port, </column>
                    <column name="input_data">input_data_1_d1, port, </column>
                    <column name="input_data">input_data_1_q1, port, </column>
                    <column name="input_data">input_data_1_we1, port, </column>
                    <column name="input_data">input_data_2_address0, port, offset</column>
                    <column name="input_data">input_data_2_ce0, port, </column>
                    <column name="input_data">input_data_2_d0, port, </column>
                    <column name="input_data">input_data_2_q0, port, </column>
                    <column name="input_data">input_data_2_we0, port, </column>
                    <column name="input_data">input_data_2_address1, port, offset</column>
                    <column name="input_data">input_data_2_ce1, port, </column>
                    <column name="input_data">input_data_2_d1, port, </column>
                    <column name="input_data">input_data_2_q1, port, </column>
                    <column name="input_data">input_data_2_we1, port, </column>
                    <column name="input_data">input_data_3_address0, port, offset</column>
                    <column name="input_data">input_data_3_ce0, port, </column>
                    <column name="input_data">input_data_3_d0, port, </column>
                    <column name="input_data">input_data_3_q0, port, </column>
                    <column name="input_data">input_data_3_we0, port, </column>
                    <column name="input_data">input_data_3_address1, port, offset</column>
                    <column name="input_data">input_data_3_ce1, port, </column>
                    <column name="input_data">input_data_3_d1, port, </column>
                    <column name="input_data">input_data_3_q1, port, </column>
                    <column name="input_data">input_data_3_we1, port, </column>
                    <column name="input_data">input_data_4_address0, port, offset</column>
                    <column name="input_data">input_data_4_ce0, port, </column>
                    <column name="input_data">input_data_4_d0, port, </column>
                    <column name="input_data">input_data_4_q0, port, </column>
                    <column name="input_data">input_data_4_we0, port, </column>
                    <column name="input_data">input_data_4_address1, port, offset</column>
                    <column name="input_data">input_data_4_ce1, port, </column>
                    <column name="input_data">input_data_4_d1, port, </column>
                    <column name="input_data">input_data_4_q1, port, </column>
                    <column name="input_data">input_data_4_we1, port, </column>
                    <column name="input_data">input_data_5_address0, port, offset</column>
                    <column name="input_data">input_data_5_ce0, port, </column>
                    <column name="input_data">input_data_5_d0, port, </column>
                    <column name="input_data">input_data_5_q0, port, </column>
                    <column name="input_data">input_data_5_we0, port, </column>
                    <column name="input_data">input_data_5_address1, port, offset</column>
                    <column name="input_data">input_data_5_ce1, port, </column>
                    <column name="input_data">input_data_5_d1, port, </column>
                    <column name="input_data">input_data_5_q1, port, </column>
                    <column name="input_data">input_data_5_we1, port, </column>
                    <column name="input_data">input_data_6_address0, port, offset</column>
                    <column name="input_data">input_data_6_ce0, port, </column>
                    <column name="input_data">input_data_6_d0, port, </column>
                    <column name="input_data">input_data_6_q0, port, </column>
                    <column name="input_data">input_data_6_we0, port, </column>
                    <column name="input_data">input_data_6_address1, port, offset</column>
                    <column name="input_data">input_data_6_ce1, port, </column>
                    <column name="input_data">input_data_6_d1, port, </column>
                    <column name="input_data">input_data_6_q1, port, </column>
                    <column name="input_data">input_data_6_we1, port, </column>
                    <column name="input_data">input_data_7_address0, port, offset</column>
                    <column name="input_data">input_data_7_ce0, port, </column>
                    <column name="input_data">input_data_7_d0, port, </column>
                    <column name="input_data">input_data_7_q0, port, </column>
                    <column name="input_data">input_data_7_we0, port, </column>
                    <column name="input_data">input_data_7_address1, port, offset</column>
                    <column name="input_data">input_data_7_ce1, port, </column>
                    <column name="input_data">input_data_7_d1, port, </column>
                    <column name="input_data">input_data_7_q1, port, </column>
                    <column name="input_data">input_data_7_we1, port, </column>
                    <column name="output_data">output_data_0_address0, port, offset</column>
                    <column name="output_data">output_data_0_ce0, port, </column>
                    <column name="output_data">output_data_0_d0, port, </column>
                    <column name="output_data">output_data_0_q0, port, </column>
                    <column name="output_data">output_data_0_we0, port, </column>
                    <column name="output_data">output_data_0_address1, port, offset</column>
                    <column name="output_data">output_data_0_ce1, port, </column>
                    <column name="output_data">output_data_0_d1, port, </column>
                    <column name="output_data">output_data_0_q1, port, </column>
                    <column name="output_data">output_data_0_we1, port, </column>
                    <column name="output_data">output_data_1_address0, port, offset</column>
                    <column name="output_data">output_data_1_ce0, port, </column>
                    <column name="output_data">output_data_1_d0, port, </column>
                    <column name="output_data">output_data_1_q0, port, </column>
                    <column name="output_data">output_data_1_we0, port, </column>
                    <column name="output_data">output_data_1_address1, port, offset</column>
                    <column name="output_data">output_data_1_ce1, port, </column>
                    <column name="output_data">output_data_1_d1, port, </column>
                    <column name="output_data">output_data_1_q1, port, </column>
                    <column name="output_data">output_data_1_we1, port, </column>
                    <column name="output_data">output_data_2_address0, port, offset</column>
                    <column name="output_data">output_data_2_ce0, port, </column>
                    <column name="output_data">output_data_2_d0, port, </column>
                    <column name="output_data">output_data_2_q0, port, </column>
                    <column name="output_data">output_data_2_we0, port, </column>
                    <column name="output_data">output_data_2_address1, port, offset</column>
                    <column name="output_data">output_data_2_ce1, port, </column>
                    <column name="output_data">output_data_2_d1, port, </column>
                    <column name="output_data">output_data_2_q1, port, </column>
                    <column name="output_data">output_data_2_we1, port, </column>
                    <column name="output_data">output_data_3_address0, port, offset</column>
                    <column name="output_data">output_data_3_ce0, port, </column>
                    <column name="output_data">output_data_3_d0, port, </column>
                    <column name="output_data">output_data_3_q0, port, </column>
                    <column name="output_data">output_data_3_we0, port, </column>
                    <column name="output_data">output_data_3_address1, port, offset</column>
                    <column name="output_data">output_data_3_ce1, port, </column>
                    <column name="output_data">output_data_3_d1, port, </column>
                    <column name="output_data">output_data_3_q1, port, </column>
                    <column name="output_data">output_data_3_we1, port, </column>
                    <column name="output_data">output_data_4_address0, port, offset</column>
                    <column name="output_data">output_data_4_ce0, port, </column>
                    <column name="output_data">output_data_4_d0, port, </column>
                    <column name="output_data">output_data_4_q0, port, </column>
                    <column name="output_data">output_data_4_we0, port, </column>
                    <column name="output_data">output_data_4_address1, port, offset</column>
                    <column name="output_data">output_data_4_ce1, port, </column>
                    <column name="output_data">output_data_4_d1, port, </column>
                    <column name="output_data">output_data_4_q1, port, </column>
                    <column name="output_data">output_data_4_we1, port, </column>
                    <column name="output_data">output_data_5_address0, port, offset</column>
                    <column name="output_data">output_data_5_ce0, port, </column>
                    <column name="output_data">output_data_5_d0, port, </column>
                    <column name="output_data">output_data_5_q0, port, </column>
                    <column name="output_data">output_data_5_we0, port, </column>
                    <column name="output_data">output_data_5_address1, port, offset</column>
                    <column name="output_data">output_data_5_ce1, port, </column>
                    <column name="output_data">output_data_5_d1, port, </column>
                    <column name="output_data">output_data_5_q1, port, </column>
                    <column name="output_data">output_data_5_we1, port, </column>
                    <column name="output_data">output_data_6_address0, port, offset</column>
                    <column name="output_data">output_data_6_ce0, port, </column>
                    <column name="output_data">output_data_6_d0, port, </column>
                    <column name="output_data">output_data_6_q0, port, </column>
                    <column name="output_data">output_data_6_we0, port, </column>
                    <column name="output_data">output_data_6_address1, port, offset</column>
                    <column name="output_data">output_data_6_ce1, port, </column>
                    <column name="output_data">output_data_6_d1, port, </column>
                    <column name="output_data">output_data_6_q1, port, </column>
                    <column name="output_data">output_data_6_we1, port, </column>
                    <column name="output_data">output_data_7_address0, port, offset</column>
                    <column name="output_data">output_data_7_ce0, port, </column>
                    <column name="output_data">output_data_7_d0, port, </column>
                    <column name="output_data">output_data_7_q0, port, </column>
                    <column name="output_data">output_data_7_we0, port, </column>
                    <column name="output_data">output_data_7_address1, port, offset</column>
                    <column name="output_data">output_data_7_ce1, port, </column>
                    <column name="output_data">output_data_7_d1, port, </column>
                    <column name="output_data">output_data_7_q1, port, </column>
                    <column name="output_data">output_data_7_we1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="inline" location="autoencoder.cpp:7" status="valid" parentFunction="relu" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="autoencoder.cpp:12" status="valid" parentFunction="sigmoid" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="autoencoder.cpp:30" status="valid" parentFunction="compute_encoder" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="autoencoder.cpp:33" status="valid" parentFunction="compute_encoder" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="autoencoder.cpp:39" status="valid" parentFunction="compute_encoder" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="array_partition" location="autoencoder.cpp:42" status="valid" parentFunction="compute_encoder" variable="in_val" isDirective="0" options="variable=in_val complete"/>
        <Pragma type="unroll" location="autoencoder.cpp:45" status="valid" parentFunction="compute_encoder" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="autoencoder.cpp:50" status="valid" parentFunction="compute_encoder" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="autoencoder.cpp:56" status="valid" parentFunction="compute_encoder" variable="" isDirective="0" options=""/>
        <Pragma type="bind_op" location="autoencoder.cpp:63" status="valid" parentFunction="compute_encoder" variable="mult_res" isDirective="0" options="variable=mult_res op=mul impl=fabric"/>
        <Pragma type="resource" location="autoencoder.cpp:65" status="warning" parentFunction="compute_encoder" variable="mult_res" isDirective="0" options="variable=mult_res core=Mul_LUT">
            <Msg msg_id="207-5539" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="unroll" location="autoencoder.cpp:77" status="valid" parentFunction="compute_encoder" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="autoencoder.cpp:91" status="valid" parentFunction="compute_decoder" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="autoencoder.cpp:95" status="valid" parentFunction="compute_decoder" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="array_partition" location="autoencoder.cpp:98" status="valid" parentFunction="compute_decoder" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="unroll" location="autoencoder.cpp:101" status="valid" parentFunction="compute_decoder" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="autoencoder.cpp:106" status="valid" parentFunction="compute_decoder" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="autoencoder.cpp:108" status="valid" parentFunction="compute_decoder" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="autoencoder.cpp:115" status="valid" parentFunction="compute_decoder" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="autoencoder.cpp:122" status="valid" parentFunction="tiny_autoencoder" variable="return" isDirective="0" options="ap_ctrl_hs port=return"/>
        <Pragma type="array_partition" location="autoencoder.cpp:127" status="valid" parentFunction="tiny_autoencoder" variable="input_data" isDirective="0" options="variable=input_data cyclic factor=8"/>
        <Pragma type="array_partition" location="autoencoder.cpp:128" status="valid" parentFunction="tiny_autoencoder" variable="output_data" isDirective="0" options="variable=output_data cyclic factor=8"/>
        <Pragma type="array_partition" location="autoencoder.cpp:130" status="valid" parentFunction="tiny_autoencoder" variable="W1" isDirective="0" options="variable=W1 cyclic factor=8 dim=1"/>
        <Pragma type="array_partition" location="autoencoder.cpp:131" status="valid" parentFunction="tiny_autoencoder" variable="W1" isDirective="0" options="variable=W1 complete dim=2"/>
        <Pragma type="array_partition" location="autoencoder.cpp:132" status="valid" parentFunction="tiny_autoencoder" variable="B1" isDirective="0" options="variable=B1 complete"/>
        <Pragma type="array_partition" location="autoencoder.cpp:134" status="valid" parentFunction="tiny_autoencoder" variable="W2" isDirective="0" options="variable=W2 cyclic factor=8 dim=2"/>
        <Pragma type="array_partition" location="autoencoder.cpp:135" status="valid" parentFunction="tiny_autoencoder" variable="B2" isDirective="0" options="variable=B2 cyclic factor=8"/>
        <Pragma type="array_partition" location="autoencoder.cpp:138" status="valid" parentFunction="tiny_autoencoder" variable="hidden_layer_buf" isDirective="0" options="variable=hidden_layer_buf complete"/>
        <Pragma type="dataflow" location="autoencoder.cpp:140" status="valid" parentFunction="tiny_autoencoder" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

