<stg><name>recvFrame_logic.1</name>


<trans_list>

<trans id="241" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="13" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="icmp_ln205" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="13" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="15" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="16" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:2 %readIndex_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %readIndex

]]></Node>
<StgValue><ssdm name="readIndex_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %canbase_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %canbase

]]></Node>
<StgValue><ssdm name="canbase_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="32">
<![CDATA[
entry:7 %can_frame = alloca i32 1

]]></Node>
<StgValue><ssdm name="can_frame"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:8 %call_ln0 = call void @recvFrame_logic.1_Pipeline_1, i8 %can_frame

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
entry:9 %shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %readIndex_read, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="15" op_0_bw="14">
<![CDATA[
entry:10 %zext_ln150 = zext i14 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln150"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
entry:11 %shl_ln150_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %readIndex_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln150_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="15" op_0_bw="11">
<![CDATA[
entry:12 %zext_ln150_1 = zext i11 %shl_ln150_1

]]></Node>
<StgValue><ssdm name="zext_ln150_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:13 %add_ln150_2 = add i15 %zext_ln150, i15 %zext_ln150_1

]]></Node>
<StgValue><ssdm name="add_ln150_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:14 %add_ln150 = add i15 %add_ln150_2, i15 8448

]]></Node>
<StgValue><ssdm name="add_ln150"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:15 %tmp = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln150, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
entry:16 %shl_ln150_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %tmp, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln150_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="15">
<![CDATA[
entry:17 %zext_ln150_2 = zext i15 %shl_ln150_2

]]></Node>
<StgValue><ssdm name="zext_ln150_2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:18 %add_ln150_1 = add i32 %zext_ln150_2, i32 %canbase_read

]]></Node>
<StgValue><ssdm name="add_ln150_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:19 %trunc_ln150_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln150_1, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln150_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="47" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:8 %call_ln0 = call void @recvFrame_logic.1_Pipeline_1, i8 %can_frame

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="30">
<![CDATA[
entry:20 %sext_ln150 = sext i30 %trunc_ln150_1

]]></Node>
<StgValue><ssdm name="sext_ln150"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:21 %can_addr_addr = getelementptr i32 %can_addr, i32 %sext_ln150

]]></Node>
<StgValue><ssdm name="can_addr_addr"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:22 %orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1

]]></Node>
<StgValue><ssdm name="orFrameID_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:0 %timestamp_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %timestamp

]]></Node>
<StgValue><ssdm name="timestamp_read"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:22 %orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1

]]></Node>
<StgValue><ssdm name="orFrameID_req"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:52 %add_ln173 = add i15 %add_ln150_2, i15 8452

]]></Node>
<StgValue><ssdm name="add_ln173"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:53 %tmp_4 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln173, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
entry:54 %shl_ln1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %tmp_4, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="15">
<![CDATA[
entry:55 %zext_ln173 = zext i15 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln173"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:56 %add_ln173_1 = add i32 %zext_ln173, i32 %canbase_read

]]></Node>
<StgValue><ssdm name="add_ln173_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:57 %trunc_ln173_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln173_1, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln173_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:115 %trunc_ln9 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:116 %can_frame_addr_7 = getelementptr i8 %can_frame, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="can_frame_addr_7"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
entry:117 %store_ln185 = store i8 %trunc_ln9, i7 %can_frame_addr_7

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:118 %trunc_ln10 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:119 %can_frame_addr_8 = getelementptr i8 %can_frame, i32 0, i32 1

]]></Node>
<StgValue><ssdm name="can_frame_addr_8"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
entry:120 %store_ln186 = store i8 %trunc_ln10, i7 %can_frame_addr_8

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:121 %trunc_ln11 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:124 %trunc_ln12 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln12"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:127 %trunc_ln13 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln13"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:130 %trunc_ln14 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln14"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:133 %trunc_ln15 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln15"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="64">
<![CDATA[
entry:136 %trunc_ln192 = trunc i64 %timestamp_read

]]></Node>
<StgValue><ssdm name="trunc_ln192"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="71" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:22 %orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1

]]></Node>
<StgValue><ssdm name="orFrameID_req"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="30">
<![CDATA[
entry:58 %sext_ln173 = sext i30 %trunc_ln173_1

]]></Node>
<StgValue><ssdm name="sext_ln173"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:59 %can_addr_addr_1 = getelementptr i32 %can_addr, i32 %sext_ln173

]]></Node>
<StgValue><ssdm name="can_addr_addr_1"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:60 %frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="frameDLC_req"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:122 %can_frame_addr_9 = getelementptr i8 %can_frame, i32 0, i32 2

]]></Node>
<StgValue><ssdm name="can_frame_addr_9"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
entry:123 %store_ln187 = store i8 %trunc_ln11, i7 %can_frame_addr_9

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:125 %can_frame_addr_10 = getelementptr i8 %can_frame, i32 0, i32 3

]]></Node>
<StgValue><ssdm name="can_frame_addr_10"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
entry:126 %store_ln188 = store i8 %trunc_ln12, i7 %can_frame_addr_10

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="79" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:22 %orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1

]]></Node>
<StgValue><ssdm name="orFrameID_req"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:60 %frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="frameDLC_req"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:128 %can_frame_addr_11 = getelementptr i8 %can_frame, i32 0, i32 4

]]></Node>
<StgValue><ssdm name="can_frame_addr_11"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
entry:129 %store_ln189 = store i8 %trunc_ln13, i7 %can_frame_addr_11

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:131 %can_frame_addr_12 = getelementptr i8 %can_frame, i32 0, i32 5

]]></Node>
<StgValue><ssdm name="can_frame_addr_12"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
entry:132 %store_ln190 = store i8 %trunc_ln14, i7 %can_frame_addr_12

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="85" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:22 %orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1

]]></Node>
<StgValue><ssdm name="orFrameID_req"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:60 %frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="frameDLC_req"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:134 %can_frame_addr_13 = getelementptr i8 %can_frame, i32 0, i32 6

]]></Node>
<StgValue><ssdm name="can_frame_addr_13"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
entry:135 %store_ln191 = store i8 %trunc_ln15, i7 %can_frame_addr_13

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:137 %can_frame_addr_14 = getelementptr i8 %can_frame, i32 0, i32 7

]]></Node>
<StgValue><ssdm name="can_frame_addr_14"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
entry:138 %store_ln192 = store i8 %trunc_ln192, i7 %can_frame_addr_14

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:1 %EN_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %EN

]]></Node>
<StgValue><ssdm name="EN_read"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:22 %orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1

]]></Node>
<StgValue><ssdm name="orFrameID_req"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:60 %frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="frameDLC_req"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="4">
<![CDATA[
entry:112 %zext_ln179 = zext i4 %EN_read

]]></Node>
<StgValue><ssdm name="zext_ln179"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:113 %id_can = add i5 %zext_ln179, i5 8

]]></Node>
<StgValue><ssdm name="id_can"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="5">
<![CDATA[
entry:114 %zext_ln179_1 = zext i5 %id_can

]]></Node>
<StgValue><ssdm name="zext_ln179_1"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:139 %can_frame_addr_15 = getelementptr i8 %can_frame, i32 0, i32 8

]]></Node>
<StgValue><ssdm name="can_frame_addr_15"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
entry:140 %store_ln193 = store i8 2, i7 %can_frame_addr_15

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:141 %can_frame_addr_16 = getelementptr i8 %can_frame, i32 0, i32 9

]]></Node>
<StgValue><ssdm name="can_frame_addr_16"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
entry:142 %store_ln194 = store i8 %zext_ln179_1, i7 %can_frame_addr_16

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="101" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:22 %orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1

]]></Node>
<StgValue><ssdm name="orFrameID_req"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:60 %frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="frameDLC_req"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:143 %can_frame_addr_17 = getelementptr i8 %can_frame, i32 0, i32 10

]]></Node>
<StgValue><ssdm name="can_frame_addr_17"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
entry:144 %store_ln195 = store i8 0, i7 %can_frame_addr_17

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:150 %can_frame_addr_19 = getelementptr i8 %can_frame, i32 0, i32 18

]]></Node>
<StgValue><ssdm name="can_frame_addr_19"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
entry:151 %store_ln198 = store i8 0, i7 %can_frame_addr_19

]]></Node>
<StgValue><ssdm name="store_ln198"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="107" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:23 %orFrameID = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %can_addr_addr

]]></Node>
<StgValue><ssdm name="orFrameID"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="32">
<![CDATA[
entry:24 %trunc_ln146 = trunc i32 %orFrameID

]]></Node>
<StgValue><ssdm name="trunc_ln146"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:25 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %orFrameID, i32 19

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:29 %trunc_ln158_1 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %orFrameID, i32 21, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln158_1"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:32 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %orFrameID, i32 20

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:33 %trunc_ln161_2 = partselect i18 @_ssdm_op_PartSelect.i18.i32.i32.i32, i32 %orFrameID, i32 1, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln161_2"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:60 %frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="frameDLC_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="1">
<![CDATA[
entry:26 %zext_ln153 = zext i1 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln153"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:27 %can_frame_addr = getelementptr i8 %can_frame, i32 0, i32 16

]]></Node>
<StgValue><ssdm name="can_frame_addr"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
entry:28 %store_ln153 = store i8 %zext_ln153, i7 %can_frame_addr

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="29" op_0_bw="11">
<![CDATA[
entry:30 %zext_ln158 = zext i11 %trunc_ln158_1

]]></Node>
<StgValue><ssdm name="zext_ln158"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:31 %can_frame_addr_1 = getelementptr i8 %can_frame, i32 0, i32 17

]]></Node>
<StgValue><ssdm name="can_frame_addr_1"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="29" op_0_bw="29" op_1_bw="11" op_2_bw="18">
<![CDATA[
entry:34 %FrameID = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i11.i18, i11 %trunc_ln158_1, i18 %trunc_ln161_2

]]></Node>
<StgValue><ssdm name="FrameID"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry:35 %select_ln158 = select i1 %tmp_2, i1 %trunc_ln146, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="select_ln158"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
entry:36 %FrameID_1 = select i1 %tmp_2, i29 %FrameID, i29 %zext_ln158

]]></Node>
<StgValue><ssdm name="FrameID_1"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="1">
<![CDATA[
entry:37 %zext_ln158_1 = zext i1 %select_ln158

]]></Node>
<StgValue><ssdm name="zext_ln158_1"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
entry:38 %store_ln158 = store i8 %zext_ln158_1, i7 %can_frame_addr_1

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:39 %tmp_3 = partselect i5 @_ssdm_op_PartSelect.i5.i29.i32.i32, i29 %FrameID_1, i32 24, i32 28

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:43 %trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i29.i32.i32, i29 %FrameID_1, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:46 %trunc_ln8 = partselect i8 @_ssdm_op_PartSelect.i8.i29.i32.i32, i29 %FrameID_1, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="29">
<![CDATA[
entry:49 %trunc_ln168 = trunc i29 %FrameID_1

]]></Node>
<StgValue><ssdm name="trunc_ln168"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:60 %frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="frameDLC_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="5">
<![CDATA[
entry:40 %zext_ln165 = zext i5 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln165"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:41 %can_frame_addr_3 = getelementptr i8 %can_frame, i32 0, i32 12

]]></Node>
<StgValue><ssdm name="can_frame_addr_3"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
entry:42 %store_ln165 = store i8 %zext_ln165, i7 %can_frame_addr_3

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:44 %can_frame_addr_4 = getelementptr i8 %can_frame, i32 0, i32 13

]]></Node>
<StgValue><ssdm name="can_frame_addr_4"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
entry:45 %store_ln166 = store i8 %trunc_ln, i7 %can_frame_addr_4

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
entry:61 %frameDLC = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %can_addr_addr_1

]]></Node>
<StgValue><ssdm name="frameDLC"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:64 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %frameDLC, i32 27

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:47 %can_frame_addr_5 = getelementptr i8 %can_frame, i32 0, i32 14

]]></Node>
<StgValue><ssdm name="can_frame_addr_5"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
entry:48 %store_ln167 = store i8 %trunc_ln8, i7 %can_frame_addr_5

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:50 %can_frame_addr_6 = getelementptr i8 %can_frame, i32 0, i32 15

]]></Node>
<StgValue><ssdm name="can_frame_addr_6"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
entry:51 %store_ln168 = store i8 %trunc_ln168, i7 %can_frame_addr_6

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:62 %tmp_5 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %frameDLC, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="28">
<![CDATA[
entry:63 %Dlc_assign = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i4.i28, i4 %tmp_5, i28 0

]]></Node>
<StgValue><ssdm name="Dlc_assign"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:65 %xor_ln28 = xor i1 %tmp_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln28"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:66 %icmp_ln28 = icmp_ugt  i32 %frameDLC, i32 2415919103

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:67 %and_ln28 = and i1 %icmp_ln28, i1 %xor_ln28

]]></Node>
<StgValue><ssdm name="and_ln28"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:68 %select_ln28 = select i1 %and_ln28, i32 2147483648, i32 %Dlc_assign

]]></Node>
<StgValue><ssdm name="select_ln28"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:69 %icmp_ln32 = icmp_eq  i32 %select_ln28, i32 268435456

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="1">
<![CDATA[
entry:70 %zext_ln32 = zext i1 %icmp_ln32

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:71 %icmp_ln32_1 = icmp_eq  i32 %select_ln28, i32 536870912

]]></Node>
<StgValue><ssdm name="icmp_ln32_1"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:72 %icmp_ln32_2 = icmp_eq  i32 %select_ln28, i32 805306368

]]></Node>
<StgValue><ssdm name="icmp_ln32_2"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:73 %select_ln32 = select i1 %icmp_ln32_2, i2 3, i2 2

]]></Node>
<StgValue><ssdm name="select_ln32"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:74 %or_ln32 = or i1 %icmp_ln32_2, i1 %icmp_ln32_1

]]></Node>
<StgValue><ssdm name="or_ln32"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:75 %select_ln32_1 = select i1 %or_ln32, i2 %select_ln32, i2 %zext_ln32

]]></Node>
<StgValue><ssdm name="select_ln32_1"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="2">
<![CDATA[
entry:76 %zext_ln32_1 = zext i2 %select_ln32_1

]]></Node>
<StgValue><ssdm name="zext_ln32_1"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:77 %icmp_ln32_3 = icmp_eq  i32 %select_ln28, i32 1073741824

]]></Node>
<StgValue><ssdm name="icmp_ln32_3"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:78 %icmp_ln32_4 = icmp_eq  i32 %select_ln28, i32 1342177280

]]></Node>
<StgValue><ssdm name="icmp_ln32_4"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry:79 %select_ln32_2 = select i1 %icmp_ln32_4, i3 5, i3 4

]]></Node>
<StgValue><ssdm name="select_ln32_2"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:80 %or_ln32_1 = or i1 %icmp_ln32_4, i1 %icmp_ln32_3

]]></Node>
<StgValue><ssdm name="or_ln32_1"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry:81 %select_ln32_3 = select i1 %or_ln32_1, i3 %select_ln32_2, i3 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="select_ln32_3"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:82 %icmp_ln32_5 = icmp_eq  i32 %select_ln28, i32 1610612736

]]></Node>
<StgValue><ssdm name="icmp_ln32_5"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:83 %icmp_ln32_6 = icmp_eq  i32 %select_ln28, i32 1879048192

]]></Node>
<StgValue><ssdm name="icmp_ln32_6"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry:84 %select_ln32_4 = select i1 %icmp_ln32_6, i3 7, i3 6

]]></Node>
<StgValue><ssdm name="select_ln32_4"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:85 %or_ln32_2 = or i1 %icmp_ln32_6, i1 %icmp_ln32_5

]]></Node>
<StgValue><ssdm name="or_ln32_2"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry:86 %select_ln32_5 = select i1 %or_ln32_2, i3 %select_ln32_4, i3 %select_ln32_3

]]></Node>
<StgValue><ssdm name="select_ln32_5"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:88 %icmp_ln32_7 = icmp_eq  i32 %select_ln28, i32 2147483648

]]></Node>
<StgValue><ssdm name="icmp_ln32_7"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:89 %icmp_ln32_8 = icmp_eq  i32 %select_ln28, i32 2415919104

]]></Node>
<StgValue><ssdm name="icmp_ln32_8"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:94 %icmp_ln32_9 = icmp_eq  i32 %select_ln28, i32 2684354560

]]></Node>
<StgValue><ssdm name="icmp_ln32_9"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:95 %icmp_ln32_10 = icmp_eq  i32 %select_ln28, i32 2952790016

]]></Node>
<StgValue><ssdm name="icmp_ln32_10"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:100 %icmp_ln32_11 = icmp_eq  i32 %select_ln28, i32 3221225472

]]></Node>
<StgValue><ssdm name="icmp_ln32_11"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:101 %icmp_ln32_12 = icmp_eq  i32 %select_ln28, i32 3489660928

]]></Node>
<StgValue><ssdm name="icmp_ln32_12"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:106 %icmp_ln32_13 = icmp_eq  i32 %select_ln28, i32 3758096384

]]></Node>
<StgValue><ssdm name="icmp_ln32_13"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:107 %icmp_ln32_14 = icmp_eq  i32 %select_ln28, i32 4026531840

]]></Node>
<StgValue><ssdm name="icmp_ln32_14"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="172" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %ddr_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ddr

]]></Node>
<StgValue><ssdm name="ddr_read"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ps_ddr, void @empty_23, i32 0, i32 0, void @empty_25, i32 0, i32 10, void @empty_2, void @empty, void @empty_25, i32 16, i32 16, i32 16, i32 16, void @empty_25, void @empty_25, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_addr, void @empty_23, i32 0, i32 0, void @empty_25, i32 0, i32 1, void @empty_26, void @empty, void @empty_25, i32 16, i32 16, i32 16, i32 16, void @empty_25, void @empty_25, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="3">
<![CDATA[
entry:87 %zext_ln32_2 = zext i3 %select_ln32_5

]]></Node>
<StgValue><ssdm name="zext_ln32_2"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
entry:90 %select_ln32_6 = select i1 %icmp_ln32_8, i4 12, i4 8

]]></Node>
<StgValue><ssdm name="select_ln32_6"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:91 %or_ln32_3 = or i1 %icmp_ln32_8, i1 %icmp_ln32_7

]]></Node>
<StgValue><ssdm name="or_ln32_3"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
entry:92 %select_ln32_7 = select i1 %or_ln32_3, i4 %select_ln32_6, i4 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="select_ln32_7"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="4">
<![CDATA[
entry:93 %zext_ln32_3 = zext i4 %select_ln32_7

]]></Node>
<StgValue><ssdm name="zext_ln32_3"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry:96 %select_ln32_8 = select i1 %icmp_ln32_10, i5 20, i5 16

]]></Node>
<StgValue><ssdm name="select_ln32_8"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:97 %or_ln32_4 = or i1 %icmp_ln32_10, i1 %icmp_ln32_9

]]></Node>
<StgValue><ssdm name="or_ln32_4"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry:98 %select_ln32_9 = select i1 %or_ln32_4, i5 %select_ln32_8, i5 %zext_ln32_3

]]></Node>
<StgValue><ssdm name="select_ln32_9"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="5">
<![CDATA[
entry:99 %zext_ln32_4 = zext i5 %select_ln32_9

]]></Node>
<StgValue><ssdm name="zext_ln32_4"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry:102 %select_ln32_10 = select i1 %icmp_ln32_12, i6 32, i6 24

]]></Node>
<StgValue><ssdm name="select_ln32_10"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:103 %or_ln32_5 = or i1 %icmp_ln32_12, i1 %icmp_ln32_11

]]></Node>
<StgValue><ssdm name="or_ln32_5"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry:104 %select_ln32_11 = select i1 %or_ln32_5, i6 %select_ln32_10, i6 %zext_ln32_4

]]></Node>
<StgValue><ssdm name="select_ln32_11"/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="6">
<![CDATA[
entry:105 %zext_ln32_5 = zext i6 %select_ln32_11

]]></Node>
<StgValue><ssdm name="zext_ln32_5"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry:108 %empty = select i1 %icmp_ln32_14, i7 64, i7 48

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:109 %empty_69 = or i1 %icmp_ln32_14, i1 %icmp_ln32_13

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry:110 %NofBytes = select i1 %empty_69, i7 %empty, i7 %zext_ln32_5

]]></Node>
<StgValue><ssdm name="NofBytes"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="7">
<![CDATA[
entry:111 %trunc_ln27 = trunc i7 %NofBytes

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="7">
<![CDATA[
entry:145 %zext_ln196 = zext i7 %NofBytes

]]></Node>
<StgValue><ssdm name="zext_ln196"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:146 %add_ln196 = add i7 %NofBytes, i7 8

]]></Node>
<StgValue><ssdm name="add_ln196"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="7">
<![CDATA[
entry:147 %zext_ln196_1 = zext i7 %add_ln196

]]></Node>
<StgValue><ssdm name="zext_ln196_1"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:148 %can_frame_addr_18 = getelementptr i8 %can_frame, i32 0, i32 11

]]></Node>
<StgValue><ssdm name="can_frame_addr_18"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
entry:149 %store_ln196 = store i8 %zext_ln196_1, i7 %can_frame_addr_18

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:152 %can_frame_addr_20 = getelementptr i8 %can_frame, i32 0, i32 19

]]></Node>
<StgValue><ssdm name="can_frame_addr_20"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
entry:153 %store_ln200 = store i8 %zext_ln196, i7 %can_frame_addr_20

]]></Node>
<StgValue><ssdm name="store_ln200"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:154 %add115 = add i15 %add_ln150_2, i15 8456

]]></Node>
<StgValue><ssdm name="add115"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:155 %icmp_ln205 = icmp_eq  i7 %NofBytes, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln205"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:156 %br_ln202 = br i1 %tmp_7, void %for.inc189.preheader, void %VITIS_LOOP_205_1

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_205_1:0 %br_ln205 = br i1 %icmp_ln205, void %for.body.lr.ph, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body.lr.ph:0 %add_ln205 = add i6 %trunc_ln27, i6 63

]]></Node>
<StgValue><ssdm name="add_ln205"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.lr.ph:1 %trunc_ln16 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln205, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="trunc_ln16"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="205" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="15" op_3_bw="32" op_4_bw="32" op_5_bw="8" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
for.inc189.preheader:0 %call_ln196 = call void @recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2, i7 %NofBytes, i15 %add115, i32 %canbase_read, i32 %can_addr, i8 %can_frame

]]></Node>
<StgValue><ssdm name="call_ln196"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="206" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="15" op_3_bw="32" op_4_bw="32" op_5_bw="8" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
for.inc189.preheader:0 %call_ln196 = call void @recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2, i7 %NofBytes, i15 %add115, i32 %canbase_read, i32 %can_addr, i8 %can_frame

]]></Node>
<StgValue><ssdm name="call_ln196"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
for.inc189.preheader:1 %br_ln0 = br void %if.end192

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="15" op_4_bw="32" op_5_bw="8" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
for.body.lr.ph:4 %call_ln205 = call void @recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1, i5 %add_ln205_1, i32 %canbase_read, i15 %add115, i32 %can_addr, i8 %can_frame

]]></Node>
<StgValue><ssdm name="call_ln205"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
for.body.lr.ph:5 %br_ln0 = br void %for.end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
for.end:0 %br_ln216 = br void %if.end192

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="211" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32">
<![CDATA[
if.end192:0 %internal_can_counter_load = load i32 %internal_can_counter

]]></Node>
<StgValue><ssdm name="internal_can_counter_load"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end192:1 %add_ln230 = add i32 %internal_can_counter_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln230"/></StgValue>
</operation>

<operation id="213" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.end192:2 %store_ln230 = store i32 %add_ln230, i32 %internal_can_counter

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end192:3 %write_ln231 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %received_can, i32 %add_ln230

]]></Node>
<StgValue><ssdm name="write_ln231"/></StgValue>
</operation>

<operation id="215" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end192:5 %add_ln233 = add i32 %canbase_read, i32 232

]]></Node>
<StgValue><ssdm name="add_ln233"/></StgValue>
</operation>

<operation id="216" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end192:6 %trunc_ln17 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln233, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="217" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="4">
<![CDATA[
for.body.lr.ph:2 %zext_ln205 = zext i4 %trunc_ln16

]]></Node>
<StgValue><ssdm name="zext_ln205"/></StgValue>
</operation>

<operation id="218" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.lr.ph:3 %add_ln205_1 = add i5 %zext_ln205, i5 1

]]></Node>
<StgValue><ssdm name="add_ln205_1"/></StgValue>
</operation>

<operation id="219" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="15" op_4_bw="32" op_5_bw="8" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
for.body.lr.ph:4 %call_ln205 = call void @recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1, i5 %add_ln205_1, i32 %canbase_read, i15 %add115, i32 %can_addr, i8 %can_frame

]]></Node>
<StgValue><ssdm name="call_ln205"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="220" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
if.end192:4 %call_ln232 = call void @write_ddr.1, i8 %ps_ddr, i32 %ddr_read, i8 %can_frame, i16 %dropped_can_counter

]]></Node>
<StgValue><ssdm name="call_ln232"/></StgValue>
</operation>

<operation id="221" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="30">
<![CDATA[
if.end192:7 %sext_ln233 = sext i30 %trunc_ln17

]]></Node>
<StgValue><ssdm name="sext_ln233"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end192:8 %can_addr_addr_2 = getelementptr i32 %can_addr, i32 %sext_ln233

]]></Node>
<StgValue><ssdm name="can_addr_addr_2"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.end192:9 %can_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="can_addr_load_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="224" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
if.end192:4 %call_ln232 = call void @write_ddr.1, i8 %ps_ddr, i32 %ddr_read, i8 %can_frame, i16 %dropped_can_counter

]]></Node>
<StgValue><ssdm name="call_ln232"/></StgValue>
</operation>

<operation id="225" st_id="18" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.end192:9 %can_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="can_addr_load_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="226" st_id="19" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.end192:9 %can_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="can_addr_load_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="227" st_id="20" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.end192:9 %can_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="can_addr_load_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="228" st_id="21" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.end192:9 %can_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="can_addr_load_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="229" st_id="22" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.end192:9 %can_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="can_addr_load_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="230" st_id="23" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.end192:9 %can_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="can_addr_load_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="231" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.end192:10 %can_addr_addr_2_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %can_addr_addr_2

]]></Node>
<StgValue><ssdm name="can_addr_addr_2_read"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="232" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.end192:12 %can_addr_addr_4_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %can_addr_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="can_addr_addr_4_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="233" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end192:11 %or_ln234 = or i32 %can_addr_addr_2_read, i32 128

]]></Node>
<StgValue><ssdm name="or_ln234"/></StgValue>
</operation>

<operation id="234" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.end192:13 %write_ln235 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %can_addr_addr_2, i32 %or_ln234, i4 15

]]></Node>
<StgValue><ssdm name="write_ln235"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="235" st_id="27" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.end192:14 %can_addr_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %can_addr_addr_2

]]></Node>
<StgValue><ssdm name="can_addr_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="236" st_id="28" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.end192:14 %can_addr_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %can_addr_addr_2

]]></Node>
<StgValue><ssdm name="can_addr_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="237" st_id="29" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.end192:14 %can_addr_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %can_addr_addr_2

]]></Node>
<StgValue><ssdm name="can_addr_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="238" st_id="30" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.end192:14 %can_addr_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %can_addr_addr_2

]]></Node>
<StgValue><ssdm name="can_addr_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="239" st_id="31" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.end192:14 %can_addr_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %can_addr_addr_2

]]></Node>
<StgValue><ssdm name="can_addr_addr_4_resp"/></StgValue>
</operation>

<operation id="240" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0">
<![CDATA[
if.end192:15 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
