-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity BackGrRemoval_stream_v2 is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    in_stream_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
    in_stream_TVALID : IN STD_LOGIC;
    in_stream_TREADY : OUT STD_LOGIC;
    in_stream_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
    in_stream_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
    in_stream_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
    out_stream_TVALID : OUT STD_LOGIC;
    out_stream_TREADY : IN STD_LOGIC;
    out_stream_TKEEP : OUT STD_LOGIC_VECTOR (2 downto 0);
    out_stream_TSTRB : OUT STD_LOGIC_VECTOR (2 downto 0);
    out_stream_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of BackGrRemoval_stream_v2 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "BackGrRemoval_stream_v2_BackGrRemoval_stream_v2,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.304000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=8,HLS_SYN_DSP=0,HLS_SYN_FF=12251,HLS_SYN_LUT=11365,HLS_VERSION=2023_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_FFFFFFFB : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111011";
    constant ap_const_lv31_7FFFFFFF : STD_LOGIC_VECTOR (30 downto 0) := "1111111111111111111111111111111";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal threshold : STD_LOGIC_VECTOR (7 downto 0);
    signal rows : STD_LOGIC_VECTOR (31 downto 0);
    signal cols : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_109 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_111 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_112 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_113 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_114 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_115 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_116 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_117 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_118 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_110 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_89 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_87 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_86 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_85 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_84 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_83 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_82 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_81 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_80 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_88 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_79 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_77 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_76 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_75 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_74 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_73 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_72 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_71 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_70 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_78 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_69 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_67 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_66 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_65 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_64 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_63 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_62 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_61 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_60 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_68 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_59 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_57 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_56 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_55 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_54 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_53 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_52 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_51 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_50 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_58 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_49 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_47 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_46 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_45 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_44 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_43 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_42 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_41 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_40 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_48 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_39 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_37 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_36 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_35 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_34 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_33 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_32 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_31 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_30 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_38 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_29 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_27 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_26 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_25 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_24 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_23 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_22 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_21 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_20 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_28 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_19 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_17 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_16 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_15 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_14 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_13 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_12 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_11 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_10 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_18 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_9 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_8 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_99 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_97 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_96 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_95 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_94 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_93 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_92 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_91 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_90 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_98 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal cols_read_reg_2633 : STD_LOGIC_VECTOR (31 downto 0);
    signal rows_read_reg_2640 : STD_LOGIC_VECTOR (31 downto 0);
    signal threshold_read_reg_2646 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1062_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal total_reg_3311 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal trunc_ln79_fu_1066_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln79_reg_3316 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_fu_1070_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_reg_3322 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal sub110_fu_1076_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub110_reg_3327 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub81_fu_1082_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub81_reg_3332 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln84_fu_1088_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln84_reg_3337 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_ap_start : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_ap_done : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_ap_idle : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_ap_ready : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_out_stream_TDATA : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_out_stream_TVALID : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_out_stream_TREADY : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_out_stream_TKEEP : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_out_stream_TSTRB : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_out_stream_TUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_out_stream_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_out_stream_TID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_out_stream_TDEST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_in_stream_TREADY : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_119_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_119_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_118_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_118_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_117_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_117_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_116_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_116_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_115_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_115_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_114_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_114_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_113_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_113_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_112_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_112_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_111_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_111_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_110_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_110_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_108_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_108_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_107_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_107_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_106_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_106_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_105_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_105_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_104_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_104_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_103_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_103_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_102_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_102_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_101_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_101_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_100_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_100_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_99_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_99_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_97_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_97_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_96_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_96_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_95_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_95_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_94_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_94_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_93_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_93_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_92_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_92_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_91_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_91_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_90_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_90_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_89_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_89_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_88_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_88_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_86_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_86_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_85_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_85_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_84_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_84_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_83_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_83_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_82_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_82_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_81_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_81_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_80_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_80_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_79_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_79_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_78_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_78_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_77_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_77_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_75_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_75_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_74_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_74_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_73_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_73_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_72_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_72_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_71_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_71_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_70_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_70_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_69_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_69_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_68_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_68_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_67_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_67_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_66_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_66_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_64_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_64_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_63_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_63_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_62_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_62_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_61_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_61_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_60_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_60_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_59_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_59_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_58_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_58_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_57_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_57_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_56_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_56_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_55_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_55_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_53_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_53_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_52_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_52_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_51_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_51_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_50_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_50_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_49_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_49_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_48_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_48_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_47_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_47_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_46_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_46_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_45_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_45_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_44_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_44_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_42_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_42_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_41_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_41_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_40_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_40_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_39_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_39_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_38_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_38_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_37_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_37_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_36_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_36_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_35_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_35_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_34_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_34_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_33_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_33_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_31_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_31_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_30_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_30_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_29_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_29_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_28_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_28_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_27_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_27_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_26_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_26_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_25_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_25_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_24_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_24_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_23_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_23_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_22_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_22_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_20_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_20_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_19_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_19_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_18_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_18_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_17_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_17_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_16_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_16_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_15_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_15_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_14_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_14_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_13_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_13_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_12_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_12_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_11_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_11_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_9_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_9_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_8_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_8_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_7_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_7_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_6_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_6_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_5_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_5_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_4_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_4_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_3_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_3_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_2_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_2_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_1_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_1_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_out_ap_vld : STD_LOGIC;
    signal grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal hv_119_loc_fu_766 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_118_loc_fu_762 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_117_loc_fu_758 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_116_loc_fu_754 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_115_loc_fu_750 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_114_loc_fu_746 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_113_loc_fu_742 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_112_loc_fu_738 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_111_loc_fu_734 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_110_loc_fu_730 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_108_loc_fu_726 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_107_loc_fu_722 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_106_loc_fu_718 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_105_loc_fu_714 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_104_loc_fu_710 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_103_loc_fu_706 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_102_loc_fu_702 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_101_loc_fu_698 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_100_loc_fu_694 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_99_loc_fu_690 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_97_loc_fu_686 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_96_loc_fu_682 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_95_loc_fu_678 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_94_loc_fu_674 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_93_loc_fu_670 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_92_loc_fu_666 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_91_loc_fu_662 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_90_loc_fu_658 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_89_loc_fu_654 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_88_loc_fu_650 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_86_loc_fu_646 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_85_loc_fu_642 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_84_loc_fu_638 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_83_loc_fu_634 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_82_loc_fu_630 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_81_loc_fu_626 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_80_loc_fu_622 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_79_loc_fu_618 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_78_loc_fu_614 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_77_loc_fu_610 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_75_loc_fu_606 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_74_loc_fu_602 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_73_loc_fu_598 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_72_loc_fu_594 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_71_loc_fu_590 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_70_loc_fu_586 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_69_loc_fu_582 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_68_loc_fu_578 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_67_loc_fu_574 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_66_loc_fu_570 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_64_loc_fu_566 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_63_loc_fu_562 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_62_loc_fu_558 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_61_loc_fu_554 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_60_loc_fu_550 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_59_loc_fu_546 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_58_loc_fu_542 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_57_loc_fu_538 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_56_loc_fu_534 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_55_loc_fu_530 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_53_loc_fu_526 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_52_loc_fu_522 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_51_loc_fu_518 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_50_loc_fu_514 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_49_loc_fu_510 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_48_loc_fu_506 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_47_loc_fu_502 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_46_loc_fu_498 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_45_loc_fu_494 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_44_loc_fu_490 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_42_loc_fu_486 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_41_loc_fu_482 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_40_loc_fu_478 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_39_loc_fu_474 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_38_loc_fu_470 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_37_loc_fu_466 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_36_loc_fu_462 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_35_loc_fu_458 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_34_loc_fu_454 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_33_loc_fu_450 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_31_loc_fu_446 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_30_loc_fu_442 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_29_loc_fu_438 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_28_loc_fu_434 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_27_loc_fu_430 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_26_loc_fu_426 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_25_loc_fu_422 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_24_loc_fu_418 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_23_loc_fu_414 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_22_loc_fu_410 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_20_loc_fu_406 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_19_loc_fu_402 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_18_loc_fu_398 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_17_loc_fu_394 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_16_loc_fu_390 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_15_loc_fu_386 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_14_loc_fu_382 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_13_loc_fu_378 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_12_loc_fu_374 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_11_loc_fu_370 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_9_loc_fu_366 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_8_loc_fu_362 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_7_loc_fu_358 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_6_loc_fu_354 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_5_loc_fu_350 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_4_loc_fu_346 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_3_loc_fu_342 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_2_loc_fu_338 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_1_loc_fu_334 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_loc_fu_330 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal regslice_both_out_stream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal regslice_both_in_stream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (23 downto 0);
    signal in_stream_TVALID_int_regslice : STD_LOGIC;
    signal in_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_in_stream_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TKEEP_int_regslice : STD_LOGIC_VECTOR (2 downto 0);
    signal regslice_both_in_stream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TSTRB_int_regslice : STD_LOGIC_VECTOR (2 downto 0);
    signal regslice_both_in_stream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_user_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TUSER_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_stream_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_stream_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_id_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TID_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_stream_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_id_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TDEST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_stream_V_dest_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_dest_V_U_ack_in : STD_LOGIC;
    signal out_stream_TVALID_int_regslice : STD_LOGIC;
    signal out_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_out_stream_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_user_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_id_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_dest_V_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component BackGrRemoval_stream_v2_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_219 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_218 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_217 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_216 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_215 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_214 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_213 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_212 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_211 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_210 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_209 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_208 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_207 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_206 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_205 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_204 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_203 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_202 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_201 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_200 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_199 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_198 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_197 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_196 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_195 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_194 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_193 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_192 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_191 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_190 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_189 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_188 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_187 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_186 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_185 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_184 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_183 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_182 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_181 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_180 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_179 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_178 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_177 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_176 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_175 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_174 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_173 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_172 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_171 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_170 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_169 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_168 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_167 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_166 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_165 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_164 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_163 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_162 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_161 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_160 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_159 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_158 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_157 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_156 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_155 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_154 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_153 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_152 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_151 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_150 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_149 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_148 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_147 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_146 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_145 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_144 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_143 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_142 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_141 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_140 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_139 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_138 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_137 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_136 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_135 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_134 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_133 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_132 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_131 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_130 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_129 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_128 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_127 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_126 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_125 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_124 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_123 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_122 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_121 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_120 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_119 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_118 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_117 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_116 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_115 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_114 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_113 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_112 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_111 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_110 : IN STD_LOGIC_VECTOR (7 downto 0);
        total : IN STD_LOGIC_VECTOR (30 downto 0);
        sub : IN STD_LOGIC_VECTOR (31 downto 0);
        sub81 : IN STD_LOGIC_VECTOR (31 downto 0);
        threshold : IN STD_LOGIC_VECTOR (7 downto 0);
        sub110 : IN STD_LOGIC_VECTOR (30 downto 0);
        out_stream_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
        out_stream_TVALID : OUT STD_LOGIC;
        out_stream_TREADY : IN STD_LOGIC;
        out_stream_TKEEP : OUT STD_LOGIC_VECTOR (2 downto 0);
        out_stream_TSTRB : OUT STD_LOGIC_VECTOR (2 downto 0);
        out_stream_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        out_stream_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
        out_stream_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
        cols : IN STD_LOGIC_VECTOR (31 downto 0);
        in_stream_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
        in_stream_TVALID : IN STD_LOGIC;
        in_stream_TREADY : OUT STD_LOGIC;
        in_stream_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
        in_stream_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
        in_stream_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        in_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        in_stream_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        in_stream_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        hv_119_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_119_out_ap_vld : OUT STD_LOGIC;
        hv_118_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_118_out_ap_vld : OUT STD_LOGIC;
        hv_117_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_117_out_ap_vld : OUT STD_LOGIC;
        hv_116_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_116_out_ap_vld : OUT STD_LOGIC;
        hv_115_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_115_out_ap_vld : OUT STD_LOGIC;
        hv_114_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_114_out_ap_vld : OUT STD_LOGIC;
        hv_113_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_113_out_ap_vld : OUT STD_LOGIC;
        hv_112_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_112_out_ap_vld : OUT STD_LOGIC;
        hv_111_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_111_out_ap_vld : OUT STD_LOGIC;
        hv_110_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_110_out_ap_vld : OUT STD_LOGIC;
        hv_108_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_108_out_ap_vld : OUT STD_LOGIC;
        hv_107_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_107_out_ap_vld : OUT STD_LOGIC;
        hv_106_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_106_out_ap_vld : OUT STD_LOGIC;
        hv_105_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_105_out_ap_vld : OUT STD_LOGIC;
        hv_104_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_104_out_ap_vld : OUT STD_LOGIC;
        hv_103_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_103_out_ap_vld : OUT STD_LOGIC;
        hv_102_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_102_out_ap_vld : OUT STD_LOGIC;
        hv_101_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_101_out_ap_vld : OUT STD_LOGIC;
        hv_100_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_100_out_ap_vld : OUT STD_LOGIC;
        hv_99_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_99_out_ap_vld : OUT STD_LOGIC;
        hv_97_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_97_out_ap_vld : OUT STD_LOGIC;
        hv_96_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_96_out_ap_vld : OUT STD_LOGIC;
        hv_95_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_95_out_ap_vld : OUT STD_LOGIC;
        hv_94_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_94_out_ap_vld : OUT STD_LOGIC;
        hv_93_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_93_out_ap_vld : OUT STD_LOGIC;
        hv_92_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_92_out_ap_vld : OUT STD_LOGIC;
        hv_91_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_91_out_ap_vld : OUT STD_LOGIC;
        hv_90_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_90_out_ap_vld : OUT STD_LOGIC;
        hv_89_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_89_out_ap_vld : OUT STD_LOGIC;
        hv_88_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_88_out_ap_vld : OUT STD_LOGIC;
        hv_86_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_86_out_ap_vld : OUT STD_LOGIC;
        hv_85_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_85_out_ap_vld : OUT STD_LOGIC;
        hv_84_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_84_out_ap_vld : OUT STD_LOGIC;
        hv_83_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_83_out_ap_vld : OUT STD_LOGIC;
        hv_82_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_82_out_ap_vld : OUT STD_LOGIC;
        hv_81_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_81_out_ap_vld : OUT STD_LOGIC;
        hv_80_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_80_out_ap_vld : OUT STD_LOGIC;
        hv_79_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_79_out_ap_vld : OUT STD_LOGIC;
        hv_78_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_78_out_ap_vld : OUT STD_LOGIC;
        hv_77_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_77_out_ap_vld : OUT STD_LOGIC;
        hv_75_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_75_out_ap_vld : OUT STD_LOGIC;
        hv_74_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_74_out_ap_vld : OUT STD_LOGIC;
        hv_73_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_73_out_ap_vld : OUT STD_LOGIC;
        hv_72_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_72_out_ap_vld : OUT STD_LOGIC;
        hv_71_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_71_out_ap_vld : OUT STD_LOGIC;
        hv_70_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_70_out_ap_vld : OUT STD_LOGIC;
        hv_69_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_69_out_ap_vld : OUT STD_LOGIC;
        hv_68_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_68_out_ap_vld : OUT STD_LOGIC;
        hv_67_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_67_out_ap_vld : OUT STD_LOGIC;
        hv_66_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_66_out_ap_vld : OUT STD_LOGIC;
        hv_64_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_64_out_ap_vld : OUT STD_LOGIC;
        hv_63_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_63_out_ap_vld : OUT STD_LOGIC;
        hv_62_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_62_out_ap_vld : OUT STD_LOGIC;
        hv_61_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_61_out_ap_vld : OUT STD_LOGIC;
        hv_60_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_60_out_ap_vld : OUT STD_LOGIC;
        hv_59_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_59_out_ap_vld : OUT STD_LOGIC;
        hv_58_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_58_out_ap_vld : OUT STD_LOGIC;
        hv_57_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_57_out_ap_vld : OUT STD_LOGIC;
        hv_56_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_56_out_ap_vld : OUT STD_LOGIC;
        hv_55_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_55_out_ap_vld : OUT STD_LOGIC;
        hv_53_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_53_out_ap_vld : OUT STD_LOGIC;
        hv_52_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_52_out_ap_vld : OUT STD_LOGIC;
        hv_51_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_51_out_ap_vld : OUT STD_LOGIC;
        hv_50_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_50_out_ap_vld : OUT STD_LOGIC;
        hv_49_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_49_out_ap_vld : OUT STD_LOGIC;
        hv_48_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_48_out_ap_vld : OUT STD_LOGIC;
        hv_47_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_47_out_ap_vld : OUT STD_LOGIC;
        hv_46_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_46_out_ap_vld : OUT STD_LOGIC;
        hv_45_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_45_out_ap_vld : OUT STD_LOGIC;
        hv_44_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_44_out_ap_vld : OUT STD_LOGIC;
        hv_42_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_42_out_ap_vld : OUT STD_LOGIC;
        hv_41_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_41_out_ap_vld : OUT STD_LOGIC;
        hv_40_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_40_out_ap_vld : OUT STD_LOGIC;
        hv_39_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_39_out_ap_vld : OUT STD_LOGIC;
        hv_38_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_38_out_ap_vld : OUT STD_LOGIC;
        hv_37_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_37_out_ap_vld : OUT STD_LOGIC;
        hv_36_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_36_out_ap_vld : OUT STD_LOGIC;
        hv_35_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_35_out_ap_vld : OUT STD_LOGIC;
        hv_34_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_34_out_ap_vld : OUT STD_LOGIC;
        hv_33_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_33_out_ap_vld : OUT STD_LOGIC;
        hv_31_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_31_out_ap_vld : OUT STD_LOGIC;
        hv_30_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_30_out_ap_vld : OUT STD_LOGIC;
        hv_29_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_29_out_ap_vld : OUT STD_LOGIC;
        hv_28_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_28_out_ap_vld : OUT STD_LOGIC;
        hv_27_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_27_out_ap_vld : OUT STD_LOGIC;
        hv_26_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_26_out_ap_vld : OUT STD_LOGIC;
        hv_25_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_25_out_ap_vld : OUT STD_LOGIC;
        hv_24_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_24_out_ap_vld : OUT STD_LOGIC;
        hv_23_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_23_out_ap_vld : OUT STD_LOGIC;
        hv_22_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_22_out_ap_vld : OUT STD_LOGIC;
        hv_20_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_20_out_ap_vld : OUT STD_LOGIC;
        hv_19_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_19_out_ap_vld : OUT STD_LOGIC;
        hv_18_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_18_out_ap_vld : OUT STD_LOGIC;
        hv_17_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_17_out_ap_vld : OUT STD_LOGIC;
        hv_16_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_16_out_ap_vld : OUT STD_LOGIC;
        hv_15_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_15_out_ap_vld : OUT STD_LOGIC;
        hv_14_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_14_out_ap_vld : OUT STD_LOGIC;
        hv_13_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_13_out_ap_vld : OUT STD_LOGIC;
        hv_12_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_12_out_ap_vld : OUT STD_LOGIC;
        hv_11_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_11_out_ap_vld : OUT STD_LOGIC;
        hv_9_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_9_out_ap_vld : OUT STD_LOGIC;
        hv_8_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_8_out_ap_vld : OUT STD_LOGIC;
        hv_7_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_7_out_ap_vld : OUT STD_LOGIC;
        hv_6_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_6_out_ap_vld : OUT STD_LOGIC;
        hv_5_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_5_out_ap_vld : OUT STD_LOGIC;
        hv_4_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_4_out_ap_vld : OUT STD_LOGIC;
        hv_3_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_3_out_ap_vld : OUT STD_LOGIC;
        hv_2_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_2_out_ap_vld : OUT STD_LOGIC;
        hv_1_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_1_out_ap_vld : OUT STD_LOGIC;
        hv_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        hv_out_ap_vld : OUT STD_LOGIC );
    end component;


    component BackGrRemoval_stream_v2_mul_32s_32s_32_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component BackGrRemoval_stream_v2_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        threshold : OUT STD_LOGIC_VECTOR (7 downto 0);
        rows : OUT STD_LOGIC_VECTOR (31 downto 0);
        cols : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component BackGrRemoval_stream_v2_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788 : component BackGrRemoval_stream_v2_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_ap_start,
        ap_done => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_ap_done,
        ap_idle => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_ap_idle,
        ap_ready => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_ap_ready,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_219 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_98,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_218 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_90,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_217 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_91,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_216 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_92,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_215 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_93,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_214 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_94,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_213 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_95,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_212 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_96,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_211 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_97,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_210 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_99,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_209 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_8,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_208 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_207 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_1,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_206 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_2,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_205 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_3,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_204 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_4,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_203 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_5,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_202 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_6,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_201 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_7,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_200 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_9,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_199 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_18,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_198 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_10,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_197 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_11,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_196 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_12,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_195 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_13,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_194 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_14,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_193 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_15,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_192 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_16,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_191 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_17,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_190 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_19,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_189 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_28,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_188 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_20,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_187 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_21,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_186 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_22,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_185 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_23,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_184 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_24,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_183 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_25,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_182 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_26,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_181 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_27,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_180 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_29,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_179 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_38,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_178 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_30,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_177 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_31,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_176 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_32,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_175 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_33,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_174 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_34,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_173 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_35,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_172 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_36,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_171 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_37,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_170 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_39,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_169 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_48,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_168 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_40,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_167 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_41,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_166 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_42,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_165 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_43,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_164 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_44,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_163 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_45,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_162 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_46,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_161 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_47,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_160 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_49,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_159 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_58,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_158 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_50,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_157 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_51,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_156 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_52,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_155 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_53,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_154 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_54,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_153 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_55,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_152 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_56,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_151 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_57,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_150 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_59,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_149 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_68,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_148 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_60,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_147 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_61,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_146 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_62,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_145 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_63,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_144 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_64,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_143 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_65,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_142 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_66,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_141 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_67,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_140 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_69,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_139 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_78,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_138 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_70,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_137 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_71,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_136 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_72,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_135 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_73,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_134 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_74,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_133 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_75,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_132 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_76,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_131 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_77,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_130 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_79,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_129 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_88,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_128 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_80,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_127 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_81,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_126 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_82,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_125 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_83,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_124 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_84,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_123 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_85,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_122 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_86,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_121 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_87,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_120 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_89,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_119 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_110,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_118 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_118,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_117 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_117,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_116 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_116,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_115 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_115,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_114 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_114,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_113 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_113,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_112 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_112,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_111 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_111,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_110 => p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_109,
        total => trunc_ln79_reg_3316,
        sub => sub_reg_3322,
        sub81 => sub81_reg_3332,
        threshold => threshold_read_reg_2646,
        sub110 => sub110_reg_3327,
        out_stream_TDATA => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_out_stream_TDATA,
        out_stream_TVALID => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_out_stream_TVALID,
        out_stream_TREADY => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_out_stream_TREADY,
        out_stream_TKEEP => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_out_stream_TKEEP,
        out_stream_TSTRB => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_out_stream_TSTRB,
        out_stream_TUSER => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_out_stream_TUSER,
        out_stream_TLAST => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_out_stream_TLAST,
        out_stream_TID => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_out_stream_TID,
        out_stream_TDEST => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_out_stream_TDEST,
        cols => cols_read_reg_2633,
        in_stream_TDATA => in_stream_TDATA_int_regslice,
        in_stream_TVALID => in_stream_TVALID_int_regslice,
        in_stream_TREADY => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_in_stream_TREADY,
        in_stream_TKEEP => in_stream_TKEEP_int_regslice,
        in_stream_TSTRB => in_stream_TSTRB_int_regslice,
        in_stream_TUSER => in_stream_TUSER_int_regslice,
        in_stream_TLAST => in_stream_TLAST_int_regslice,
        in_stream_TID => in_stream_TID_int_regslice,
        in_stream_TDEST => in_stream_TDEST_int_regslice,
        hv_119_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_119_out,
        hv_119_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_119_out_ap_vld,
        hv_118_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_118_out,
        hv_118_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_118_out_ap_vld,
        hv_117_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_117_out,
        hv_117_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_117_out_ap_vld,
        hv_116_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_116_out,
        hv_116_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_116_out_ap_vld,
        hv_115_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_115_out,
        hv_115_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_115_out_ap_vld,
        hv_114_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_114_out,
        hv_114_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_114_out_ap_vld,
        hv_113_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_113_out,
        hv_113_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_113_out_ap_vld,
        hv_112_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_112_out,
        hv_112_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_112_out_ap_vld,
        hv_111_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_111_out,
        hv_111_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_111_out_ap_vld,
        hv_110_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_110_out,
        hv_110_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_110_out_ap_vld,
        hv_108_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_108_out,
        hv_108_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_108_out_ap_vld,
        hv_107_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_107_out,
        hv_107_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_107_out_ap_vld,
        hv_106_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_106_out,
        hv_106_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_106_out_ap_vld,
        hv_105_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_105_out,
        hv_105_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_105_out_ap_vld,
        hv_104_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_104_out,
        hv_104_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_104_out_ap_vld,
        hv_103_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_103_out,
        hv_103_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_103_out_ap_vld,
        hv_102_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_102_out,
        hv_102_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_102_out_ap_vld,
        hv_101_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_101_out,
        hv_101_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_101_out_ap_vld,
        hv_100_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_100_out,
        hv_100_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_100_out_ap_vld,
        hv_99_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_99_out,
        hv_99_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_99_out_ap_vld,
        hv_97_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_97_out,
        hv_97_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_97_out_ap_vld,
        hv_96_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_96_out,
        hv_96_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_96_out_ap_vld,
        hv_95_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_95_out,
        hv_95_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_95_out_ap_vld,
        hv_94_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_94_out,
        hv_94_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_94_out_ap_vld,
        hv_93_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_93_out,
        hv_93_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_93_out_ap_vld,
        hv_92_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_92_out,
        hv_92_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_92_out_ap_vld,
        hv_91_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_91_out,
        hv_91_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_91_out_ap_vld,
        hv_90_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_90_out,
        hv_90_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_90_out_ap_vld,
        hv_89_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_89_out,
        hv_89_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_89_out_ap_vld,
        hv_88_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_88_out,
        hv_88_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_88_out_ap_vld,
        hv_86_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_86_out,
        hv_86_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_86_out_ap_vld,
        hv_85_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_85_out,
        hv_85_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_85_out_ap_vld,
        hv_84_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_84_out,
        hv_84_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_84_out_ap_vld,
        hv_83_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_83_out,
        hv_83_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_83_out_ap_vld,
        hv_82_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_82_out,
        hv_82_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_82_out_ap_vld,
        hv_81_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_81_out,
        hv_81_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_81_out_ap_vld,
        hv_80_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_80_out,
        hv_80_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_80_out_ap_vld,
        hv_79_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_79_out,
        hv_79_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_79_out_ap_vld,
        hv_78_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_78_out,
        hv_78_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_78_out_ap_vld,
        hv_77_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_77_out,
        hv_77_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_77_out_ap_vld,
        hv_75_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_75_out,
        hv_75_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_75_out_ap_vld,
        hv_74_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_74_out,
        hv_74_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_74_out_ap_vld,
        hv_73_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_73_out,
        hv_73_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_73_out_ap_vld,
        hv_72_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_72_out,
        hv_72_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_72_out_ap_vld,
        hv_71_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_71_out,
        hv_71_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_71_out_ap_vld,
        hv_70_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_70_out,
        hv_70_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_70_out_ap_vld,
        hv_69_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_69_out,
        hv_69_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_69_out_ap_vld,
        hv_68_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_68_out,
        hv_68_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_68_out_ap_vld,
        hv_67_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_67_out,
        hv_67_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_67_out_ap_vld,
        hv_66_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_66_out,
        hv_66_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_66_out_ap_vld,
        hv_64_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_64_out,
        hv_64_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_64_out_ap_vld,
        hv_63_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_63_out,
        hv_63_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_63_out_ap_vld,
        hv_62_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_62_out,
        hv_62_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_62_out_ap_vld,
        hv_61_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_61_out,
        hv_61_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_61_out_ap_vld,
        hv_60_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_60_out,
        hv_60_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_60_out_ap_vld,
        hv_59_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_59_out,
        hv_59_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_59_out_ap_vld,
        hv_58_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_58_out,
        hv_58_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_58_out_ap_vld,
        hv_57_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_57_out,
        hv_57_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_57_out_ap_vld,
        hv_56_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_56_out,
        hv_56_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_56_out_ap_vld,
        hv_55_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_55_out,
        hv_55_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_55_out_ap_vld,
        hv_53_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_53_out,
        hv_53_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_53_out_ap_vld,
        hv_52_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_52_out,
        hv_52_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_52_out_ap_vld,
        hv_51_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_51_out,
        hv_51_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_51_out_ap_vld,
        hv_50_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_50_out,
        hv_50_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_50_out_ap_vld,
        hv_49_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_49_out,
        hv_49_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_49_out_ap_vld,
        hv_48_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_48_out,
        hv_48_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_48_out_ap_vld,
        hv_47_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_47_out,
        hv_47_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_47_out_ap_vld,
        hv_46_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_46_out,
        hv_46_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_46_out_ap_vld,
        hv_45_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_45_out,
        hv_45_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_45_out_ap_vld,
        hv_44_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_44_out,
        hv_44_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_44_out_ap_vld,
        hv_42_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_42_out,
        hv_42_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_42_out_ap_vld,
        hv_41_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_41_out,
        hv_41_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_41_out_ap_vld,
        hv_40_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_40_out,
        hv_40_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_40_out_ap_vld,
        hv_39_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_39_out,
        hv_39_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_39_out_ap_vld,
        hv_38_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_38_out,
        hv_38_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_38_out_ap_vld,
        hv_37_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_37_out,
        hv_37_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_37_out_ap_vld,
        hv_36_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_36_out,
        hv_36_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_36_out_ap_vld,
        hv_35_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_35_out,
        hv_35_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_35_out_ap_vld,
        hv_34_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_34_out,
        hv_34_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_34_out_ap_vld,
        hv_33_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_33_out,
        hv_33_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_33_out_ap_vld,
        hv_31_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_31_out,
        hv_31_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_31_out_ap_vld,
        hv_30_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_30_out,
        hv_30_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_30_out_ap_vld,
        hv_29_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_29_out,
        hv_29_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_29_out_ap_vld,
        hv_28_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_28_out,
        hv_28_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_28_out_ap_vld,
        hv_27_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_27_out,
        hv_27_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_27_out_ap_vld,
        hv_26_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_26_out,
        hv_26_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_26_out_ap_vld,
        hv_25_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_25_out,
        hv_25_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_25_out_ap_vld,
        hv_24_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_24_out,
        hv_24_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_24_out_ap_vld,
        hv_23_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_23_out,
        hv_23_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_23_out_ap_vld,
        hv_22_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_22_out,
        hv_22_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_22_out_ap_vld,
        hv_20_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_20_out,
        hv_20_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_20_out_ap_vld,
        hv_19_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_19_out,
        hv_19_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_19_out_ap_vld,
        hv_18_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_18_out,
        hv_18_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_18_out_ap_vld,
        hv_17_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_17_out,
        hv_17_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_17_out_ap_vld,
        hv_16_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_16_out,
        hv_16_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_16_out_ap_vld,
        hv_15_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_15_out,
        hv_15_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_15_out_ap_vld,
        hv_14_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_14_out,
        hv_14_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_14_out_ap_vld,
        hv_13_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_13_out,
        hv_13_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_13_out_ap_vld,
        hv_12_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_12_out,
        hv_12_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_12_out_ap_vld,
        hv_11_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_11_out,
        hv_11_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_11_out_ap_vld,
        hv_9_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_9_out,
        hv_9_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_9_out_ap_vld,
        hv_8_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_8_out,
        hv_8_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_8_out_ap_vld,
        hv_7_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_7_out,
        hv_7_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_7_out_ap_vld,
        hv_6_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_6_out,
        hv_6_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_6_out_ap_vld,
        hv_5_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_5_out,
        hv_5_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_5_out_ap_vld,
        hv_4_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_4_out,
        hv_4_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_4_out_ap_vld,
        hv_3_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_3_out,
        hv_3_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_3_out_ap_vld,
        hv_2_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_2_out,
        hv_2_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_2_out_ap_vld,
        hv_1_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_1_out,
        hv_1_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_1_out_ap_vld,
        hv_out => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_out,
        hv_out_ap_vld => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_out_ap_vld);

    control_s_axi_U : component BackGrRemoval_stream_v2_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        threshold => threshold,
        rows => rows,
        cols => cols,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    mul_32s_32s_32_2_1_U246 : component BackGrRemoval_stream_v2_mul_32s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => cols_read_reg_2633,
        din1 => rows_read_reg_2640,
        ce => ap_const_logic_1,
        dout => grp_fu_1062_p2);

    regslice_both_in_stream_V_data_V_U : component BackGrRemoval_stream_v2_regslice_both
    generic map (
        DataWidth => 24)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TDATA,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_data_V_U_ack_in,
        data_out => in_stream_TDATA_int_regslice,
        vld_out => in_stream_TVALID_int_regslice,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_data_V_U_apdone_blk);

    regslice_both_in_stream_V_keep_V_U : component BackGrRemoval_stream_v2_regslice_both
    generic map (
        DataWidth => 3)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TKEEP,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_keep_V_U_ack_in,
        data_out => in_stream_TKEEP_int_regslice,
        vld_out => regslice_both_in_stream_V_keep_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_keep_V_U_apdone_blk);

    regslice_both_in_stream_V_strb_V_U : component BackGrRemoval_stream_v2_regslice_both
    generic map (
        DataWidth => 3)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TSTRB,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_strb_V_U_ack_in,
        data_out => in_stream_TSTRB_int_regslice,
        vld_out => regslice_both_in_stream_V_strb_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_strb_V_U_apdone_blk);

    regslice_both_in_stream_V_user_V_U : component BackGrRemoval_stream_v2_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TUSER,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_user_V_U_ack_in,
        data_out => in_stream_TUSER_int_regslice,
        vld_out => regslice_both_in_stream_V_user_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_user_V_U_apdone_blk);

    regslice_both_in_stream_V_last_V_U : component BackGrRemoval_stream_v2_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TLAST,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_last_V_U_ack_in,
        data_out => in_stream_TLAST_int_regslice,
        vld_out => regslice_both_in_stream_V_last_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_last_V_U_apdone_blk);

    regslice_both_in_stream_V_id_V_U : component BackGrRemoval_stream_v2_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TID,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_id_V_U_ack_in,
        data_out => in_stream_TID_int_regslice,
        vld_out => regslice_both_in_stream_V_id_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_id_V_U_apdone_blk);

    regslice_both_in_stream_V_dest_V_U : component BackGrRemoval_stream_v2_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TDEST,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_dest_V_U_ack_in,
        data_out => in_stream_TDEST_int_regslice,
        vld_out => regslice_both_in_stream_V_dest_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_dest_V_U_apdone_blk);

    regslice_both_out_stream_V_data_V_U : component BackGrRemoval_stream_v2_regslice_both
    generic map (
        DataWidth => 24)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_out_stream_TDATA,
        vld_in => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_out_stream_TVALID,
        ack_in => out_stream_TREADY_int_regslice,
        data_out => out_stream_TDATA,
        vld_out => regslice_both_out_stream_V_data_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_data_V_U_apdone_blk);

    regslice_both_out_stream_V_keep_V_U : component BackGrRemoval_stream_v2_regslice_both
    generic map (
        DataWidth => 3)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_out_stream_TKEEP,
        vld_in => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_out_stream_TVALID,
        ack_in => regslice_both_out_stream_V_keep_V_U_ack_in_dummy,
        data_out => out_stream_TKEEP,
        vld_out => regslice_both_out_stream_V_keep_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_keep_V_U_apdone_blk);

    regslice_both_out_stream_V_strb_V_U : component BackGrRemoval_stream_v2_regslice_both
    generic map (
        DataWidth => 3)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_out_stream_TSTRB,
        vld_in => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_out_stream_TVALID,
        ack_in => regslice_both_out_stream_V_strb_V_U_ack_in_dummy,
        data_out => out_stream_TSTRB,
        vld_out => regslice_both_out_stream_V_strb_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_strb_V_U_apdone_blk);

    regslice_both_out_stream_V_user_V_U : component BackGrRemoval_stream_v2_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_out_stream_TUSER,
        vld_in => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_out_stream_TVALID,
        ack_in => regslice_both_out_stream_V_user_V_U_ack_in_dummy,
        data_out => out_stream_TUSER,
        vld_out => regslice_both_out_stream_V_user_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_user_V_U_apdone_blk);

    regslice_both_out_stream_V_last_V_U : component BackGrRemoval_stream_v2_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_out_stream_TLAST,
        vld_in => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_out_stream_TVALID,
        ack_in => regslice_both_out_stream_V_last_V_U_ack_in_dummy,
        data_out => out_stream_TLAST,
        vld_out => regslice_both_out_stream_V_last_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_last_V_U_apdone_blk);

    regslice_both_out_stream_V_id_V_U : component BackGrRemoval_stream_v2_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_out_stream_TID,
        vld_in => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_out_stream_TVALID,
        ack_in => regslice_both_out_stream_V_id_V_U_ack_in_dummy,
        data_out => out_stream_TID,
        vld_out => regslice_both_out_stream_V_id_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_id_V_U_apdone_blk);

    regslice_both_out_stream_V_dest_V_U : component BackGrRemoval_stream_v2_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_out_stream_TDEST,
        vld_in => grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_out_stream_TVALID,
        ack_in => regslice_both_out_stream_V_dest_V_U_ack_in_dummy,
        data_out => out_stream_TDEST,
        vld_out => regslice_both_out_stream_V_dest_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_dest_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln84_fu_1088_p2 = ap_const_lv1_1))) then 
                    grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_ap_ready = ap_const_logic_1)) then 
                    grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                cols_read_reg_2633 <= cols;
                rows_read_reg_2640 <= rows;
                threshold_read_reg_2646 <= threshold;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_100_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_100_loc_fu_694 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_100_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_101_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_101_loc_fu_698 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_101_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_102_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_102_loc_fu_702 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_102_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_103_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_103_loc_fu_706 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_103_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_104_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_104_loc_fu_710 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_104_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_105_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_105_loc_fu_714 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_105_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_106_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_106_loc_fu_718 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_106_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_107_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_107_loc_fu_722 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_107_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_108_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_108_loc_fu_726 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_108_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_110_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_110_loc_fu_730 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_110_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_111_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_111_loc_fu_734 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_111_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_112_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_112_loc_fu_738 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_112_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_113_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_113_loc_fu_742 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_113_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_114_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_114_loc_fu_746 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_114_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_115_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_115_loc_fu_750 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_115_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_116_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_116_loc_fu_754 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_116_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_117_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_117_loc_fu_758 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_117_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_118_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_118_loc_fu_762 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_118_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_119_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_119_loc_fu_766 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_119_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_11_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_11_loc_fu_370 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_11_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_12_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_12_loc_fu_374 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_12_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_13_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_13_loc_fu_378 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_13_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_14_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_14_loc_fu_382 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_14_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_15_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_15_loc_fu_386 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_15_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_16_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_16_loc_fu_390 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_16_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_17_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_17_loc_fu_394 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_17_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_18_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_18_loc_fu_398 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_18_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_19_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_19_loc_fu_402 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_19_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_1_loc_fu_334 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_20_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_20_loc_fu_406 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_20_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_22_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_22_loc_fu_410 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_22_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_23_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_23_loc_fu_414 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_23_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_24_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_24_loc_fu_418 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_24_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_25_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_25_loc_fu_422 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_25_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_26_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_26_loc_fu_426 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_26_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_27_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_27_loc_fu_430 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_27_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_28_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_28_loc_fu_434 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_28_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_29_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_29_loc_fu_438 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_29_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_2_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_2_loc_fu_338 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_2_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_30_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_30_loc_fu_442 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_30_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_31_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_31_loc_fu_446 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_31_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_33_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_33_loc_fu_450 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_33_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_34_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_34_loc_fu_454 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_34_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_35_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_35_loc_fu_458 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_35_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_36_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_36_loc_fu_462 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_36_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_37_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_37_loc_fu_466 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_37_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_38_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_38_loc_fu_470 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_38_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_39_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_39_loc_fu_474 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_39_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_3_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_3_loc_fu_342 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_3_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_40_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_40_loc_fu_478 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_40_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_41_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_41_loc_fu_482 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_41_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_42_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_42_loc_fu_486 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_42_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_44_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_44_loc_fu_490 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_44_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_45_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_45_loc_fu_494 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_45_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_46_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_46_loc_fu_498 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_46_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_47_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_47_loc_fu_502 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_47_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_48_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_48_loc_fu_506 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_48_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_49_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_49_loc_fu_510 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_49_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_4_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_4_loc_fu_346 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_4_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_50_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_50_loc_fu_514 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_50_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_51_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_51_loc_fu_518 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_51_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_52_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_52_loc_fu_522 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_52_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_53_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_53_loc_fu_526 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_53_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_55_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_55_loc_fu_530 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_55_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_56_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_56_loc_fu_534 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_56_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_57_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_57_loc_fu_538 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_57_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_58_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_58_loc_fu_542 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_58_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_59_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_59_loc_fu_546 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_59_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_5_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_5_loc_fu_350 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_5_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_60_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_60_loc_fu_550 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_60_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_61_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_61_loc_fu_554 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_61_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_62_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_62_loc_fu_558 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_62_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_63_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_63_loc_fu_562 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_63_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_64_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_64_loc_fu_566 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_64_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_66_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_66_loc_fu_570 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_66_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_67_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_67_loc_fu_574 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_67_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_68_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_68_loc_fu_578 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_68_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_69_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_69_loc_fu_582 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_69_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_6_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_6_loc_fu_354 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_6_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_70_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_70_loc_fu_586 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_70_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_71_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_71_loc_fu_590 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_71_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_72_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_72_loc_fu_594 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_72_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_73_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_73_loc_fu_598 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_73_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_74_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_74_loc_fu_602 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_74_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_75_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_75_loc_fu_606 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_75_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_77_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_77_loc_fu_610 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_77_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_78_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_78_loc_fu_614 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_78_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_79_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_79_loc_fu_618 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_79_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_7_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_7_loc_fu_358 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_7_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_80_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_80_loc_fu_622 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_80_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_81_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_81_loc_fu_626 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_81_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_82_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_82_loc_fu_630 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_82_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_83_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_83_loc_fu_634 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_83_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_84_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_84_loc_fu_638 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_84_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_85_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_85_loc_fu_642 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_85_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_86_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_86_loc_fu_646 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_86_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_88_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_88_loc_fu_650 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_88_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_89_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_89_loc_fu_654 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_89_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_8_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_8_loc_fu_362 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_8_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_90_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_90_loc_fu_658 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_90_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_91_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_91_loc_fu_662 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_91_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_92_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_92_loc_fu_666 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_92_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_93_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_93_loc_fu_670 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_93_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_94_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_94_loc_fu_674 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_94_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_95_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_95_loc_fu_678 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_95_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_96_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_96_loc_fu_682 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_96_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_97_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_97_loc_fu_686 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_97_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_99_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_99_loc_fu_690 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_99_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_9_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_9_loc_fu_366 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_9_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hv_loc_fu_330 <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_hv_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                icmp_ln84_reg_3337 <= icmp_ln84_fu_1088_p2;
                sub110_reg_3327 <= sub110_fu_1076_p2;
                sub81_reg_3332 <= sub81_fu_1082_p2;
                sub_reg_3322 <= sub_fu_1070_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln84_reg_3337 = ap_const_lv1_1) and (regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_0))) then
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE <= hv_107_loc_fu_722;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_1 <= hv_106_loc_fu_718;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_10 <= hv_96_loc_fu_682;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_109 <= hv_loc_fu_330;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_11 <= hv_95_loc_fu_678;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_110 <= hv_9_loc_fu_366;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_111 <= hv_1_loc_fu_334;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_112 <= hv_2_loc_fu_338;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_113 <= hv_3_loc_fu_342;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_114 <= hv_4_loc_fu_346;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_115 <= hv_5_loc_fu_350;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_116 <= hv_6_loc_fu_354;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_117 <= hv_7_loc_fu_358;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_118 <= hv_8_loc_fu_362;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_12 <= hv_94_loc_fu_674;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_13 <= hv_93_loc_fu_670;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_14 <= hv_92_loc_fu_666;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_15 <= hv_91_loc_fu_662;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_16 <= hv_90_loc_fu_658;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_17 <= hv_89_loc_fu_654;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_18 <= hv_97_loc_fu_686;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_19 <= hv_88_loc_fu_650;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_2 <= hv_105_loc_fu_714;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_20 <= hv_85_loc_fu_642;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_21 <= hv_84_loc_fu_638;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_22 <= hv_83_loc_fu_634;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_23 <= hv_82_loc_fu_630;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_24 <= hv_81_loc_fu_626;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_25 <= hv_80_loc_fu_622;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_26 <= hv_79_loc_fu_618;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_27 <= hv_78_loc_fu_614;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_28 <= hv_86_loc_fu_646;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_29 <= hv_77_loc_fu_610;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_3 <= hv_104_loc_fu_710;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_30 <= hv_74_loc_fu_602;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_31 <= hv_73_loc_fu_598;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_32 <= hv_72_loc_fu_594;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_33 <= hv_71_loc_fu_590;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_34 <= hv_70_loc_fu_586;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_35 <= hv_69_loc_fu_582;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_36 <= hv_68_loc_fu_578;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_37 <= hv_67_loc_fu_574;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_38 <= hv_75_loc_fu_606;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_39 <= hv_66_loc_fu_570;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_4 <= hv_103_loc_fu_706;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_40 <= hv_63_loc_fu_562;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_41 <= hv_62_loc_fu_558;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_42 <= hv_61_loc_fu_554;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_43 <= hv_60_loc_fu_550;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_44 <= hv_59_loc_fu_546;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_45 <= hv_58_loc_fu_542;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_46 <= hv_57_loc_fu_538;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_47 <= hv_56_loc_fu_534;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_48 <= hv_64_loc_fu_566;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_49 <= hv_55_loc_fu_530;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_5 <= hv_102_loc_fu_702;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_50 <= hv_52_loc_fu_522;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_51 <= hv_51_loc_fu_518;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_52 <= hv_50_loc_fu_514;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_53 <= hv_49_loc_fu_510;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_54 <= hv_48_loc_fu_506;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_55 <= hv_47_loc_fu_502;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_56 <= hv_46_loc_fu_498;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_57 <= hv_45_loc_fu_494;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_58 <= hv_53_loc_fu_526;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_59 <= hv_44_loc_fu_490;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_6 <= hv_101_loc_fu_698;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_60 <= hv_41_loc_fu_482;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_61 <= hv_40_loc_fu_478;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_62 <= hv_39_loc_fu_474;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_63 <= hv_38_loc_fu_470;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_64 <= hv_37_loc_fu_466;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_65 <= hv_36_loc_fu_462;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_66 <= hv_35_loc_fu_458;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_67 <= hv_34_loc_fu_454;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_68 <= hv_42_loc_fu_486;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_69 <= hv_33_loc_fu_450;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_7 <= hv_100_loc_fu_694;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_70 <= hv_30_loc_fu_442;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_71 <= hv_29_loc_fu_438;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_72 <= hv_28_loc_fu_434;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_73 <= hv_27_loc_fu_430;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_74 <= hv_26_loc_fu_426;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_75 <= hv_25_loc_fu_422;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_76 <= hv_24_loc_fu_418;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_77 <= hv_23_loc_fu_414;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_78 <= hv_31_loc_fu_446;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_79 <= hv_22_loc_fu_410;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_8 <= hv_108_loc_fu_726;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_80 <= hv_19_loc_fu_402;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_81 <= hv_18_loc_fu_398;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_82 <= hv_17_loc_fu_394;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_83 <= hv_16_loc_fu_390;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_84 <= hv_15_loc_fu_386;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_85 <= hv_14_loc_fu_382;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_86 <= hv_13_loc_fu_378;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_87 <= hv_12_loc_fu_374;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_88 <= hv_20_loc_fu_406;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_89 <= hv_11_loc_fu_370;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_9 <= hv_99_loc_fu_690;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_90 <= hv_118_loc_fu_762;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_91 <= hv_117_loc_fu_758;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_92 <= hv_116_loc_fu_754;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_93 <= hv_115_loc_fu_750;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_94 <= hv_114_loc_fu_746;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_95 <= hv_113_loc_fu_742;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_96 <= hv_112_loc_fu_738;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_97 <= hv_111_loc_fu_734;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_98 <= hv_119_loc_fu_766;
                p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_99 <= hv_110_loc_fu_730;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                total_reg_3311 <= grp_fu_1062_p2;
                trunc_ln79_reg_3316 <= trunc_ln79_fu_1066_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state4, icmp_ln84_fu_1088_p2, grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_ap_done, ap_CS_fsm_state5, ap_CS_fsm_state6, regslice_both_out_stream_V_data_V_U_apdone_blk)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln84_fu_1088_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_ap_done)
    begin
        if ((grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state6_blk_assign_proc : process(regslice_both_out_stream_V_data_V_U_apdone_blk)
    begin
        if ((regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_1)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state6, regslice_both_out_stream_V_data_V_U_apdone_blk)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state6, regslice_both_out_stream_V_data_V_U_apdone_blk)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_ap_start <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_ap_start_reg;
    grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_out_stream_TREADY <= (out_stream_TREADY_int_regslice and ap_CS_fsm_state5);
    icmp_ln84_fu_1088_p2 <= "1" when (signed(total_reg_3311) > signed(ap_const_lv32_0)) else "0";
    in_stream_TREADY <= regslice_both_in_stream_V_data_V_U_ack_in;

    in_stream_TREADY_int_regslice_assign_proc : process(grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_in_stream_TREADY, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            in_stream_TREADY_int_regslice <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_in_stream_TREADY;
        else 
            in_stream_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    out_stream_TVALID <= regslice_both_out_stream_V_data_V_U_vld_out;
    out_stream_TVALID_int_regslice <= grp_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_fu_788_out_stream_TVALID;
    sub110_fu_1076_p2 <= std_logic_vector(unsigned(trunc_ln79_reg_3316) + unsigned(ap_const_lv31_7FFFFFFF));
    sub81_fu_1082_p2 <= std_logic_vector(unsigned(cols_read_reg_2633) + unsigned(ap_const_lv32_FFFFFFFB));
    sub_fu_1070_p2 <= std_logic_vector(signed(rows_read_reg_2640) + signed(ap_const_lv32_FFFFFFFB));
    trunc_ln79_fu_1066_p1 <= grp_fu_1062_p2(31 - 1 downto 0);
end behav;
