V3 3
FL "/home/jeas/Microeletronica/Lab 2/Proje4/Proje4.vhd" 2023/09/12.09:54:42 P.20131013
EN work/Proje4 0 FL "/home/jeas/Microeletronica/Lab 2/Proje4/Proje4.vhd" \
      PB ieee/std_logic_1164 1381692176
AR work/Proje4/Behavioral 0 \
      FL "/home/jeas/Microeletronica/Lab 2/Proje4/Proje4.vhd" EN work/Proje4 0
