0 10 0 0000 0 000 0000 0 0 00 00 00 0000 0000 = h'40000000 memory write 3DW
0 11 0 0000 0 000 0000 0 0 00 00 00 0000 0000 = h'60000000 memory write 4DW

0 10 0 0010 0 000 0000 0 0 00 00 00 0000 0000 = h'42000000 IO write 3DW

DW2 => h'0000000f

DW3 => data address => h'00000032 (d'50)

DW0-1024 => data

Packet 1:  h'40000000, h'0000000f, h'00000014 

Packet 2: h'40000000, h'0000000f, h'00000024   

Packet 3: h'42000000, h'0000000f, h'0000003c  

Packet 4: h'40000000, h'0000000f, h'00000064  

Packet 5: h'40000000, h'0000000f, h'0000008c 

steps to make verilog
if we want to hardcode it, that would be the easiest way.
so
Packet 1: 0 10 0 0000 0 000 0000 0 0 00 00 00 0000 0000, 0 00 0 0000 0 000 0000 0 0 00 00 00 0000 0000, 0 00 0 0000 0 000 0000 0 0 00 00 00 0001 0100
Packet 2: 0 10 0 0000 0 000 0000 0 0 00 00 00 0000 0000, 0 00 0 0000 0 000 0000 0 0 00 00 00 0000 0000, 0 00 0 0000 0 000 0000 0 0 00 00 00 0010 0100
Packet 3: 0 10 0 0010 0 000 0000 0 0 00 00 00 0000 0000, 0 00 0 0000 0 000 0000 0 0 00 00 00 0000 0000, 0 00 0 0000 0 000 0000 0 0 00 00 00 0011 1100
Packet 4: 0 10 0 0000 0 000 0000 0 0 00 00 00 0000 0000, 0 00 0 0000 0 000 0000 0 0 00 00 00 0000 0000, 0 00 0 0000 0 000 0000 0 0 00 00 00 0110 0100
Packet 5: 0 10 0 0000 0 000 0000 0 0 00 00 00 0000 0000, 0 00 0 0000 0 000 0000 0 0 00 00 00 0000 0000, 0 00 0 0000 0 000 0000 0 0 00 00 00 1000 1100
