Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: Decoder.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Decoder.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Decoder"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Decoder
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\fpga\fpga_final_project\decoder.v" into library work
Parsing module <Decoder>.
INFO:HDLCompiler:693 - "F:\fpga\fpga_final_project\decoder.v" Line 43. parameter declaration becomes local in Decoder with formal parameter declaration list
INFO:HDLCompiler:693 - "F:\fpga\fpga_final_project\decoder.v" Line 44. parameter declaration becomes local in Decoder with formal parameter declaration list
INFO:HDLCompiler:693 - "F:\fpga\fpga_final_project\decoder.v" Line 45. parameter declaration becomes local in Decoder with formal parameter declaration list
INFO:HDLCompiler:693 - "F:\fpga\fpga_final_project\decoder.v" Line 46. parameter declaration becomes local in Decoder with formal parameter declaration list
INFO:HDLCompiler:693 - "F:\fpga\fpga_final_project\decoder.v" Line 47. parameter declaration becomes local in Decoder with formal parameter declaration list

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Decoder>.
WARNING:HDLCompiler:413 - "F:\fpga\fpga_final_project\decoder.v" Line 70: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "F:\fpga\fpga_final_project\decoder.v" Line 73: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "F:\fpga\fpga_final_project\decoder.v" Line 74: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "F:\fpga\fpga_final_project\decoder.v" Line 77: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "F:\fpga\fpga_final_project\decoder.v" Line 80: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "F:\fpga\fpga_final_project\decoder.v" Line 81: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "F:\fpga\fpga_final_project\decoder.v" Line 84: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "F:\fpga\fpga_final_project\decoder.v" Line 87: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "F:\fpga\fpga_final_project\decoder.v" Line 88: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "F:\fpga\fpga_final_project\decoder.v" Line 91: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "F:\fpga\fpga_final_project\decoder.v" Line 94: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "F:\fpga\fpga_final_project\decoder.v" Line 95: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:817 - "F:\fpga\fpga_final_project\decoder.v" Line 122: System task fwrite ignored for synthesis
WARNING:HDLCompiler:817 - "F:\fpga\fpga_final_project\decoder.v" Line 124: System task fclose ignored for synthesis
WARNING:HDLCompiler:413 - "F:\fpga\fpga_final_project\decoder.v" Line 178: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "F:\fpga\fpga_final_project\decoder.v" Line 189: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "F:\fpga\fpga_final_project\decoder.v" Line 200: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "F:\fpga\fpga_final_project\decoder.v" Line 219: Result of 9-bit expression is truncated to fit in 8-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Decoder>.
    Related source file is "F:\fpga\fpga_final_project\decoder.v".
        CLKS_PER_BIT = 10
WARNING:Xst:647 - Input <Area> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <perimiter> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <current_x>.
    Found 6-bit register for signal <current_y>.
    Found 1-bit register for signal <start_pix>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <Packet_Done_output>.
    Found 8-bit register for signal <r_Clock_Count>.
    Found 1-bit register for signal <Chain_Code<3>>.
    Found 1-bit register for signal <Chain_Code<2>>.
    Found 1-bit register for signal <Chain_Code<1>>.
    Found 1-bit register for signal <Chain_Code<0>>.
    Found 3-bit register for signal <r_Bit_Index>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <current_x[5]_GND_1_o_add_5_OUT> created at line 80.
    Found 6-bit adder for signal <current_y[5]_GND_1_o_add_9_OUT> created at line 88.
    Found 3-bit adder for signal <r_Bit_Index[2]_GND_1_o_add_40_OUT> created at line 200.
    Found 8-bit adder for signal <r_Clock_Count[7]_GND_1_o_add_48_OUT> created at line 219.
    Found 6-bit subtractor for signal <GND_1_o_GND_1_o_sub_12_OUT<5:0>> created at line 94.
    Found 6-bit subtractor for signal <GND_1_o_GND_1_o_sub_13_OUT<5:0>> created at line 95.
    Found 3-bit comparator lessequal for signal <n0029> created at line 195
    Found 3-bit comparator greater for signal <r_Bit_Index[2]_GND_1_o_LessThan_40_o> created at line 198
    Found 8-bit comparator greater for signal <r_Clock_Count[7]_GND_1_o_LessThan_48_o> created at line 217
    WARNING:Xst:2404 -  FFs/Latches <error<0:0>> (without init value) have a constant value of 0 in block <Decoder>.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Decoder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 3-bit adder                                           : 1
 6-bit adder                                           : 2
 6-bit subtractor                                      : 2
 8-bit adder                                           : 1
# Registers                                            : 10
 1-bit register                                        : 6
 3-bit register                                        : 1
 6-bit register                                        : 2
 8-bit register                                        : 1
# Comparators                                          : 3
 3-bit comparator greater                              : 1
 3-bit comparator lessequal                            : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 13
 3-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 3-bit adder                                           : 1
 6-bit adder                                           : 2
 6-bit subtractor                                      : 2
 8-bit adder                                           : 1
# Registers                                            : 29
 Flip-Flops                                            : 29
# Comparators                                          : 3
 3-bit comparator greater                              : 1
 3-bit comparator lessequal                            : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 13
 3-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------

Optimizing unit <Decoder> ...
WARNING:Xst:1293 - FF/Latch <r_Bit_Index_2> has a constant value of 0 in block <Decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_Bit_Index_2> has a constant value of 0 in block <Decoder>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Packet_Done> in Unit <Decoder> is equivalent to the following FF/Latch, which will be removed : <state_FSM_FFd1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Decoder, actual ratio is 0.
WARNING:Xst:1426 - The value init of the FF/Latch start_pix hinder the constant cleaning in the block Decoder.
   You should achieve better results by setting this init to 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 30
 Flip-Flops                                            : 30

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Decoder.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 78
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 4
#      LUT3                        : 11
#      LUT4                        : 10
#      LUT5                        : 11
#      LUT6                        : 34
#      MUXF7                       : 5
#      VCC                         : 1
# FlipFlops/Latches                : 30
#      FD                          : 8
#      FDE                         : 22
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 32
#      IBUF                        : 13
#      OBUF                        : 19

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              30  out of  126800     0%  
 Number of Slice LUTs:                   71  out of  63400     0%  
    Number used as Logic:                71  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     72
   Number with an unused Flip Flop:      42  out of     72    58%  
   Number with an unused LUT:             1  out of     72     1%  
   Number of fully used LUT-FF pairs:    29  out of     72    40%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          67
 Number of bonded IOBs:                  33  out of    210    15%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 30    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.979ns (Maximum Frequency: 505.280MHz)
   Minimum input arrival time before clock: 1.583ns
   Maximum output required time after clock: 0.709ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 1.979ns (frequency: 505.280MHz)
  Total number of paths / destination ports: 497 / 51
-------------------------------------------------------------------------
Delay:               1.979ns (Levels of Logic = 3)
  Source:            r_Clock_Count_6 (FF)
  Destination:       state_FSM_FFd3 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: r_Clock_Count_6 to state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.361   0.566  r_Clock_Count_6 (r_Clock_Count_6)
     LUT4:I0->O           18   0.097   0.374  GND_1_o_GND_1_o_equal_29_o<7>11 (GND_1_o_GND_1_o_equal_29_o<7>1)
     LUT5:I4->O            1   0.097   0.379  GND_1_o_GND_1_o_equal_29_o<7>1 (GND_1_o_GND_1_o_equal_29_o)
     LUT6:I4->O            1   0.097   0.000  state_FSM_FFd3-In (state_FSM_FFd3-In)
     FD:D                      0.008          state_FSM_FFd3
    ----------------------------------------
    Total                      1.979ns (0.660ns logic, 1.319ns route)
                                       (33.3% logic, 66.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 32 / 26
-------------------------------------------------------------------------
Offset:              1.583ns (Levels of Logic = 3)
  Source:            input_serial_bit (PAD)
  Destination:       r_Clock_Count_0 (FF)
  Destination Clock: CLK rising

  Data Path: input_serial_bit to r_Clock_Count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.001   0.602  input_serial_bit_IBUF (input_serial_bit_IBUF)
     LUT4:I0->O            1   0.097   0.379  GND_1_o_GND_1_o_equal_29_o<7>1_SW0 (N43)
     LUT6:I4->O            8   0.097   0.311  _n0229_inv1 (_n0229_inv)
     FDE:CE                    0.095          r_Clock_Count_0
    ----------------------------------------
    Total                      1.583ns (0.290ns logic, 1.293ns route)
                                       (18.3% logic, 81.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              0.709ns (Levels of Logic = 1)
  Source:            Chain_Code_1 (FF)
  Destination:       ChainCode_ouput<1> (PAD)
  Source Clock:      CLK rising

  Data Path: Chain_Code_1 to ChainCode_ouput<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.361   0.348  Chain_Code_1 (Chain_Code_1)
     OBUF:I->O                 0.000          ChainCode_ouput_1_OBUF (ChainCode_ouput<1>)
    ----------------------------------------
    Total                      0.709ns (0.361ns logic, 0.348ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    1.979|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.03 secs
 
--> 

Total memory usage is 4616932 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   26 (   0 filtered)
Number of infos    :    1 (   0 filtered)

