( ( net
( "XNOR<3>" "xnor<3>" )
( "LOGIC_OUT<4>" "logic_out<4>" )
( "NAND<1>" "nand<1>" )
( "LOGIC_OUT<15>" "logic_out<15>" )
( "B<5>" "b<5>" )
( "NOR<7>" "nor<7>" )
( "B<3>" "b<3>" )
( "XNOR<13>" "xnor<13>" )
( "B<14>" "b<14>" )
( "XNOR<6>" "xnor<6>" )
( "A<7>" "a<7>" )
( "LOGIC_OUT<8>" "logic_out<8>" )
( "B<6>" "b<6>" )
( "NAND<0>" "nand<0>" )
( "XNOR<9>" "xnor<9>" )
( "NAND<9>" "nand<9>" )
( "A<10>" "a<10>" )
( "NOR<2>" "nor<2>" )
( "LOGIC_OUT<14>" "logic_out<14>" )
( "NOR<4>" "nor<4>" )
( "B<0>" "b<0>" )
( "NAND<4>" "nand<4>" )
( "XNOR<12>" "xnor<12>" )
( "A<13>" "a<13>" )
( "S<1>" "s<1>" )
( "NOR<6>" "nor<6>" )
( "A<9>" "a<9>" )
( "B<12>" "b<12>" )
( "A<1>" "a<1>" )
( "NOR<0>" "nor<0>" )
( "LOGIC_OUT<11>" "logic_out<11>" )
( "A<2>" "a<2>" )
( "NAND<6>" "nand<6>" )
( "NOR<8>" "nor<8>" )
( "NAND<15>" "nand<15>" )
( "A<3>" "a<3>" )
( "NAND<10>" "nand<10>" )
( "LOGIC_OUT<12>" "logic_out<12>" )
( "NAND<2>" "nand<2>" )
( "NAND<12>" "nand<12>" )
( "NOR<15>" "nor<15>" )
( "LOGIC_OUT<9>" "logic_out<9>" )
( "A<12>" "a<12>" )
( "NOR<13>" "nor<13>" )
( "NOR<12>" "nor<12>" )
( "NOR<5>" "nor<5>" )
( "NAND<14>" "nand<14>" )
( "A<0>" "a<0>" )
( "A<11>" "a<11>" )
( "NAND<11>" "nand<11>" )
( "LOGIC_OUT<3>" "logic_out<3>" )
( "B<11>" "b<11>" )
( "XNOR<2>" "xnor<2>" )
( "XNOR<1>" "xnor<1>" )
( "XNOR<14>" "xnor<14>" )
( "B<15>" "b<15>" )
( "NAND<7>" "nand<7>" )
( "B<2>" "b<2>" )
( "B<13>" "b<13>" )
( "XNOR<8>" "xnor<8>" )
( "XNOR<10>" "xnor<10>" )
( "XNOR<11>" "xnor<11>" )
( "S<0>" "s<0>" )
( "LOGIC_OUT<1>" "logic_out<1>" )
( "A<5>" "a<5>" )
( "B<1>" "b<1>" )
( "XNOR<5>" "xnor<5>" )
( "NOR<11>" "nor<11>" )
( "LOGIC_OUT<0>" "logic_out<0>" )
( "A<14>" "a<14>" )
( "LOGIC_OUT<10>" "logic_out<10>" )
( "LOGIC_OUT<2>" "logic_out<2>" )
( "LOGIC_OUT<6>" "logic_out<6>" )
( "NAND<8>" "nand<8>" )
( "B<9>" "b<9>" )
( "NOR<1>" "nor<1>" )
( "A<15>" "a<15>" )
( "XNOR<0>" "xnor<0>" )
( "XNOR<4>" "xnor<4>" )
( "A<8>" "a<8>" )
( "NOR<9>" "nor<9>" )
( "B<8>" "b<8>" )
( "B<10>" "b<10>" )
( "NAND<13>" "nand<13>" )
( "NOR<3>" "nor<3>" )
( "LOGIC_OUT<7>" "logic_out<7>" )
( "XNOR<15>" "xnor<15>" )
( "A<6>" "a<6>" )
( "B<4>" "b<4>" )
( "B<7>" "b<7>" )
( "NAND<3>" "nand<3>" )
( "A<4>" "a<4>" )
( "NAND<5>" "nand<5>" )
( "XNOR<7>" "xnor<7>" )
( "LOGIC_OUT<5>" "logic_out<5>" )
( "NOR<10>" "nor<10>" )
( "NOR<14>" "nor<14>" )
( "LOGIC_OUT<13>" "logic_out<13>" )
 )
( inst
( "I3<12>" "xi3<12>" )
( "I2<2>" "xi2<2>" )
( "I2<8>" "xi2<8>" )
( "I0<5>" "xi0<5>" )
( "I0<4>" "xi0<4>" )
( "I2<6>" "xi2<6>" )
( "I0<14>" "xi0<14>" )
( "I1<2>" "xi1<2>" )
( "I2<0>" "xi2<0>" )
( "I0<2>" "xi0<2>" )
( "I2<10>" "xi2<10>" )
( "I0<6>" "xi0<6>" )
( "I0<9>" "xi0<9>" )
( "I1<6>" "xi1<6>" )
( "I2<4>" "xi2<4>" )
( "I0<1>" "xi0<1>" )
( "I0<8>" "xi0<8>" )
( "I1<13>" "xi1<13>" )
( "I2<3>" "xi2<3>" )
( "I3<7>" "xi3<7>" )
( "I3<0>" "xi3<0>" )
( "I3<11>" "xi3<11>" )
( "I0<3>" "xi0<3>" )
( "I3<2>" "xi3<2>" )
( "I3<10>" "xi3<10>" )
( "I2<11>" "xi2<11>" )
( "I3<5>" "xi3<5>" )
( "I1<15>" "xi1<15>" )
( "I2<12>" "xi2<12>" )
( "I1<3>" "xi1<3>" )
( "I1<12>" "xi1<12>" )
( "I1<11>" "xi1<11>" )
( "I1<5>" "xi1<5>" )
( "I0<10>" "xi0<10>" )
( "I3<13>" "xi3<13>" )
( "I3<14>" "xi3<14>" )
( "I2<9>" "xi2<9>" )
( "I1<1>" "xi1<1>" )
( "I1<10>" "xi1<10>" )
( "I2<14>" "xi2<14>" )
( "I3<8>" "xi3<8>" )
( "I3<1>" "xi3<1>" )
( "I3<6>" "xi3<6>" )
( "I1<0>" "xi1<0>" )
( "I3<3>" "xi3<3>" )
( "I2<15>" "xi2<15>" )
( "I2<13>" "xi2<13>" )
( "I1<8>" "xi1<8>" )
( "I0<12>" "xi0<12>" )
( "I1<4>" "xi1<4>" )
( "I0<7>" "xi0<7>" )
( "I2<7>" "xi2<7>" )
( "I3<4>" "xi3<4>" )
( "I3<15>" "xi3<15>" )
( "I1<9>" "xi1<9>" )
( "I2<5>" "xi2<5>" )
( "I0<15>" "xi0<15>" )
( "I2<1>" "xi2<1>" )
( "I0<13>" "xi0<13>" )
( "I3<9>" "xi3<9>" )
( "I0<0>" "xi0<0>" )
( "I0<11>" "xi0<11>" )
( "I1<7>" "xi1<7>" )
( "I1<14>" "xi1<14>" )
 )
 )
