# //  Questa Sim-64
# //  Version 10.4e win64 Apr  9 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
do run.do
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 18:49:57 on Jan 02,2024
# vlog -reportprogress 300 ../UART_UVC/TB/uart_top.sv "+incdir+../UART_UVC/TB" "+incdir+../UART_UVC/ENV" "+incdir+../UART_UVC/TEST" "+incdir+../UART_UVC/UART_TX_AGENT" "+incdir+../UART_UVC/UART_RX_AGENT" "+incdir+../UART_UVC/SEQS" "+incdir+../UART_UVC/SRC" "+define+THR_SIZE=8" "+define+PWDATA_WIDTH=8" "+UVM_OBJECTION_TRACE" 
# ** Note: (vlog-2286) Using implicit +incdir+C:/questasim64_10.4e/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# -- Compiling interface uart_interface
# -- Compiling package uart_top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface uart_interface
# -- Compiling module uart_top
# 
# Top level modules:
# 	uart_top
# End time: 18:49:57 on Jan 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
