verilog work "RAM_v.v"
verilog work "RAM_v_test.v"
verilog work "/opt/Xilinx147/14.7/ISE_DS/ISE//verilog/src/glbl.v"
