set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {LC3_CPU.vo LC3_CPU_v.sdo}}
	{{"Fast Model"} {LC3_CPU_fast.vo LC3_CPU_v_fast.sdo}}
}
