{"top":"global.matmul",
"namespaces":{
  "global":{
    "modules":{
      "aff__U196":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",3,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U199":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U202":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "_U205":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U207":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U208":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U209":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U198":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U201":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U204":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U206":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U197":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U200":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U203":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U198.in","_U199.out"],
          ["coeff_U201.in","_U202.out"],
          ["coeff_U204.in","_U205.out"],
          ["mul_d0__U197.out","add_all__U207.in0"],
          ["mul_d1__U200.out","add_all__U207.in1"],
          ["add_all__U208.in0","add_all__U207.out"],
          ["mul_d2__U203.out","add_all__U208.in1"],
          ["add_all__U209.in0","add_all__U208.out"],
          ["const_term_U206.out","add_all__U209.in1"],
          ["self.out","add_all__U209.out"],
          ["self.clk","coeff_U198.clk"],
          ["mul_d0__U197.in0","coeff_U198.out"],
          ["self.clk","coeff_U201.clk"],
          ["mul_d1__U200.in0","coeff_U201.out"],
          ["self.clk","coeff_U204.clk"],
          ["mul_d2__U203.in0","coeff_U204.out"],
          ["self.d.0","mul_d0__U197.in1"],
          ["self.d.1","mul_d1__U200.in1"],
          ["self.d.2","mul_d2__U203.in1"]
        ]
      },
      "aff__U216":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",3,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U219":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U222":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U225":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "add_all__U227":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U228":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U229":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U218":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U221":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U224":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U226":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U217":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U220":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U223":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U218.in","_U219.out"],
          ["coeff_U221.in","_U222.out"],
          ["coeff_U224.in","_U225.out"],
          ["mul_d0__U217.out","add_all__U227.in0"],
          ["mul_d1__U220.out","add_all__U227.in1"],
          ["add_all__U228.in0","add_all__U227.out"],
          ["mul_d2__U223.out","add_all__U228.in1"],
          ["add_all__U229.in0","add_all__U228.out"],
          ["const_term_U226.out","add_all__U229.in1"],
          ["self.out","add_all__U229.out"],
          ["self.clk","coeff_U218.clk"],
          ["mul_d0__U217.in0","coeff_U218.out"],
          ["self.clk","coeff_U221.clk"],
          ["mul_d1__U220.in0","coeff_U221.out"],
          ["self.clk","coeff_U224.clk"],
          ["mul_d2__U223.in0","coeff_U224.out"],
          ["self.d.0","mul_d0__U217.in1"],
          ["self.d.1","mul_d1__U220.in1"],
          ["self.d.2","mul_d2__U223.in1"]
        ]
      },
      "aff__U232":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",8,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U235":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U238":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00004020"]}
          },
          "_U241":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002010"]}
          },
          "_U244":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001008"]}
          },
          "_U247":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000200"]}
          },
          "_U250":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "_U253":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U256":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U258":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U259":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U260":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U261":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U262":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U263":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U264":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U265":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U234":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U237":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U240":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U243":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U246":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U249":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U252":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U255":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U257":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003fff"]}
          },
          "mul_d0__U233":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U236":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U239":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U242":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U245":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U248":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U251":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U254":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U234.in","_U235.out"],
          ["coeff_U237.in","_U238.out"],
          ["coeff_U240.in","_U241.out"],
          ["coeff_U243.in","_U244.out"],
          ["coeff_U246.in","_U247.out"],
          ["coeff_U249.in","_U250.out"],
          ["coeff_U252.in","_U253.out"],
          ["coeff_U255.in","_U256.out"],
          ["mul_d0__U233.out","add_all__U258.in0"],
          ["mul_d1__U236.out","add_all__U258.in1"],
          ["add_all__U259.in0","add_all__U258.out"],
          ["mul_d2__U239.out","add_all__U259.in1"],
          ["add_all__U260.in0","add_all__U259.out"],
          ["mul_d3__U242.out","add_all__U260.in1"],
          ["add_all__U261.in0","add_all__U260.out"],
          ["mul_d4__U245.out","add_all__U261.in1"],
          ["add_all__U262.in0","add_all__U261.out"],
          ["mul_d5__U248.out","add_all__U262.in1"],
          ["add_all__U263.in0","add_all__U262.out"],
          ["mul_d6__U251.out","add_all__U263.in1"],
          ["add_all__U264.in0","add_all__U263.out"],
          ["mul_d7__U254.out","add_all__U264.in1"],
          ["add_all__U265.in0","add_all__U264.out"],
          ["const_term_U257.out","add_all__U265.in1"],
          ["self.out","add_all__U265.out"],
          ["self.clk","coeff_U234.clk"],
          ["mul_d0__U233.in0","coeff_U234.out"],
          ["self.clk","coeff_U237.clk"],
          ["mul_d1__U236.in0","coeff_U237.out"],
          ["self.clk","coeff_U240.clk"],
          ["mul_d2__U239.in0","coeff_U240.out"],
          ["self.clk","coeff_U243.clk"],
          ["mul_d3__U242.in0","coeff_U243.out"],
          ["self.clk","coeff_U246.clk"],
          ["mul_d4__U245.in0","coeff_U246.out"],
          ["self.clk","coeff_U249.clk"],
          ["mul_d5__U248.in0","coeff_U249.out"],
          ["self.clk","coeff_U252.clk"],
          ["mul_d6__U251.in0","coeff_U252.out"],
          ["self.clk","coeff_U255.clk"],
          ["mul_d7__U254.in0","coeff_U255.out"],
          ["self.d.0","mul_d0__U233.in1"],
          ["self.d.1","mul_d1__U236.in1"],
          ["self.d.2","mul_d2__U239.in1"],
          ["self.d.3","mul_d3__U242.in1"],
          ["self.d.4","mul_d4__U245.in1"],
          ["self.d.5","mul_d5__U248.in1"],
          ["self.d.6","mul_d6__U251.in1"],
          ["self.d.7","mul_d7__U254.in1"]
        ]
      },
      "aff__U29":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",3,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U32":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U35":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U38":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "add_all__U40":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U41":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U42":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U31":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U34":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U37":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U39":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U30":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U33":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U36":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U31.in","_U32.out"],
          ["coeff_U34.in","_U35.out"],
          ["coeff_U37.in","_U38.out"],
          ["mul_d0__U30.out","add_all__U40.in0"],
          ["mul_d1__U33.out","add_all__U40.in1"],
          ["add_all__U41.in0","add_all__U40.out"],
          ["mul_d2__U36.out","add_all__U41.in1"],
          ["add_all__U42.in0","add_all__U41.out"],
          ["const_term_U39.out","add_all__U42.in1"],
          ["self.out","add_all__U42.out"],
          ["self.clk","coeff_U31.clk"],
          ["mul_d0__U30.in0","coeff_U31.out"],
          ["self.clk","coeff_U34.clk"],
          ["mul_d1__U33.in0","coeff_U34.out"],
          ["self.clk","coeff_U37.clk"],
          ["mul_d2__U36.in0","coeff_U37.out"],
          ["self.d.0","mul_d0__U30.in1"],
          ["self.d.1","mul_d1__U33.in1"],
          ["self.d.2","mul_d2__U36.in1"]
        ]
      },
      "aff__U297":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",8,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U300":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U303":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U306":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002000"]}
          },
          "_U309":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "_U312":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U315":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U318":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000400"]}
          },
          "_U321":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "add_all__U323":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U324":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U325":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U326":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U327":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U328":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U329":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U330":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U299":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U302":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U305":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U308":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U311":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U314":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U317":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U320":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U322":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U298":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U301":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U304":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U307":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U310":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U313":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U316":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U319":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U299.in","_U300.out"],
          ["coeff_U302.in","_U303.out"],
          ["coeff_U305.in","_U306.out"],
          ["coeff_U308.in","_U309.out"],
          ["coeff_U311.in","_U312.out"],
          ["coeff_U314.in","_U315.out"],
          ["coeff_U317.in","_U318.out"],
          ["coeff_U320.in","_U321.out"],
          ["mul_d0__U298.out","add_all__U323.in0"],
          ["mul_d1__U301.out","add_all__U323.in1"],
          ["add_all__U324.in0","add_all__U323.out"],
          ["mul_d2__U304.out","add_all__U324.in1"],
          ["add_all__U325.in0","add_all__U324.out"],
          ["mul_d3__U307.out","add_all__U325.in1"],
          ["add_all__U326.in0","add_all__U325.out"],
          ["mul_d4__U310.out","add_all__U326.in1"],
          ["add_all__U327.in0","add_all__U326.out"],
          ["mul_d5__U313.out","add_all__U327.in1"],
          ["add_all__U328.in0","add_all__U327.out"],
          ["mul_d6__U316.out","add_all__U328.in1"],
          ["add_all__U329.in0","add_all__U328.out"],
          ["mul_d7__U319.out","add_all__U329.in1"],
          ["add_all__U330.in0","add_all__U329.out"],
          ["const_term_U322.out","add_all__U330.in1"],
          ["self.out","add_all__U330.out"],
          ["self.clk","coeff_U299.clk"],
          ["mul_d0__U298.in0","coeff_U299.out"],
          ["self.clk","coeff_U302.clk"],
          ["mul_d1__U301.in0","coeff_U302.out"],
          ["self.clk","coeff_U305.clk"],
          ["mul_d2__U304.in0","coeff_U305.out"],
          ["self.clk","coeff_U308.clk"],
          ["mul_d3__U307.in0","coeff_U308.out"],
          ["self.clk","coeff_U311.clk"],
          ["mul_d4__U310.in0","coeff_U311.out"],
          ["self.clk","coeff_U314.clk"],
          ["mul_d5__U313.in0","coeff_U314.out"],
          ["self.clk","coeff_U317.clk"],
          ["mul_d6__U316.in0","coeff_U317.out"],
          ["self.clk","coeff_U320.clk"],
          ["mul_d7__U319.in0","coeff_U320.out"],
          ["self.d.0","mul_d0__U298.in1"],
          ["self.d.1","mul_d1__U301.in1"],
          ["self.d.2","mul_d2__U304.in1"],
          ["self.d.3","mul_d3__U307.in1"],
          ["self.d.4","mul_d4__U310.in1"],
          ["self.d.5","mul_d5__U313.in1"],
          ["self.d.6","mul_d6__U316.in1"],
          ["self.d.7","mul_d7__U319.in1"]
        ]
      },
      "aff__U342":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U345":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U348":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00004020"]}
          },
          "_U351":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002010"]}
          },
          "_U354":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "_U357":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U360":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U362":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U363":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U364":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U365":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U366":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U367":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U344":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U347":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U350":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U353":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U356":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U359":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U361":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00007008"]}
          },
          "mul_d0__U343":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U346":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U349":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U352":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U355":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U358":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U344.in","_U345.out"],
          ["coeff_U347.in","_U348.out"],
          ["coeff_U350.in","_U351.out"],
          ["coeff_U353.in","_U354.out"],
          ["coeff_U356.in","_U357.out"],
          ["coeff_U359.in","_U360.out"],
          ["mul_d0__U343.out","add_all__U362.in0"],
          ["mul_d1__U346.out","add_all__U362.in1"],
          ["add_all__U363.in0","add_all__U362.out"],
          ["mul_d2__U349.out","add_all__U363.in1"],
          ["add_all__U364.in0","add_all__U363.out"],
          ["mul_d3__U352.out","add_all__U364.in1"],
          ["add_all__U365.in0","add_all__U364.out"],
          ["mul_d4__U355.out","add_all__U365.in1"],
          ["add_all__U366.in0","add_all__U365.out"],
          ["mul_d5__U358.out","add_all__U366.in1"],
          ["add_all__U367.in0","add_all__U366.out"],
          ["const_term_U361.out","add_all__U367.in1"],
          ["self.out","add_all__U367.out"],
          ["self.clk","coeff_U344.clk"],
          ["mul_d0__U343.in0","coeff_U344.out"],
          ["self.clk","coeff_U347.clk"],
          ["mul_d1__U346.in0","coeff_U347.out"],
          ["self.clk","coeff_U350.clk"],
          ["mul_d2__U349.in0","coeff_U350.out"],
          ["self.clk","coeff_U353.clk"],
          ["mul_d3__U352.in0","coeff_U353.out"],
          ["self.clk","coeff_U356.clk"],
          ["mul_d4__U355.in0","coeff_U356.out"],
          ["self.clk","coeff_U359.clk"],
          ["mul_d5__U358.in0","coeff_U359.out"],
          ["self.d.0","mul_d0__U343.in1"],
          ["self.d.1","mul_d1__U346.in1"],
          ["self.d.2","mul_d2__U349.in1"],
          ["self.d.3","mul_d3__U352.in1"],
          ["self.d.4","mul_d4__U355.in1"],
          ["self.d.5","mul_d5__U358.in1"]
        ]
      },
      "aff__U386":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U389":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U392":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "_U395":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002000"]}
          },
          "_U398":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U401":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000400"]}
          },
          "_U404":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "add_all__U406":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U407":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U408":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U409":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U410":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U411":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U388":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U391":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U394":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U397":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U400":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U403":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U405":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U387":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U390":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U393":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U396":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U399":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U402":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U388.in","_U389.out"],
          ["coeff_U391.in","_U392.out"],
          ["coeff_U394.in","_U395.out"],
          ["coeff_U397.in","_U398.out"],
          ["coeff_U400.in","_U401.out"],
          ["coeff_U403.in","_U404.out"],
          ["mul_d0__U387.out","add_all__U406.in0"],
          ["mul_d1__U390.out","add_all__U406.in1"],
          ["add_all__U407.in0","add_all__U406.out"],
          ["mul_d2__U393.out","add_all__U407.in1"],
          ["add_all__U408.in0","add_all__U407.out"],
          ["mul_d3__U396.out","add_all__U408.in1"],
          ["add_all__U409.in0","add_all__U408.out"],
          ["mul_d4__U399.out","add_all__U409.in1"],
          ["add_all__U410.in0","add_all__U409.out"],
          ["mul_d5__U402.out","add_all__U410.in1"],
          ["add_all__U411.in0","add_all__U410.out"],
          ["const_term_U405.out","add_all__U411.in1"],
          ["self.out","add_all__U411.out"],
          ["self.clk","coeff_U388.clk"],
          ["mul_d0__U387.in0","coeff_U388.out"],
          ["self.clk","coeff_U391.clk"],
          ["mul_d1__U390.in0","coeff_U391.out"],
          ["self.clk","coeff_U394.clk"],
          ["mul_d2__U393.in0","coeff_U394.out"],
          ["self.clk","coeff_U397.clk"],
          ["mul_d3__U396.in0","coeff_U397.out"],
          ["self.clk","coeff_U400.clk"],
          ["mul_d4__U399.in0","coeff_U400.out"],
          ["self.clk","coeff_U403.clk"],
          ["mul_d5__U402.in0","coeff_U403.out"],
          ["self.d.0","mul_d0__U387.in1"],
          ["self.d.1","mul_d1__U390.in1"],
          ["self.d.2","mul_d2__U393.in1"],
          ["self.d.3","mul_d3__U396.in1"],
          ["self.d.4","mul_d4__U399.in1"],
          ["self.d.5","mul_d5__U402.in1"]
        ]
      },
      "aff__U414":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",3,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U417":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U420":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "_U423":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U425":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U426":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U427":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U416":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U419":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U422":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U424":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000e037"]}
          },
          "mul_d0__U415":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U418":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U421":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U416.in","_U417.out"],
          ["coeff_U419.in","_U420.out"],
          ["coeff_U422.in","_U423.out"],
          ["mul_d0__U415.out","add_all__U425.in0"],
          ["mul_d1__U418.out","add_all__U425.in1"],
          ["add_all__U426.in0","add_all__U425.out"],
          ["mul_d2__U421.out","add_all__U426.in1"],
          ["add_all__U427.in0","add_all__U426.out"],
          ["const_term_U424.out","add_all__U427.in1"],
          ["self.out","add_all__U427.out"],
          ["self.clk","coeff_U416.clk"],
          ["mul_d0__U415.in0","coeff_U416.out"],
          ["self.clk","coeff_U419.clk"],
          ["mul_d1__U418.in0","coeff_U419.out"],
          ["self.clk","coeff_U422.clk"],
          ["mul_d2__U421.in0","coeff_U422.out"],
          ["self.d.0","mul_d0__U415.in1"],
          ["self.d.1","mul_d1__U418.in1"],
          ["self.d.2","mul_d2__U421.in1"]
        ]
      },
      "aff__U434":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",3,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U437":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U440":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U443":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "add_all__U445":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U446":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U447":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U436":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U439":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U442":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U444":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U435":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U438":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U441":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U436.in","_U437.out"],
          ["coeff_U439.in","_U440.out"],
          ["coeff_U442.in","_U443.out"],
          ["mul_d0__U435.out","add_all__U445.in0"],
          ["mul_d1__U438.out","add_all__U445.in1"],
          ["add_all__U446.in0","add_all__U445.out"],
          ["mul_d2__U441.out","add_all__U446.in1"],
          ["add_all__U447.in0","add_all__U446.out"],
          ["const_term_U444.out","add_all__U447.in1"],
          ["self.out","add_all__U447.out"],
          ["self.clk","coeff_U436.clk"],
          ["mul_d0__U435.in0","coeff_U436.out"],
          ["self.clk","coeff_U439.clk"],
          ["mul_d1__U438.in0","coeff_U439.out"],
          ["self.clk","coeff_U442.clk"],
          ["mul_d2__U441.in0","coeff_U442.out"],
          ["self.d.0","mul_d0__U435.in1"],
          ["self.d.1","mul_d1__U438.in1"],
          ["self.d.2","mul_d2__U441.in1"]
        ]
      },
      "aff__U45":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",7,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U48":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U51":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00004020"]}
          },
          "_U54":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002010"]}
          },
          "_U57":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001008"]}
          },
          "_U60":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "_U63":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U66":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U68":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U69":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U70":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U71":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U72":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U73":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U74":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U47":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U50":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U53":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U56":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U59":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U62":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U65":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U67":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003fff"]}
          },
          "mul_d0__U46":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U49":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U52":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U55":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U58":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U61":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U64":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U47.in","_U48.out"],
          ["coeff_U50.in","_U51.out"],
          ["coeff_U53.in","_U54.out"],
          ["coeff_U56.in","_U57.out"],
          ["coeff_U59.in","_U60.out"],
          ["coeff_U62.in","_U63.out"],
          ["coeff_U65.in","_U66.out"],
          ["mul_d0__U46.out","add_all__U68.in0"],
          ["mul_d1__U49.out","add_all__U68.in1"],
          ["add_all__U69.in0","add_all__U68.out"],
          ["mul_d2__U52.out","add_all__U69.in1"],
          ["add_all__U70.in0","add_all__U69.out"],
          ["mul_d3__U55.out","add_all__U70.in1"],
          ["add_all__U71.in0","add_all__U70.out"],
          ["mul_d4__U58.out","add_all__U71.in1"],
          ["add_all__U72.in0","add_all__U71.out"],
          ["mul_d5__U61.out","add_all__U72.in1"],
          ["add_all__U73.in0","add_all__U72.out"],
          ["mul_d6__U64.out","add_all__U73.in1"],
          ["add_all__U74.in0","add_all__U73.out"],
          ["const_term_U67.out","add_all__U74.in1"],
          ["self.out","add_all__U74.out"],
          ["self.clk","coeff_U47.clk"],
          ["mul_d0__U46.in0","coeff_U47.out"],
          ["self.clk","coeff_U50.clk"],
          ["mul_d1__U49.in0","coeff_U50.out"],
          ["self.clk","coeff_U53.clk"],
          ["mul_d2__U52.in0","coeff_U53.out"],
          ["self.clk","coeff_U56.clk"],
          ["mul_d3__U55.in0","coeff_U56.out"],
          ["self.clk","coeff_U59.clk"],
          ["mul_d4__U58.in0","coeff_U59.out"],
          ["self.clk","coeff_U62.clk"],
          ["mul_d5__U61.in0","coeff_U62.out"],
          ["self.clk","coeff_U65.clk"],
          ["mul_d6__U64.in0","coeff_U65.out"],
          ["self.d.0","mul_d0__U46.in1"],
          ["self.d.1","mul_d1__U49.in1"],
          ["self.d.2","mul_d2__U52.in1"],
          ["self.d.3","mul_d3__U55.in1"],
          ["self.d.4","mul_d4__U58.in1"],
          ["self.d.5","mul_d5__U61.in1"],
          ["self.d.6","mul_d6__U64.in1"]
        ]
      },
      "aff__U9":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",3,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U12":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U15":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "_U18":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U20":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U21":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U22":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U11":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U14":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U17":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U19":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U10":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U13":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U16":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U11.in","_U12.out"],
          ["coeff_U14.in","_U15.out"],
          ["coeff_U17.in","_U18.out"],
          ["mul_d0__U10.out","add_all__U20.in0"],
          ["mul_d1__U13.out","add_all__U20.in1"],
          ["add_all__U21.in0","add_all__U20.out"],
          ["mul_d2__U16.out","add_all__U21.in1"],
          ["add_all__U22.in0","add_all__U21.out"],
          ["const_term_U19.out","add_all__U22.in1"],
          ["self.out","add_all__U22.out"],
          ["self.clk","coeff_U11.clk"],
          ["mul_d0__U10.in0","coeff_U11.out"],
          ["self.clk","coeff_U14.clk"],
          ["mul_d1__U13.in0","coeff_U14.out"],
          ["self.clk","coeff_U17.clk"],
          ["mul_d2__U16.in0","coeff_U17.out"],
          ["self.d.0","mul_d0__U10.in1"],
          ["self.d.1","mul_d1__U13.in1"],
          ["self.d.2","mul_d2__U16.in1"]
        ]
      },
      "aff__U99":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",7,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U102":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U105":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "_U108":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U111":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002000"]}
          },
          "_U114":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U117":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000400"]}
          },
          "_U120":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "add_all__U122":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U123":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U124":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U125":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U126":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U127":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U128":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U101":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U104":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U107":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U110":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U113":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U116":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U119":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U121":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U100":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U103":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U106":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U109":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U112":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U115":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U118":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U101.in","_U102.out"],
          ["coeff_U104.in","_U105.out"],
          ["coeff_U107.in","_U108.out"],
          ["coeff_U110.in","_U111.out"],
          ["coeff_U113.in","_U114.out"],
          ["coeff_U116.in","_U117.out"],
          ["coeff_U119.in","_U120.out"],
          ["mul_d0__U100.out","add_all__U122.in0"],
          ["mul_d1__U103.out","add_all__U122.in1"],
          ["add_all__U123.in0","add_all__U122.out"],
          ["mul_d2__U106.out","add_all__U123.in1"],
          ["add_all__U124.in0","add_all__U123.out"],
          ["mul_d3__U109.out","add_all__U124.in1"],
          ["add_all__U125.in0","add_all__U124.out"],
          ["mul_d4__U112.out","add_all__U125.in1"],
          ["add_all__U126.in0","add_all__U125.out"],
          ["mul_d5__U115.out","add_all__U126.in1"],
          ["add_all__U127.in0","add_all__U126.out"],
          ["mul_d6__U118.out","add_all__U127.in1"],
          ["add_all__U128.in0","add_all__U127.out"],
          ["const_term_U121.out","add_all__U128.in1"],
          ["self.out","add_all__U128.out"],
          ["self.clk","coeff_U101.clk"],
          ["mul_d0__U100.in0","coeff_U101.out"],
          ["self.clk","coeff_U104.clk"],
          ["mul_d1__U103.in0","coeff_U104.out"],
          ["self.clk","coeff_U107.clk"],
          ["mul_d2__U106.in0","coeff_U107.out"],
          ["self.clk","coeff_U110.clk"],
          ["mul_d3__U109.in0","coeff_U110.out"],
          ["self.clk","coeff_U113.clk"],
          ["mul_d4__U112.in0","coeff_U113.out"],
          ["self.clk","coeff_U116.clk"],
          ["mul_d5__U115.in0","coeff_U116.out"],
          ["self.clk","coeff_U119.clk"],
          ["mul_d6__U118.in0","coeff_U119.out"],
          ["self.d.0","mul_d0__U100.in1"],
          ["self.d.1","mul_d1__U103.in1"],
          ["self.d.2","mul_d2__U106.in1"],
          ["self.d.3","mul_d3__U109.in1"],
          ["self.d.4","mul_d4__U112.in1"],
          ["self.d.5","mul_d5__U115.in1"],
          ["self.d.6","mul_d6__U118.in1"]
        ]
      },
      "affine_controller__U195":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U210":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U211":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U196"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U212":{
            "modref":"corebit.and"
          },
          "d_0_am__U213":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U214":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000007f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000007f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U210.out"],
          ["d_1_inc.in1","_U210.out"],
          ["d_2_inc.in1","_U210.out"],
          ["cmp_time.in1","_U211.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U212.in0"],
          ["d_1_at_max.out","d_0_am__U212.in1"],
          ["d_0_am__U213.in0","d_0_am__U212.out"],
          ["d_2_at_max.out","d_0_am__U213.in1"],
          ["d_0_next_value.sel","d_0_am__U213.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U214.in0"],
          ["d_2_at_max.out","d_1_am__U214.in1"],
          ["d_1_next_value.sel","d_1_am__U214.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U231":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",8,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U266":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U267":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U232"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U268":{
            "modref":"corebit.and"
          },
          "d_0_am__U269":{
            "modref":"corebit.and"
          },
          "d_0_am__U270":{
            "modref":"corebit.and"
          },
          "d_0_am__U271":{
            "modref":"corebit.and"
          },
          "d_0_am__U272":{
            "modref":"corebit.and"
          },
          "d_0_am__U273":{
            "modref":"corebit.and"
          },
          "d_0_am__U274":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U275":{
            "modref":"corebit.and"
          },
          "d_1_am__U276":{
            "modref":"corebit.and"
          },
          "d_1_am__U277":{
            "modref":"corebit.and"
          },
          "d_1_am__U278":{
            "modref":"corebit.and"
          },
          "d_1_am__U279":{
            "modref":"corebit.and"
          },
          "d_1_am__U280":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U281":{
            "modref":"corebit.and"
          },
          "d_2_am__U282":{
            "modref":"corebit.and"
          },
          "d_2_am__U283":{
            "modref":"corebit.and"
          },
          "d_2_am__U284":{
            "modref":"corebit.and"
          },
          "d_2_am__U285":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U286":{
            "modref":"corebit.and"
          },
          "d_3_am__U287":{
            "modref":"corebit.and"
          },
          "d_3_am__U288":{
            "modref":"corebit.and"
          },
          "d_3_am__U289":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U290":{
            "modref":"corebit.and"
          },
          "d_4_am__U291":{
            "modref":"corebit.and"
          },
          "d_4_am__U292":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_am__U293":{
            "modref":"corebit.and"
          },
          "d_5_am__U294":{
            "modref":"corebit.and"
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_am__U295":{
            "modref":"corebit.and"
          },
          "d_6_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_6_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_6_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_6_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_7_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_7_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_7_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U266.out"],
          ["d_1_inc.in1","_U266.out"],
          ["d_2_inc.in1","_U266.out"],
          ["d_3_inc.in1","_U266.out"],
          ["d_4_inc.in1","_U266.out"],
          ["d_5_inc.in1","_U266.out"],
          ["d_6_inc.in1","_U266.out"],
          ["d_7_inc.in1","_U266.out"],
          ["cmp_time.in1","_U267.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["d_6_reg.out","affine_func.d.6"],
          ["d_7_reg.out","affine_func.d.7"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["d_6_reg.en","cmp_time.out"],
          ["d_7_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U268.in0"],
          ["d_1_at_max.out","d_0_am__U268.in1"],
          ["d_0_am__U269.in0","d_0_am__U268.out"],
          ["d_2_at_max.out","d_0_am__U269.in1"],
          ["d_0_am__U270.in0","d_0_am__U269.out"],
          ["d_3_at_max.out","d_0_am__U270.in1"],
          ["d_0_am__U271.in0","d_0_am__U270.out"],
          ["d_4_at_max.out","d_0_am__U271.in1"],
          ["d_0_am__U272.in0","d_0_am__U271.out"],
          ["d_5_at_max.out","d_0_am__U272.in1"],
          ["d_0_am__U273.in0","d_0_am__U272.out"],
          ["d_6_at_max.out","d_0_am__U273.in1"],
          ["d_0_am__U274.in0","d_0_am__U273.out"],
          ["d_7_at_max.out","d_0_am__U274.in1"],
          ["d_0_next_value.sel","d_0_am__U274.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U275.in0"],
          ["d_2_at_max.out","d_1_am__U275.in1"],
          ["d_1_am__U276.in0","d_1_am__U275.out"],
          ["d_3_at_max.out","d_1_am__U276.in1"],
          ["d_1_am__U277.in0","d_1_am__U276.out"],
          ["d_4_at_max.out","d_1_am__U277.in1"],
          ["d_1_am__U278.in0","d_1_am__U277.out"],
          ["d_5_at_max.out","d_1_am__U278.in1"],
          ["d_1_am__U279.in0","d_1_am__U278.out"],
          ["d_6_at_max.out","d_1_am__U279.in1"],
          ["d_1_am__U280.in0","d_1_am__U279.out"],
          ["d_7_at_max.out","d_1_am__U280.in1"],
          ["d_1_next_value.sel","d_1_am__U280.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U281.in0"],
          ["d_3_at_max.out","d_2_am__U281.in1"],
          ["d_2_am__U282.in0","d_2_am__U281.out"],
          ["d_4_at_max.out","d_2_am__U282.in1"],
          ["d_2_am__U283.in0","d_2_am__U282.out"],
          ["d_5_at_max.out","d_2_am__U283.in1"],
          ["d_2_am__U284.in0","d_2_am__U283.out"],
          ["d_6_at_max.out","d_2_am__U284.in1"],
          ["d_2_am__U285.in0","d_2_am__U284.out"],
          ["d_7_at_max.out","d_2_am__U285.in1"],
          ["d_2_next_value.sel","d_2_am__U285.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U286.in0"],
          ["d_4_at_max.out","d_3_am__U286.in1"],
          ["d_3_am__U287.in0","d_3_am__U286.out"],
          ["d_5_at_max.out","d_3_am__U287.in1"],
          ["d_3_am__U288.in0","d_3_am__U287.out"],
          ["d_6_at_max.out","d_3_am__U288.in1"],
          ["d_3_am__U289.in0","d_3_am__U288.out"],
          ["d_7_at_max.out","d_3_am__U289.in1"],
          ["d_3_next_value.sel","d_3_am__U289.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U290.in0"],
          ["d_5_at_max.out","d_4_am__U290.in1"],
          ["d_4_am__U291.in0","d_4_am__U290.out"],
          ["d_6_at_max.out","d_4_am__U291.in1"],
          ["d_4_am__U292.in0","d_4_am__U291.out"],
          ["d_7_at_max.out","d_4_am__U292.in1"],
          ["d_4_next_value.sel","d_4_am__U292.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["true.out","d_5_am__U293.in0"],
          ["d_6_at_max.out","d_5_am__U293.in1"],
          ["d_5_am__U294.in0","d_5_am__U293.out"],
          ["d_7_at_max.out","d_5_am__U294.in1"],
          ["d_5_next_value.sel","d_5_am__U294.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"],
          ["true.out","d_6_am__U295.in0"],
          ["d_7_at_max.out","d_6_am__U295.in1"],
          ["d_6_next_value.sel","d_6_am__U295.out"],
          ["d_6_reg.out","d_6_at_max.in0"],
          ["d_6_max.out","d_6_at_max.in1"],
          ["d_6_next_value_at_max.sel","d_6_at_max.out"],
          ["d_6_reg.out","d_6_inc.in0"],
          ["d_6_next_value_at_max.in0","d_6_inc.out"],
          ["d_6_next_value_at_max.in1","d_6_min.out"],
          ["d_6_reg.out","d_6_next_value.in0"],
          ["d_6_next_value_at_max.out","d_6_next_value.in1"],
          ["d_6_reg.in","d_6_next_value.out"],
          ["self.clk","d_6_reg.clk"],
          ["self.rst_n","d_6_reg.clr"],
          ["self.d.6","d_6_reg.out"],
          ["d_7_reg.out","d_7_at_max.in0"],
          ["d_7_max.out","d_7_at_max.in1"],
          ["d_7_next_value_at_max.sel","d_7_at_max.out"],
          ["d_7_reg.out","d_7_inc.in0"],
          ["d_7_next_value_at_max.in0","d_7_inc.out"],
          ["d_7_next_value_at_max.in1","d_7_min.out"],
          ["d_7_reg.out","d_7_next_value.in0"],
          ["d_7_next_value_at_max.out","d_7_next_value.in1"],
          ["d_7_reg.in","d_7_next_value.out"],
          ["true.out","d_7_next_value.sel"],
          ["self.clk","d_7_reg.clk"],
          ["self.rst_n","d_7_reg.clr"],
          ["self.d.7","d_7_reg.out"]
        ]
      },
      "affine_controller__U341":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",6,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U368":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U369":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U342"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U370":{
            "modref":"corebit.and"
          },
          "d_0_am__U371":{
            "modref":"corebit.and"
          },
          "d_0_am__U372":{
            "modref":"corebit.and"
          },
          "d_0_am__U373":{
            "modref":"corebit.and"
          },
          "d_0_am__U374":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U375":{
            "modref":"corebit.and"
          },
          "d_1_am__U376":{
            "modref":"corebit.and"
          },
          "d_1_am__U377":{
            "modref":"corebit.and"
          },
          "d_1_am__U378":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U379":{
            "modref":"corebit.and"
          },
          "d_2_am__U380":{
            "modref":"corebit.and"
          },
          "d_2_am__U381":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U382":{
            "modref":"corebit.and"
          },
          "d_3_am__U383":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U384":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U368.out"],
          ["d_1_inc.in1","_U368.out"],
          ["d_2_inc.in1","_U368.out"],
          ["d_3_inc.in1","_U368.out"],
          ["d_4_inc.in1","_U368.out"],
          ["d_5_inc.in1","_U368.out"],
          ["cmp_time.in1","_U369.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U370.in0"],
          ["d_1_at_max.out","d_0_am__U370.in1"],
          ["d_0_am__U371.in0","d_0_am__U370.out"],
          ["d_2_at_max.out","d_0_am__U371.in1"],
          ["d_0_am__U372.in0","d_0_am__U371.out"],
          ["d_3_at_max.out","d_0_am__U372.in1"],
          ["d_0_am__U373.in0","d_0_am__U372.out"],
          ["d_4_at_max.out","d_0_am__U373.in1"],
          ["d_0_am__U374.in0","d_0_am__U373.out"],
          ["d_5_at_max.out","d_0_am__U374.in1"],
          ["d_0_next_value.sel","d_0_am__U374.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U375.in0"],
          ["d_2_at_max.out","d_1_am__U375.in1"],
          ["d_1_am__U376.in0","d_1_am__U375.out"],
          ["d_3_at_max.out","d_1_am__U376.in1"],
          ["d_1_am__U377.in0","d_1_am__U376.out"],
          ["d_4_at_max.out","d_1_am__U377.in1"],
          ["d_1_am__U378.in0","d_1_am__U377.out"],
          ["d_5_at_max.out","d_1_am__U378.in1"],
          ["d_1_next_value.sel","d_1_am__U378.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U379.in0"],
          ["d_3_at_max.out","d_2_am__U379.in1"],
          ["d_2_am__U380.in0","d_2_am__U379.out"],
          ["d_4_at_max.out","d_2_am__U380.in1"],
          ["d_2_am__U381.in0","d_2_am__U380.out"],
          ["d_5_at_max.out","d_2_am__U381.in1"],
          ["d_2_next_value.sel","d_2_am__U381.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U382.in0"],
          ["d_4_at_max.out","d_3_am__U382.in1"],
          ["d_3_am__U383.in0","d_3_am__U382.out"],
          ["d_5_at_max.out","d_3_am__U383.in1"],
          ["d_3_next_value.sel","d_3_am__U383.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U384.in0"],
          ["d_5_at_max.out","d_4_am__U384.in1"],
          ["d_4_next_value.sel","d_4_am__U384.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["true.out","d_5_next_value.sel"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"]
        ]
      },
      "affine_controller__U413":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U428":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U429":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U414"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U430":{
            "modref":"corebit.and"
          },
          "d_0_am__U431":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U432":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000007f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000007f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U428.out"],
          ["d_1_inc.in1","_U428.out"],
          ["d_2_inc.in1","_U428.out"],
          ["cmp_time.in1","_U429.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U430.in0"],
          ["d_1_at_max.out","d_0_am__U430.in1"],
          ["d_0_am__U431.in0","d_0_am__U430.out"],
          ["d_2_at_max.out","d_0_am__U431.in1"],
          ["d_0_next_value.sel","d_0_am__U431.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U432.in0"],
          ["d_2_at_max.out","d_1_am__U432.in1"],
          ["d_1_next_value.sel","d_1_am__U432.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U44":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",7,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U75":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U76":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U45"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U77":{
            "modref":"corebit.and"
          },
          "d_0_am__U78":{
            "modref":"corebit.and"
          },
          "d_0_am__U79":{
            "modref":"corebit.and"
          },
          "d_0_am__U80":{
            "modref":"corebit.and"
          },
          "d_0_am__U81":{
            "modref":"corebit.and"
          },
          "d_0_am__U82":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U83":{
            "modref":"corebit.and"
          },
          "d_1_am__U84":{
            "modref":"corebit.and"
          },
          "d_1_am__U85":{
            "modref":"corebit.and"
          },
          "d_1_am__U86":{
            "modref":"corebit.and"
          },
          "d_1_am__U87":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U88":{
            "modref":"corebit.and"
          },
          "d_2_am__U89":{
            "modref":"corebit.and"
          },
          "d_2_am__U90":{
            "modref":"corebit.and"
          },
          "d_2_am__U91":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U92":{
            "modref":"corebit.and"
          },
          "d_3_am__U93":{
            "modref":"corebit.and"
          },
          "d_3_am__U94":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U95":{
            "modref":"corebit.and"
          },
          "d_4_am__U96":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_am__U97":{
            "modref":"corebit.and"
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_6_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_6_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_6_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U75.out"],
          ["d_1_inc.in1","_U75.out"],
          ["d_2_inc.in1","_U75.out"],
          ["d_3_inc.in1","_U75.out"],
          ["d_4_inc.in1","_U75.out"],
          ["d_5_inc.in1","_U75.out"],
          ["d_6_inc.in1","_U75.out"],
          ["cmp_time.in1","_U76.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["d_6_reg.out","affine_func.d.6"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["d_6_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U77.in0"],
          ["d_1_at_max.out","d_0_am__U77.in1"],
          ["d_0_am__U78.in0","d_0_am__U77.out"],
          ["d_2_at_max.out","d_0_am__U78.in1"],
          ["d_0_am__U79.in0","d_0_am__U78.out"],
          ["d_3_at_max.out","d_0_am__U79.in1"],
          ["d_0_am__U80.in0","d_0_am__U79.out"],
          ["d_4_at_max.out","d_0_am__U80.in1"],
          ["d_0_am__U81.in0","d_0_am__U80.out"],
          ["d_5_at_max.out","d_0_am__U81.in1"],
          ["d_0_am__U82.in0","d_0_am__U81.out"],
          ["d_6_at_max.out","d_0_am__U82.in1"],
          ["d_0_next_value.sel","d_0_am__U82.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U83.in0"],
          ["d_2_at_max.out","d_1_am__U83.in1"],
          ["d_1_am__U84.in0","d_1_am__U83.out"],
          ["d_3_at_max.out","d_1_am__U84.in1"],
          ["d_1_am__U85.in0","d_1_am__U84.out"],
          ["d_4_at_max.out","d_1_am__U85.in1"],
          ["d_1_am__U86.in0","d_1_am__U85.out"],
          ["d_5_at_max.out","d_1_am__U86.in1"],
          ["d_1_am__U87.in0","d_1_am__U86.out"],
          ["d_6_at_max.out","d_1_am__U87.in1"],
          ["d_1_next_value.sel","d_1_am__U87.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U88.in0"],
          ["d_3_at_max.out","d_2_am__U88.in1"],
          ["d_2_am__U89.in0","d_2_am__U88.out"],
          ["d_4_at_max.out","d_2_am__U89.in1"],
          ["d_2_am__U90.in0","d_2_am__U89.out"],
          ["d_5_at_max.out","d_2_am__U90.in1"],
          ["d_2_am__U91.in0","d_2_am__U90.out"],
          ["d_6_at_max.out","d_2_am__U91.in1"],
          ["d_2_next_value.sel","d_2_am__U91.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U92.in0"],
          ["d_4_at_max.out","d_3_am__U92.in1"],
          ["d_3_am__U93.in0","d_3_am__U92.out"],
          ["d_5_at_max.out","d_3_am__U93.in1"],
          ["d_3_am__U94.in0","d_3_am__U93.out"],
          ["d_6_at_max.out","d_3_am__U94.in1"],
          ["d_3_next_value.sel","d_3_am__U94.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U95.in0"],
          ["d_5_at_max.out","d_4_am__U95.in1"],
          ["d_4_am__U96.in0","d_4_am__U95.out"],
          ["d_6_at_max.out","d_4_am__U96.in1"],
          ["d_4_next_value.sel","d_4_am__U96.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["true.out","d_5_am__U97.in0"],
          ["d_6_at_max.out","d_5_am__U97.in1"],
          ["d_5_next_value.sel","d_5_am__U97.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"],
          ["d_6_reg.out","d_6_at_max.in0"],
          ["d_6_max.out","d_6_at_max.in1"],
          ["d_6_next_value_at_max.sel","d_6_at_max.out"],
          ["d_6_reg.out","d_6_inc.in0"],
          ["d_6_next_value_at_max.in0","d_6_inc.out"],
          ["d_6_next_value_at_max.in1","d_6_min.out"],
          ["d_6_reg.out","d_6_next_value.in0"],
          ["d_6_next_value_at_max.out","d_6_next_value.in1"],
          ["d_6_reg.in","d_6_next_value.out"],
          ["true.out","d_6_next_value.sel"],
          ["self.clk","d_6_reg.clk"],
          ["self.rst_n","d_6_reg.clr"],
          ["self.d.6","d_6_reg.out"]
        ]
      },
      "affine_controller__U8":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U23":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U24":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U9"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U25":{
            "modref":"corebit.and"
          },
          "d_0_am__U26":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U27":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000007f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000007f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U23.out"],
          ["d_1_inc.in1","_U23.out"],
          ["d_2_inc.in1","_U23.out"],
          ["cmp_time.in1","_U24.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U25.in0"],
          ["d_1_at_max.out","d_0_am__U25.in1"],
          ["d_0_am__U26.in0","d_0_am__U25.out"],
          ["d_2_at_max.out","d_0_am__U26.in1"],
          ["d_0_next_value.sel","d_0_am__U26.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U27.in0"],
          ["d_2_at_max.out","d_1_am__U27.in1"],
          ["d_1_next_value.sel","d_1_am__U27.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_glb_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_hw_output_stencil_read.0","self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_glb_stencil_op_hcompute_input_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_input_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_glb_stencil_op_hcompute_input_cgra_stencil_read.0","self.input_cgra_stencil_op_hcompute_input_cgra_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_host_stencil_op_hcompute_input_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_glb_stencil_op_hcompute_input_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_host_stencil_op_hcompute_input_glb_stencil_read.0","self.input_glb_stencil_op_hcompute_input_glb_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_read.0","self.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_host_stencil_op_hcompute_kernel_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_glb_stencil_op_hcompute_kernel_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read.0","self.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__701":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_write.0","inner_compute$const_p0__701.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__710":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_1_write.0","inner_compute$const_p0__710.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_10":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_10_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_10_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_957_971_972":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_958_969_970":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_959_968_969":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_960_967_968":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_961_966_967":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_962_965_966":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_963_964_965":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_3_970_971":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_957":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_958":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_959":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_960":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_961":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_962":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_963":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_964":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_957.out","inner_compute$add_957_971_972.in0"],
          ["inner_compute$add_output_cgra_stencil_3_970_971.out","inner_compute$add_957_971_972.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_10_write.0","inner_compute$add_957_971_972.out"],
          ["inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_958.out","inner_compute$add_958_969_970.in0"],
          ["inner_compute$add_959_968_969.out","inner_compute$add_958_969_970.in1"],
          ["inner_compute$add_output_cgra_stencil_3_970_971.in1","inner_compute$add_958_969_970.out"],
          ["inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_959.out","inner_compute$add_959_968_969.in0"],
          ["inner_compute$add_960_967_968.out","inner_compute$add_959_968_969.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_960.out","inner_compute$add_960_967_968.in0"],
          ["inner_compute$add_961_966_967.out","inner_compute$add_960_967_968.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_961.out","inner_compute$add_961_966_967.in0"],
          ["inner_compute$add_962_965_966.out","inner_compute$add_961_966_967.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_962.out","inner_compute$add_962_965_966.in0"],
          ["inner_compute$add_963_964_965.out","inner_compute$add_962_965_966.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_963.out","inner_compute$add_963_964_965.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_964.out","inner_compute$add_963_964_965.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.0","inner_compute$add_output_cgra_stencil_3_970_971.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.0","inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_957.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.0","inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_957.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.1","inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_958.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.1","inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_958.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.2","inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_959.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.2","inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_959.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.3","inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_960.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.3","inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_960.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.4","inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_961.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.4","inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_961.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.5","inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_962.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.5","inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_962.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.6","inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_963.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.6","inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_963.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.7","inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_964.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.7","inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_964.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_11":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_11_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_11_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1032_1046_1047":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1033_1044_1045":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1034_1043_1044":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1035_1042_1043":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1036_1041_1042":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1037_1040_1041":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1038_1039_1040":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_4_1045_1046":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032.out","inner_compute$add_1032_1046_1047.in0"],
          ["inner_compute$add_output_cgra_stencil_4_1045_1046.out","inner_compute$add_1032_1046_1047.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_11_write.0","inner_compute$add_1032_1046_1047.out"],
          ["inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033.out","inner_compute$add_1033_1044_1045.in0"],
          ["inner_compute$add_1034_1043_1044.out","inner_compute$add_1033_1044_1045.in1"],
          ["inner_compute$add_output_cgra_stencil_4_1045_1046.in1","inner_compute$add_1033_1044_1045.out"],
          ["inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034.out","inner_compute$add_1034_1043_1044.in0"],
          ["inner_compute$add_1035_1042_1043.out","inner_compute$add_1034_1043_1044.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035.out","inner_compute$add_1035_1042_1043.in0"],
          ["inner_compute$add_1036_1041_1042.out","inner_compute$add_1035_1042_1043.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036.out","inner_compute$add_1036_1041_1042.in0"],
          ["inner_compute$add_1037_1040_1041.out","inner_compute$add_1036_1041_1042.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037.out","inner_compute$add_1037_1040_1041.in0"],
          ["inner_compute$add_1038_1039_1040.out","inner_compute$add_1037_1040_1041.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038.out","inner_compute$add_1038_1039_1040.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039.out","inner_compute$add_1038_1039_1040.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.0","inner_compute$add_output_cgra_stencil_4_1045_1046.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.0","inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.0","inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.1","inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.1","inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.2","inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.2","inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.3","inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.3","inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.4","inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.4","inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.5","inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.5","inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.6","inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.6","inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.7","inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.7","inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_12":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_12_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_12_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1107_1121_1122":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1108_1119_1120":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1109_1118_1119":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1110_1117_1118":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1111_1116_1117":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1112_1115_1116":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1113_1114_1115":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_5_1120_1121":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1107":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1108":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1109":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1110":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1111":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1112":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1113":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1114":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1107.out","inner_compute$add_1107_1121_1122.in0"],
          ["inner_compute$add_output_cgra_stencil_5_1120_1121.out","inner_compute$add_1107_1121_1122.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_12_write.0","inner_compute$add_1107_1121_1122.out"],
          ["inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1108.out","inner_compute$add_1108_1119_1120.in0"],
          ["inner_compute$add_1109_1118_1119.out","inner_compute$add_1108_1119_1120.in1"],
          ["inner_compute$add_output_cgra_stencil_5_1120_1121.in1","inner_compute$add_1108_1119_1120.out"],
          ["inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1109.out","inner_compute$add_1109_1118_1119.in0"],
          ["inner_compute$add_1110_1117_1118.out","inner_compute$add_1109_1118_1119.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1110.out","inner_compute$add_1110_1117_1118.in0"],
          ["inner_compute$add_1111_1116_1117.out","inner_compute$add_1110_1117_1118.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1111.out","inner_compute$add_1111_1116_1117.in0"],
          ["inner_compute$add_1112_1115_1116.out","inner_compute$add_1111_1116_1117.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1112.out","inner_compute$add_1112_1115_1116.in0"],
          ["inner_compute$add_1113_1114_1115.out","inner_compute$add_1112_1115_1116.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1113.out","inner_compute$add_1113_1114_1115.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1114.out","inner_compute$add_1113_1114_1115.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.0","inner_compute$add_output_cgra_stencil_5_1120_1121.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.0","inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1107.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.0","inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1107.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.1","inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1108.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.1","inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1108.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.2","inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1109.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.2","inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1109.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.3","inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1110.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.3","inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1110.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.4","inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1111.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.4","inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1111.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.5","inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1112.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.5","inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1112.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.6","inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1113.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.6","inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1113.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.7","inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1114.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.7","inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1114.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_13":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_13_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_13_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1182_1196_1197":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1183_1194_1195":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1184_1193_1194":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1185_1192_1193":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1186_1191_1192":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1187_1190_1191":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1188_1189_1190":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_6_1195_1196":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1182":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1183":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1184":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1185":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1186":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1187":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1188":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1189":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1182.out","inner_compute$add_1182_1196_1197.in0"],
          ["inner_compute$add_output_cgra_stencil_6_1195_1196.out","inner_compute$add_1182_1196_1197.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_13_write.0","inner_compute$add_1182_1196_1197.out"],
          ["inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1183.out","inner_compute$add_1183_1194_1195.in0"],
          ["inner_compute$add_1184_1193_1194.out","inner_compute$add_1183_1194_1195.in1"],
          ["inner_compute$add_output_cgra_stencil_6_1195_1196.in1","inner_compute$add_1183_1194_1195.out"],
          ["inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1184.out","inner_compute$add_1184_1193_1194.in0"],
          ["inner_compute$add_1185_1192_1193.out","inner_compute$add_1184_1193_1194.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1185.out","inner_compute$add_1185_1192_1193.in0"],
          ["inner_compute$add_1186_1191_1192.out","inner_compute$add_1185_1192_1193.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1186.out","inner_compute$add_1186_1191_1192.in0"],
          ["inner_compute$add_1187_1190_1191.out","inner_compute$add_1186_1191_1192.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1187.out","inner_compute$add_1187_1190_1191.in0"],
          ["inner_compute$add_1188_1189_1190.out","inner_compute$add_1187_1190_1191.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1188.out","inner_compute$add_1188_1189_1190.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1189.out","inner_compute$add_1188_1189_1190.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.0","inner_compute$add_output_cgra_stencil_6_1195_1196.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.0","inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1182.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.0","inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1182.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.1","inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1183.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.1","inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1183.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.2","inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1184.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.2","inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1184.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.3","inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1185.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.3","inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1185.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.4","inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1186.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.4","inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1186.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.5","inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1187.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.5","inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1187.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.6","inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1188.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.6","inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1188.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.7","inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1189.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.7","inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1189.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_14":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_14_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_14_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1257_1271_1272":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1258_1269_1270":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1259_1268_1269":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1260_1267_1268":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1261_1266_1267":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1262_1265_1266":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1263_1264_1265":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_7_1270_1271":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257.out","inner_compute$add_1257_1271_1272.in0"],
          ["inner_compute$add_output_cgra_stencil_7_1270_1271.out","inner_compute$add_1257_1271_1272.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_14_write.0","inner_compute$add_1257_1271_1272.out"],
          ["inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258.out","inner_compute$add_1258_1269_1270.in0"],
          ["inner_compute$add_1259_1268_1269.out","inner_compute$add_1258_1269_1270.in1"],
          ["inner_compute$add_output_cgra_stencil_7_1270_1271.in1","inner_compute$add_1258_1269_1270.out"],
          ["inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259.out","inner_compute$add_1259_1268_1269.in0"],
          ["inner_compute$add_1260_1267_1268.out","inner_compute$add_1259_1268_1269.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260.out","inner_compute$add_1260_1267_1268.in0"],
          ["inner_compute$add_1261_1266_1267.out","inner_compute$add_1260_1267_1268.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261.out","inner_compute$add_1261_1266_1267.in0"],
          ["inner_compute$add_1262_1265_1266.out","inner_compute$add_1261_1266_1267.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262.out","inner_compute$add_1262_1265_1266.in0"],
          ["inner_compute$add_1263_1264_1265.out","inner_compute$add_1262_1265_1266.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263.out","inner_compute$add_1263_1264_1265.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264.out","inner_compute$add_1263_1264_1265.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.0","inner_compute$add_output_cgra_stencil_7_1270_1271.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.0","inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.0","inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.1","inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.1","inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.2","inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.2","inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.3","inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.3","inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.4","inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.4","inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.5","inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.5","inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.6","inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.6","inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.7","inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.7","inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_15":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_15_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_15_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1332_1346_1347":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1333_1344_1345":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1334_1343_1344":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1335_1342_1343":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1336_1341_1342":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1337_1340_1341":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1338_1339_1340":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_8_1345_1346":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1332":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1333":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1334":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1335":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1336":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1337":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1338":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1339":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1332.out","inner_compute$add_1332_1346_1347.in0"],
          ["inner_compute$add_output_cgra_stencil_8_1345_1346.out","inner_compute$add_1332_1346_1347.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_15_write.0","inner_compute$add_1332_1346_1347.out"],
          ["inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1333.out","inner_compute$add_1333_1344_1345.in0"],
          ["inner_compute$add_1334_1343_1344.out","inner_compute$add_1333_1344_1345.in1"],
          ["inner_compute$add_output_cgra_stencil_8_1345_1346.in1","inner_compute$add_1333_1344_1345.out"],
          ["inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1334.out","inner_compute$add_1334_1343_1344.in0"],
          ["inner_compute$add_1335_1342_1343.out","inner_compute$add_1334_1343_1344.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1335.out","inner_compute$add_1335_1342_1343.in0"],
          ["inner_compute$add_1336_1341_1342.out","inner_compute$add_1335_1342_1343.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1336.out","inner_compute$add_1336_1341_1342.in0"],
          ["inner_compute$add_1337_1340_1341.out","inner_compute$add_1336_1341_1342.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1337.out","inner_compute$add_1337_1340_1341.in0"],
          ["inner_compute$add_1338_1339_1340.out","inner_compute$add_1337_1340_1341.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1338.out","inner_compute$add_1338_1339_1340.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1339.out","inner_compute$add_1338_1339_1340.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.0","inner_compute$add_output_cgra_stencil_8_1345_1346.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.0","inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1332.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.0","inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1332.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.1","inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1333.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.1","inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1333.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.2","inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1334.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.2","inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1334.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.3","inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1335.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.3","inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1335.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.4","inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1336.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.4","inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1336.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.5","inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1337.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.5","inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1337.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.6","inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1338.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.6","inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1338.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.7","inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1339.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.7","inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1339.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__719":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_2_write.0","inner_compute$const_p0__719.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__728":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_3_write.0","inner_compute$const_p0__728.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__737":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_4_write.0","inner_compute$const_p0__737.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__746":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_5_write.0","inner_compute$const_p0__746.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_6_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__755":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_6_write.0","inner_compute$const_p0__755.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_7_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__764":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_7_write.0","inner_compute$const_p0__764.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_8":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_8_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_8_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_807_821_822":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_808_819_820":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_809_818_819":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_810_817_818":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_811_816_817":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_812_815_816":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_813_814_815":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_1_820_821":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_807":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_808":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_809":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_810":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_811":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_812":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_813":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_814":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_807.out","inner_compute$add_807_821_822.in0"],
          ["inner_compute$add_output_cgra_stencil_1_820_821.out","inner_compute$add_807_821_822.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_write.0","inner_compute$add_807_821_822.out"],
          ["inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_808.out","inner_compute$add_808_819_820.in0"],
          ["inner_compute$add_809_818_819.out","inner_compute$add_808_819_820.in1"],
          ["inner_compute$add_output_cgra_stencil_1_820_821.in1","inner_compute$add_808_819_820.out"],
          ["inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_809.out","inner_compute$add_809_818_819.in0"],
          ["inner_compute$add_810_817_818.out","inner_compute$add_809_818_819.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_810.out","inner_compute$add_810_817_818.in0"],
          ["inner_compute$add_811_816_817.out","inner_compute$add_810_817_818.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_811.out","inner_compute$add_811_816_817.in0"],
          ["inner_compute$add_812_815_816.out","inner_compute$add_811_816_817.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_812.out","inner_compute$add_812_815_816.in0"],
          ["inner_compute$add_813_814_815.out","inner_compute$add_812_815_816.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_813.out","inner_compute$add_813_814_815.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_814.out","inner_compute$add_813_814_815.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.0","inner_compute$add_output_cgra_stencil_1_820_821.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.0","inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_807.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.0","inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_807.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.1","inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_808.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.1","inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_808.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.2","inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_809.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.2","inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_809.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.3","inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_810.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.3","inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_810.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.4","inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_811.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.4","inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_811.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.5","inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_812.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.5","inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_812.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.6","inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_813.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.6","inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_813.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.7","inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_814.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.7","inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_814.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_9":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_9_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_9_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_882_896_897":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_883_894_895":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_884_893_894":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_885_892_893":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_886_891_892":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_887_890_891":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_888_889_890":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_2_895_896":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_883":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_884":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_885":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_886":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_887":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_888":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_889":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_882":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_882.out","inner_compute$add_882_896_897.in0"],
          ["inner_compute$add_output_cgra_stencil_2_895_896.out","inner_compute$add_882_896_897.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_9_write.0","inner_compute$add_882_896_897.out"],
          ["inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_883.out","inner_compute$add_883_894_895.in0"],
          ["inner_compute$add_884_893_894.out","inner_compute$add_883_894_895.in1"],
          ["inner_compute$add_output_cgra_stencil_2_895_896.in1","inner_compute$add_883_894_895.out"],
          ["inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_884.out","inner_compute$add_884_893_894.in0"],
          ["inner_compute$add_885_892_893.out","inner_compute$add_884_893_894.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_885.out","inner_compute$add_885_892_893.in0"],
          ["inner_compute$add_886_891_892.out","inner_compute$add_885_892_893.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_886.out","inner_compute$add_886_891_892.in0"],
          ["inner_compute$add_887_890_891.out","inner_compute$add_886_891_892.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_887.out","inner_compute$add_887_890_891.in0"],
          ["inner_compute$add_888_889_890.out","inner_compute$add_887_890_891.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_888.out","inner_compute$add_888_889_890.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_889.out","inner_compute$add_888_889_890.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.0","inner_compute$add_output_cgra_stencil_2_895_896.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.0","inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_883.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.0","inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_883.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.1","inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_884.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.1","inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_884.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.2","inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_885.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.2","inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_885.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.3","inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_886.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.3","inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_886.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.4","inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_887.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.4","inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_887.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.5","inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_888.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.5","inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_888.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.6","inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_889.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.6","inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_889.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.7","inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_882.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.7","inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_882.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_glb_stencil_op_hcompute_output_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_output_glb_stencil_write.0","self.output_cgra_stencil_op_hcompute_output_glb_stencil_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_glb_stencil.0"]
        ]
      },
      "hcompute_kernel_glb_stencil":{
        "type":["Record",[
          ["out_kernel_glb_stencil",["Array",16,"Bit"]],
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_glb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__701":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__701.out"]
        ]
      },
      "hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__710":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__710.out"]
        ]
      },
      "hcompute_output_cgra_stencil_10":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_957_971_972":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_958_969_970":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_959_968_969":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_960_967_968":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_961_966_967":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_962_965_966":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_963_964_965":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_3_970_971":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_17_input_cgra_stencil_17_957":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_18_input_cgra_stencil_18_958":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_19_input_cgra_stencil_19_959":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_20_input_cgra_stencil_20_960":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_21_input_cgra_stencil_21_961":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_22_input_cgra_stencil_22_962":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_23_input_cgra_stencil_23_963":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_24_input_cgra_stencil_24_964":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_17_input_cgra_stencil_17_957.out","add_957_971_972.in0"],
          ["add_output_cgra_stencil_3_970_971.out","add_957_971_972.in1"],
          ["self.out_output_cgra_stencil","add_957_971_972.out"],
          ["mul_kernel_cgra_stencil_18_input_cgra_stencil_18_958.out","add_958_969_970.in0"],
          ["add_959_968_969.out","add_958_969_970.in1"],
          ["add_output_cgra_stencil_3_970_971.in1","add_958_969_970.out"],
          ["mul_kernel_cgra_stencil_19_input_cgra_stencil_19_959.out","add_959_968_969.in0"],
          ["add_960_967_968.out","add_959_968_969.in1"],
          ["mul_kernel_cgra_stencil_20_input_cgra_stencil_20_960.out","add_960_967_968.in0"],
          ["add_961_966_967.out","add_960_967_968.in1"],
          ["mul_kernel_cgra_stencil_21_input_cgra_stencil_21_961.out","add_961_966_967.in0"],
          ["add_962_965_966.out","add_961_966_967.in1"],
          ["mul_kernel_cgra_stencil_22_input_cgra_stencil_22_962.out","add_962_965_966.in0"],
          ["add_963_964_965.out","add_962_965_966.in1"],
          ["mul_kernel_cgra_stencil_23_input_cgra_stencil_23_963.out","add_963_964_965.in0"],
          ["mul_kernel_cgra_stencil_24_input_cgra_stencil_24_964.out","add_963_964_965.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_3_970_971.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_957.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_957.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_958.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_958.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_959.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_959.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_960.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_960.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_961.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_961.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_962.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_962.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_963.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_963.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_964.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_964.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_11":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1032_1046_1047":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1033_1044_1045":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1034_1043_1044":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1035_1042_1043":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1036_1041_1042":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1037_1040_1041":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1038_1039_1040":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_4_1045_1046":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032.out","add_1032_1046_1047.in0"],
          ["add_output_cgra_stencil_4_1045_1046.out","add_1032_1046_1047.in1"],
          ["self.out_output_cgra_stencil","add_1032_1046_1047.out"],
          ["mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033.out","add_1033_1044_1045.in0"],
          ["add_1034_1043_1044.out","add_1033_1044_1045.in1"],
          ["add_output_cgra_stencil_4_1045_1046.in1","add_1033_1044_1045.out"],
          ["mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034.out","add_1034_1043_1044.in0"],
          ["add_1035_1042_1043.out","add_1034_1043_1044.in1"],
          ["mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035.out","add_1035_1042_1043.in0"],
          ["add_1036_1041_1042.out","add_1035_1042_1043.in1"],
          ["mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036.out","add_1036_1041_1042.in0"],
          ["add_1037_1040_1041.out","add_1036_1041_1042.in1"],
          ["mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037.out","add_1037_1040_1041.in0"],
          ["add_1038_1039_1040.out","add_1037_1040_1041.in1"],
          ["mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038.out","add_1038_1039_1040.in0"],
          ["mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039.out","add_1038_1039_1040.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_4_1045_1046.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_12":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1107_1121_1122":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1108_1119_1120":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1109_1118_1119":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1110_1117_1118":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1111_1116_1117":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1112_1115_1116":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1113_1114_1115":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_5_1120_1121":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1107":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1108":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1109":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1110":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1111":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1112":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1113":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1114":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1107.out","add_1107_1121_1122.in0"],
          ["add_output_cgra_stencil_5_1120_1121.out","add_1107_1121_1122.in1"],
          ["self.out_output_cgra_stencil","add_1107_1121_1122.out"],
          ["mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1108.out","add_1108_1119_1120.in0"],
          ["add_1109_1118_1119.out","add_1108_1119_1120.in1"],
          ["add_output_cgra_stencil_5_1120_1121.in1","add_1108_1119_1120.out"],
          ["mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1109.out","add_1109_1118_1119.in0"],
          ["add_1110_1117_1118.out","add_1109_1118_1119.in1"],
          ["mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1110.out","add_1110_1117_1118.in0"],
          ["add_1111_1116_1117.out","add_1110_1117_1118.in1"],
          ["mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1111.out","add_1111_1116_1117.in0"],
          ["add_1112_1115_1116.out","add_1111_1116_1117.in1"],
          ["mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1112.out","add_1112_1115_1116.in0"],
          ["add_1113_1114_1115.out","add_1112_1115_1116.in1"],
          ["mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1113.out","add_1113_1114_1115.in0"],
          ["mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1114.out","add_1113_1114_1115.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_5_1120_1121.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1107.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1107.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1108.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1108.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1109.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1109.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1110.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1110.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1111.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1111.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1112.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1112.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1113.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1113.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1114.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1114.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_13":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1182_1196_1197":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1183_1194_1195":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1184_1193_1194":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1185_1192_1193":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1186_1191_1192":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1187_1190_1191":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1188_1189_1190":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_6_1195_1196":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1182":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1183":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1184":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1185":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1186":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1187":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1188":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1189":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1182.out","add_1182_1196_1197.in0"],
          ["add_output_cgra_stencil_6_1195_1196.out","add_1182_1196_1197.in1"],
          ["self.out_output_cgra_stencil","add_1182_1196_1197.out"],
          ["mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1183.out","add_1183_1194_1195.in0"],
          ["add_1184_1193_1194.out","add_1183_1194_1195.in1"],
          ["add_output_cgra_stencil_6_1195_1196.in1","add_1183_1194_1195.out"],
          ["mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1184.out","add_1184_1193_1194.in0"],
          ["add_1185_1192_1193.out","add_1184_1193_1194.in1"],
          ["mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1185.out","add_1185_1192_1193.in0"],
          ["add_1186_1191_1192.out","add_1185_1192_1193.in1"],
          ["mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1186.out","add_1186_1191_1192.in0"],
          ["add_1187_1190_1191.out","add_1186_1191_1192.in1"],
          ["mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1187.out","add_1187_1190_1191.in0"],
          ["add_1188_1189_1190.out","add_1187_1190_1191.in1"],
          ["mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1188.out","add_1188_1189_1190.in0"],
          ["mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1189.out","add_1188_1189_1190.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_6_1195_1196.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1182.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1182.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1183.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1183.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1184.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1184.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1185.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1185.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1186.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1186.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1187.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1187.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1188.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1188.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1189.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1189.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_14":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1257_1271_1272":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1258_1269_1270":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1259_1268_1269":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1260_1267_1268":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1261_1266_1267":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1262_1265_1266":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1263_1264_1265":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_7_1270_1271":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257.out","add_1257_1271_1272.in0"],
          ["add_output_cgra_stencil_7_1270_1271.out","add_1257_1271_1272.in1"],
          ["self.out_output_cgra_stencil","add_1257_1271_1272.out"],
          ["mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258.out","add_1258_1269_1270.in0"],
          ["add_1259_1268_1269.out","add_1258_1269_1270.in1"],
          ["add_output_cgra_stencil_7_1270_1271.in1","add_1258_1269_1270.out"],
          ["mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259.out","add_1259_1268_1269.in0"],
          ["add_1260_1267_1268.out","add_1259_1268_1269.in1"],
          ["mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260.out","add_1260_1267_1268.in0"],
          ["add_1261_1266_1267.out","add_1260_1267_1268.in1"],
          ["mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261.out","add_1261_1266_1267.in0"],
          ["add_1262_1265_1266.out","add_1261_1266_1267.in1"],
          ["mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262.out","add_1262_1265_1266.in0"],
          ["add_1263_1264_1265.out","add_1262_1265_1266.in1"],
          ["mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263.out","add_1263_1264_1265.in0"],
          ["mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264.out","add_1263_1264_1265.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_7_1270_1271.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_15":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1332_1346_1347":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1333_1344_1345":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1334_1343_1344":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1335_1342_1343":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1336_1341_1342":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1337_1340_1341":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1338_1339_1340":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_8_1345_1346":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1332":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1333":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1334":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1335":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1336":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1337":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1338":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1339":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1332.out","add_1332_1346_1347.in0"],
          ["add_output_cgra_stencil_8_1345_1346.out","add_1332_1346_1347.in1"],
          ["self.out_output_cgra_stencil","add_1332_1346_1347.out"],
          ["mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1333.out","add_1333_1344_1345.in0"],
          ["add_1334_1343_1344.out","add_1333_1344_1345.in1"],
          ["add_output_cgra_stencil_8_1345_1346.in1","add_1333_1344_1345.out"],
          ["mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1334.out","add_1334_1343_1344.in0"],
          ["add_1335_1342_1343.out","add_1334_1343_1344.in1"],
          ["mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1335.out","add_1335_1342_1343.in0"],
          ["add_1336_1341_1342.out","add_1335_1342_1343.in1"],
          ["mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1336.out","add_1336_1341_1342.in0"],
          ["add_1337_1340_1341.out","add_1336_1341_1342.in1"],
          ["mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1337.out","add_1337_1340_1341.in0"],
          ["add_1338_1339_1340.out","add_1337_1340_1341.in1"],
          ["mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1338.out","add_1338_1339_1340.in0"],
          ["mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1339.out","add_1338_1339_1340.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_8_1345_1346.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1332.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1332.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1333.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1333.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1334.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1334.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1335.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1335.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1336.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1336.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1337.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1337.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1338.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1338.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1339.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1339.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__719":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__719.out"]
        ]
      },
      "hcompute_output_cgra_stencil_3":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__728":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__728.out"]
        ]
      },
      "hcompute_output_cgra_stencil_4":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__737":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__737.out"]
        ]
      },
      "hcompute_output_cgra_stencil_5":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__746":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__746.out"]
        ]
      },
      "hcompute_output_cgra_stencil_6":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__755":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__755.out"]
        ]
      },
      "hcompute_output_cgra_stencil_7":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__764":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__764.out"]
        ]
      },
      "hcompute_output_cgra_stencil_8":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_807_821_822":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_808_819_820":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_809_818_819":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_810_817_818":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_811_816_817":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_812_815_816":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_813_814_815":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_1_820_821":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_1_input_cgra_stencil_1_807":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_2_input_cgra_stencil_2_808":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_3_input_cgra_stencil_3_809":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_4_input_cgra_stencil_4_810":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_5_input_cgra_stencil_5_811":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_6_input_cgra_stencil_6_812":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_7_input_cgra_stencil_7_813":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_8_input_cgra_stencil_8_814":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_1_input_cgra_stencil_1_807.out","add_807_821_822.in0"],
          ["add_output_cgra_stencil_1_820_821.out","add_807_821_822.in1"],
          ["self.out_output_cgra_stencil","add_807_821_822.out"],
          ["mul_kernel_cgra_stencil_2_input_cgra_stencil_2_808.out","add_808_819_820.in0"],
          ["add_809_818_819.out","add_808_819_820.in1"],
          ["add_output_cgra_stencil_1_820_821.in1","add_808_819_820.out"],
          ["mul_kernel_cgra_stencil_3_input_cgra_stencil_3_809.out","add_809_818_819.in0"],
          ["add_810_817_818.out","add_809_818_819.in1"],
          ["mul_kernel_cgra_stencil_4_input_cgra_stencil_4_810.out","add_810_817_818.in0"],
          ["add_811_816_817.out","add_810_817_818.in1"],
          ["mul_kernel_cgra_stencil_5_input_cgra_stencil_5_811.out","add_811_816_817.in0"],
          ["add_812_815_816.out","add_811_816_817.in1"],
          ["mul_kernel_cgra_stencil_6_input_cgra_stencil_6_812.out","add_812_815_816.in0"],
          ["add_813_814_815.out","add_812_815_816.in1"],
          ["mul_kernel_cgra_stencil_7_input_cgra_stencil_7_813.out","add_813_814_815.in0"],
          ["mul_kernel_cgra_stencil_8_input_cgra_stencil_8_814.out","add_813_814_815.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_1_820_821.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_807.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_807.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_808.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_808.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_809.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_809.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_810.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_810.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_811.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_811.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_812.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_812.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_813.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_813.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_814.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_814.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_9":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_882_896_897":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_883_894_895":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_884_893_894":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_885_892_893":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_886_891_892":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_887_890_891":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_888_889_890":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_2_895_896":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_10_input_cgra_stencil_10_883":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_11_input_cgra_stencil_11_884":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_12_input_cgra_stencil_12_885":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_13_input_cgra_stencil_13_886":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_14_input_cgra_stencil_14_887":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_15_input_cgra_stencil_15_888":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_16_input_cgra_stencil_16_889":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_9_input_cgra_stencil_9_882":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_9_input_cgra_stencil_9_882.out","add_882_896_897.in0"],
          ["add_output_cgra_stencil_2_895_896.out","add_882_896_897.in1"],
          ["self.out_output_cgra_stencil","add_882_896_897.out"],
          ["mul_kernel_cgra_stencil_10_input_cgra_stencil_10_883.out","add_883_894_895.in0"],
          ["add_884_893_894.out","add_883_894_895.in1"],
          ["add_output_cgra_stencil_2_895_896.in1","add_883_894_895.out"],
          ["mul_kernel_cgra_stencil_11_input_cgra_stencil_11_884.out","add_884_893_894.in0"],
          ["add_885_892_893.out","add_884_893_894.in1"],
          ["mul_kernel_cgra_stencil_12_input_cgra_stencil_12_885.out","add_885_892_893.in0"],
          ["add_886_891_892.out","add_885_892_893.in1"],
          ["mul_kernel_cgra_stencil_13_input_cgra_stencil_13_886.out","add_886_891_892.in0"],
          ["add_887_890_891.out","add_886_891_892.in1"],
          ["mul_kernel_cgra_stencil_14_input_cgra_stencil_14_887.out","add_887_890_891.in0"],
          ["add_888_889_890.out","add_887_890_891.in1"],
          ["mul_kernel_cgra_stencil_15_input_cgra_stencil_15_888.out","add_888_889_890.in0"],
          ["mul_kernel_cgra_stencil_16_input_cgra_stencil_16_889.out","add_888_889_890.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_2_895_896.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_883.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_883.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_884.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_884.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_885.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_885.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_886.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_886.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_887.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_887.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_888.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_888.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_889.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_889.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_882.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_882.in1"]
        ]
      },
      "hcompute_output_glb_stencil":{
        "type":["Record",[
          ["out_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_glb_stencil","self.in0_output_cgra_stencil.0"]
        ]
      },
      "input_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_input_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_10_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_11_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_12_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_13_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_14_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_15_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_8_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_9_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_input_cgra_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16409],"cycle_stride":[32,64,4104],"delay":[0],"dimensionality":3,"extent":[2,64,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,128]},"in2agg_0":{"cycle_starting_addr":[16384],"cycle_stride":[8,64,4104],"dimensionality":3,"extent":[8,64,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[32,64,4104],"dimensionality":3,"extent":[2,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,128],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,8,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16410],"cycle_stride":[32,64,4104],"delay":[0],"dimensionality":3,"extent":[2,64,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,128]},"in2agg_0":{"cycle_starting_addr":[16385],"cycle_stride":[8,64,4104],"dimensionality":3,"extent":[8,64,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[32,64,4104],"dimensionality":3,"extent":[2,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,128],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,8,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16411],"cycle_stride":[32,64,4104],"delay":[0],"dimensionality":3,"extent":[2,64,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,128]},"in2agg_0":{"cycle_starting_addr":[16386],"cycle_stride":[8,64,4104],"dimensionality":3,"extent":[8,64,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[32,64,4104],"dimensionality":3,"extent":[2,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,128],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,8,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U3"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16412],"cycle_stride":[32,64,4104],"delay":[0],"dimensionality":3,"extent":[2,64,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,128]},"in2agg_0":{"cycle_starting_addr":[16387],"cycle_stride":[8,64,4104],"dimensionality":3,"extent":[8,64,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[32,64,4104],"dimensionality":3,"extent":[2,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,128],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,8,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U4"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16413],"cycle_stride":[32,64,4104],"delay":[0],"dimensionality":3,"extent":[2,64,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,128]},"in2agg_0":{"cycle_starting_addr":[16388],"cycle_stride":[8,64,4104],"dimensionality":3,"extent":[8,64,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[32,64,4104],"dimensionality":3,"extent":[2,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,128],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,8,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U5"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16414],"cycle_stride":[32,64,4104],"delay":[0],"dimensionality":3,"extent":[2,64,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,128]},"in2agg_0":{"cycle_starting_addr":[16389],"cycle_stride":[8,64,4104],"dimensionality":3,"extent":[8,64,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20477],"cycle_stride":[32,64,4104],"dimensionality":3,"extent":[2,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,128],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,8,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U6"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16415],"cycle_stride":[32,64,4104],"delay":[0],"dimensionality":3,"extent":[2,64,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,128]},"in2agg_0":{"cycle_starting_addr":[16390],"cycle_stride":[8,64,4104],"dimensionality":3,"extent":[8,64,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[32,64,4104],"dimensionality":3,"extent":[2,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,128],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,8,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U7"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16416],"cycle_stride":[32,64,4104],"delay":[0],"dimensionality":3,"extent":[2,64,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,128]},"in2agg_0":{"cycle_starting_addr":[16391],"cycle_stride":[8,64,4104],"dimensionality":3,"extent":[8,64,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[32,64,4104],"dimensionality":3,"extent":[2,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,128],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,8,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_input_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_1.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_2.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_3.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_4.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_5.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_6.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_7.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_0.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_1.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_2.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_3.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_4.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_5.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_6.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_7.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.7"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.0"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.1"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.2"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.3"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.4"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.5"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.6"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.7"],
          ["ub_input_cgra_stencil_BANK_0.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_1.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_2.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_3.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_4.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_5.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_6.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_7.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_0_clk_en_const.out","ub_input_cgra_stencil_BANK_0.clk_en"],
          ["ub_input_cgra_stencil_BANK_0_clk_en_const.out","ub_input_cgra_stencil_BANK_0.rst_n"],
          ["ub_input_cgra_stencil_BANK_1_clk_en_const.out","ub_input_cgra_stencil_BANK_1.clk_en"],
          ["ub_input_cgra_stencil_BANK_1_clk_en_const.out","ub_input_cgra_stencil_BANK_1.rst_n"],
          ["ub_input_cgra_stencil_BANK_2_clk_en_const.out","ub_input_cgra_stencil_BANK_2.clk_en"],
          ["ub_input_cgra_stencil_BANK_2_clk_en_const.out","ub_input_cgra_stencil_BANK_2.rst_n"],
          ["ub_input_cgra_stencil_BANK_3_clk_en_const.out","ub_input_cgra_stencil_BANK_3.clk_en"],
          ["ub_input_cgra_stencil_BANK_3_clk_en_const.out","ub_input_cgra_stencil_BANK_3.rst_n"],
          ["ub_input_cgra_stencil_BANK_4_clk_en_const.out","ub_input_cgra_stencil_BANK_4.clk_en"],
          ["ub_input_cgra_stencil_BANK_4_clk_en_const.out","ub_input_cgra_stencil_BANK_4.rst_n"],
          ["ub_input_cgra_stencil_BANK_5_clk_en_const.out","ub_input_cgra_stencil_BANK_5.clk_en"],
          ["ub_input_cgra_stencil_BANK_5_clk_en_const.out","ub_input_cgra_stencil_BANK_5.rst_n"],
          ["ub_input_cgra_stencil_BANK_6_clk_en_const.out","ub_input_cgra_stencil_BANK_6.clk_en"],
          ["ub_input_cgra_stencil_BANK_6_clk_en_const.out","ub_input_cgra_stencil_BANK_6.rst_n"],
          ["ub_input_cgra_stencil_BANK_7_clk_en_const.out","ub_input_cgra_stencil_BANK_7.clk_en"],
          ["ub_input_cgra_stencil_BANK_7_clk_en_const.out","ub_input_cgra_stencil_BANK_7.rst_n"]
        ]
      },
      "input_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_input_cgra_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_input_cgra_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_input_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U129":{
            "modref":"global.aff__U99"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U43":{
            "modref":"global.aff__U29"
          },
          "chain_en_const_U130":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ctrl__U28":{
            "modref":"global.affine_controller__U8",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U98":{
            "modref":"global.affine_controller__U44",
            "metadata":{"garnet_remove":true}
          },
          "input_glb_stencil_BANK_0_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","input_glb_stencil_BANK_0"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[16384],"cycle_stride":[1,8,64,4104,8208,16416],"dimensionality":6,"extent":[8,8,64,2,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,128,64,0,8192]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1,128],"dimensionality":2,"extent":[128,128],"write_data_starting_addr":[0],"write_data_stride":[1,128]}},"mode":"glb"}
          }
        },
        "connections":[
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U129.clk"],
          ["ctrl__U98.d","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U129.d"],
          ["input_glb_stencil_BANK_0_ubuf.read_addr_0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U129.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U43.clk"],
          ["ctrl__U28.d","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U43.d"],
          ["input_glb_stencil_BANK_0_ubuf.write_addr_0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U43.out"],
          ["input_glb_stencil_BANK_0_ubuf.chain_chain_en","chain_en_const_U130.out"],
          ["self.clk","ctrl__U28.clk"],
          ["self.reset","ctrl__U28.rst_n"],
          ["input_glb_stencil_BANK_0_ubuf.wen_0","ctrl__U28.valid"],
          ["self.clk","ctrl__U98.clk"],
          ["self.reset","ctrl__U98.rst_n"],
          ["input_glb_stencil_BANK_0_ubuf.ren_0","ctrl__U98.valid"],
          ["self.clk","input_glb_stencil_BANK_0_ubuf.clk"],
          ["self.op_hcompute_input_glb_stencil_write.0","input_glb_stencil_BANK_0_ubuf.data_in_0"],
          ["self.op_hcompute_input_cgra_stencil_read.0","input_glb_stencil_BANK_0_ubuf.data_out_0"],
          ["self.reset","input_glb_stencil_BANK_0_ubuf.rst_n"]
        ]
      },
      "kernel_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_kernel_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_10_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_11_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_12_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_13_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_14_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_15_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_8_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_9_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_kernel_cgra_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U131"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16409],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16384],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U132"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16473],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16448],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_10":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U141"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16538],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16513],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20477],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_10_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_11":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U142"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16602],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16577],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20477],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_11_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_12":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U143"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16666],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16641],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20477],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_12_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_13":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U144"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16730],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16705],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20477],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_13_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_14":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U145"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16794],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16769],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20477],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_14_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_15":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U146"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16858],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16833],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20477],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_15_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_16":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U147"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16411],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16386],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_16_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_17":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U148"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16475],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16450],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_17_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_18":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U149"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16539],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16514],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_18_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_19":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U150"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16603],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16578],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_19_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U133"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16537],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16512],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_20":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U151"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16667],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16642],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_20_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_21":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U152"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16731],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16706],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_21_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_22":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U153"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16795],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16770],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_22_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_23":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U154"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16859],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16834],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_23_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_24":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U155"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16412],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16387],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_24_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_25":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U156"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16476],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16451],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_25_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_26":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U157"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16540],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16515],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_26_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_27":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U158"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16604],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16579],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_27_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_28":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U159"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16668],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16643],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_28_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_29":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U160"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16732],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16707],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_29_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U134"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16601],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16576],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_30":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U161"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16796],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16771],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_30_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_31":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U162"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16860],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16835],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_31_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_32":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U163"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16413],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16388],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_32_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_33":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U164"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16477],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16452],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_33_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_34":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U165"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16541],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16516],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_34_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_35":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U166"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16605],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16580],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_35_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_36":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U167"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16669],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16644],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_36_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_37":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U168"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16733],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16708],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_37_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_38":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U169"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16797],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16772],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_38_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_39":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U170"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16861],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16836],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_39_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U135"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16665],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16640],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_40":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U171"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16414],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16389],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20477],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_40_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_41":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U172"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16478],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16453],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20477],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_41_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_42":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U173"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16542],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16517],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20477],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_42_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_43":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U174"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16606],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16581],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20477],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_43_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_44":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U175"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16670],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16645],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20477],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_44_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_45":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U176"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16734],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16709],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20477],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_45_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_46":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U177"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16798],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16773],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20477],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_46_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_47":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U178"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16862],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16837],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20477],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_47_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_48":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U179"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16415],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16390],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_48_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_49":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U180"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16479],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16454],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_49_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U136"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16729],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16704],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_50":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U181"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16543],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16518],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_50_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_51":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U182"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16607],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16582],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_51_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_52":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U183"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16671],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16646],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_52_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_53":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U184"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16735],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16710],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_53_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_54":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U185"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16799],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16774],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_54_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_55":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U186"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16863],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16838],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_55_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_56":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U187"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16416],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16391],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_56_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_57":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U188"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16480],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16455],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_57_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_58":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U189"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16544],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16519],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_58_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_59":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U190"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16608],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16583],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_59_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U137"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16793],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16768],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_60":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U191"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16672],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16647],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_60_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_61":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U192"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16736],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16711],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_61_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_62":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U193"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16800],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16775],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_62_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_63":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U194"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16864],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16839],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_63_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U138"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16857],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16832],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_8":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U139"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16410],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16385],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20477],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_8_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_9":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U140"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16474],"cycle_stride":[32,512,4104],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16449],"cycle_stride":[8,512,4104],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20477],"cycle_stride":[4,8,64,4104],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_9_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_kernel_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_1.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_10.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_11.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_12.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_13.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_14.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_15.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_16.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_17.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_18.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_19.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_2.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_20.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_21.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_22.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_23.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_24.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_25.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_26.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_27.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_28.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_29.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_3.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_30.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_31.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_32.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_33.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_34.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_35.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_36.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_37.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_38.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_39.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_4.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_40.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_41.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_42.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_43.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_44.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_45.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_46.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_47.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_48.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_49.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_5.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_50.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_51.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_52.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_53.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_54.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_55.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_56.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_57.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_58.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_59.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_6.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_60.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_61.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_62.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_63.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_7.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_8.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_9.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_0.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_1.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_10.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_11.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_12.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_13.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_14.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_15.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_16.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_17.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_18.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_19.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_2.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_20.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_21.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_22.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_23.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_24.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_25.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_26.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_27.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_28.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_29.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_3.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_30.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_31.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_32.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_33.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_34.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_35.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_36.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_37.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_38.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_39.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_4.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_40.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_41.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_42.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_43.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_44.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_45.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_46.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_47.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_48.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_49.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_5.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_50.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_51.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_52.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_53.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_54.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_55.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_56.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_57.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_58.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_59.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_6.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_60.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_61.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_62.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_63.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_7.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_8.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_9.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_16.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.0"],
          ["ub_kernel_cgra_stencil_BANK_17.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.1"],
          ["ub_kernel_cgra_stencil_BANK_18.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.2"],
          ["ub_kernel_cgra_stencil_BANK_19.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.3"],
          ["ub_kernel_cgra_stencil_BANK_20.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.4"],
          ["ub_kernel_cgra_stencil_BANK_21.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.5"],
          ["ub_kernel_cgra_stencil_BANK_23.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.6"],
          ["ub_kernel_cgra_stencil_BANK_22.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.7"],
          ["ub_kernel_cgra_stencil_BANK_24.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.0"],
          ["ub_kernel_cgra_stencil_BANK_25.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.1"],
          ["ub_kernel_cgra_stencil_BANK_26.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.2"],
          ["ub_kernel_cgra_stencil_BANK_27.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.3"],
          ["ub_kernel_cgra_stencil_BANK_28.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.4"],
          ["ub_kernel_cgra_stencil_BANK_29.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.5"],
          ["ub_kernel_cgra_stencil_BANK_31.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.6"],
          ["ub_kernel_cgra_stencil_BANK_30.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.7"],
          ["ub_kernel_cgra_stencil_BANK_32.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.0"],
          ["ub_kernel_cgra_stencil_BANK_33.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.1"],
          ["ub_kernel_cgra_stencil_BANK_34.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.2"],
          ["ub_kernel_cgra_stencil_BANK_35.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.3"],
          ["ub_kernel_cgra_stencil_BANK_36.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.4"],
          ["ub_kernel_cgra_stencil_BANK_37.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.5"],
          ["ub_kernel_cgra_stencil_BANK_39.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.6"],
          ["ub_kernel_cgra_stencil_BANK_38.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.7"],
          ["ub_kernel_cgra_stencil_BANK_40.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.0"],
          ["ub_kernel_cgra_stencil_BANK_41.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.1"],
          ["ub_kernel_cgra_stencil_BANK_42.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.2"],
          ["ub_kernel_cgra_stencil_BANK_43.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.3"],
          ["ub_kernel_cgra_stencil_BANK_44.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.4"],
          ["ub_kernel_cgra_stencil_BANK_45.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.5"],
          ["ub_kernel_cgra_stencil_BANK_47.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.6"],
          ["ub_kernel_cgra_stencil_BANK_46.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.7"],
          ["ub_kernel_cgra_stencil_BANK_48.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.0"],
          ["ub_kernel_cgra_stencil_BANK_49.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.1"],
          ["ub_kernel_cgra_stencil_BANK_50.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.2"],
          ["ub_kernel_cgra_stencil_BANK_51.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.3"],
          ["ub_kernel_cgra_stencil_BANK_52.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.4"],
          ["ub_kernel_cgra_stencil_BANK_53.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.5"],
          ["ub_kernel_cgra_stencil_BANK_55.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.6"],
          ["ub_kernel_cgra_stencil_BANK_54.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.7"],
          ["ub_kernel_cgra_stencil_BANK_56.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.0"],
          ["ub_kernel_cgra_stencil_BANK_57.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.1"],
          ["ub_kernel_cgra_stencil_BANK_58.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.2"],
          ["ub_kernel_cgra_stencil_BANK_59.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.3"],
          ["ub_kernel_cgra_stencil_BANK_60.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.4"],
          ["ub_kernel_cgra_stencil_BANK_61.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.5"],
          ["ub_kernel_cgra_stencil_BANK_63.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.6"],
          ["ub_kernel_cgra_stencil_BANK_62.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.7"],
          ["ub_kernel_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.0"],
          ["ub_kernel_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.1"],
          ["ub_kernel_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.2"],
          ["ub_kernel_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.3"],
          ["ub_kernel_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.4"],
          ["ub_kernel_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.5"],
          ["ub_kernel_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.6"],
          ["ub_kernel_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.7"],
          ["ub_kernel_cgra_stencil_BANK_9.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.0"],
          ["ub_kernel_cgra_stencil_BANK_10.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.1"],
          ["ub_kernel_cgra_stencil_BANK_11.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.2"],
          ["ub_kernel_cgra_stencil_BANK_12.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.3"],
          ["ub_kernel_cgra_stencil_BANK_13.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.4"],
          ["ub_kernel_cgra_stencil_BANK_15.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.5"],
          ["ub_kernel_cgra_stencil_BANK_14.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.6"],
          ["ub_kernel_cgra_stencil_BANK_8.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.7"],
          ["ub_kernel_cgra_stencil_BANK_0.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_1.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_10.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_11.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_12.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_13.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_14.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_15.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_16.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_17.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_18.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_19.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_2.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_20.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_21.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_22.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_23.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_24.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_25.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_26.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_27.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_28.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_29.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_3.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_30.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_31.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_32.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_33.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_34.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_35.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_36.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_37.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_38.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_39.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_4.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_40.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_41.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_42.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_43.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_44.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_45.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_46.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_47.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_48.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_49.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_5.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_50.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_51.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_52.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_53.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_54.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_55.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_56.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_57.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_58.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_59.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_6.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_60.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_61.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_62.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_63.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_7.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_8.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_9.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_0_clk_en_const.out","ub_kernel_cgra_stencil_BANK_0.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_0_clk_en_const.out","ub_kernel_cgra_stencil_BANK_0.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_1_clk_en_const.out","ub_kernel_cgra_stencil_BANK_1.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_1_clk_en_const.out","ub_kernel_cgra_stencil_BANK_1.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_10_clk_en_const.out","ub_kernel_cgra_stencil_BANK_10.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_10_clk_en_const.out","ub_kernel_cgra_stencil_BANK_10.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_11_clk_en_const.out","ub_kernel_cgra_stencil_BANK_11.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_11_clk_en_const.out","ub_kernel_cgra_stencil_BANK_11.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_12_clk_en_const.out","ub_kernel_cgra_stencil_BANK_12.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_12_clk_en_const.out","ub_kernel_cgra_stencil_BANK_12.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_13_clk_en_const.out","ub_kernel_cgra_stencil_BANK_13.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_13_clk_en_const.out","ub_kernel_cgra_stencil_BANK_13.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_14_clk_en_const.out","ub_kernel_cgra_stencil_BANK_14.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_14_clk_en_const.out","ub_kernel_cgra_stencil_BANK_14.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_15_clk_en_const.out","ub_kernel_cgra_stencil_BANK_15.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_15_clk_en_const.out","ub_kernel_cgra_stencil_BANK_15.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_16_clk_en_const.out","ub_kernel_cgra_stencil_BANK_16.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_16_clk_en_const.out","ub_kernel_cgra_stencil_BANK_16.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_17_clk_en_const.out","ub_kernel_cgra_stencil_BANK_17.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_17_clk_en_const.out","ub_kernel_cgra_stencil_BANK_17.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_18_clk_en_const.out","ub_kernel_cgra_stencil_BANK_18.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_18_clk_en_const.out","ub_kernel_cgra_stencil_BANK_18.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_19_clk_en_const.out","ub_kernel_cgra_stencil_BANK_19.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_19_clk_en_const.out","ub_kernel_cgra_stencil_BANK_19.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_2_clk_en_const.out","ub_kernel_cgra_stencil_BANK_2.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_2_clk_en_const.out","ub_kernel_cgra_stencil_BANK_2.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_20_clk_en_const.out","ub_kernel_cgra_stencil_BANK_20.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_20_clk_en_const.out","ub_kernel_cgra_stencil_BANK_20.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_21_clk_en_const.out","ub_kernel_cgra_stencil_BANK_21.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_21_clk_en_const.out","ub_kernel_cgra_stencil_BANK_21.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_22_clk_en_const.out","ub_kernel_cgra_stencil_BANK_22.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_22_clk_en_const.out","ub_kernel_cgra_stencil_BANK_22.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_23_clk_en_const.out","ub_kernel_cgra_stencil_BANK_23.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_23_clk_en_const.out","ub_kernel_cgra_stencil_BANK_23.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_24_clk_en_const.out","ub_kernel_cgra_stencil_BANK_24.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_24_clk_en_const.out","ub_kernel_cgra_stencil_BANK_24.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_25_clk_en_const.out","ub_kernel_cgra_stencil_BANK_25.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_25_clk_en_const.out","ub_kernel_cgra_stencil_BANK_25.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_26_clk_en_const.out","ub_kernel_cgra_stencil_BANK_26.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_26_clk_en_const.out","ub_kernel_cgra_stencil_BANK_26.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_27_clk_en_const.out","ub_kernel_cgra_stencil_BANK_27.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_27_clk_en_const.out","ub_kernel_cgra_stencil_BANK_27.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_28_clk_en_const.out","ub_kernel_cgra_stencil_BANK_28.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_28_clk_en_const.out","ub_kernel_cgra_stencil_BANK_28.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_29_clk_en_const.out","ub_kernel_cgra_stencil_BANK_29.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_29_clk_en_const.out","ub_kernel_cgra_stencil_BANK_29.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_3_clk_en_const.out","ub_kernel_cgra_stencil_BANK_3.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_3_clk_en_const.out","ub_kernel_cgra_stencil_BANK_3.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_30_clk_en_const.out","ub_kernel_cgra_stencil_BANK_30.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_30_clk_en_const.out","ub_kernel_cgra_stencil_BANK_30.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_31_clk_en_const.out","ub_kernel_cgra_stencil_BANK_31.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_31_clk_en_const.out","ub_kernel_cgra_stencil_BANK_31.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_32_clk_en_const.out","ub_kernel_cgra_stencil_BANK_32.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_32_clk_en_const.out","ub_kernel_cgra_stencil_BANK_32.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_33_clk_en_const.out","ub_kernel_cgra_stencil_BANK_33.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_33_clk_en_const.out","ub_kernel_cgra_stencil_BANK_33.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_34_clk_en_const.out","ub_kernel_cgra_stencil_BANK_34.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_34_clk_en_const.out","ub_kernel_cgra_stencil_BANK_34.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_35_clk_en_const.out","ub_kernel_cgra_stencil_BANK_35.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_35_clk_en_const.out","ub_kernel_cgra_stencil_BANK_35.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_36_clk_en_const.out","ub_kernel_cgra_stencil_BANK_36.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_36_clk_en_const.out","ub_kernel_cgra_stencil_BANK_36.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_37_clk_en_const.out","ub_kernel_cgra_stencil_BANK_37.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_37_clk_en_const.out","ub_kernel_cgra_stencil_BANK_37.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_38_clk_en_const.out","ub_kernel_cgra_stencil_BANK_38.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_38_clk_en_const.out","ub_kernel_cgra_stencil_BANK_38.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_39_clk_en_const.out","ub_kernel_cgra_stencil_BANK_39.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_39_clk_en_const.out","ub_kernel_cgra_stencil_BANK_39.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_4_clk_en_const.out","ub_kernel_cgra_stencil_BANK_4.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_4_clk_en_const.out","ub_kernel_cgra_stencil_BANK_4.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_40_clk_en_const.out","ub_kernel_cgra_stencil_BANK_40.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_40_clk_en_const.out","ub_kernel_cgra_stencil_BANK_40.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_41_clk_en_const.out","ub_kernel_cgra_stencil_BANK_41.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_41_clk_en_const.out","ub_kernel_cgra_stencil_BANK_41.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_42_clk_en_const.out","ub_kernel_cgra_stencil_BANK_42.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_42_clk_en_const.out","ub_kernel_cgra_stencil_BANK_42.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_43_clk_en_const.out","ub_kernel_cgra_stencil_BANK_43.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_43_clk_en_const.out","ub_kernel_cgra_stencil_BANK_43.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_44_clk_en_const.out","ub_kernel_cgra_stencil_BANK_44.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_44_clk_en_const.out","ub_kernel_cgra_stencil_BANK_44.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_45_clk_en_const.out","ub_kernel_cgra_stencil_BANK_45.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_45_clk_en_const.out","ub_kernel_cgra_stencil_BANK_45.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_46_clk_en_const.out","ub_kernel_cgra_stencil_BANK_46.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_46_clk_en_const.out","ub_kernel_cgra_stencil_BANK_46.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_47_clk_en_const.out","ub_kernel_cgra_stencil_BANK_47.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_47_clk_en_const.out","ub_kernel_cgra_stencil_BANK_47.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_48_clk_en_const.out","ub_kernel_cgra_stencil_BANK_48.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_48_clk_en_const.out","ub_kernel_cgra_stencil_BANK_48.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_49_clk_en_const.out","ub_kernel_cgra_stencil_BANK_49.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_49_clk_en_const.out","ub_kernel_cgra_stencil_BANK_49.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_5_clk_en_const.out","ub_kernel_cgra_stencil_BANK_5.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_5_clk_en_const.out","ub_kernel_cgra_stencil_BANK_5.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_50_clk_en_const.out","ub_kernel_cgra_stencil_BANK_50.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_50_clk_en_const.out","ub_kernel_cgra_stencil_BANK_50.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_51_clk_en_const.out","ub_kernel_cgra_stencil_BANK_51.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_51_clk_en_const.out","ub_kernel_cgra_stencil_BANK_51.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_52_clk_en_const.out","ub_kernel_cgra_stencil_BANK_52.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_52_clk_en_const.out","ub_kernel_cgra_stencil_BANK_52.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_53_clk_en_const.out","ub_kernel_cgra_stencil_BANK_53.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_53_clk_en_const.out","ub_kernel_cgra_stencil_BANK_53.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_54_clk_en_const.out","ub_kernel_cgra_stencil_BANK_54.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_54_clk_en_const.out","ub_kernel_cgra_stencil_BANK_54.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_55_clk_en_const.out","ub_kernel_cgra_stencil_BANK_55.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_55_clk_en_const.out","ub_kernel_cgra_stencil_BANK_55.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_56_clk_en_const.out","ub_kernel_cgra_stencil_BANK_56.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_56_clk_en_const.out","ub_kernel_cgra_stencil_BANK_56.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_57_clk_en_const.out","ub_kernel_cgra_stencil_BANK_57.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_57_clk_en_const.out","ub_kernel_cgra_stencil_BANK_57.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_58_clk_en_const.out","ub_kernel_cgra_stencil_BANK_58.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_58_clk_en_const.out","ub_kernel_cgra_stencil_BANK_58.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_59_clk_en_const.out","ub_kernel_cgra_stencil_BANK_59.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_59_clk_en_const.out","ub_kernel_cgra_stencil_BANK_59.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_6_clk_en_const.out","ub_kernel_cgra_stencil_BANK_6.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_6_clk_en_const.out","ub_kernel_cgra_stencil_BANK_6.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_60_clk_en_const.out","ub_kernel_cgra_stencil_BANK_60.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_60_clk_en_const.out","ub_kernel_cgra_stencil_BANK_60.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_61_clk_en_const.out","ub_kernel_cgra_stencil_BANK_61.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_61_clk_en_const.out","ub_kernel_cgra_stencil_BANK_61.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_62_clk_en_const.out","ub_kernel_cgra_stencil_BANK_62.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_62_clk_en_const.out","ub_kernel_cgra_stencil_BANK_62.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_63_clk_en_const.out","ub_kernel_cgra_stencil_BANK_63.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_63_clk_en_const.out","ub_kernel_cgra_stencil_BANK_63.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_7_clk_en_const.out","ub_kernel_cgra_stencil_BANK_7.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_7_clk_en_const.out","ub_kernel_cgra_stencil_BANK_7.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_8_clk_en_const.out","ub_kernel_cgra_stencil_BANK_8.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_8_clk_en_const.out","ub_kernel_cgra_stencil_BANK_8.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_9_clk_en_const.out","ub_kernel_cgra_stencil_BANK_9.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_9_clk_en_const.out","ub_kernel_cgra_stencil_BANK_9.rst_n"]
        ]
      },
      "kernel_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_kernel_cgra_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_kernel_cgra_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_kernel_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U331":{
            "modref":"global.aff__U297"
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U230":{
            "modref":"global.aff__U216"
          },
          "chain_en_const_U332":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ctrl__U215":{
            "modref":"global.affine_controller__U195",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U296":{
            "modref":"global.affine_controller__U231",
            "metadata":{"garnet_remove":true}
          },
          "kernel_glb_stencil_BANK_0_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","kernel_glb_stencil_BANK_0"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[16384],"cycle_stride":[1,64,4104,8208,16416],"dimensionality":5,"extent":[64,64,2,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,128,8192,64,0]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1,128],"dimensionality":2,"extent":[128,128],"write_data_starting_addr":[0],"write_data_stride":[1,128]}},"mode":"glb"}
          }
        },
        "connections":[
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U331.clk"],
          ["ctrl__U296.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U331.d"],
          ["kernel_glb_stencil_BANK_0_ubuf.read_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U331.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U230.clk"],
          ["ctrl__U215.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U230.d"],
          ["kernel_glb_stencil_BANK_0_ubuf.write_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U230.out"],
          ["kernel_glb_stencil_BANK_0_ubuf.chain_chain_en","chain_en_const_U332.out"],
          ["self.clk","ctrl__U215.clk"],
          ["self.reset","ctrl__U215.rst_n"],
          ["kernel_glb_stencil_BANK_0_ubuf.wen_0","ctrl__U215.valid"],
          ["self.clk","ctrl__U296.clk"],
          ["self.reset","ctrl__U296.rst_n"],
          ["kernel_glb_stencil_BANK_0_ubuf.ren_0","ctrl__U296.valid"],
          ["self.clk","kernel_glb_stencil_BANK_0_ubuf.clk"],
          ["self.op_hcompute_kernel_glb_stencil_write.0","kernel_glb_stencil_BANK_0_ubuf.data_in_0"],
          ["self.op_hcompute_kernel_cgra_stencil_read.0","kernel_glb_stencil_BANK_0_ubuf.data_out_0"],
          ["self.reset","kernel_glb_stencil_BANK_0_ubuf.rst_n"]
        ]
      },
      "matmul":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["input_host_stencil_op_hcompute_input_glb_stencil_read_en","Bit"],
          ["input_host_stencil_op_hcompute_input_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_en","Bit"],
          ["kernel_host_stencil_op_hcompute_kernel_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U458":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U463":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "input_cgra_stencil":{
            "modref":"global.input_cgra_stencil_ub"
          },
          "input_glb_stencil":{
            "modref":"global.input_glb_stencil_ub"
          },
          "kernel_cgra_stencil":{
            "modref":"global.kernel_cgra_stencil_ub"
          },
          "kernel_glb_stencil":{
            "modref":"global.kernel_glb_stencil_ub"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U452"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U450"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[57400],"cycle_stride":[1,128],"dimensionality":2,"extent":[128,128]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U451"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U453"
          },
          "op_hcompute_input_cgra_stencil":{
            "modref":"global.cu_op_hcompute_input_cgra_stencil"
          },
          "op_hcompute_input_glb_stencil":{
            "modref":"global.cu_op_hcompute_input_glb_stencil"
          },
          "op_hcompute_input_glb_stencil_exe_start":{
            "modref":"global.op_hcompute_input_glb_stencil_exe_start_pt__U461"
          },
          "op_hcompute_input_glb_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U459"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,128],"dimensionality":2,"extent":[128,128]}},"mode":"lake"}
          },
          "op_hcompute_input_glb_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_input_glb_stencil_read_start":{
            "modref":"global.op_hcompute_input_glb_stencil_read_start_pt__U460"
          },
          "op_hcompute_input_glb_stencil_write_start":{
            "modref":"global.op_hcompute_input_glb_stencil_write_start_pt__U462"
          },
          "op_hcompute_kernel_cgra_stencil":{
            "modref":"global.cu_op_hcompute_kernel_cgra_stencil"
          },
          "op_hcompute_kernel_glb_stencil":{
            "modref":"global.cu_op_hcompute_kernel_glb_stencil"
          },
          "op_hcompute_kernel_glb_stencil_exe_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_exe_start_pt__U456"
          },
          "op_hcompute_kernel_glb_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U454"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,128],"dimensionality":2,"extent":[128,128]}},"mode":"lake"}
          },
          "op_hcompute_kernel_glb_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_kernel_glb_stencil_read_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_read_start_pt__U455"
          },
          "op_hcompute_kernel_glb_stencil_write_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_write_start_pt__U457"
          },
          "op_hcompute_output_cgra_stencil":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil"
          },
          "op_hcompute_output_cgra_stencil_1":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_1"
          },
          "op_hcompute_output_cgra_stencil_10":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_10"
          },
          "op_hcompute_output_cgra_stencil_11":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_11"
          },
          "op_hcompute_output_cgra_stencil_12":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_12"
          },
          "op_hcompute_output_cgra_stencil_13":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_13"
          },
          "op_hcompute_output_cgra_stencil_14":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_14"
          },
          "op_hcompute_output_cgra_stencil_15":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_15"
          },
          "op_hcompute_output_cgra_stencil_2":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_2"
          },
          "op_hcompute_output_cgra_stencil_3":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_3"
          },
          "op_hcompute_output_cgra_stencil_4":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_4"
          },
          "op_hcompute_output_cgra_stencil_5":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_5"
          },
          "op_hcompute_output_cgra_stencil_6":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_6"
          },
          "op_hcompute_output_cgra_stencil_7":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_7"
          },
          "op_hcompute_output_cgra_stencil_8":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_8"
          },
          "op_hcompute_output_cgra_stencil_9":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_9"
          },
          "op_hcompute_output_glb_stencil":{
            "modref":"global.cu_op_hcompute_output_glb_stencil"
          },
          "output_cgra_stencil":{
            "modref":"global.output_cgra_stencil_ub"
          },
          "output_glb_stencil":{
            "modref":"global.output_glb_stencil_ub"
          }
        },
        "connections":[
          ["self.clk","_U458.clk"],
          ["self.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read.0","_U458.in"],
          ["self.clk","_U463.clk"],
          ["self.input_host_stencil_op_hcompute_input_glb_stencil_read.0","_U463.in"],
          ["self.clk","input_cgra_stencil.clk"],
          ["op_hcompute_input_cgra_stencil.input_cgra_stencil_op_hcompute_input_cgra_stencil_write","input_cgra_stencil.op_hcompute_input_cgra_stencil_write"],
          ["op_hcompute_output_cgra_stencil_10.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_10_read"],
          ["op_hcompute_output_cgra_stencil_11.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_11_read"],
          ["op_hcompute_output_cgra_stencil_12.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_12_read"],
          ["op_hcompute_output_cgra_stencil_13.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_13_read"],
          ["op_hcompute_output_cgra_stencil_14.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_14_read"],
          ["op_hcompute_output_cgra_stencil_15.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_15_read"],
          ["op_hcompute_output_cgra_stencil_8.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_8_read"],
          ["op_hcompute_output_cgra_stencil_9.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_9_read"],
          ["self.reset","input_cgra_stencil.reset"],
          ["self.clk","input_glb_stencil.clk"],
          ["op_hcompute_input_cgra_stencil.input_glb_stencil_op_hcompute_input_cgra_stencil_read","input_glb_stencil.op_hcompute_input_cgra_stencil_read"],
          ["op_hcompute_input_glb_stencil.input_glb_stencil_op_hcompute_input_glb_stencil_write","input_glb_stencil.op_hcompute_input_glb_stencil_write"],
          ["self.reset","input_glb_stencil.reset"],
          ["self.clk","kernel_cgra_stencil.clk"],
          ["op_hcompute_kernel_cgra_stencil.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write","kernel_cgra_stencil.op_hcompute_kernel_cgra_stencil_write"],
          ["op_hcompute_output_cgra_stencil_10.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_10_read"],
          ["op_hcompute_output_cgra_stencil_11.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_11_read"],
          ["op_hcompute_output_cgra_stencil_12.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_12_read"],
          ["op_hcompute_output_cgra_stencil_13.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_13_read"],
          ["op_hcompute_output_cgra_stencil_14.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_14_read"],
          ["op_hcompute_output_cgra_stencil_15.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_15_read"],
          ["op_hcompute_output_cgra_stencil_8.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_8_read"],
          ["op_hcompute_output_cgra_stencil_9.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_9_read"],
          ["self.reset","kernel_cgra_stencil.reset"],
          ["self.clk","kernel_glb_stencil.clk"],
          ["op_hcompute_kernel_cgra_stencil.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_read","kernel_glb_stencil.op_hcompute_kernel_cgra_stencil_read"],
          ["op_hcompute_kernel_glb_stencil.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_write","kernel_glb_stencil.op_hcompute_kernel_glb_stencil_write"],
          ["self.reset","kernel_glb_stencil.reset"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["output_glb_stencil.op_hcompute_hw_output_stencil_read","op_hcompute_hw_output_stencil.output_glb_stencil_op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_hw_output_stencil_port_controller.stencil_valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"],
          ["self.clk","op_hcompute_input_cgra_stencil.clk"],
          ["self.clk","op_hcompute_input_glb_stencil.clk"],
          ["self.input_host_stencil_op_hcompute_input_glb_stencil_read","op_hcompute_input_glb_stencil.input_host_stencil_op_hcompute_input_glb_stencil_read"],
          ["op_hcompute_input_glb_stencil_port_controller.stencil_valid","op_hcompute_input_glb_stencil_exe_start.in"],
          ["self.clk","op_hcompute_input_glb_stencil_port_controller.clk"],
          ["op_hcompute_input_glb_stencil_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_input_glb_stencil_port_controller.flush"],
          ["op_hcompute_input_glb_stencil_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_port_controller.rst_n"],
          ["op_hcompute_input_glb_stencil_read_start.in","op_hcompute_input_glb_stencil_port_controller.stencil_valid"],
          ["op_hcompute_input_glb_stencil_write_start.in","op_hcompute_input_glb_stencil_port_controller.stencil_valid"],
          ["self.input_host_stencil_op_hcompute_input_glb_stencil_read_en","op_hcompute_input_glb_stencil_read_start.out"],
          ["self.clk","op_hcompute_kernel_cgra_stencil.clk"],
          ["self.clk","op_hcompute_kernel_glb_stencil.clk"],
          ["self.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read","op_hcompute_kernel_glb_stencil.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read"],
          ["op_hcompute_kernel_glb_stencil_port_controller.stencil_valid","op_hcompute_kernel_glb_stencil_exe_start.in"],
          ["self.clk","op_hcompute_kernel_glb_stencil_port_controller.clk"],
          ["op_hcompute_kernel_glb_stencil_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_kernel_glb_stencil_port_controller.flush"],
          ["op_hcompute_kernel_glb_stencil_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_port_controller.rst_n"],
          ["op_hcompute_kernel_glb_stencil_read_start.in","op_hcompute_kernel_glb_stencil_port_controller.stencil_valid"],
          ["op_hcompute_kernel_glb_stencil_write_start.in","op_hcompute_kernel_glb_stencil_port_controller.stencil_valid"],
          ["self.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_en","op_hcompute_kernel_glb_stencil_read_start.out"],
          ["self.clk","op_hcompute_output_cgra_stencil.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_write","op_hcompute_output_cgra_stencil.output_cgra_stencil_op_hcompute_output_cgra_stencil_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_1.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_1_write","op_hcompute_output_cgra_stencil_1.output_cgra_stencil_op_hcompute_output_cgra_stencil_1_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_10.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_10_read","op_hcompute_output_cgra_stencil_10.output_cgra_stencil_op_hcompute_output_cgra_stencil_10_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_10_write","op_hcompute_output_cgra_stencil_10.output_cgra_stencil_op_hcompute_output_cgra_stencil_10_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_11.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_11_read","op_hcompute_output_cgra_stencil_11.output_cgra_stencil_op_hcompute_output_cgra_stencil_11_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_11_write","op_hcompute_output_cgra_stencil_11.output_cgra_stencil_op_hcompute_output_cgra_stencil_11_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_12.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_12_read","op_hcompute_output_cgra_stencil_12.output_cgra_stencil_op_hcompute_output_cgra_stencil_12_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_12_write","op_hcompute_output_cgra_stencil_12.output_cgra_stencil_op_hcompute_output_cgra_stencil_12_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_13.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_13_read","op_hcompute_output_cgra_stencil_13.output_cgra_stencil_op_hcompute_output_cgra_stencil_13_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_13_write","op_hcompute_output_cgra_stencil_13.output_cgra_stencil_op_hcompute_output_cgra_stencil_13_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_14.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_14_read","op_hcompute_output_cgra_stencil_14.output_cgra_stencil_op_hcompute_output_cgra_stencil_14_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_14_write","op_hcompute_output_cgra_stencil_14.output_cgra_stencil_op_hcompute_output_cgra_stencil_14_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_15.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_15_read","op_hcompute_output_cgra_stencil_15.output_cgra_stencil_op_hcompute_output_cgra_stencil_15_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_15_write","op_hcompute_output_cgra_stencil_15.output_cgra_stencil_op_hcompute_output_cgra_stencil_15_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_2.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_2_write","op_hcompute_output_cgra_stencil_2.output_cgra_stencil_op_hcompute_output_cgra_stencil_2_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_3.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_3_write","op_hcompute_output_cgra_stencil_3.output_cgra_stencil_op_hcompute_output_cgra_stencil_3_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_4.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_4_write","op_hcompute_output_cgra_stencil_4.output_cgra_stencil_op_hcompute_output_cgra_stencil_4_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_5.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_5_write","op_hcompute_output_cgra_stencil_5.output_cgra_stencil_op_hcompute_output_cgra_stencil_5_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_6.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_6_write","op_hcompute_output_cgra_stencil_6.output_cgra_stencil_op_hcompute_output_cgra_stencil_6_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_7.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_7_write","op_hcompute_output_cgra_stencil_7.output_cgra_stencil_op_hcompute_output_cgra_stencil_7_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_8.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_8_read","op_hcompute_output_cgra_stencil_8.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_8_write","op_hcompute_output_cgra_stencil_8.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_9.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_9_read","op_hcompute_output_cgra_stencil_9.output_cgra_stencil_op_hcompute_output_cgra_stencil_9_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_9_write","op_hcompute_output_cgra_stencil_9.output_cgra_stencil_op_hcompute_output_cgra_stencil_9_write"],
          ["self.clk","op_hcompute_output_glb_stencil.clk"],
          ["output_cgra_stencil.op_hcompute_output_glb_stencil_read","op_hcompute_output_glb_stencil.output_cgra_stencil_op_hcompute_output_glb_stencil_read"],
          ["output_glb_stencil.op_hcompute_output_glb_stencil_write","op_hcompute_output_glb_stencil.output_glb_stencil_op_hcompute_output_glb_stencil_write"],
          ["self.clk","output_cgra_stencil.clk"],
          ["self.reset","output_cgra_stencil.reset"],
          ["self.clk","output_glb_stencil.clk"],
          ["self.reset","output_glb_stencil.reset"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U452":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U451":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U453":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_exe_start_pt__U461":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_read_start_pt__U460":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_write_start_pt__U462":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_exe_start_pt__U456":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_read_start_pt__U455":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_write_start_pt__U457":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "output_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_output_cgra_stencil_10_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_10_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_10_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_10_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_11_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_11_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_11_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_11_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_12_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_12_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_12_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_12_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_13_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_13_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_13_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_13_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_14_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_14_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_14_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_14_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_15_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_15_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_15_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_15_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_5_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_6_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_6_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_7_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_7_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_8_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_8_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_8_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_8_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_9_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_9_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_9_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_9_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_glb_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_glb_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_output_cgra_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U333"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16388],"cycle_stride":[4,8,8208],"delay":[0],"dimensionality":3,"extent":[2,64,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,128]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[20485],"cycle_stride":[4,8,64,4104,8208],"delay":[6],"dimensionality":5,"extent":[2,8,64,2,4],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,128]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[16384],"cycle_stride":[1,8,8208],"dimensionality":3,"extent":[8,64,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"in2agg_1":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104,8208],"dimensionality":5,"extent":[8,8,64,2,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,8,0,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104,8208],"dimensionality":5,"extent":[2,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,128],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,0]},"sram2tb_1":{"cycle_starting_addr":[28676],"cycle_stride":[32,64,8208],"dimensionality":3,"extent":[2,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,128],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104,8208],"dimensionality":5,"extent":[8,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[28680],"cycle_stride":[8,64,8208],"dimensionality":3,"extent":[8,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,8,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U334"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16388],"cycle_stride":[4,8,8208],"delay":[0],"dimensionality":3,"extent":[2,64,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,128]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[20485],"cycle_stride":[4,8,64,4104,8208],"delay":[6],"dimensionality":5,"extent":[2,8,64,2,4],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,128]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[16384],"cycle_stride":[1,8,8208],"dimensionality":3,"extent":[8,64,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"in2agg_1":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104,8208],"dimensionality":5,"extent":[8,8,64,2,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,8,0,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104,8208],"dimensionality":5,"extent":[2,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,128],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,0]},"sram2tb_1":{"cycle_starting_addr":[28679],"cycle_stride":[32,64,8208],"dimensionality":3,"extent":[2,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,128],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104,8208],"dimensionality":5,"extent":[8,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[28681],"cycle_stride":[8,64,8208],"dimensionality":3,"extent":[8,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,8,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U335"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16388],"cycle_stride":[4,8,8208],"delay":[0],"dimensionality":3,"extent":[2,64,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,128]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[20485],"cycle_stride":[4,8,64,4104,8208],"delay":[6],"dimensionality":5,"extent":[2,8,64,2,4],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,128]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[16384],"cycle_stride":[1,8,8208],"dimensionality":3,"extent":[8,64,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"in2agg_1":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104,8208],"dimensionality":5,"extent":[8,8,64,2,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,8,0,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104,8208],"dimensionality":5,"extent":[2,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,128],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,0]},"sram2tb_1":{"cycle_starting_addr":[28680],"cycle_stride":[32,64,8208],"dimensionality":3,"extent":[2,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,128],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104,8208],"dimensionality":5,"extent":[8,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[28682],"cycle_stride":[8,64,8208],"dimensionality":3,"extent":[8,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,8,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U336"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16388],"cycle_stride":[4,8,8208],"delay":[0],"dimensionality":3,"extent":[2,64,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,128]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[20485],"cycle_stride":[4,8,64,4104,8208],"delay":[6],"dimensionality":5,"extent":[2,8,64,2,4],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,128]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[16384],"cycle_stride":[1,8,8208],"dimensionality":3,"extent":[8,64,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"in2agg_1":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104,8208],"dimensionality":5,"extent":[8,8,64,2,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,8,0,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104,8208],"dimensionality":5,"extent":[2,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,128],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,0]},"sram2tb_1":{"cycle_starting_addr":[28680],"cycle_stride":[32,64,8208],"dimensionality":3,"extent":[2,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,128],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104,8208],"dimensionality":5,"extent":[8,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[28683],"cycle_stride":[8,64,8208],"dimensionality":3,"extent":[8,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,8,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U337"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16388],"cycle_stride":[4,8,8208],"delay":[0],"dimensionality":3,"extent":[2,64,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,128]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[20485],"cycle_stride":[4,8,64,4104,8208],"delay":[6],"dimensionality":5,"extent":[2,8,64,2,4],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,128]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[16384],"cycle_stride":[1,8,8208],"dimensionality":3,"extent":[8,64,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"in2agg_1":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104,8208],"dimensionality":5,"extent":[8,8,64,2,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,8,0,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104,8208],"dimensionality":5,"extent":[2,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,128],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,0]},"sram2tb_1":{"cycle_starting_addr":[28680],"cycle_stride":[32,64,8208],"dimensionality":3,"extent":[2,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,128],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104,8208],"dimensionality":5,"extent":[8,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[28684],"cycle_stride":[8,64,8208],"dimensionality":3,"extent":[8,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,8,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U338"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16388],"cycle_stride":[4,8,8208],"delay":[0],"dimensionality":3,"extent":[2,64,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,128]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[20485],"cycle_stride":[4,8,64,4104,8208],"delay":[6],"dimensionality":5,"extent":[2,8,64,2,4],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,128]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[16384],"cycle_stride":[1,8,8208],"dimensionality":3,"extent":[8,64,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"in2agg_1":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104,8208],"dimensionality":5,"extent":[8,8,64,2,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,8,0,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104,8208],"dimensionality":5,"extent":[2,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,128],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,0]},"sram2tb_1":{"cycle_starting_addr":[28683],"cycle_stride":[32,64,8208],"dimensionality":3,"extent":[2,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,128],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104,8208],"dimensionality":5,"extent":[8,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[28685],"cycle_stride":[8,64,8208],"dimensionality":3,"extent":[8,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,8,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U339"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16388],"cycle_stride":[4,8,8208],"delay":[0],"dimensionality":3,"extent":[2,64,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,128]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[20485],"cycle_stride":[4,8,64,4104,8208],"delay":[6],"dimensionality":5,"extent":[2,8,64,2,4],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,128]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[16384],"cycle_stride":[1,8,8208],"dimensionality":3,"extent":[8,64,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"in2agg_1":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104,8208],"dimensionality":5,"extent":[8,8,64,2,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,8,0,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104,8208],"dimensionality":5,"extent":[2,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,128],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,0]},"sram2tb_1":{"cycle_starting_addr":[28684],"cycle_stride":[32,64,8208],"dimensionality":3,"extent":[2,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,128],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104,8208],"dimensionality":5,"extent":[8,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[28686],"cycle_stride":[8,64,8208],"dimensionality":3,"extent":[8,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,8,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U340"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[16388],"cycle_stride":[4,8,8208],"delay":[0],"dimensionality":3,"extent":[2,64,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,128]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[20485],"cycle_stride":[4,8,64,4104,8208],"delay":[6],"dimensionality":5,"extent":[2,8,64,2,4],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,128]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[16384],"cycle_stride":[1,8,8208],"dimensionality":3,"extent":[8,64,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"in2agg_1":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104,8208],"dimensionality":5,"extent":[8,8,64,2,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,8,0,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4104,8208],"dimensionality":5,"extent":[2,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,128],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,0]},"sram2tb_1":{"cycle_starting_addr":[28684],"cycle_stride":[32,64,8208],"dimensionality":3,"extent":[2,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,128],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4104,8208],"dimensionality":5,"extent":[8,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[28687],"cycle_stride":[8,64,8208],"dimensionality":3,"extent":[8,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,8,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_output_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_1.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_2.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_3.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_4.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_5.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_6.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_7.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.0"],
          ["ub_output_cgra_stencil_BANK_2.data_in_1","self.op_hcompute_output_cgra_stencil_10_write.0"],
          ["ub_output_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.0"],
          ["ub_output_cgra_stencil_BANK_3.data_in_1","self.op_hcompute_output_cgra_stencil_11_write.0"],
          ["ub_output_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.0"],
          ["ub_output_cgra_stencil_BANK_4.data_in_1","self.op_hcompute_output_cgra_stencil_12_write.0"],
          ["ub_output_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.0"],
          ["ub_output_cgra_stencil_BANK_5.data_in_1","self.op_hcompute_output_cgra_stencil_13_write.0"],
          ["ub_output_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.0"],
          ["ub_output_cgra_stencil_BANK_6.data_in_1","self.op_hcompute_output_cgra_stencil_14_write.0"],
          ["ub_output_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.0"],
          ["ub_output_cgra_stencil_BANK_7.data_in_1","self.op_hcompute_output_cgra_stencil_15_write.0"],
          ["ub_output_cgra_stencil_BANK_1.data_in_0","self.op_hcompute_output_cgra_stencil_1_write.0"],
          ["ub_output_cgra_stencil_BANK_2.data_in_0","self.op_hcompute_output_cgra_stencil_2_write.0"],
          ["ub_output_cgra_stencil_BANK_3.data_in_0","self.op_hcompute_output_cgra_stencil_3_write.0"],
          ["ub_output_cgra_stencil_BANK_4.data_in_0","self.op_hcompute_output_cgra_stencil_4_write.0"],
          ["ub_output_cgra_stencil_BANK_5.data_in_0","self.op_hcompute_output_cgra_stencil_5_write.0"],
          ["ub_output_cgra_stencil_BANK_6.data_in_0","self.op_hcompute_output_cgra_stencil_6_write.0"],
          ["ub_output_cgra_stencil_BANK_7.data_in_0","self.op_hcompute_output_cgra_stencil_7_write.0"],
          ["ub_output_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.0"],
          ["ub_output_cgra_stencil_BANK_0.data_in_1","self.op_hcompute_output_cgra_stencil_8_write.0"],
          ["ub_output_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.0"],
          ["ub_output_cgra_stencil_BANK_1.data_in_1","self.op_hcompute_output_cgra_stencil_9_write.0"],
          ["ub_output_cgra_stencil_BANK_0.data_in_0","self.op_hcompute_output_cgra_stencil_write.0"],
          ["ub_output_cgra_stencil_BANK_0.data_out_1","self.op_hcompute_output_glb_stencil_read.0"],
          ["ub_output_cgra_stencil_BANK_0.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_1.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_2.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_3.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_4.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_5.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_6.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_7.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_1.data_out_1","ub_output_cgra_stencil_BANK_0.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_0_clk_en_const.out","ub_output_cgra_stencil_BANK_0.clk_en"],
          ["ub_output_cgra_stencil_BANK_0_clk_en_const.out","ub_output_cgra_stencil_BANK_0.rst_n"],
          ["ub_output_cgra_stencil_BANK_2.data_out_1","ub_output_cgra_stencil_BANK_1.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_1_clk_en_const.out","ub_output_cgra_stencil_BANK_1.clk_en"],
          ["ub_output_cgra_stencil_BANK_1_clk_en_const.out","ub_output_cgra_stencil_BANK_1.rst_n"],
          ["ub_output_cgra_stencil_BANK_3.data_out_1","ub_output_cgra_stencil_BANK_2.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_2_clk_en_const.out","ub_output_cgra_stencil_BANK_2.clk_en"],
          ["ub_output_cgra_stencil_BANK_2_clk_en_const.out","ub_output_cgra_stencil_BANK_2.rst_n"],
          ["ub_output_cgra_stencil_BANK_4.data_out_1","ub_output_cgra_stencil_BANK_3.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_3_clk_en_const.out","ub_output_cgra_stencil_BANK_3.clk_en"],
          ["ub_output_cgra_stencil_BANK_3_clk_en_const.out","ub_output_cgra_stencil_BANK_3.rst_n"],
          ["ub_output_cgra_stencil_BANK_5.data_out_1","ub_output_cgra_stencil_BANK_4.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_4_clk_en_const.out","ub_output_cgra_stencil_BANK_4.clk_en"],
          ["ub_output_cgra_stencil_BANK_4_clk_en_const.out","ub_output_cgra_stencil_BANK_4.rst_n"],
          ["ub_output_cgra_stencil_BANK_6.data_out_1","ub_output_cgra_stencil_BANK_5.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_5_clk_en_const.out","ub_output_cgra_stencil_BANK_5.clk_en"],
          ["ub_output_cgra_stencil_BANK_5_clk_en_const.out","ub_output_cgra_stencil_BANK_5.rst_n"],
          ["ub_output_cgra_stencil_BANK_7.data_out_1","ub_output_cgra_stencil_BANK_6.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_6_clk_en_const.out","ub_output_cgra_stencil_BANK_6.clk_en"],
          ["ub_output_cgra_stencil_BANK_6_clk_en_const.out","ub_output_cgra_stencil_BANK_6.rst_n"],
          ["ub_output_cgra_stencil_BANK_7_clk_en_const.out","ub_output_cgra_stencil_BANK_7.clk_en"],
          ["ub_output_cgra_stencil_BANK_7_clk_en_const.out","ub_output_cgra_stencil_BANK_7.rst_n"]
        ]
      },
      "output_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_output_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U448":{
            "modref":"global.aff__U434"
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U412":{
            "modref":"global.aff__U386"
          },
          "chain_en_const_U449":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ctrl__U385":{
            "modref":"global.affine_controller__U341",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U433":{
            "modref":"global.affine_controller__U413",
            "metadata":{"garnet_remove":true}
          },
          "output_glb_stencil_BANK_0_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","output_glb_stencil_BANK_0"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[57400],"cycle_stride":[1,128],"dimensionality":2,"extent":[128,128],"read_data_starting_addr":[0],"read_data_stride":[1,128]},"in2glb_0":{"cycle_starting_addr":[28680],"cycle_stride":[1,8,64,8208,16416],"dimensionality":5,"extent":[8,8,64,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,8,128,64,8192]}},"mode":"glb"}
          }
        },
        "connections":[
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U448.clk"],
          ["ctrl__U433.d","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U448.d"],
          ["output_glb_stencil_BANK_0_ubuf.read_addr_0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U448.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U412.clk"],
          ["ctrl__U385.d","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U412.d"],
          ["output_glb_stencil_BANK_0_ubuf.write_addr_0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U412.out"],
          ["output_glb_stencil_BANK_0_ubuf.chain_chain_en","chain_en_const_U449.out"],
          ["self.clk","ctrl__U385.clk"],
          ["self.reset","ctrl__U385.rst_n"],
          ["output_glb_stencil_BANK_0_ubuf.wen_0","ctrl__U385.valid"],
          ["self.clk","ctrl__U433.clk"],
          ["self.reset","ctrl__U433.rst_n"],
          ["output_glb_stencil_BANK_0_ubuf.ren_0","ctrl__U433.valid"],
          ["self.clk","output_glb_stencil_BANK_0_ubuf.clk"],
          ["self.op_hcompute_output_glb_stencil_write.0","output_glb_stencil_BANK_0_ubuf.data_in_0"],
          ["self.op_hcompute_hw_output_stencil_read.0","output_glb_stencil_BANK_0_ubuf.data_out_0"],
          ["self.reset","output_glb_stencil_BANK_0_ubuf.rst_n"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
