Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.2 (win64) Build 3118627 Tue Feb  9 05:14:06 MST 2021
| Date         : Mon Dec 13 21:39:26 2021
| Host         : DESKTOP-RPC3V5J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.838        0.000                      0                   60        0.199        0.000                      0                   60        4.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.838        0.000                      0                   60        0.199        0.000                      0                   60        4.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 vGACtrl/horCntr/cntReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vGACtrl/verCntr/outputReg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.992ns (23.703%)  route 3.193ns (76.297%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.549     5.070    vGACtrl/horCntr/CLK
    SLICE_X9Y24          FDRE                                         r  vGACtrl/horCntr/cntReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.419     5.489 f  vGACtrl/horCntr/cntReg_reg[3]/Q
                         net (fo=6, routed)           1.137     6.627    vGACtrl/horCntr/vGACtrl_io_horCntr[3]
    SLICE_X9Y24          LUT5 (Prop_lut5_I1_O)        0.299     6.926 r  vGACtrl/horCntr/cntReg[9]_i_2/O
                         net (fo=8, routed)           1.396     8.322    vGACtrl/verCntr/outputReg2_reg_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I1_O)        0.124     8.446 r  vGACtrl/verCntr/outputReg2_i_2/O
                         net (fo=1, routed)           0.659     9.105    vGACtrl/verCntr/outputReg2_i_2_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I1_O)        0.150     9.255 r  vGACtrl/verCntr/outputReg2_i_1/O
                         net (fo=1, routed)           0.000     9.255    vGACtrl/verCntr/outputReg20
    SLICE_X8Y27          FDRE                                         r  vGACtrl/verCntr/outputReg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.436    14.777    vGACtrl/verCntr/CLK
    SLICE_X8Y27          FDRE                                         r  vGACtrl/verCntr/outputReg2_reg/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X8Y27          FDRE (Setup_fdre_C_D)        0.091    15.093    vGACtrl/verCntr/outputReg2_reg
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                  5.838    

Slack (MET) :             5.978ns  (required time - arrival time)
  Source:                 vGACtrl/verCntr/cntReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_R_OBUF[3]_inst_i_2/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 1.551ns (47.719%)  route 1.699ns (52.281%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.549     5.070    vGACtrl/verCntr/CLK
    SLICE_X11Y25         FDRE                                         r  vGACtrl/verCntr/cntReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.419     5.489 r  vGACtrl/verCntr/cntReg_reg[4]/Q
                         net (fo=8, routed)           1.094     6.583    vGACtrl/horCntr/io_R_OBUF[3]_inst_i_2[4]
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.296     6.879 r  vGACtrl/horCntr/io_R_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.000     6.879    vGACtrl/horCntr/io_R_OBUF[3]_inst_i_11_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.392 r  vGACtrl/horCntr/io_R_OBUF[3]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.392    vGACtrl/horCntr/io_R_OBUF[3]_inst_i_4_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.715 r  vGACtrl/horCntr/io_R_OBUF[3]_inst_i_3/O[1]
                         net (fo=1, routed)           0.605     8.321    memAdrs[9]
    RAMB18_X0Y10         RAMB18E1                                     r  io_R_OBUF[3]_inst_i_2/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.481    14.822    clock_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  io_R_OBUF[3]_inst_i_2/CLKARDCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.748    14.298    io_R_OBUF[3]_inst_i_2
  -------------------------------------------------------------------
                         required time                         14.298    
                         arrival time                          -8.321    
  -------------------------------------------------------------------
                         slack                                  5.978    

Slack (MET) :             6.066ns  (required time - arrival time)
  Source:                 vGACtrl/verCntr/cntReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_R_OBUF[3]_inst_i_2/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 1.323ns (41.854%)  route 1.838ns (58.146%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.549     5.070    vGACtrl/verCntr/CLK
    SLICE_X11Y25         FDRE                                         r  vGACtrl/verCntr/cntReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.419     5.489 r  vGACtrl/verCntr/cntReg_reg[4]/Q
                         net (fo=8, routed)           1.094     6.583    vGACtrl/horCntr/io_R_OBUF[3]_inst_i_2[4]
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.296     6.879 r  vGACtrl/horCntr/io_R_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.000     6.879    vGACtrl/horCntr/io_R_OBUF[3]_inst_i_11_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.487 r  vGACtrl/horCntr/io_R_OBUF[3]_inst_i_4/O[3]
                         net (fo=1, routed)           0.744     8.231    memAdrs[7]
    RAMB18_X0Y10         RAMB18E1                                     r  io_R_OBUF[3]_inst_i_2/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.481    14.822    clock_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  io_R_OBUF[3]_inst_i_2/CLKARDCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.749    14.297    io_R_OBUF[3]_inst_i_2
  -------------------------------------------------------------------
                         required time                         14.297    
                         arrival time                          -8.231    
  -------------------------------------------------------------------
                         slack                                  6.066    

Slack (MET) :             6.117ns  (required time - arrival time)
  Source:                 vGACtrl/verCntr/cntReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_R_OBUF[3]_inst_i_2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 1.447ns (46.353%)  route 1.675ns (53.647%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.549     5.070    vGACtrl/verCntr/CLK
    SLICE_X11Y25         FDRE                                         r  vGACtrl/verCntr/cntReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.419     5.489 r  vGACtrl/verCntr/cntReg_reg[4]/Q
                         net (fo=8, routed)           1.094     6.583    vGACtrl/horCntr/io_R_OBUF[3]_inst_i_2[4]
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.296     6.879 r  vGACtrl/horCntr/io_R_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.000     6.879    vGACtrl/horCntr/io_R_OBUF[3]_inst_i_11_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.392 r  vGACtrl/horCntr/io_R_OBUF[3]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.392    vGACtrl/horCntr/io_R_OBUF[3]_inst_i_4_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.611 r  vGACtrl/horCntr/io_R_OBUF[3]_inst_i_3/O[0]
                         net (fo=1, routed)           0.581     8.192    memAdrs[8]
    RAMB18_X0Y10         RAMB18E1                                     r  io_R_OBUF[3]_inst_i_2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.481    14.822    clock_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  io_R_OBUF[3]_inst_i_2/CLKARDCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.737    14.309    io_R_OBUF[3]_inst_i_2
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                          -8.192    
  -------------------------------------------------------------------
                         slack                                  6.117    

Slack (MET) :             6.124ns  (required time - arrival time)
  Source:                 vGACtrl/verCntr/cntReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_R_OBUF[3]_inst_i_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 1.416ns (45.618%)  route 1.688ns (54.382%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.549     5.070    vGACtrl/verCntr/CLK
    SLICE_X11Y25         FDRE                                         r  vGACtrl/verCntr/cntReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  vGACtrl/verCntr/cntReg_reg[0]/Q
                         net (fo=12, routed)          0.956     6.482    vGACtrl/horCntr/io_R_OBUF[3]_inst_i_2[0]
    SLICE_X8Y24          LUT2 (Prop_lut2_I1_O)        0.124     6.606 r  vGACtrl/horCntr/io_R_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.000     6.606    vGACtrl/horCntr/io_R_OBUF[3]_inst_i_15_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.119 r  vGACtrl/horCntr/io_R_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, routed)           0.009     7.128    vGACtrl/horCntr/io_R_OBUF[3]_inst_i_5_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.451 r  vGACtrl/horCntr/io_R_OBUF[3]_inst_i_4/O[1]
                         net (fo=1, routed)           0.723     8.174    memAdrs[5]
    RAMB18_X0Y10         RAMB18E1                                     r  io_R_OBUF[3]_inst_i_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.481    14.822    clock_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  io_R_OBUF[3]_inst_i_2/CLKARDCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.748    14.298    io_R_OBUF[3]_inst_i_2
  -------------------------------------------------------------------
                         required time                         14.298    
                         arrival time                          -8.174    
  -------------------------------------------------------------------
                         slack                                  6.124    

Slack (MET) :             6.144ns  (required time - arrival time)
  Source:                 vGACtrl/verCntr/cntReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_R_OBUF[3]_inst_i_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.090ns  (logic 1.259ns (40.750%)  route 1.831ns (59.250%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.549     5.070    vGACtrl/verCntr/CLK
    SLICE_X11Y25         FDRE                                         r  vGACtrl/verCntr/cntReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.419     5.489 r  vGACtrl/verCntr/cntReg_reg[4]/Q
                         net (fo=8, routed)           1.094     6.583    vGACtrl/horCntr/io_R_OBUF[3]_inst_i_2[4]
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.296     6.879 r  vGACtrl/horCntr/io_R_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.000     6.879    vGACtrl/horCntr/io_R_OBUF[3]_inst_i_11_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     7.423 r  vGACtrl/horCntr/io_R_OBUF[3]_inst_i_4/O[2]
                         net (fo=1, routed)           0.737     8.160    memAdrs[6]
    RAMB18_X0Y10         RAMB18E1                                     r  io_R_OBUF[3]_inst_i_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.481    14.822    clock_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  io_R_OBUF[3]_inst_i_2/CLKARDCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.743    14.303    io_R_OBUF[3]_inst_i_2
  -------------------------------------------------------------------
                         required time                         14.303    
                         arrival time                          -8.160    
  -------------------------------------------------------------------
                         slack                                  6.144    

Slack (MET) :             6.154ns  (required time - arrival time)
  Source:                 vGACtrl/verCntr/cntReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vGACtrl/verCntr/cntReg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 0.792ns (22.353%)  route 2.751ns (77.647%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.549     5.070    vGACtrl/verCntr/CLK
    SLICE_X10Y25         FDRE                                         r  vGACtrl/verCntr/cntReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  vGACtrl/verCntr/cntReg_reg[5]/Q
                         net (fo=6, routed)           1.184     6.772    vGACtrl/verCntr/Q[5]
    SLICE_X9Y24          LUT6 (Prop_lut6_I0_O)        0.124     6.896 r  vGACtrl/verCntr/cntReg[8]_i_2/O
                         net (fo=4, routed)           0.991     7.887    vGACtrl/verCntr/cntReg[8]_i_2_n_0
    SLICE_X9Y25          LUT3 (Prop_lut3_I1_O)        0.150     8.037 r  vGACtrl/verCntr/cntReg[7]_i_1/O
                         net (fo=1, routed)           0.576     8.613    vGACtrl/verCntr/cntReg[7]
    SLICE_X10Y24         FDRE                                         r  vGACtrl/verCntr/cntReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.434    14.775    vGACtrl/verCntr/CLK
    SLICE_X10Y24         FDRE                                         r  vGACtrl/verCntr/cntReg_reg[7]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X10Y24         FDRE (Setup_fdre_C_D)       -0.233    14.767    vGACtrl/verCntr/cntReg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.767    
                         arrival time                          -8.613    
  -------------------------------------------------------------------
                         slack                                  6.154    

Slack (MET) :             6.177ns  (required time - arrival time)
  Source:                 vGACtrl/horCntr/cntReg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vGACtrl/horCntr/outputReg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.854ns (21.988%)  route 3.030ns (78.011%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.552     5.073    vGACtrl/horCntr/CLK
    SLICE_X9Y27          FDRE                                         r  vGACtrl/horCntr/cntReg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.456     5.529 f  vGACtrl/horCntr/cntReg_reg[9]/Q
                         net (fo=7, routed)           1.186     6.715    vGACtrl/clkDiv/Q[0]
    SLICE_X8Y23          LUT2 (Prop_lut2_I1_O)        0.124     6.839 r  vGACtrl/clkDiv/outputReg2_i_3/O
                         net (fo=2, routed)           0.644     7.483    vGACtrl/horCntr/outputReg2_reg_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I0_O)        0.124     7.607 r  vGACtrl/horCntr/outputReg2_i_2__0/O
                         net (fo=1, routed)           1.200     8.807    vGACtrl/horCntr/outputReg2_i_2__0_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.150     8.957 r  vGACtrl/horCntr/outputReg2_i_1__0/O
                         net (fo=1, routed)           0.000     8.957    vGACtrl/horCntr/outputReg20
    SLICE_X8Y27          FDRE                                         r  vGACtrl/horCntr/outputReg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.436    14.777    vGACtrl/horCntr/CLK
    SLICE_X8Y27          FDRE                                         r  vGACtrl/horCntr/outputReg2_reg/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X8Y27          FDRE (Setup_fdre_C_D)        0.118    15.134    vGACtrl/horCntr/outputReg2_reg
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -8.957    
  -------------------------------------------------------------------
                         slack                                  6.177    

Slack (MET) :             6.224ns  (required time - arrival time)
  Source:                 vGACtrl/verCntr/cntReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_R_OBUF[3]_inst_i_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 1.188ns (39.564%)  route 1.815ns (60.436%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.549     5.070    vGACtrl/verCntr/CLK
    SLICE_X11Y25         FDRE                                         r  vGACtrl/verCntr/cntReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  vGACtrl/verCntr/cntReg_reg[0]/Q
                         net (fo=12, routed)          0.956     6.482    vGACtrl/horCntr/io_R_OBUF[3]_inst_i_2[0]
    SLICE_X8Y24          LUT2 (Prop_lut2_I1_O)        0.124     6.606 r  vGACtrl/horCntr/io_R_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.000     6.606    vGACtrl/horCntr/io_R_OBUF[3]_inst_i_15_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.214 r  vGACtrl/horCntr/io_R_OBUF[3]_inst_i_5/O[3]
                         net (fo=1, routed)           0.859     8.073    memAdrs[3]
    RAMB18_X0Y10         RAMB18E1                                     r  io_R_OBUF[3]_inst_i_2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.481    14.822    clock_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  io_R_OBUF[3]_inst_i_2/CLKARDCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.749    14.297    io_R_OBUF[3]_inst_i_2
  -------------------------------------------------------------------
                         required time                         14.297    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  6.224    

Slack (MET) :             6.358ns  (required time - arrival time)
  Source:                 vGACtrl/verCntr/cntReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_R_OBUF[3]_inst_i_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.875ns  (logic 1.124ns (39.093%)  route 1.751ns (60.907%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.549     5.070    vGACtrl/verCntr/CLK
    SLICE_X11Y25         FDRE                                         r  vGACtrl/verCntr/cntReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  vGACtrl/verCntr/cntReg_reg[0]/Q
                         net (fo=12, routed)          0.956     6.482    vGACtrl/horCntr/io_R_OBUF[3]_inst_i_2[0]
    SLICE_X8Y24          LUT2 (Prop_lut2_I1_O)        0.124     6.606 r  vGACtrl/horCntr/io_R_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.000     6.606    vGACtrl/horCntr/io_R_OBUF[3]_inst_i_15_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     7.150 r  vGACtrl/horCntr/io_R_OBUF[3]_inst_i_5/O[2]
                         net (fo=1, routed)           0.795     7.945    memAdrs[2]
    RAMB18_X0Y10         RAMB18E1                                     r  io_R_OBUF[3]_inst_i_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.481    14.822    clock_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  io_R_OBUF[3]_inst_i_2/CLKARDCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.743    14.303    io_R_OBUF[3]_inst_i_2
  -------------------------------------------------------------------
                         required time                         14.303    
                         arrival time                          -7.945    
  -------------------------------------------------------------------
                         slack                                  6.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 vGACtrl/verCntr/cntReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vGACtrl/verCntr/cntReg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.072%)  route 0.146ns (43.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.553     1.436    vGACtrl/verCntr/CLK
    SLICE_X11Y25         FDRE                                         r  vGACtrl/verCntr/cntReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  vGACtrl/verCntr/cntReg_reg[0]/Q
                         net (fo=12, routed)          0.146     1.723    vGACtrl/verCntr/Q[0]
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.768 r  vGACtrl/verCntr/cntReg[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.768    vGACtrl/verCntr/cntReg[5]
    SLICE_X10Y25         FDRE                                         r  vGACtrl/verCntr/cntReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.820     1.947    vGACtrl/verCntr/CLK
    SLICE_X10Y25         FDRE                                         r  vGACtrl/verCntr/cntReg_reg[5]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X10Y25         FDRE (Hold_fdre_C_D)         0.120     1.569    vGACtrl/verCntr/cntReg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 vGACtrl/horCntr/cntReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vGACtrl/horCntr/cntReg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.189ns (53.372%)  route 0.165ns (46.628%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.554     1.437    vGACtrl/horCntr/CLK
    SLICE_X9Y23          FDRE                                         r  vGACtrl/horCntr/cntReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  vGACtrl/horCntr/cntReg_reg[0]/Q
                         net (fo=9, routed)           0.165     1.743    vGACtrl/horCntr/vGACtrl_io_horCntr[0]
    SLICE_X9Y24          LUT4 (Prop_lut4_I1_O)        0.048     1.791 r  vGACtrl/horCntr/cntReg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.791    vGACtrl/horCntr/cntReg[3]
    SLICE_X9Y24          FDRE                                         r  vGACtrl/horCntr/cntReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.820     1.947    vGACtrl/horCntr/CLK
    SLICE_X9Y24          FDRE                                         r  vGACtrl/horCntr/cntReg_reg[3]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X9Y24          FDRE (Hold_fdre_C_D)         0.107     1.556    vGACtrl/horCntr/cntReg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vGACtrl/clkDiv/cntReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vGACtrl/clkDiv/cntReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.554     1.437    vGACtrl/clkDiv/CLK
    SLICE_X8Y23          FDRE                                         r  vGACtrl/clkDiv/cntReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164     1.601 f  vGACtrl/clkDiv/cntReg_reg[1]/Q
                         net (fo=2, routed)           0.163     1.764    vGACtrl/clkDiv/cntReg_reg_n_0_[1]
    SLICE_X8Y23          LUT4 (Prop_lut4_I0_O)        0.043     1.807 r  vGACtrl/clkDiv/cntReg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.807    vGACtrl/clkDiv/cntReg[2]_i_1_n_0
    SLICE_X8Y23          FDRE                                         r  vGACtrl/clkDiv/cntReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.821     1.948    vGACtrl/clkDiv/CLK
    SLICE_X8Y23          FDRE                                         r  vGACtrl/clkDiv/cntReg_reg[2]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.131     1.568    vGACtrl/clkDiv/cntReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vGACtrl/horCntr/cntReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vGACtrl/horCntr/cntReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.190ns (53.353%)  route 0.166ns (46.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.554     1.437    vGACtrl/horCntr/CLK
    SLICE_X9Y23          FDRE                                         r  vGACtrl/horCntr/cntReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  vGACtrl/horCntr/cntReg_reg[0]/Q
                         net (fo=9, routed)           0.166     1.744    vGACtrl/horCntr/vGACtrl_io_horCntr[0]
    SLICE_X9Y24          LUT5 (Prop_lut5_I3_O)        0.049     1.793 r  vGACtrl/horCntr/cntReg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.793    vGACtrl/horCntr/cntReg[4]
    SLICE_X9Y24          FDRE                                         r  vGACtrl/horCntr/cntReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.820     1.947    vGACtrl/horCntr/CLK
    SLICE_X9Y24          FDRE                                         r  vGACtrl/horCntr/cntReg_reg[4]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X9Y24          FDRE (Hold_fdre_C_D)         0.104     1.553    vGACtrl/horCntr/cntReg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vGACtrl/horCntr/cntReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vGACtrl/horCntr/cntReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.974%)  route 0.165ns (47.026%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.554     1.437    vGACtrl/horCntr/CLK
    SLICE_X9Y23          FDRE                                         r  vGACtrl/horCntr/cntReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  vGACtrl/horCntr/cntReg_reg[0]/Q
                         net (fo=9, routed)           0.165     1.743    vGACtrl/horCntr/vGACtrl_io_horCntr[0]
    SLICE_X9Y24          LUT3 (Prop_lut3_I0_O)        0.045     1.788 r  vGACtrl/horCntr/cntReg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.788    vGACtrl/horCntr/cntReg[2]
    SLICE_X9Y24          FDRE                                         r  vGACtrl/horCntr/cntReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.820     1.947    vGACtrl/horCntr/CLK
    SLICE_X9Y24          FDRE                                         r  vGACtrl/horCntr/cntReg_reg[2]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X9Y24          FDRE (Hold_fdre_C_D)         0.091     1.540    vGACtrl/horCntr/cntReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vGACtrl/horCntr/cntReg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vGACtrl/horCntr/cntReg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.294%)  route 0.157ns (45.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.556     1.439    vGACtrl/horCntr/CLK
    SLICE_X9Y27          FDRE                                         r  vGACtrl/horCntr/cntReg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  vGACtrl/horCntr/cntReg_reg[9]/Q
                         net (fo=7, routed)           0.157     1.737    vGACtrl/horCntr/Q[0]
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.045     1.782 r  vGACtrl/horCntr/cntReg[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.782    vGACtrl/horCntr/cntReg[9]
    SLICE_X9Y27          FDRE                                         r  vGACtrl/horCntr/cntReg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.823     1.950    vGACtrl/horCntr/CLK
    SLICE_X9Y27          FDRE                                         r  vGACtrl/horCntr/cntReg_reg[9]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X9Y27          FDRE (Hold_fdre_C_D)         0.092     1.531    vGACtrl/horCntr/cntReg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vGACtrl/clkDiv/cntReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vGACtrl/clkDiv/cntReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.554     1.437    vGACtrl/clkDiv/CLK
    SLICE_X8Y23          FDRE                                         r  vGACtrl/clkDiv/cntReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164     1.601 r  vGACtrl/clkDiv/cntReg_reg[1]/Q
                         net (fo=2, routed)           0.163     1.764    vGACtrl/clkDiv/cntReg_reg_n_0_[1]
    SLICE_X8Y23          LUT4 (Prop_lut4_I1_O)        0.045     1.809 r  vGACtrl/clkDiv/cntReg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.809    vGACtrl/clkDiv/cntReg[1]_i_1_n_0
    SLICE_X8Y23          FDRE                                         r  vGACtrl/clkDiv/cntReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.821     1.948    vGACtrl/clkDiv/CLK
    SLICE_X8Y23          FDRE                                         r  vGACtrl/clkDiv/cntReg_reg[1]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.120     1.557    vGACtrl/clkDiv/cntReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 vGACtrl/verCntr/outputReg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vGACtrl/verCntr/outputReg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.554     1.437    vGACtrl/verCntr/CLK
    SLICE_X9Y26          FDRE                                         r  vGACtrl/verCntr/outputReg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  vGACtrl/verCntr/outputReg1_reg/Q
                         net (fo=2, routed)           0.170     1.749    vGACtrl/verCntr/io_vSync_OBUF
    SLICE_X9Y26          LUT5 (Prop_lut5_I0_O)        0.045     1.794 r  vGACtrl/verCntr/outputReg1_i_1__0/O
                         net (fo=1, routed)           0.000     1.794    vGACtrl/verCntr/outputReg10
    SLICE_X9Y26          FDRE                                         r  vGACtrl/verCntr/outputReg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.821     1.948    vGACtrl/verCntr/CLK
    SLICE_X9Y26          FDRE                                         r  vGACtrl/verCntr/outputReg1_reg/C
                         clock pessimism             -0.511     1.437    
    SLICE_X9Y26          FDRE (Hold_fdre_C_D)         0.091     1.528    vGACtrl/verCntr/outputReg1_reg
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vGACtrl/horCntr/cntReg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vGACtrl/horCntr/cntReg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.596%)  route 0.182ns (49.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.556     1.439    vGACtrl/horCntr/CLK
    SLICE_X9Y27          FDRE                                         r  vGACtrl/horCntr/cntReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     1.580 f  vGACtrl/horCntr/cntReg_reg[8]/Q
                         net (fo=9, routed)           0.182     1.762    vGACtrl/horCntr/vGACtrl_io_horCntr[8]
    SLICE_X9Y27          LUT6 (Prop_lut6_I3_O)        0.045     1.807 r  vGACtrl/horCntr/cntReg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.807    vGACtrl/horCntr/cntReg[5]
    SLICE_X9Y27          FDRE                                         r  vGACtrl/horCntr/cntReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.823     1.950    vGACtrl/horCntr/CLK
    SLICE_X9Y27          FDRE                                         r  vGACtrl/horCntr/cntReg_reg[5]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X9Y27          FDRE (Hold_fdre_C_D)         0.092     1.531    vGACtrl/horCntr/cntReg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 vGACtrl/verCntr/cntReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vGACtrl/verCntr/cntReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.183ns (46.013%)  route 0.215ns (53.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.553     1.436    vGACtrl/verCntr/CLK
    SLICE_X11Y25         FDRE                                         r  vGACtrl/verCntr/cntReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  vGACtrl/verCntr/cntReg_reg[0]/Q
                         net (fo=12, routed)          0.215     1.792    vGACtrl/verCntr/Q[0]
    SLICE_X11Y25         LUT5 (Prop_lut5_I0_O)        0.042     1.834 r  vGACtrl/verCntr/cntReg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.834    vGACtrl/verCntr/cntReg[2]
    SLICE_X11Y25         FDRE                                         r  vGACtrl/verCntr/cntReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.820     1.947    vGACtrl/verCntr/CLK
    SLICE_X11Y25         FDRE                                         r  vGACtrl/verCntr/cntReg_reg[2]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X11Y25         FDRE (Hold_fdre_C_D)         0.107     1.543    vGACtrl/verCntr/cntReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10   io_R_OBUF[3]_inst_i_2/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y25    io_R_OBUF[3]_inst_i_2_cooolgate_en_gate_1_cooolDelFlop/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y25    io_R_OBUF[3]_inst_i_2_cooolgate_en_gate_2_cooolDelFlop/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y25    io_R_OBUF[3]_inst_i_2_cooolgate_en_gate_3_cooolDelFlop/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y23    vGACtrl/clkDiv/cntReg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y23    vGACtrl/clkDiv/cntReg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y23    vGACtrl/clkDiv/cntReg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y23    vGACtrl/horCntr/cntReg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y23    vGACtrl/horCntr/cntReg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y25    io_R_OBUF[3]_inst_i_2_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y25    io_R_OBUF[3]_inst_i_2_cooolgate_en_gate_2_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y25    io_R_OBUF[3]_inst_i_2_cooolgate_en_gate_3_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y24    vGACtrl/horCntr/cntReg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y24    vGACtrl/horCntr/cntReg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y24    vGACtrl/horCntr/cntReg_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y25   vGACtrl/verCntr/cntReg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y25   vGACtrl/verCntr/cntReg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y25   vGACtrl/verCntr/cntReg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y25   vGACtrl/verCntr/cntReg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y25    io_R_OBUF[3]_inst_i_2_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y25    io_R_OBUF[3]_inst_i_2_cooolgate_en_gate_2_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y25    io_R_OBUF[3]_inst_i_2_cooolgate_en_gate_3_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y24    vGACtrl/horCntr/cntReg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y24    vGACtrl/horCntr/cntReg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y24    vGACtrl/horCntr/cntReg_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y25   vGACtrl/verCntr/cntReg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y25   vGACtrl/verCntr/cntReg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y25   vGACtrl/verCntr/cntReg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y25   vGACtrl/verCntr/cntReg_reg[3]/C



