#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Apr 21 19:59:12 2024
# Process ID: 7592
# Current directory: D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14824 D:\Programs\VHDL_Projects\pokusaji\djuspa2\RV32I\RISCV_project\RISCV_project.xpr
# Log file: D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/vivado.log
# Journal file: D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project\vivado.jou
# Running On: prokelj, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 12, Host memory: 34281 MB
#-----------------------------------------------------------
start_gui
open_project D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.xpr
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at H:/Vivado/Vivado/2022.2/data/boards/board_files/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at H:/Vivado/Vivado/2022.2/data/boards/board_files/new/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at H:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-151] The current board 'digilentinc.com::zybo-z7-10:1.0' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/Vivado/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 1158.844 ; gain = 374.176
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TOP_RISCV_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'H:/Vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_RISCV_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TOP_RISCV_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_RISCV_tb_behav xil_defaultlib.TOP_RISCV_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: H:/Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_RISCV_tb_behav xil_defaultlib.TOP_RISCV_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1207.895 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_RISCV_tb_behav -key {Behavioral:sim_1:Functional:TOP_RISCV_tb} -tclbatch {TOP_RISCV_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TOP_RISCV_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /TOP_RISCV_tb/RISCV_instructions was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_RISCV_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1237.648 ; gain = 29.754
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TOP_RISCV_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'H:/Vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_RISCV_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TOP_RISCV_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TOP_RISCV_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_RISCV_tb_behav xil_defaultlib.TOP_RISCV_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: H:/Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_RISCV_tb_behav xil_defaultlib.TOP_RISCV_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TOP_RISCV_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TOP_RISCV_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TOP_RISCV_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_RISCV_tb_behav xil_defaultlib.TOP_RISCV_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: H:/Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_RISCV_tb_behav xil_defaultlib.TOP_RISCV_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run 5000 us
run 5000 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TOP_RISCV_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TOP_RISCV_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TOP_RISCV_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_RISCV_tb_behav xil_defaultlib.TOP_RISCV_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: H:/Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_RISCV_tb_behav xil_defaultlib.TOP_RISCV_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
run 5000 us
save_wave_config {D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/TOP_RISCV_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/TOP_RISCV_tb_behav.wcfg
set_property xsim.view D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/TOP_RISCV_tb_behav.wcfg [get_filesets sim_1]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TOP_RISCV_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TOP_RISCV_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TOP_RISCV_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_RISCV_tb_behav xil_defaultlib.TOP_RISCV_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: H:/Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_RISCV_tb_behav xil_defaultlib.TOP_RISCV_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: TOP_RISCV
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [H:/Vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2002.621 ; gain = 419.250
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_RISCV' [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/TOP_RISCV.vhd:20]
INFO: [Synth 8-638] synthesizing module 'data_path' [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/data_path/data_path.vhd:42]
WARNING: [Synth 8-302] global signal 'pc_reg_if_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/datapath_signals_pkg.vhd:8]
WARNING: [Synth 8-302] global signal 'pc_next_if_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/datapath_signals_pkg.vhd:9]
WARNING: [Synth 8-302] global signal 'pc_reg_id_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/datapath_signals_pkg.vhd:16]
WARNING: [Synth 8-302] global signal 'pc_adder_id_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/datapath_signals_pkg.vhd:15]
WARNING: [Synth 8-302] global signal 'instruction_id_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/datapath_signals_pkg.vhd:14]
WARNING: [Synth 8-302] global signal 'pc_adder_if_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/datapath_signals_pkg.vhd:10]
WARNING: [Synth 8-302] global signal 'instruction_if_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/datapath_signals_pkg.vhd:11]
WARNING: [Synth 8-302] global signal 'pc_adder_ex_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/datapath_signals_pkg.vhd:29]
WARNING: [Synth 8-302] global signal 'rs1_data_ex_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/datapath_signals_pkg.vhd:37]
WARNING: [Synth 8-302] global signal 'rs2_data_ex_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/datapath_signals_pkg.vhd:38]
WARNING: [Synth 8-302] global signal 'immediate_extended_ex_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/datapath_signals_pkg.vhd:30]
WARNING: [Synth 8-302] global signal 'rd_address_ex_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/datapath_signals_pkg.vhd:39]
WARNING: [Synth 8-302] global signal 'auipc_ex_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/datapath_signals_pkg.vhd:40]
WARNING: [Synth 8-302] global signal 'rs1_data_id_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/datapath_signals_pkg.vhd:17]
WARNING: [Synth 8-302] global signal 'rs2_data_id_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/datapath_signals_pkg.vhd:18]
WARNING: [Synth 8-302] global signal 'immediate_extended_id_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/datapath_signals_pkg.vhd:19]
WARNING: [Synth 8-302] global signal 'rd_address_id_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/datapath_signals_pkg.vhd:25]
WARNING: [Synth 8-302] global signal 'branch_adder_id_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/datapath_signals_pkg.vhd:22]
WARNING: [Synth 8-302] global signal 'alu_result_mem_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/datapath_signals_pkg.vhd:46]
WARNING: [Synth 8-302] global signal 'rs2_data_mem_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/datapath_signals_pkg.vhd:48]
WARNING: [Synth 8-302] global signal 'pc_adder_mem_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/datapath_signals_pkg.vhd:45]
WARNING: [Synth 8-302] global signal 'rd_address_mem_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/datapath_signals_pkg.vhd:47]
WARNING: [Synth 8-302] global signal 'selected_alu_result_ex_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/datapath_signals_pkg.vhd:41]
WARNING: [Synth 8-302] global signal 'alu_forward_b_ex_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/datapath_signals_pkg.vhd:32]
WARNING: [Synth 8-302] global signal 'alu_result_wb_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/datapath_signals_pkg.vhd:53]
WARNING: [Synth 8-302] global signal 'pc_adder_wb_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/datapath_signals_pkg.vhd:52]
WARNING: [Synth 8-302] global signal 'rd_address_wb_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/datapath_signals_pkg.vhd:55]
WARNING: [Synth 8-302] global signal 'data_mem_read_wb_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/datapath_signals_pkg.vhd:56]
WARNING: [Synth 8-302] global signal 'data_mem_read_mem_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/datapath_signals_pkg.vhd:49]
WARNING: [Synth 8-302] global signal 'branch_condition_a_ex_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/datapath_signals_pkg.vhd:21]
WARNING: [Synth 8-302] global signal 'branch_condition_b_ex_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/datapath_signals_pkg.vhd:20]
WARNING: [Synth 8-302] global signal 'alu_forward_a_ex_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/datapath_signals_pkg.vhd:31]
WARNING: [Synth 8-302] global signal 'rd_data_wb_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/datapath_signals_pkg.vhd:54]
WARNING: [Synth 8-302] global signal 'b_ex_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/datapath_signals_pkg.vhd:35]
WARNING: [Synth 8-302] global signal 'alu_result_ex_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/datapath_signals_pkg.vhd:36]
WARNING: [Synth 8-302] global signal 'rs1_address_id_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/datapath_signals_pkg.vhd:23]
WARNING: [Synth 8-302] global signal 'rs2_address_id_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/datapath_signals_pkg.vhd:24]
INFO: [Synth 8-638] synthesizing module 'register_bank' [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/data_path/register_bank.vhd:20]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register_bank' (0#1) [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/data_path/register_bank.vhd:20]
INFO: [Synth 8-638] synthesizing module 'immediate' [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/data_path/immediate.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'immediate' (0#1) [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/data_path/immediate.vhd:12]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/data_path/ALU_simple.vhd:20]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ALU' (0#1) [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/data_path/ALU_simple.vhd:20]
WARNING: [Synth 8-302] global signal 'alu_zero_ex_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/datapath_signals_pkg.vhd:33]
WARNING: [Synth 8-302] global signal 'alu_of_ex_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/datapath_signals_pkg.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'data_path' (0#1) [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/data_path/data_path.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_path' [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/control_path/control_path.vhd:38]
WARNING: [Synth 8-302] global signal 'rs1_address_id_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/controlpath_signals_pkg.vhd:23]
WARNING: [Synth 8-302] global signal 'rs2_address_id_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/controlpath_signals_pkg.vhd:24]
WARNING: [Synth 8-302] global signal 'rd_address_id_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/controlpath_signals_pkg.vhd:25]
WARNING: [Synth 8-302] global signal 'funct7_id_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/controlpath_signals_pkg.vhd:14]
WARNING: [Synth 8-302] global signal 'funct3_id_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/controlpath_signals_pkg.vhd:13]
WARNING: [Synth 8-302] global signal 'data_mem_we_mem_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/controlpath_signals_pkg.vhd:46]
WARNING: [Synth 8-302] global signal 'if_id_flush_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/controlpath_signals_pkg.vhd:8]
WARNING: [Synth 8-302] global signal 'branch_id_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/controlpath_signals_pkg.vhd:12]
WARNING: [Synth 8-302] global signal 'control_pass_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/controlpath_signals_pkg.vhd:16]
WARNING: [Synth 8-302] global signal 'branch_ex_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/controlpath_signals_pkg.vhd:30]
WARNING: [Synth 8-302] global signal 'funct3_ex_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/controlpath_signals_pkg.vhd:31]
WARNING: [Synth 8-302] global signal 'funct7_ex_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/controlpath_signals_pkg.vhd:32]
WARNING: [Synth 8-302] global signal 'alu_src_b_ex_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/controlpath_signals_pkg.vhd:34]
WARNING: [Synth 8-302] global signal 'mem_to_reg_ex_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/controlpath_signals_pkg.vhd:37]
WARNING: [Synth 8-302] global signal 'alu_2bit_op_ex_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/controlpath_signals_pkg.vhd:33]
WARNING: [Synth 8-302] global signal 'rs1_address_ex_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/controlpath_signals_pkg.vhd:41]
WARNING: [Synth 8-302] global signal 'rs2_address_ex_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/controlpath_signals_pkg.vhd:42]
WARNING: [Synth 8-302] global signal 'rd_address_ex_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/controlpath_signals_pkg.vhd:43]
WARNING: [Synth 8-302] global signal 'rd_we_ex_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/controlpath_signals_pkg.vhd:36]
WARNING: [Synth 8-302] global signal 'data_mem_we_ex_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/controlpath_signals_pkg.vhd:35]
WARNING: [Synth 8-302] global signal 'alu_sel_ex_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/controlpath_signals_pkg.vhd:38]
WARNING: [Synth 8-302] global signal 'alu_src_b_id_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/controlpath_signals_pkg.vhd:19]
WARNING: [Synth 8-302] global signal 'mem_to_reg_id_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/controlpath_signals_pkg.vhd:22]
WARNING: [Synth 8-302] global signal 'alu_2bit_op_id_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/controlpath_signals_pkg.vhd:15]
WARNING: [Synth 8-302] global signal 'rd_we_id_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/controlpath_signals_pkg.vhd:21]
WARNING: [Synth 8-302] global signal 'data_mem_we_id_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/controlpath_signals_pkg.vhd:20]
WARNING: [Synth 8-302] global signal 'alu_sel_id_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/controlpath_signals_pkg.vhd:27]
WARNING: [Synth 8-302] global signal 'rd_we_mem_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/controlpath_signals_pkg.vhd:47]
WARNING: [Synth 8-302] global signal 'mem_to_reg_mem_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/controlpath_signals_pkg.vhd:48]
WARNING: [Synth 8-302] global signal 'rd_address_mem_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/controlpath_signals_pkg.vhd:49]
WARNING: [Synth 8-302] global signal 'rd_we_wb_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/controlpath_signals_pkg.vhd:52]
WARNING: [Synth 8-302] global signal 'mem_to_reg_wb_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/controlpath_signals_pkg.vhd:53]
WARNING: [Synth 8-302] global signal 'rd_address_wb_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/controlpath_signals_pkg.vhd:54]
INFO: [Synth 8-638] synthesizing module 'ctrl_decoder' [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/control_path/ctrl_decoder.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'ctrl_decoder' (0#1) [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/control_path/ctrl_decoder.vhd:23]
WARNING: [Synth 8-302] global signal 'rs1_in_use_id_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/controlpath_signals_pkg.vhd:17]
WARNING: [Synth 8-302] global signal 'rs2_in_use_id_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/controlpath_signals_pkg.vhd:18]
INFO: [Synth 8-638] synthesizing module 'alu_decoder' [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/control_path/alu_decoder.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'alu_decoder' (0#1) [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/control_path/alu_decoder.vhd:16]
INFO: [Synth 8-638] synthesizing module 'forwarding_unit' [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/control_path/forwarding_unit.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'forwarding_unit' (0#1) [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/control_path/forwarding_unit.vhd:28]
INFO: [Synth 8-638] synthesizing module 'hazard_unit' [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/control_path/hazard_unit.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'hazard_unit' (0#1) [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/control_path/hazard_unit.vhd:30]
WARNING: [Synth 8-302] global signal 'if_id_en_s' treated as architecture-local [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/packages/controlpath_signals_pkg.vhd:7]
INFO: [Synth 8-256] done synthesizing module 'control_path' (0#1) [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/control_path/control_path.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'TOP_RISCV' (0#1) [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/TOP_RISCV.vhd:20]
WARNING: [Synth 8-6014] Unused sequential element pc_adder_id_s_reg was removed.  [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/data_path/data_path.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element pc_adder_ex_s_reg was removed.  [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/data_path/data_path.vhd:81]
WARNING: [Synth 8-6014] Unused sequential element pc_adder_mem_s_reg was removed.  [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/data_path/data_path.vhd:105]
WARNING: [Synth 8-6014] Unused sequential element pc_adder_wb_s_reg was removed.  [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/data_path/data_path.vhd:122]
WARNING: [Synth 8-6014] Unused sequential element branch_ex_s_reg was removed.  [D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/control_path/control_path.vhd:80]
WARNING: [Synth 8-7129] Port funct7_i[6] in module alu_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7_i[4] in module alu_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7_i[3] in module alu_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7_i[2] in module alu_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7_i[1] in module alu_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7_i[0] in module alu_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_i[1] in module immediate is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_i[0] in module immediate is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2086.980 ; gain = 503.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2086.980 ; gain = 503.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2086.980 ; gain = 503.609
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2086.980 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2181.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2212.129 ; gain = 628.758
24 Infos, 88 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 2212.129 ; gain = 948.746
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TOP_RISCV_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'H:/Vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_RISCV_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TOP_RISCV_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_RISCV_tb_behav xil_defaultlib.TOP_RISCV_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: H:/Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_RISCV_tb_behav xil_defaultlib.TOP_RISCV_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_RISCV_tb_behav -key {Behavioral:sim_1:Functional:TOP_RISCV_tb} -tclbatch {TOP_RISCV_tb.tcl} -view {D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/TOP_RISCV_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/TOP_RISCV_tb_behav.wcfg
source TOP_RISCV_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_RISCV_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
step
Stopped at time : 1100 ns : File "D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_tb/BRAM_byte_addressable.vhd" Line 36
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TOP_RISCV_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TOP_RISCV_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TOP_RISCV_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_RISCV_tb_behav xil_defaultlib.TOP_RISCV_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: H:/Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_RISCV_tb_behav xil_defaultlib.TOP_RISCV_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
save_wave_config {D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/TOP_RISCV_tb_behav.wcfg}
run 5000 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TOP_RISCV_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TOP_RISCV_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TOP_RISCV_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_RISCV_tb_behav xil_defaultlib.TOP_RISCV_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: H:/Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_RISCV_tb_behav xil_defaultlib.TOP_RISCV_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
run 5000 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TOP_RISCV_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TOP_RISCV_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TOP_RISCV_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_RISCV_tb_behav xil_defaultlib.TOP_RISCV_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: H:/Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_RISCV_tb_behav xil_defaultlib.TOP_RISCV_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run 5000 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TOP_RISCV_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TOP_RISCV_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TOP_RISCV_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_RISCV_tb_behav xil_defaultlib.TOP_RISCV_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: H:/Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_RISCV_tb_behav xil_defaultlib.TOP_RISCV_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
run 5000 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TOP_RISCV_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TOP_RISCV_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TOP_RISCV_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_RISCV_tb_behav xil_defaultlib.TOP_RISCV_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: H:/Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_RISCV_tb_behav xil_defaultlib.TOP_RISCV_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
run 5000 us
save_wave_config {D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/TOP_RISCV_tb_behav.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TOP_RISCV_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TOP_RISCV_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TOP_RISCV_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/VHDL_Projects/pokusaji/djuspa2/RV32I/RISCV_project/RISCV_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_RISCV_tb_behav xil_defaultlib.TOP_RISCV_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: H:/Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_RISCV_tb_behav xil_defaultlib.TOP_RISCV_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
run 5000 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 21 20:57:16 2024...
