# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1 \
    name RoundKey_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename RoundKey_0 \
    op interface \
    ports { RoundKey_0_address0 { O 5 vector } RoundKey_0_ce0 { O 1 bit } RoundKey_0_we0 { O 1 bit } RoundKey_0_d0 { O 8 vector } RoundKey_0_address1 { O 5 vector } RoundKey_0_ce1 { O 1 bit } RoundKey_0_we1 { O 1 bit } RoundKey_0_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'RoundKey_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2 \
    name RoundKey_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename RoundKey_1 \
    op interface \
    ports { RoundKey_1_address0 { O 5 vector } RoundKey_1_ce0 { O 1 bit } RoundKey_1_we0 { O 1 bit } RoundKey_1_d0 { O 8 vector } RoundKey_1_address1 { O 5 vector } RoundKey_1_ce1 { O 1 bit } RoundKey_1_we1 { O 1 bit } RoundKey_1_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'RoundKey_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3 \
    name RoundKey_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename RoundKey_2 \
    op interface \
    ports { RoundKey_2_address0 { O 5 vector } RoundKey_2_ce0 { O 1 bit } RoundKey_2_we0 { O 1 bit } RoundKey_2_d0 { O 8 vector } RoundKey_2_address1 { O 5 vector } RoundKey_2_ce1 { O 1 bit } RoundKey_2_we1 { O 1 bit } RoundKey_2_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'RoundKey_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4 \
    name RoundKey_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename RoundKey_3 \
    op interface \
    ports { RoundKey_3_address0 { O 5 vector } RoundKey_3_ce0 { O 1 bit } RoundKey_3_we0 { O 1 bit } RoundKey_3_d0 { O 8 vector } RoundKey_3_address1 { O 5 vector } RoundKey_3_ce1 { O 1 bit } RoundKey_3_we1 { O 1 bit } RoundKey_3_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'RoundKey_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5 \
    name RoundKey_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename RoundKey_4 \
    op interface \
    ports { RoundKey_4_address0 { O 5 vector } RoundKey_4_ce0 { O 1 bit } RoundKey_4_we0 { O 1 bit } RoundKey_4_d0 { O 8 vector } RoundKey_4_address1 { O 5 vector } RoundKey_4_ce1 { O 1 bit } RoundKey_4_we1 { O 1 bit } RoundKey_4_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'RoundKey_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6 \
    name RoundKey_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename RoundKey_5 \
    op interface \
    ports { RoundKey_5_address0 { O 5 vector } RoundKey_5_ce0 { O 1 bit } RoundKey_5_we0 { O 1 bit } RoundKey_5_d0 { O 8 vector } RoundKey_5_address1 { O 5 vector } RoundKey_5_ce1 { O 1 bit } RoundKey_5_we1 { O 1 bit } RoundKey_5_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'RoundKey_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7 \
    name RoundKey_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename RoundKey_6 \
    op interface \
    ports { RoundKey_6_address0 { O 5 vector } RoundKey_6_ce0 { O 1 bit } RoundKey_6_we0 { O 1 bit } RoundKey_6_d0 { O 8 vector } RoundKey_6_address1 { O 5 vector } RoundKey_6_ce1 { O 1 bit } RoundKey_6_we1 { O 1 bit } RoundKey_6_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'RoundKey_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 8 \
    name RoundKey_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename RoundKey_7 \
    op interface \
    ports { RoundKey_7_address0 { O 5 vector } RoundKey_7_ce0 { O 1 bit } RoundKey_7_we0 { O 1 bit } RoundKey_7_d0 { O 8 vector } RoundKey_7_address1 { O 5 vector } RoundKey_7_ce1 { O 1 bit } RoundKey_7_we1 { O 1 bit } RoundKey_7_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'RoundKey_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 25 \
    name s_box \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename s_box \
    op interface \
    ports { s_box_address0 { O 8 vector } s_box_ce0 { O 1 bit } s_box_q0 { I 8 vector } s_box_address1 { O 8 vector } s_box_ce1 { O 1 bit } s_box_q1 { I 8 vector } s_box_address2 { O 8 vector } s_box_ce2 { O 1 bit } s_box_q2 { I 8 vector } s_box_address3 { O 8 vector } s_box_ce3 { O 1 bit } s_box_q3 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 's_box'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9 \
    name Key_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Key_0_read \
    op interface \
    ports { Key_0_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10 \
    name Key_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Key_1_read \
    op interface \
    ports { Key_1_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11 \
    name Key_2_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Key_2_read \
    op interface \
    ports { Key_2_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 12 \
    name Key_3_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Key_3_read \
    op interface \
    ports { Key_3_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13 \
    name Key_4_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Key_4_read \
    op interface \
    ports { Key_4_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 14 \
    name Key_5_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Key_5_read \
    op interface \
    ports { Key_5_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 15 \
    name Key_6_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Key_6_read \
    op interface \
    ports { Key_6_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16 \
    name Key_7_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Key_7_read \
    op interface \
    ports { Key_7_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 17 \
    name Key_8_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Key_8_read \
    op interface \
    ports { Key_8_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name Key_9_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Key_9_read \
    op interface \
    ports { Key_9_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 19 \
    name Key_10_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Key_10_read \
    op interface \
    ports { Key_10_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20 \
    name Key_11_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Key_11_read \
    op interface \
    ports { Key_11_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name Key_12_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Key_12_read \
    op interface \
    ports { Key_12_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 22 \
    name Key_13_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Key_13_read \
    op interface \
    ports { Key_13_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 23 \
    name Key_14_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Key_14_read \
    op interface \
    ports { Key_14_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 24 \
    name Key_15_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Key_15_read \
    op interface \
    ports { Key_15_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_ce
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_ce] == "cg_default_interface_gen_ce"} {
eval "cg_default_interface_gen_ce { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_ce \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


