<HTML>
<HEAD>
<TITLE>First Encounter Report</TITLE>
</HEAD>
<BODY>
##########################################################
<TABLE>
<TR><TD width = 150>#  Generated by:   </TD><TD>Cadence Innovus 15.20-p005_1</TD></TR>
<TR><TD>#  OS:              </TD><TD>Linux x86_64(Host ID pgmicro01)</TD></TR>
<TR><TD>#  Generated on:    </TD><TD>Tue Mar 22 19:57:16 2022</TD></TR>
<TR><TD>#  Design:          /TD><TD>top</TD></TR>
<TR><TD>#  Command:    </TD><TD>check_design -all</TD></TR>
</TABLE>
##########################################################
<HR SIZE=3>
<H3>Instance Pin Check Summary</H3>
<a name="TieNetMismatch"></a>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>TieHi/Lo term nets not connected to instance's PG terms</B></P></CAPTION>
    <TR>
    <TD><B>TieHi/TieLo</B><BR></TD>
    <TD><B>Term Name</B><BR></TD>
    <TD><B>Inst Type</B><BR></TD>
    <TD><B>Inst Name</B><BR></TD>
    <TD><B>Net Name</B><BR></TD>
    <TR>
    <TD>TieHi <BR></TD>
    <TD>IN0<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/CPU_REGS_g6556<BR></TD>
    <TD>vdd<BR></TD>
    <TR>
    <TD>TieHi <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/CPU_REGS_g6518<BR></TD>
    <TD>vdd<BR></TD>
    <TR>
    <TD>TieHi <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/CPU_REGS_g6500<BR></TD>
    <TD>vdd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>C<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/CPU_ALU8_g8688<BR></TD>
    <TD>gnd<BR></TD>
    <TR>
    <TD>TieHi <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/CPU_ALU8_g8557<BR></TD>
    <TD>vdd<BR></TD>
    <TR>
    <TD>TieHi <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/g13933<BR></TD>
    <TD>vdd<BR></TD>
    <TR>
    <TD>TieHi <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/g37114<BR></TD>
    <TD>vdd<BR></TD>
    <TR>
    <TD>TieHi <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/g37063<BR></TD>
    <TD>vdd<BR></TD>
    <TR>
    <TD>TieHi <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/g36984<BR></TD>
    <TD>vdd<BR></TD>
    <TR>
    <TD>TieHi <BR></TD>
    <TD>C<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/g36894<BR></TD>
    <TD>vdd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>E<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/g36889<BR></TD>
    <TD>gnd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/g36764<BR></TD>
    <TD>gnd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/g7<BR></TD>
    <TD>gnd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/g7<BR></TD>
    <TD>gnd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/g7<BR></TD>
    <TD>gnd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/g7<BR></TD>
    <TD>gnd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/g7<BR></TD>
    <TD>gnd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/g7<BR></TD>
    <TD>gnd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/g7<BR></TD>
    <TD>gnd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/g7<BR></TD>
    <TD>gnd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/g7<BR></TD>
    <TD>gnd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/g7<BR></TD>
    <TD>gnd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/g7<BR></TD>
    <TD>gnd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/g7<BR></TD>
    <TD>gnd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/g7<BR></TD>
    <TD>gnd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/g7<BR></TD>
    <TD>gnd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/g7<BR></TD>
    <TD>gnd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/g7<BR></TD>
    <TD>gnd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/g7<BR></TD>
    <TD>gnd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/g7<BR></TD>
    <TD>gnd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/g7<BR></TD>
    <TD>gnd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/g7<BR></TD>
    <TD>gnd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/g7<BR></TD>
    <TD>gnd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>D<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST16/enl_reg<BR></TD>
    <TD>gnd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/g7<BR></TD>
    <TD>gnd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/g7<BR></TD>
    <TD>gnd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/g7<BR></TD>
    <TD>gnd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/g7<BR></TD>
    <TD>gnd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/g7<BR></TD>
    <TD>gnd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/CPU_REGS_RC_CG_HIER_INST9/g7<BR></TD>
    <TD>gnd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/CPU_REGS_RC_CG_HIER_INST8/g7<BR></TD>
    <TD>gnd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/CPU_REGS_RC_CG_HIER_INST7/g7<BR></TD>
    <TD>gnd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/CPU_REGS_RC_CG_HIER_INST6/g7<BR></TD>
    <TD>gnd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/CPU_REGS_RC_CG_HIER_INST5/g7<BR></TD>
    <TD>gnd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/CPU_REGS_RC_CG_HIER_INST10/g7<BR></TD>
    <TD>gnd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/RC_CG_HIER_INST4/g7<BR></TD>
    <TD>gnd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/RC_CG_HIER_INST3/g7<BR></TD>
    <TD>gnd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/RC_CG_HIER_INST2/g7<BR></TD>
    <TD>gnd<BR></TD>
    <TR>
    <TD>TieLo <BR></TD>
    <TD>B<BR></TD>
    <TD><BR></TD>
    <TD>top_INST/RC_CG_HIER_INST1/g7<BR></TD>
    <TD>gnd<BR></TD>
</TABLE>
<a name="inFloating"></a>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Floating Instance terminals</B></P></CAPTION>
    <TR>
    <TD><B>TieHi/TieLo</B><BR></TD>
    <TD><B>Term Type</B><BR></TD>
    <TD><B>Term Name</B><BR></TD>
    <TD><B>Inst Type</B><BR></TD>
    <TD><B>Inst Name</B><BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_m1_o<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_halt_o<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_iorq_o<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_mreq_o<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_wr_o<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_addr15_o<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_addr14_o<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_addr13_o<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_addr12_o<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_addr11_o<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_addr10_o<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_addr9_o<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_addr8_o<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_addr7_o<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_addr6_o<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_addr5_o<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_addr4_o<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_addr3_o<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_addr2_o<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_addr1_o<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_addr0_o<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_do7_o<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_do6_o<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_do5_o<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_do4_o<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_do3_o<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_do2_o<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_do1_o<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_do0_o<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_di_i_7<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_di_i_6<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_di_i_5<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_di_i_4<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_di_i_3<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_di_i_2<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_di_i_1<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_di_i_0<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_reset_i<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_wait_i<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_nmi_i<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_int_i<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_clk_i<BR></TD>
</TABLE>
<a name="floatingIo"></a>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Floating IO terms</B></P></CAPTION>
    <TR>
    <TD><B>Term Type</B><BR></TD>
    <TD><B>Term Name</B><BR></TD>
    <TD><B>Inst Type</B><BR></TD>
    <TD><B>Inst Name</B><BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_di_i_7<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_di_i_6<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_di_i_5<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_di_i_4<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_di_i_3<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_di_i_2<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_di_i_1<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_di_i_0<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_reset_i<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_wait_i<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_nmi_i<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_int_i<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_clk_i<BR></TD>
</TABLE>

</BODY>
</HTML>
