=====================  unr.aag =====================
=====================  eq1.aag =====================
=====================  ex1.aag =====================
=====================  ex2.aag =====================
=====================  add2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 26 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (2, 4 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 100 --> 11 (28 --> 2, 72 --> 9 )
[LOG] Average clause size reduction: 16.6667 --> 1.83333 (14 --> 1, 18 --> 2.25 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.05 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 62 --> 3 (44 --> 2, 18 --> 1 )
[LOG] Average clause size reduction: 12.4 --> 0.6 (14.6667 --> 0.666667, 9 --> 0.5 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 74 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 15 (3, 6, 2, 4 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 706 --> 31 (140 --> 3, 330 --> 18, 62 --> 1, 174 --> 9 )
[LOG] Average clause size reduction: 47.0667 --> 2.06667 (46.6667 --> 1, 55 --> 3, 31 --> 0.5, 43.5 --> 2.25 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 100 8 2 1 88
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 28 new AND gates.
[LOG] Size before ABC: 44 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 12 (3, 3, 2, 4 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 380 --> 15 (108 --> 3, 100 --> 5, 46 --> 1, 126 --> 6 )
[LOG] Average clause size reduction: 31.6667 --> 1.25 (36 --> 1, 33.3333 --> 1.66667, 23 --> 0.5, 31.5 --> 1.5 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 84 8 2 1 73
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 61 new AND gates.
[LOG] Size before ABC: 124 AND gates.
[LOG] Size after ABC: 58 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 26 (2, 2, 4, 2, 4, 12 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1932 --> 54 (112 --> 1, 108 --> 3, 312 --> 6, 100 --> 2, 288 --> 6, 1012 --> 36 )
[LOG] Average clause size reduction: 74.3077 --> 2.07692 (56 --> 0.5, 54 --> 1.5, 78 --> 1.5, 50 --> 1, 72 --> 1.5, 84.3333 --> 3 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 177 12 2 1 160
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 85 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 26 (3, 5, 4, 7, 3, 4 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1516 --> 37 (172 --> 2, 328 --> 7, 234 --> 4, 444 --> 16, 140 --> 3, 198 --> 5 )
[LOG] Average clause size reduction: 58.3077 --> 1.42308 (57.3333 --> 0.666667, 65.6 --> 1.4, 58.5 --> 1, 63.4286 --> 2.28571, 46.6667 --> 1, 49.5 --> 1.25 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 134 12 2 1 118
=====================  add8n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 76 new AND gates.
[LOG] Size before ABC: 192 AND gates.
[LOG] Size after ABC: 70 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 41 (2, 7, 5, 7, 3, 2, 7, 8 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4562 --> 90 (154 --> 1, 900 --> 16, 584 --> 11, 852 --> 17, 276 --> 3, 134 --> 1, 780 --> 18, 882 --> 23 )
[LOG] Average clause size reduction: 111.268 --> 2.19512 (77 --> 0.5, 128.571 --> 2.28571, 116.8 --> 2.2, 121.714 --> 2.42857, 92 --> 1, 67 --> 0.5, 111.429 --> 2.57143, 110.25 --> 2.875 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 233 16 2 1 213
=====================  add8y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 83 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 19 (2, 3, 2, 4, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1158 --> 15 (118 --> 1, 228 --> 3, 110 --> 1, 318 --> 6, 102 --> 1, 98 --> 1, 94 --> 1, 90 --> 1 )
[LOG] Average clause size reduction: 60.9474 --> 0.789474 (59 --> 0.5, 76 --> 1, 55 --> 0.5, 79.5 --> 1.5, 51 --> 0.5, 49 --> 0.5, 47 --> 0.5, 45 --> 0.5 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 184 16 2 1 164
=====================  add10n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 82 new AND gates.
[LOG] Size before ABC: 215 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 43 (6, 2, 2, 4, 3, 5, 6, 7, 4, 4 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5816 --> 88 (980 --> 10, 192 --> 1, 188 --> 1, 552 --> 7, 360 --> 6, 704 --> 13, 860 --> 16, 1008 --> 17, 492 --> 8, 480 --> 9 )
[LOG] Average clause size reduction: 135.256 --> 2.04651 (163.333 --> 1.66667, 96 --> 0.5, 94 --> 0.5, 138 --> 1.75, 120 --> 2, 140.8 --> 2.6, 143.333 --> 2.66667, 144 --> 2.42857, 123 --> 2, 120 --> 2.25 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 280 20 2 1 257
=====================  add10y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 82 new AND gates.
[LOG] Size before ABC: 126 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32 (3, 4, 4, 3, 4, 4, 3, 3, 2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2960 --> 41 (300 --> 2, 438 --> 5, 426 --> 5, 276 --> 7, 402 --> 5, 390 --> 8, 252 --> 5, 244 --> 2, 118 --> 1, 114 --> 1 )
[LOG] Average clause size reduction: 92.5 --> 1.28125 (100 --> 0.666667, 109.5 --> 1.25, 106.5 --> 1.25, 92 --> 2.33333, 100.5 --> 1.25, 97.5 --> 2, 84 --> 1.66667, 81.3333 --> 0.666667, 59 --> 0.5, 57 --> 0.5 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 234 20 2 1 211
=====================  add12n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 100 new AND gates.
[LOG] Size before ABC: 278 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 54 (3, 3, 5, 3, 6, 3, 9, 3, 9, 2, 2, 6 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 9012 --> 116 (476 --> 3, 468 --> 3, 920 --> 13, 452 --> 3, 1110 --> 12, 436 --> 6, 1712 --> 26, 420 --> 3, 1648 --> 28, 202 --> 1, 198 --> 1, 970 --> 17 )
[LOG] Average clause size reduction: 166.889 --> 2.14815 (158.667 --> 1, 156 --> 1, 184 --> 2.6, 150.667 --> 1, 185 --> 2, 145.333 --> 2, 190.222 --> 2.88889, 140 --> 1, 183.111 --> 3.11111, 101 --> 0.5, 99 --> 0.5, 161.667 --> 2.83333 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 340 24 2 1 313
=====================  add12y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 94 new AND gates.
[LOG] Size before ABC: 233 AND gates.
[LOG] Size after ABC: 91 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 61 (4, 4, 5, 7, 4, 4, 4, 11, 3, 4, 9, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7806 --> 129 (546 --> 3, 534 --> 7, 696 --> 8, 1020 --> 17, 498 --> 6, 486 --> 8, 474 --> 6, 1540 --> 38, 300 --> 3, 438 --> 6, 1136 --> 26, 138 --> 1 )
[LOG] Average clause size reduction: 127.967 --> 2.11475 (136.5 --> 0.75, 133.5 --> 1.75, 139.2 --> 1.6, 145.714 --> 2.42857, 124.5 --> 1.5, 121.5 --> 2, 118.5 --> 1.5, 140 --> 3.45455, 100 --> 1, 109.5 --> 1.5, 126.222 --> 2.88889, 69 --> 0.5 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 286 24 2 1 251
=====================  add14n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 123 new AND gates.
[LOG] Size before ABC: 321 AND gates.
[LOG] Size after ABC: 111 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 63 (3, 9, 4, 3, 2, 7, 3, 5, 3, 2, 8, 6, 5, 3 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 12448 --> 132 (560 --> 3, 2208 --> 28, 816 --> 7, 536 --> 5, 264 --> 1, 1560 --> 16, 512 --> 6, 1008 --> 12, 496 --> 4, 244 --> 1, 1680 --> 22, 1180 --> 12, 928 --> 10, 456 --> 5 )
[LOG] Average clause size reduction: 197.587 --> 2.09524 (186.667 --> 1, 245.333 --> 3.11111, 204 --> 1.75, 178.667 --> 1.66667, 132 --> 0.5, 222.857 --> 2.28571, 170.667 --> 2, 201.6 --> 2.4, 165.333 --> 1.33333, 122 --> 0.5, 210 --> 2.75, 196.667 --> 2, 185.6 --> 2, 152 --> 1.66667 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 295 42 2 1 251
Raw AIGER output size: aag 406 28 2 1 374
=====================  add14y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 114 new AND gates.
[LOG] Size before ABC: 216 AND gates.
[LOG] Size after ABC: 104 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 56 (2, 4, 2, 2, 5, 2, 4, 4, 8, 3, 7, 7, 4, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7720 --> 91 (214 --> 1, 630 --> 6, 206 --> 1, 202 --> 1, 792 --> 11, 194 --> 1, 570 --> 5, 558 --> 5, 1274 --> 20, 356 --> 4, 1044 --> 15, 1020 --> 14, 498 --> 6, 162 --> 1 )
[LOG] Average clause size reduction: 137.857 --> 1.625 (107 --> 0.5, 157.5 --> 1.5, 103 --> 0.5, 101 --> 0.5, 158.4 --> 2.2, 97 --> 0.5, 142.5 --> 1.25, 139.5 --> 1.25, 159.25 --> 2.5, 118.667 --> 1.33333, 149.143 --> 2.14286, 145.714 --> 2, 124.5 --> 1.5, 81 --> 0.5 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 229 42 2 1 185
Raw AIGER output size: aag 333 28 2 1 299
=====================  add16n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 139 new AND gates.
[LOG] Size before ABC: 368 AND gates.
[LOG] Size after ABC: 128 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 67 (3, 2, 2, 7, 2, 7, 5, 8, 3, 3, 7, 2, 2, 3, 9, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 14830 --> 154 (644 --> 4, 318 --> 1, 314 --> 1, 1860 --> 17, 306 --> 2, 1812 --> 17, 1192 --> 13, 2058 --> 27, 580 --> 4, 572 --> 5, 1692 --> 24, 278 --> 1, 274 --> 1, 540 --> 4, 2128 --> 32, 262 --> 1 )
[LOG] Average clause size reduction: 221.343 --> 2.29851 (214.667 --> 1.33333, 159 --> 0.5, 157 --> 0.5, 265.714 --> 2.42857, 153 --> 1, 258.857 --> 2.42857, 238.4 --> 2.6, 257.25 --> 3.375, 193.333 --> 1.33333, 190.667 --> 1.66667, 241.714 --> 3.42857, 139 --> 0.5, 137 --> 0.5, 180 --> 1.33333, 236.444 --> 3.55556, 131 --> 0.5 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 48 2 1 289
Raw AIGER output size: aag 467 32 2 1 428
=====================  add16y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 141 new AND gates.
[LOG] Size before ABC: 247 AND gates.
[LOG] Size after ABC: 131 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 64 (4, 6, 3, 3, 6, 6, 6, 2, 5, 3, 2, 4, 7, 3, 2, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 10540 --> 105 (738 --> 3, 1210 --> 13, 476 --> 4, 468 --> 2, 1150 --> 17, 1130 --> 12, 1110 --> 11, 218 --> 1, 856 --> 14, 420 --> 2, 206 --> 1, 606 --> 5, 1188 --> 14, 388 --> 4, 190 --> 1, 186 --> 1 )
[LOG] Average clause size reduction: 164.688 --> 1.64062 (184.5 --> 0.75, 201.667 --> 2.16667, 158.667 --> 1.33333, 156 --> 0.666667, 191.667 --> 2.83333, 188.333 --> 2, 185 --> 1.83333, 109 --> 0.5, 171.2 --> 2.8, 140 --> 0.666667, 103 --> 0.5, 151.5 --> 1.25, 169.714 --> 2, 129.333 --> 1.33333, 95 --> 0.5, 93 --> 0.5 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 263 48 2 1 213
Raw AIGER output size: aag 394 32 2 1 354
=====================  add18n.aag =====================
=====================  add18y.aag =====================
=====================  add20n.aag =====================
=====================  add20y.aag =====================
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.57 sec (Real time) / 0.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.33 sec (Real time) / 0.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.71 sec (Real time) / 1.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.21 sec (Real time) / 1.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.60 sec (Real time) / 6.43 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.31 sec (Real time) / 4.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1135.04 sec (Real time) / 1128.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1861.92 sec (Real time) / 1852.41 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.17 sec (Real time) / 1.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.19 sec (Real time) / 9969.89 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.16 sec (Real time) / 2.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.18 sec (Real time) / 9970.63 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1005.71 sec (Real time) / 999.71 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.17 sec (Real time) / 9972.80 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (6, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 320 --> 23 (320 --> 23, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 40 --> 2.875 (53.3333 --> 3.83333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 30 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 7 (5, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 132 --> 13 (132 --> 13, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8571 --> 1.85714 (26.4 --> 2.6, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 7 (72 --> 7, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 14.4 --> 1.4 (24 --> 2.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 40 --> 4 (40 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 8 --> 0.8 (13.3333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 625 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 71 (65, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 9728 --> 526 (9728 --> 526, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 137.014 --> 7.40845 (149.662 --> 8.09231, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 451 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 61 (55, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 3942 --> 406 (3942 --> 406, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 64.623 --> 6.65574 (71.6727 --> 7.38182, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 703 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 92 (86, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 6460 --> 655 (6460 --> 655, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 70.2174 --> 7.11957 (75.1163 --> 7.61628, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1280 --> 192 (1280 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 32.8205 --> 4.92308 (38.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.62 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 15225 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.53/1 sec (0.13/0 sec, 0.07/1 sec, 0.05/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 1221 (1211, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.14/0 sec (0.08/0.08 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 290400 --> 15037 (290400 --> 15037, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 237.838 --> 12.3153 (239.802 --> 12.417, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.62 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.80 sec (Real time) / 0.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.41 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 10883 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.36/0 sec (0.07/0 sec, 0.05/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 946 (936, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.12/0 sec (0.06/0.06 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 105655 --> 10810 (105655 --> 10810, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 111.686 --> 11.4271 (112.879 --> 11.5491, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.41 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.59 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.85 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 19410 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.74/1 sec (0.12/0 sec, 0.1/0 sec, 0.06/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.07/1 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec )
[LOG] Nr of iterations: 1647 (1637, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.22/0 sec (0.07/0.07 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 189776 --> 19322 (189776 --> 19322, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 115.225 --> 11.7316 (115.929 --> 11.8033, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.85 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.03 sec (Real time) / 0.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.18 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.16/0 sec (0.02/0 sec, 0.04/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.05/0 sec (0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 30720 --> 5120 (30720 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.738 --> 9.78967 (59.883 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.18 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 96.12 sec CPU time.
[LOG] Relation determinization time: 96 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 352876 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 90.83/90 sec (3.87/3 sec, 62.11/63 sec, 11.64/11 sec, 2.81/3 sec, 1.15/1 sec, 0.94/1 sec, 0.93/1 sec, 0.9/1 sec, 0.89/1 sec, 0.92/0 sec, 0.93/1 sec, 0.93/1 sec, 0.92/1 sec, 0.97/1 sec, 0.92/1 sec )
[LOG] Nr of iterations: 21410 (21396, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 77.21/74 sec (2.43/2.43 sec, 61.16/61.16 sec, 10.92/10.92 sec, 1.97/1.97 sec, 0.29/0.29 sec, 0.11/0.11 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.9/3 sec (0.9/0.9 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7017560 --> 352611 (7017560 --> 352611, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 327.77 --> 16.4695 (327.985 --> 16.4802, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 96.12 sec CPU time.
[LOG] Overall execution time: 96 sec real time.
Synthesis time: 96.39 sec (Real time) / 95.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 44.04 sec CPU time.
[LOG] Relation determinization time: 45 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 228963 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 42.14/43 sec (1.92/2 sec, 25.16/25 sec, 5.51/6 sec, 1.1/1 sec, 0.87/1 sec, 0.72/1 sec, 0.73/1 sec, 0.71/0 sec, 0.69/0 sec, 0.75/1 sec, 0.76/1 sec, 0.78/1 sec, 0.78/1 sec, 0.82/1 sec, 0.84/1 sec )
[LOG] Nr of iterations: 14749 (14735, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 31.4/31 sec (1.22/1.22 sec, 24.52/24.52 sec, 4.82/4.82 sec, 0.38/0.38 sec, 0.16/0.16 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.4/0 sec (0.4/0.4 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2254302 --> 228865 (2254302 --> 228865, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 152.844 --> 15.5173 (152.99 --> 15.5321, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 44.04 sec CPU time.
[LOG] Overall execution time: 45 sec real time.
Synthesis time: 44.52 sec (Real time) / 43.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 320.54 sec CPU time.
[LOG] Relation determinization time: 321 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 470546 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 313.15/313 sec (4.05/4 sec, 273.98/274 sec, 17.87/18 sec, 3.38/3 sec, 1.62/2 sec, 1.34/1 sec, 1.25/2 sec, 1.24/1 sec, 1.2/1 sec, 1.21/1 sec, 1.18/1 sec, 1.18/1 sec, 1.23/1 sec, 1.24/2 sec, 1.18/1 sec )
[LOG] Nr of iterations: 29837 (29823, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 295.21/294 sec (2.36/2.36 sec, 272.75/272.75 sec, 16.68/16.68 sec, 2.19/2.19 sec, 0.49/0.49 sec, 0.21/0.21 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 1.04/1 sec (1.04/1.04 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4652232 --> 470425 (4652232 --> 470425, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 155.922 --> 15.7665 (155.995 --> 15.7739, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 320.54 sec CPU time.
[LOG] Overall execution time: 321 sec real time.
Synthesis time: 320.80 sec (Real time) / 319.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 15.65 sec CPU time.
[LOG] Relation determinization time: 15 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 14.71/15 sec (0.71/0 sec, 7.15/8 sec, 1.73/1 sec, 0.7/1 sec, 0.44/1 sec, 0.4/0 sec, 0.38/0 sec, 0.38/1 sec, 0.4/0 sec, 0.42/1 sec, 0.39/0 sec, 0.4/1 sec, 0.41/0 sec, 0.41/1 sec, 0.39/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 9.33/9 sec (0.48/0.48 sec, 6.86/6.86 sec, 1.39/1.39 sec, 0.38/0.38 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.1/0 sec (0.1/0.1 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 655360 --> 114688 (655360 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 79.8538 --> 13.9744 (79.9902 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 15.65 sec CPU time.
[LOG] Overall execution time: 15 sec real time.
Synthesis time: 15.88 sec (Real time) / 15.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
Command terminated by signal 6
Synthesis time: 6515.21 sec (Real time) / 6510.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 1466.81 sec CPU time.
[LOG] Relation determinization time: 1467 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1454.25/1456 sec (4.78/5 sec, 1270/1270 sec, 116.92/117 sec, 38.4/38 sec, 3.45/4 sec, 2.32/3 sec, 1.76/2 sec, 1.71/2 sec, 1.71/2 sec, 1.68/1 sec, 1.66/2 sec, 1.66/1 sec, 1.65/2 sec, 1.64/2 sec, 1.67/2 sec, 1.62/2 sec, 1.62/1 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1427.5/1429 sec (3.37/3.37 sec, 1268.4/1268.4 sec, 115.26/115.26 sec, 36.83/36.83 sec, 1.91/1.91 sec, 0.76/0.76 sec, 0.2/0.2 sec, 0.12/0.12 sec, 0.11/0.11 sec, 0.1/0.1 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.57/0 sec (0.57/0.57 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2949120 --> 524288 (2949120 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 89.9533 --> 15.9917 (89.9973 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1466.81 sec CPU time.
[LOG] Overall execution time: 1467 sec real time.
Synthesis time: 1467.08 sec (Real time) / 1465.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Command terminated by signal 6
Synthesis time: 3885.60 sec (Real time) / 3878.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mv20y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.39 sec (Real time) / 9994.52 sec (User CPU time)
Timeout: 1
=====================  mvs20n.aag =====================
=====================  mvs20y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.42 sec (Real time) / 9995.22 sec (User CPU time)
Timeout: 1
=====================  mvs22n.aag =====================
=====================  mvs22y.aag =====================
Command terminated by signal 6
Synthesis time: 3936.75 sec (Real time) / 3927.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs24n.aag =====================
=====================  mvs24y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.04 sec (Real time) / 9996.21 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
=====================  mvs28y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.06 sec (Real time) / 9994.60 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 12 (3, 2, 3, 4 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 147 --> 8 (50 --> 2, 21 --> 1, 34 --> 2, 42 --> 3 )
[LOG] Average clause size reduction: 12.25 --> 0.666667 (16.6667 --> 0.666667, 10.5 --> 0.5, 11.3333 --> 0.666667, 10.5 --> 0.75 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 122 new AND gates.
[LOG] Size before ABC: 336 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 63 (5, 2, 7, 10, 23, 6, 6, 4 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 6541 --> 239 (548 --> 6, 133 --> 1, 774 --> 29, 1089 --> 30, 2574 --> 123, 560 --> 26, 545 --> 17, 318 --> 7 )
[LOG] Average clause size reduction: 103.825 --> 3.79365 (109.6 --> 1.2, 66.5 --> 0.5, 110.571 --> 4.14286, 108.9 --> 3, 111.913 --> 5.34783, 93.3333 --> 4.33333, 90.8333 --> 2.83333, 79.5 --> 1.75 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 265 8 0 1 250
=====================  mult5.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 165 new AND gates.
[LOG] Size before ABC: 428 AND gates.
[LOG] Size after ABC: 161 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 54 (2, 4, 5, 8, 2, 16, 10, 2, 3, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 9147 --> 248 (228 --> 1, 675 --> 9, 880 --> 28, 1512 --> 50, 211 --> 1, 3060 --> 106, 1809 --> 48, 197 --> 1, 386 --> 3, 189 --> 1 )
[LOG] Average clause size reduction: 169.389 --> 4.59259 (114 --> 0.5, 168.75 --> 2.25, 176 --> 5.6, 189 --> 6.25, 105.5 --> 0.5, 191.25 --> 6.625, 180.9 --> 4.8, 98.5 --> 0.5, 128.667 --> 1, 94.5 --> 0.5 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 398 10 0 1 382
=====================  mult6.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 266 new AND gates.
[LOG] Size before ABC: 811 AND gates.
[LOG] Size after ABC: 259 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 94 (16, 7, 5, 7, 8, 3, 3, 8, 3, 10, 2, 22 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 25594 --> 534 (5070 --> 72, 2004 --> 52, 1320 --> 25, 1956 --> 18, 2247 --> 39, 628 --> 5, 622 --> 2, 2149 --> 66, 604 --> 10, 2655 --> 75, 291 --> 1, 6048 --> 169 )
[LOG] Average clause size reduction: 272.277 --> 5.68085 (316.875 --> 4.5, 286.286 --> 7.42857, 264 --> 5, 279.429 --> 2.57143, 280.875 --> 4.875, 209.333 --> 1.66667, 207.333 --> 0.666667, 268.625 --> 8.25, 201.333 --> 3.33333, 265.5 --> 7.5, 145.5 --> 0.5, 274.909 --> 7.68182 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.34 sec (Real time) / 0.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.96 sec (Real time) / 0.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 605 12 0 1 588
=====================  mult7.aag =====================
[LOG] Relation determinization time: 0.13 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 864 new AND gates.
[LOG] Size before ABC: 2002 AND gates.
[LOG] Size after ABC: 863 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.12/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 174 (6, 15, 29, 3, 17, 2, 28, 12, 15, 7, 9, 10, 6, 15 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 71528 --> 1596 (2375 --> 43, 6608 --> 140, 13076 --> 227, 926 --> 29, 7328 --> 166, 451 --> 1, 12096 --> 320, 4884 --> 114, 6104 --> 189, 2574 --> 59, 3408 --> 79, 3798 --> 108, 2090 --> 44, 5810 --> 77 )
[LOG] Average clause size reduction: 411.08 --> 9.17241 (395.833 --> 7.16667, 440.533 --> 9.33333, 450.897 --> 7.82759, 308.667 --> 9.66667, 431.059 --> 9.76471, 225.5 --> 0.5, 432 --> 11.4286, 407 --> 9.5, 406.933 --> 12.6, 367.714 --> 8.42857, 378.667 --> 8.77778, 379.8 --> 10.8, 348.333 --> 7.33333, 387.333 --> 5.13333 )
[LOG] Overall execution time: 0.13 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.63 sec (Real time) / 0.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.51 sec (Real time) / 1.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.02 sec (Real time) / 7.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 1346 14 0 1 1319
=====================  mult8.aag =====================
[LOG] Relation determinization time: 0.19 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 771 new AND gates.
[LOG] Size before ABC: 2563 AND gates.
[LOG] Size after ABC: 765 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.15/0 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 206 (5, 4, 4, 24, 4, 6, 4, 9, 28, 19, 6, 24, 8, 10, 2, 49 )
[LOG] Total clause computation time: 0.06/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 110902 --> 2017 (2512 --> 19, 1869 --> 23, 1857 --> 6, 14168 --> 246, 1833 --> 22, 3015 --> 56, 1800 --> 17, 4768 --> 110, 15957 --> 320, 10512 --> 247, 2905 --> 41, 13271 --> 337, 4004 --> 93, 5085 --> 117, 562 --> 1, 26784 --> 362 )
[LOG] Average clause size reduction: 538.359 --> 9.79126 (502.4 --> 3.8, 467.25 --> 5.75, 464.25 --> 1.5, 590.333 --> 10.25, 458.25 --> 5.5, 502.5 --> 9.33333, 450 --> 4.25, 529.778 --> 12.2222, 569.893 --> 11.4286, 553.263 --> 13, 484.167 --> 6.83333, 552.958 --> 14.0417, 500.5 --> 11.625, 508.5 --> 11.7, 281 --> 0.5, 546.612 --> 7.38776 )
[LOG] Overall execution time: 0.19 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.80 sec (Real time) / 0.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.57 sec (Real time) / 5.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 64.26 sec (Real time) / 64.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 636 32 0 1 604
Raw AIGER output size: aag 1401 16 0 1 1375
=====================  mult9.aag =====================
[LOG] Relation determinization time: 0.48 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 2717 new AND gates.
[LOG] Size before ABC: 5648 AND gates.
[LOG] Size after ABC: 2716 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.45/0 sec (0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.04/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.07/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 388 (35, 6, 17, 69, 7, 19, 18, 7, 10, 12, 8, 15, 102, 20, 6, 14, 2, 21 )
[LOG] Total clause computation time: 0.17/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 275990 --> 4952 (26656 --> 335, 3895 --> 43, 12400 --> 142, 52428 --> 787, 4572 --> 58, 13644 --> 233, 12835 --> 239, 4506 --> 74, 6714 --> 132, 8129 --> 195, 5152 --> 128, 10248 --> 205, 73427 --> 1665, 13680 --> 267, 3585 --> 35, 9269 --> 170, 710 --> 1, 14140 --> 243 )
[LOG] Average clause size reduction: 711.314 --> 12.7629 (761.6 --> 9.57143, 649.167 --> 7.16667, 729.412 --> 8.35294, 759.826 --> 11.4058, 653.143 --> 8.28571, 718.105 --> 12.2632, 713.056 --> 13.2778, 643.714 --> 10.5714, 671.4 --> 13.2, 677.417 --> 16.25, 644 --> 16, 683.2 --> 13.6667, 719.873 --> 16.3235, 684 --> 13.35, 597.5 --> 5.83333, 662.071 --> 12.1429, 355 --> 0.5, 673.333 --> 11.5714 )
[LOG] Overall execution time: 0.48 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.87 sec (Real time) / 1.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.29 sec (Real time) / 6.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1961.16 sec (Real time) / 1961.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 36 0 1 759
Raw AIGER output size: aag 3511 18 0 1 3476
=====================  mult10.aag =====================
[LOG] Relation determinization time: 0.43 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1413 new AND gates.
[LOG] Size before ABC: 4120 AND gates.
[LOG] Size after ABC: 1406 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.39/1 sec (0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.03/0 sec, 0.02/0 sec, 0.04/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.04/1 sec )
[LOG] Nr of iterations: 247 (5, 5, 10, 2, 14, 28, 14, 26, 10, 7, 6, 19, 10, 18, 6, 17, 3, 2, 2, 43 )
[LOG] Total clause computation time: 0.07/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 214933 --> 3234 (3968 --> 44, 3956 --> 52, 8865 --> 84, 981 --> 1, 12701 --> 186, 26217 --> 331, 12584 --> 194, 24100 --> 335, 8631 --> 150, 5712 --> 109, 4745 --> 105, 17010 --> 341, 8460 --> 129, 15844 --> 349, 4645 --> 95, 14800 --> 229, 1840 --> 2, 913 --> 1, 909 --> 1, 38052 --> 496 )
[LOG] Average clause size reduction: 870.174 --> 13.0931 (793.6 --> 8.8, 791.2 --> 10.4, 886.5 --> 8.4, 490.5 --> 0.5, 907.214 --> 13.2857, 936.321 --> 11.8214, 898.857 --> 13.8571, 926.923 --> 12.8846, 863.1 --> 15, 816 --> 15.5714, 790.833 --> 17.5, 895.263 --> 17.9474, 846 --> 12.9, 880.222 --> 19.3889, 774.167 --> 15.8333, 870.588 --> 13.4706, 613.333 --> 0.666667, 456.5 --> 0.5, 454.5 --> 0.5, 884.93 --> 11.5349 )
[LOG] Overall execution time: 0.43 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.42 sec (Real time) / 1.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 66.94 sec (Real time) / 65.65 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3551.43 sec (Real time) / 3551.41 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1004 40 0 1 964
Raw AIGER output size: aag 2410 20 0 1 2377
=====================  mult11.aag =====================
=====================  mult12.aag =====================
=====================  mult13.aag =====================
=====================  mult14.aag =====================
=====================  mult15.aag =====================
=====================  mult16.aag =====================
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0 )
[LOG] Average clause size reduction: 35.5 --> 0 (35.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 69 --> 0 (69 --> 0 )
[LOG] Average clause size reduction: 34.5 --> 0 (34.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 233 --> 0 (233 --> 0 )
[LOG] Average clause size reduction: 116.5 --> 0 (116.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 231 --> 0 (231 --> 0 )
[LOG] Average clause size reduction: 115.5 --> 0 (115.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 554 --> 0 (554 --> 0 )
[LOG] Average clause size reduction: 277 --> 0 (277 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 552 --> 0 (552 --> 0 )
[LOG] Average clause size reduction: 276 --> 0 (276 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 1291 --> 0 (1291 --> 0 )
[LOG] Average clause size reduction: 645.5 --> 0 (645.5 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 1289 --> 0 (1289 --> 0 )
[LOG] Average clause size reduction: 644.5 --> 0 (644.5 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/1 sec (0.03/1 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 2956 --> 0 (2956 --> 0 )
[LOG] Average clause size reduction: 1478 --> 0 (1478 --> 0 )
[LOG] Overall execution time: 0.09 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.02/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 2954 --> 0 (2954 --> 0 )
[LOG] Average clause size reduction: 1477 --> 0 (1477 --> 0 )
[LOG] Overall execution time: 0.09 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 4.75 --> 0 (0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 13 --> 0 (0 --> 0, 0 --> 0, 13 --> 0 )
[LOG] Average clause size reduction: 3.25 --> 0 (0 --> 0, 0 --> 0, 6.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 5.16667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 21 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21 --> 0 )
[LOG] Average clause size reduction: 3.5 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0 )
[LOG] Average clause size reduction: 5.375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 29 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 29 --> 0 )
[LOG] Average clause size reduction: 3.625 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14.5 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 55 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 55 --> 0 )
[LOG] Average clause size reduction: 5.5 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27.5 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 37 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 37 --> 0 )
[LOG] Average clause size reduction: 3.7 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 18.5 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 67 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 67 --> 0 )
[LOG] Average clause size reduction: 5.58333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 33.5 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 45 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 45 --> 0 )
[LOG] Average clause size reduction: 3.75 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 22.5 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.09 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 79 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 79 --> 0 )
[LOG] Average clause size reduction: 5.64286 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39.5 --> 0 )
[LOG] Overall execution time: 0.09 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 53 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 53 --> 0 )
[LOG] Average clause size reduction: 3.78571 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 26.5 --> 0 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.15 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.12/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 91 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 91 --> 0 )
[LOG] Average clause size reduction: 5.6875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 45.5 --> 0 )
[LOG] Overall execution time: 0.15 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.07/0 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 61 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 61 --> 0 )
[LOG] Average clause size reduction: 3.8125 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 30.5 --> 0 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.21 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.2/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 103 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 103 --> 0 )
[LOG] Average clause size reduction: 5.72222 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51.5 --> 0 )
[LOG] Overall execution time: 0.22 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.12 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.07/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 69 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 69 --> 0 )
[LOG] Average clause size reduction: 3.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 34.5 --> 0 )
[LOG] Overall execution time: 0.13 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.32 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.28/0 sec (0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 115 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 115 --> 0 )
[LOG] Average clause size reduction: 5.75 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 57.5 --> 0 )
[LOG] Overall execution time: 0.34 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.54 sec (Real time) / 0.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.18 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.15/1 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/1 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 77 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 77 --> 0 )
[LOG] Average clause size reduction: 3.85 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 38.5 --> 0 )
[LOG] Overall execution time: 0.19 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.47 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.43/0 sec (0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 127 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 127 --> 0 )
[LOG] Average clause size reduction: 5.77273 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 63.5 --> 0 )
[LOG] Overall execution time: 0.49 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.69 sec (Real time) / 0.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.24 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.21/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 85 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 85 --> 0 )
[LOG] Average clause size reduction: 3.86364 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 42.5 --> 0 )
[LOG] Overall execution time: 0.26 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.45 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.67 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.59/0 sec (0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 139 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 139 --> 0 )
[LOG] Average clause size reduction: 5.79167 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 69.5 --> 0 )
[LOG] Overall execution time: 0.7 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.91 sec (Real time) / 0.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.35 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.28/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 93 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 93 --> 0 )
[LOG] Average clause size reduction: 3.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 46.5 --> 0 )
[LOG] Overall execution time: 0.37 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.57 sec (Real time) / 0.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 0.92 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.81/1 sec (0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/1 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 151 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 151 --> 0 )
[LOG] Average clause size reduction: 5.80769 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 75.5 --> 0 )
[LOG] Overall execution time: 0.96 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.15 sec (Real time) / 1.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.49 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.38/0 sec (0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 101 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 101 --> 0 )
[LOG] Average clause size reduction: 3.88462 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 50.5 --> 0 )
[LOG] Overall execution time: 0.51 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.70 sec (Real time) / 0.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.09 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1216 new AND gates.
[LOG] Size before ABC: 1579 AND gates.
[LOG] Size after ABC: 1216 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec )
[LOG] Nr of iterations: 174 (52, 61, 23, 4, 18, 16 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 20539 --> 1474 (7038 --> 450, 7440 --> 582, 2420 --> 217, 324 --> 43, 1802 --> 106, 1515 --> 76 )
[LOG] Average clause size reduction: 118.04 --> 8.47126 (135.346 --> 8.65385, 121.967 --> 9.54098, 105.217 --> 9.43478, 81 --> 10.75, 100.111 --> 5.88889, 94.6875 --> 4.75 )
[LOG] Overall execution time: 0.09 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.48 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.58 sec (Real time) / 0.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.53 sec (Real time) / 1.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 1382 5 21 1 1350
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 0.34 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 4166 new AND gates.
[LOG] Size before ABC: 5392 AND gates.
[LOG] Size after ABC: 4166 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.27/1 sec (0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.03/0 sec, 0.03/1 sec, 0.07/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 444 (141, 71, 84, 42, 33, 70, 3 )
[LOG] Total clause computation time: 0.17/0 sec (0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.04/0 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 67060 --> 5253 (24780 --> 1833, 11410 --> 634, 12035 --> 1243, 5494 --> 454, 4192 --> 269, 8901 --> 812, 248 --> 8 )
[LOG] Average clause size reduction: 151.036 --> 11.8311 (175.745 --> 13, 160.704 --> 8.92958, 143.274 --> 14.7976, 130.81 --> 10.8095, 127.03 --> 8.15152, 127.157 --> 11.6, 82.6667 --> 2.66667 )
[LOG] Overall execution time: 0.34 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.33 sec (Real time) / 1.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.26 sec (Real time) / 1.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.40 sec (Real time) / 13.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 4372 6 24 1 4335
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 1.74 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 14458 new AND gates.
[LOG] Size before ABC: 20010 AND gates.
[LOG] Size after ABC: 14458 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 1.59/1 sec (0.09/0 sec, 0.1/0 sec, 0.1/0 sec, 0.08/0 sec, 0.07/0 sec, 0.07/0 sec, 0.51/1 sec, 0.49/0 sec, 0.08/0 sec )
[LOG] Nr of iterations: 1295 (229, 154, 86, 49, 47, 99, 359, 255, 17 )
[LOG] Total clause computation time: 0.97/1 sec (0.05/0.05 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.35/0.35 sec, 0.35/0.35 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.35/0 sec (0.03/0.03 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.11/0.11 sec, 0.08/0.08 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 215751 --> 19838 (49248 --> 2356, 30906 --> 1795, 15215 --> 1408, 7824 --> 469, 7084 --> 427, 14406 --> 1947, 52268 --> 7744, 36576 --> 3596, 2224 --> 96 )
[LOG] Average clause size reduction: 166.603 --> 15.3189 (215.057 --> 10.2882, 200.688 --> 11.6558, 176.919 --> 16.3721, 159.673 --> 9.57143, 150.723 --> 9.08511, 145.515 --> 19.6667, 145.593 --> 21.571, 143.435 --> 14.102, 130.824 --> 5.64706 )
[LOG] Overall execution time: 1.74 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.47 sec (Real time) / 5.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.25 sec (Real time) / 2.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 202.39 sec (Real time) / 202.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 14703 7 27 1 14660
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 4.55 sec CPU time.
[LOG] Relation determinization time: 19 sec real time.
[LOG] Final circuit size: 26658 new AND gates.
[LOG] Size before ABC: 37778 AND gates.
[LOG] Size after ABC: 26658 AND gates.
[LOG] Time for optimizing with ABC: 15 seconds.
[LOG] Total time for all control signals: 4.14/4 sec (0.17/0 sec, 0.29/0 sec, 0.1/1 sec, 0.17/0 sec, 0.16/0 sec, 0.19/0 sec, 0.36/0 sec, 0.69/1 sec, 1.83/2 sec, 0.18/0 sec )
[LOG] Nr of iterations: 2224 (269, 219, 96, 119, 110, 127, 213, 411, 628, 32 )
[LOG] Total clause computation time: 2.63/2 sec (0.1/0.1 sec, 0.21/0.21 sec, 0.06/0.06 sec, 0.1/0.1 sec, 0.11/0.11 sec, 0.08/0.08 sec, 0.22/0.22 sec, 0.39/0.39 sec, 1.35/1.35 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 1/0 sec (0.07/0.07 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.23/0.23 sec, 0.39/0.39 sec, 0.04/0.04 sec )
[LOG] Total clause size reduction: 422063 --> 37566 (70484 --> 3369, 53846 --> 2738, 20235 --> 1217, 23718 --> 2170, 20383 --> 1283, 22176 --> 2597, 35404 --> 3858, 68060 --> 8833, 102828 --> 11318, 4929 --> 183 )
[LOG] Average clause size reduction: 189.777 --> 16.8912 (262.022 --> 12.5242, 245.872 --> 12.5023, 210.781 --> 12.6771, 199.311 --> 18.2353, 185.3 --> 11.6636, 174.614 --> 20.4488, 166.216 --> 18.1127, 165.596 --> 21.4915, 163.739 --> 18.0223, 154.031 --> 5.71875 )
[LOG] Overall execution time: 4.55 sec CPU time.
[LOG] Overall execution time: 19 sec real time.
Synthesis time: 19.32 sec (Real time) / 17.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.60 sec (Real time) / 3.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 364.77 sec (Real time) / 364.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 26948 8 30 1 26900
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 60.94 sec CPU time.
[LOG] Relation determinization time: 78 sec real time.
[LOG] Final circuit size: 136153 new AND gates.
[LOG] Size before ABC: 207206 AND gates.
[LOG] Size after ABC: 136153 AND gates.
[LOG] Time for optimizing with ABC: 18 seconds.
[LOG] Total time for all control signals: 59.84/60 sec (0.03/0 sec, 0.04/0 sec, 0.44/1 sec, 0.1/0 sec, 0.13/0 sec, 0.09/0 sec, 0.29/0 sec, 1.74/2 sec, 5.58/6 sec, 10.35/10 sec, 20.76/21 sec, 20.29/20 sec )
[LOG] Nr of iterations: 9116 (18, 43, 422, 27, 29, 40, 210, 1339, 2087, 1445, 2241, 1215 )
[LOG] Total clause computation time: 38.47/38 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.33/0.33 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.17/0.17 sec, 1.12/1.12 sec, 3/3 sec, 7.03/7.03 sec, 12.6/12.6 sec, 14.01/14.01 sec )
[LOG] Total clause minimization time: 19.58/22 sec (0/0 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0.53/0.53 sec, 2.44/2.44 sec, 3/3 sec, 7.7/7.7 sec, 5.69/5.69 sec )
[LOG] Total clause size reduction: 1704226 --> 206938 (5576 --> 147, 12852 --> 387, 110302 --> 5783, 6422 --> 161, 6552 --> 204, 8541 --> 296, 43681 --> 2901, 264924 --> 24943, 387996 --> 52692, 254144 --> 37388, 392000 --> 53001, 211236 --> 29035 )
[LOG] Average clause size reduction: 186.949 --> 22.7005 (309.778 --> 8.16667, 298.884 --> 9, 261.379 --> 13.7038, 237.852 --> 5.96296, 225.931 --> 7.03448, 213.525 --> 7.4, 208.005 --> 13.8143, 197.852 --> 18.6281, 185.911 --> 25.2477, 175.878 --> 25.874, 174.922 --> 23.6506, 173.857 --> 23.8971 )
[LOG] Overall execution time: 60.94 sec CPU time.
[LOG] Overall execution time: 78 sec real time.
Synthesis time: 78.42 sec (Real time) / 75.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 25.31 sec (Real time) / 25.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7244.70 sec (Real time) / 7243.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 136491 9 33 1 136437
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 131.44 sec CPU time.
[LOG] Relation determinization time: 160 sec real time.
[LOG] Final circuit size: 196996 new AND gates.
[LOG] Size before ABC: 306063 AND gates.
[LOG] Size after ABC: 196996 AND gates.
[LOG] Time for optimizing with ABC: 29 seconds.
[LOG] Total time for all control signals: 129.61/130 sec (0.03/0 sec, 0.03/0 sec, 0.64/0 sec, 0.42/1 sec, 0.18/0 sec, 0.28/0 sec, 0.34/1 sec, 0.24/0 sec, 3/3 sec, 20.21/20 sec, 38.85/39 sec, 29.77/30 sec, 35.62/36 sec )
[LOG] Nr of iterations: 12175 (10, 13, 570, 157, 34, 90, 96, 50, 1129, 4126, 3020, 1662, 1218 )
[LOG] Total clause computation time: 81.86/77 sec (0/0 sec, 0/0 sec, 0.45/0.45 sec, 0.26/0.26 sec, 0.1/0.1 sec, 0.15/0.15 sec, 0.18/0.18 sec, 0.13/0.13 sec, 2.14/2.14 sec, 11/11 sec, 24.14/24.14 sec, 19/19 sec, 24.31/24.31 sec )
[LOG] Total clause minimization time: 44.56/50 sec (0/0 sec, 0.01/0.01 sec, 0.17/0.17 sec, 0.12/0.12 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.04/0.04 sec, 0.76/0.76 sec, 8.92/8.92 sec, 14.12/14.12 sec, 9.94/9.94 sec, 10.31/10.31 sec )
[LOG] Total clause size reduction: 2478498 --> 305753 (3339 --> 84, 4140 --> 95, 163872 --> 7785, 43368 --> 3108, 8712 --> 329, 22250 --> 1185, 22515 --> 1879, 11172 --> 552, 243648 --> 22601, 833250 --> 114099, 576629 --> 84233, 315590 --> 36984, 230013 --> 32819 )
[LOG] Average clause size reduction: 203.573 --> 25.1132 (333.9 --> 8.4, 318.462 --> 7.30769, 287.495 --> 13.6579, 276.229 --> 19.7962, 256.235 --> 9.67647, 247.222 --> 13.1667, 234.531 --> 19.5729, 223.44 --> 11.04, 215.809 --> 20.0186, 201.951 --> 27.6537, 190.937 --> 27.8917, 189.886 --> 22.2527, 188.845 --> 26.945 )
[LOG] Overall execution time: 131.45 sec CPU time.
[LOG] Overall execution time: 160 sec real time.
Synthesis time: 160.48 sec (Real time) / 155.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 42.02 sec (Real time) / 41.73 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.06 sec (Real time) / 9999.02 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 197377 10 35 1 197319
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 293.59 sec CPU time.
[LOG] Relation determinization time: 344 sec real time.
[LOG] Final circuit size: 306076 new AND gates.
[LOG] Size before ABC: 491504 AND gates.
[LOG] Size after ABC: 306076 AND gates.
[LOG] Time for optimizing with ABC: 51 seconds.
[LOG] Total time for all control signals: 290.9/291 sec (0.06/0 sec, 0.05/0 sec, 0.93/1 sec, 0.22/0 sec, 0.38/1 sec, 0.4/0 sec, 0.45/0 sec, 0.32/1 sec, 4.19/4 sec, 0.67/1 sec, 21.32/21 sec, 42.93/43 sec, 110.97/111 sec, 108.01/108 sec )
[LOG] Nr of iterations: 18885 (59, 13, 841, 29, 56, 98, 104, 36, 1511, 61, 3986, 3739, 6065, 2287 )
[LOG] Total clause computation time: 182.6/190 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.62/0.62 sec, 0.14/0.14 sec, 0.23/0.23 sec, 0.27/0.27 sec, 0.26/0.26 sec, 0.19/0.19 sec, 2.74/2.74 sec, 0.36/0.36 sec, 12/12 sec, 25.18/25.18 sec, 63.69/63.69 sec, 76.89/76.89 sec )
[LOG] Total clause minimization time: 103.93/98 sec (0.02/0.02 sec, 0/0 sec, 0.26/0.26 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.09/0.09 sec, 0.03/0.03 sec, 1.3/1.3 sec, 0.12/0.12 sec, 8.94/8.94 sec, 17.14/17.14 sec, 46.26/46.26 sec, 29.65/29.65 sec )
[LOG] Total clause size reduction: 4067015 --> 491154 (23954 --> 547, 4596 --> 122, 265440 --> 12465, 8568 --> 238, 16060 --> 621, 26675 --> 1073, 26986 --> 1355, 8680 --> 284, 356360 --> 33562, 13620 --> 682, 860760 --> 84849, 762552 --> 105726, 1230992 --> 183195, 461772 --> 66435 )
[LOG] Average clause size reduction: 215.357 --> 26.0076 (406 --> 9.27119, 353.538 --> 9.38462, 315.624 --> 14.8216, 295.448 --> 8.2069, 286.786 --> 11.0893, 272.194 --> 10.949, 259.481 --> 13.0288, 241.111 --> 7.88889, 235.844 --> 22.2118, 223.279 --> 11.1803, 215.946 --> 21.2868, 203.945 --> 28.2765, 202.967 --> 30.2053, 201.912 --> 29.049 )
[LOG] Overall execution time: 293.59 sec CPU time.
[LOG] Overall execution time: 344 sec real time.
Synthesis time: 344.49 sec (Real time) / 336.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 65.85 sec (Real time) / 65.44 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.09 sec (Real time) / 9998.80 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 306499 11 37 1 306437
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 237.98 sec CPU time.
[LOG] Relation determinization time: 273 sec real time.
[LOG] Final circuit size: 226912 new AND gates.
[LOG] Size before ABC: 344903 AND gates.
[LOG] Size after ABC: 226912 AND gates.
[LOG] Time for optimizing with ABC: 34 seconds.
[LOG] Total time for all control signals: 233.43/233 sec (0.1/0 sec, 0.09/0 sec, 1.61/1 sec, 0.34/0 sec, 0.93/1 sec, 0.56/1 sec, 0.49/0 sec, 0.68/1 sec, 11.21/11 sec, 1.25/2 sec, 29.65/29 sec, 7.3/8 sec, 22.21/22 sec, 67.95/68 sec, 89.06/89 sec )
[LOG] Nr of iterations: 14766 (20, 7, 562, 40, 159, 41, 50, 90, 2564, 61, 2936, 447, 1263, 3534, 2992 )
[LOG] Total clause computation time: 145.01/141 sec (0.03/0.03 sec, 0.01/0.01 sec, 1.18/1.18 sec, 0.18/0.18 sec, 0.61/0.61 sec, 0.4/0.4 sec, 0.32/0.32 sec, 0.43/0.43 sec, 6.77/6.77 sec, 0.71/0.71 sec, 18.39/18.39 sec, 3.83/3.83 sec, 14.33/14.33 sec, 41.42/41.42 sec, 56.4/56.4 sec )
[LOG] Total clause minimization time: 83.69/85 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.35/0.35 sec, 0.07/0.07 sec, 0.22/0.22 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.13/0.13 sec, 4.21/4.21 sec, 0.24/0.24 sec, 10.88/10.88 sec, 2.95/2.95 sec, 7.23/7.23 sec, 25.7/25.7 sec, 31.58/31.58 sec )
[LOG] Total clause size reduction: 3698709 --> 344508 (8797 --> 196, 2574 --> 49, 203082 --> 8055, 13650 --> 430, 53562 --> 3015, 12840 --> 358, 15092 --> 322, 25988 --> 925, 720203 --> 57993, 16020 --> 829, 745490 --> 64772, 107932 --> 9948, 288998 --> 26457, 805524 --> 100597, 678957 --> 70562 )
[LOG] Average clause size reduction: 250.488 --> 23.3312 (439.85 --> 9.8, 367.714 --> 7, 361.356 --> 14.3327, 341.25 --> 10.75, 336.868 --> 18.9623, 313.171 --> 8.73171, 301.84 --> 6.44, 288.756 --> 10.2778, 280.89 --> 22.6182, 262.623 --> 13.5902, 253.913 --> 22.0613, 241.459 --> 22.255, 228.819 --> 20.9477, 227.935 --> 28.4655, 226.924 --> 23.5836 )
[LOG] Overall execution time: 237.99 sec CPU time.
[LOG] Overall execution time: 273 sec real time.
Synthesis time: 272.59 sec (Real time) / 267.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 42.19 sec (Real time) / 41.93 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.07 sec (Real time) / 9998.90 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 227385 12 40 1 227318
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 1844.32 sec CPU time.
[LOG] Relation determinization time: 1972 sec real time.
[LOG] Final circuit size: 953506 new AND gates.
[LOG] Size before ABC: 1523037 AND gates.
[LOG] Size after ABC: 953506 AND gates.
[LOG] Time for optimizing with ABC: 127 seconds.
[LOG] Total time for all control signals: 1833.15/1833 sec (0.08/0 sec, 0.09/0 sec, 7.39/8 sec, 1.13/1 sec, 1.79/2 sec, 1.82/1 sec, 1.76/2 sec, 1.53/2 sec, 52.55/52 sec, 5.24/6 sec, 153.5/153 sec, 38.77/39 sec, 30.43/30 sec, 126.04/126 sec, 287.36/287 sec, 620.15/621 sec, 503.52/503 sec )
[LOG] Nr of iterations: 44846 (55, 24, 2806, 87, 197, 225, 230, 157, 6159, 219, 7801, 1913, 796, 2547, 6260, 9867, 5503 )
[LOG] Total clause computation time: 1057.57/1032 sec (0.04/0.04 sec, 0.03/0.03 sec, 3.9/3.9 sec, 0.65/0.65 sec, 0.99/0.99 sec, 0.9/0.9 sec, 0.71/0.71 sec, 0.71/0.71 sec, 23.27/23.27 sec, 2.53/2.53 sec, 81.75/81.75 sec, 10.03/10.03 sec, 15.57/15.57 sec, 90.76/90.76 sec, 175.23/175.23 sec, 351.23/351.23 sec, 299.27/299.27 sec )
[LOG] Total clause minimization time: 753.65/775 sec (0.01/0.01 sec, 0.01/0.01 sec, 3.36/3.36 sec, 0.19/0.19 sec, 0.46/0.46 sec, 0.55/0.55 sec, 0.68/0.68 sec, 0.42/0.42 sec, 28.55/28.55 sec, 1.54/1.54 sec, 70.13/70.13 sec, 26.48/26.48 sec, 12.91/12.91 sec, 33.25/33.25 sec, 109.7/109.7 sec, 265.52/265.52 sec, 199.89/199.89 sec )
[LOG] Total clause size reduction: 12566185 --> 1522585 (28404 --> 817, 11224 --> 336, 1180905 --> 78794, 34658 --> 1566, 75460 --> 4180, 82208 --> 5467, 80837 --> 5392, 52260 --> 3512, 1995192 --> 231021, 67580 --> 5133, 2308800 --> 282743, 531536 --> 59145, 213060 --> 24452, 626316 --> 81749, 1533455 --> 217349, 2407304 --> 338158, 1336986 --> 182771 )
[LOG] Average clause size reduction: 280.207 --> 33.9514 (516.436 --> 14.8545, 467.667 --> 14, 420.85 --> 28.0805, 398.368 --> 18, 383.046 --> 21.2183, 365.369 --> 24.2978, 351.465 --> 23.4435, 332.866 --> 22.3694, 323.947 --> 37.5095, 308.584 --> 23.4384, 295.962 --> 36.2445, 277.855 --> 30.9174, 267.663 --> 30.7186, 245.903 --> 32.0962, 244.961 --> 34.7203, 243.975 --> 34.2716, 242.956 --> 33.213 )
[LOG] Overall execution time: 1844.33 sec CPU time.
[LOG] Overall execution time: 1972 sec real time.
Synthesis time: 1971.30 sec (Real time) / 1954.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 173.68 sec (Real time) / 171.65 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.19 sec (Real time) / 9997.28 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 954042 13 43 1 953969
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 4725.96 sec CPU time.
[LOG] Relation determinization time: 4974 sec real time.
[LOG] Final circuit size: 1621685 new AND gates.
[LOG] Size before ABC: 2651023 AND gates.
[LOG] Size after ABC: 1621685 AND gates.
[LOG] Time for optimizing with ABC: 248 seconds.
[LOG] Total time for all control signals: 4705.47/4705 sec (0.06/0 sec, 0.19/0 sec, 9.42/10 sec, 1.52/1 sec, 1.25/2 sec, 1.25/1 sec, 1.33/1 sec, 1.83/2 sec, 112.56/113 sec, 6.44/6 sec, 391.42/391 sec, 127.85/128 sec, 25.77/26 sec, 86.29/86 sec, 521/521 sec, 503.61/504 sec, 1358.38/1358 sec, 1555.3/1555 sec )
[LOG] Nr of iterations: 73286 (8, 117, 3766, 147, 175, 107, 186, 222, 10695, 205, 17684, 3181, 724, 1665, 7342, 4553, 12248, 10261 )
[LOG] Total clause computation time: 2718.05/2658 sec (0/0 sec, 0.07/0.07 sec, 4.36/4.36 sec, 0.73/0.73 sec, 0.45/0.45 sec, 0.61/0.61 sec, 0.58/0.58 sec, 0.85/0.85 sec, 58.6/58.6 sec, 3.05/3.05 sec, 192.75/192.75 sec, 44.52/44.52 sec, 5.81/5.81 sec, 46.41/46.41 sec, 330.1/330.1 sec, 348.2/348.2 sec, 772.09/772.09 sec, 908.87/908.87 sec )
[LOG] Total clause minimization time: 1949.47/2011 sec (0.01/0.01 sec, 0.08/0.08 sec, 4.9/4.9 sec, 0.46/0.46 sec, 0.42/0.42 sec, 0.26/0.26 sec, 0.36/0.36 sec, 0.57/0.57 sec, 53.02/53.02 sec, 1.84/1.84 sec, 196.48/196.48 sec, 79.82/79.82 sec, 16.92/16.92 sec, 36.7/36.7 sec, 187.37/187.37 sec, 150.49/150.49 sec, 580.6/580.6 sec, 639.17/639.17 sec )
[LOG] Total clause size reduction: 22289869 --> 2650545 (3927 --> 69, 60204 --> 1628, 1694250 --> 111831, 63510 --> 2903, 73254 --> 3856, 42612 --> 2390, 71595 --> 3853, 81770 --> 5426, 3796370 --> 421264, 69768 --> 4177, 5782341 --> 653098, 982620 --> 107104, 212562 --> 23603, 470912 --> 48780, 1908660 --> 269781, 1178968 --> 165801, 3159726 --> 459041, 2636820 --> 365940 )
[LOG] Average clause size reduction: 304.149 --> 36.1671 (490.875 --> 8.625, 514.564 --> 13.9145, 449.881 --> 29.6949, 432.041 --> 19.7483, 418.594 --> 22.0343, 398.243 --> 22.3364, 384.919 --> 20.7151, 368.333 --> 24.4414, 354.967 --> 39.3889, 340.332 --> 20.3756, 326.982 --> 36.9316, 308.903 --> 33.6699, 293.594 --> 32.6008, 282.83 --> 29.2973, 259.965 --> 36.7449, 258.943 --> 36.4158, 257.979 --> 37.4789, 256.975 --> 35.6632 )
[LOG] Overall execution time: 4725.97 sec CPU time.
[LOG] Overall execution time: 4974 sec real time.
Synthesis time: 4973.49 sec (Real time) / 4943.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 191.26 sec (Real time) / 187.69 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.30 sec (Real time) / 9995.44 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 1622256 14 45 1 1622179
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 3081.62 sec CPU time.
[LOG] Relation determinization time: 3243 sec real time.
[LOG] Final circuit size: 1262483 new AND gates.
[LOG] Size before ABC: 1993733 AND gates.
[LOG] Size after ABC: 1262483 AND gates.
[LOG] Time for optimizing with ABC: 161 seconds.
[LOG] Total time for all control signals: 3062.41/3060 sec (1.38/1 sec, 1.28/1 sec, 0.14/1 sec, 6.27/6 sec, 42.42/42 sec, 29.07/29 sec, 22.95/22 sec, 68.58/68 sec, 29.39/30 sec, 37.13/37 sec, 45.38/45 sec, 85/85 sec, 63.42/63 sec, 79.02/79 sec, 127.04/127 sec, 80.26/81 sec, 1432.48/1432 sec, 331.3/331 sec, 579.9/580 sec )
[LOG] Nr of iterations: 59174 (76, 37, 72, 2595, 5804, 1877, 1908, 3447, 2142, 1655, 1874, 2588, 2147, 1899, 2913, 1919, 21786, 1533, 2902 )
[LOG] Total clause computation time: 1841.32/1826 sec (1.27/1.27 sec, 1.21/1.21 sec, 0.06/0.06 sec, 3.21/3.21 sec, 22.96/22.96 sec, 16.31/16.31 sec, 5.16/5.16 sec, 34.26/34.26 sec, 8.43/8.43 sec, 15.76/15.76 sec, 19.94/19.94 sec, 46.88/46.88 sec, 28.19/28.19 sec, 44.94/44.94 sec, 64.86/64.86 sec, 37.52/37.52 sec, 799.68/799.68 sec, 258.19/258.19 sec, 432.49/432.49 sec )
[LOG] Total clause minimization time: 1184.27/1198 sec (0.06/0.06 sec, 0.02/0.02 sec, 0.03/0.03 sec, 2.93/2.93 sec, 18.97/18.97 sec, 11.85/11.85 sec, 16.74/16.74 sec, 32.86/32.86 sec, 19.39/19.39 sec, 19.91/19.91 sec, 23.74/23.74 sec, 36.27/36.27 sec, 32.92/32.92 sec, 31.61/31.61 sec, 59.43/59.43 sec, 39.74/39.74 sec, 628.31/628.31 sec, 67.53/67.53 sec, 141.96/141.96 sec )
[LOG] Total clause size reduction: 19905435 --> 1993281 (40050 --> 1471, 19188 --> 615, 37417 --> 1009, 1304782 --> 75108, 2808652 --> 179745, 778540 --> 62217, 770428 --> 69022, 1343940 --> 121982, 802875 --> 72514, 597094 --> 57583, 648058 --> 63611, 861471 --> 89544, 682428 --> 71595, 573196 --> 61634, 838656 --> 100844, 535122 --> 63364, 6056230 --> 744315, 418236 --> 53955, 789072 --> 103153 )
[LOG] Average clause size reduction: 336.388 --> 33.6851 (526.974 --> 19.3553, 518.595 --> 16.6216, 519.681 --> 14.0139, 502.806 --> 28.9434, 483.917 --> 30.9692, 414.779 --> 33.147, 403.788 --> 36.1751, 389.887 --> 35.3879, 374.825 --> 33.8534, 360.782 --> 34.7934, 345.815 --> 33.944, 332.871 --> 34.5997, 317.852 --> 33.3465, 301.841 --> 32.456, 287.901 --> 34.6186, 278.855 --> 33.0193, 277.987 --> 34.1648, 272.822 --> 35.1957, 271.906 --> 35.5455 )
[LOG] Overall execution time: 3081.62 sec CPU time.
[LOG] Overall execution time: 3243 sec real time.
Synthesis time: 3242.33 sec (Real time) / 3220.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 154.09 sec (Real time) / 151.70 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.23 sec (Real time) / 9996.42 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1263095 15 47 1 1263014
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 7940.5 sec CPU time.
[LOG] Relation determinization time: 8292 sec real time.
[LOG] Final circuit size: 2122153 new AND gates.
[LOG] Size before ABC: 3478112 AND gates.
[LOG] Size after ABC: 2122153 AND gates.
[LOG] Time for optimizing with ABC: 353 seconds.
[LOG] Total time for all control signals: 7910.99/7908 sec (0.1/0 sec, 0.72/1 sec, 0.1/0 sec, 8.28/8 sec, 23.76/24 sec, 17.88/18 sec, 19.42/19 sec, 29.08/29 sec, 46.11/46 sec, 91.76/92 sec, 123.25/123 sec, 107.23/107 sec, 90.13/90 sec, 143.2/143 sec, 164.09/164 sec, 161.63/161 sec, 3499.88/3499 sec, 1597/1597 sec, 679.24/679 sec, 1108.13/1108 sec )
[LOG] Nr of iterations: 98083 (72, 44, 77, 3463, 3767, 1460, 2322, 1702, 2069, 5585, 5830, 3807, 2279, 3318, 3941, 3777, 39311, 10070, 1541, 3648 )
[LOG] Total clause computation time: 4538.64/4540 sec (0.02/0.02 sec, 0.65/0.65 sec, 0.03/0.03 sec, 3.8/3.8 sec, 13.03/13.03 sec, 9.76/9.76 sec, 5.15/5.15 sec, 14.27/14.27 sec, 24.78/24.78 sec, 32.22/32.22 sec, 49.22/49.22 sec, 48.23/48.23 sec, 49.27/49.27 sec, 77.39/77.39 sec, 86.39/86.39 sec, 80.26/80.26 sec, 1901.24/1901.24 sec, 769.56/769.56 sec, 552.27/552.27 sec, 821.1/821.1 sec )
[LOG] Total clause minimization time: 3315.06/3314 sec (0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 4.36/4.36 sec, 10.27/10.27 sec, 7.38/7.38 sec, 13.38/13.38 sec, 13.64/13.64 sec, 19.8/19.8 sec, 57.89/57.89 sec, 71.98/71.98 sec, 56.65/56.65 sec, 38.44/38.44 sec, 63.02/63.02 sec, 74.7/74.7 sec, 78.13/78.13 sec, 1592.24/1592.24 sec, 818.48/818.48 sec, 117.53/117.53 sec, 277.07/277.07 sec )
[LOG] Total clause size reduction: 33352267 --> 3477640 (39902 --> 1246, 24123 --> 883, 42180 --> 1085, 1841784 --> 112508, 1947022 --> 121983, 646337 --> 50147, 998030 --> 76065, 709317 --> 52779, 829268 --> 72223, 2161008 --> 210487, 2174217 --> 207971, 1373966 --> 120233, 785910 --> 76929, 1104561 --> 116256, 1248980 --> 138377, 1144128 --> 128316, 11871620 --> 1406709, 2930079 --> 382376, 440440 --> 56835, 1039395 --> 144232 )
[LOG] Average clause size reduction: 340.041 --> 35.4561 (554.194 --> 17.3056, 548.25 --> 20.0682, 547.792 --> 14.0909, 531.846 --> 32.4886, 516.863 --> 32.382, 442.697 --> 34.3473, 429.815 --> 32.7584, 416.755 --> 31.01, 400.806 --> 34.9072, 386.931 --> 37.6879, 372.936 --> 35.6726, 360.905 --> 31.5821, 344.849 --> 33.7556, 332.9 --> 35.038, 316.92 --> 35.1122, 302.92 --> 33.973, 301.992 --> 35.7841, 290.971 --> 37.9718, 285.814 --> 36.8819, 284.922 --> 39.5373 )
[LOG] Overall execution time: 7940.51 sec CPU time.
[LOG] Overall execution time: 8292 sec real time.
Synthesis time: 8292.57 sec (Real time) / 8254.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 304.66 sec (Real time) / 298.61 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.42 sec (Real time) / 9994.42 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 2122799 16 49 1 2122714
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 9891.04 sec CPU time.
[LOG] Relation determinization time: 9915 sec real time.
[LOG] Final circuit size: 2346803 new AND gates.
[LOG] Size before ABC: 3825171 AND gates.
[LOG] Size after ABC: 2346803 AND gates.
[LOG] Time for optimizing with ABC: 323 seconds.
[LOG] Total time for all control signals: 9850.66/9849 sec (1.23/1 sec, 0.42/0 sec, 0.1/0 sec, 15.06/15 sec, 34.82/35 sec, 62.2/62 sec, 47.77/47 sec, 64.34/64 sec, 16.48/16 sec, 123.8/124 sec, 206.63/207 sec, 206.56/207 sec, 185.03/185 sec, 324.85/325 sec, 350.18/350 sec, 339.98/340 sec, 3732.45/3732 sec, 732.4/733 sec, 1188.03/1188 sec, 968.3/968 sec, 1250.03/1250 sec )
[LOG] Nr of iterations: 102484 (84, 137, 12, 3239, 4848, 3211, 3011, 2268, 411, 5082, 5495, 4484, 3675, 5476, 4946, 4748, 32221, 5479, 7154, 2409, 4094 )
[LOG] Total clause computation time: 5582.86/5599 sec (1.08/1.08 sec, 0.23/0.23 sec, 0.02/0.02 sec, 7.95/7.95 sec, 13.88/13.88 sec, 33.09/33.09 sec, 12.06/12.06 sec, 34.65/34.65 sec, 8.6/8.6 sec, 50.94/50.94 sec, 101.94/101.94 sec, 110.54/110.54 sec, 78.3/78.3 sec, 168.96/168.96 sec, 169.26/169.26 sec, 174.63/174.63 sec, 1985.51/1985.51 sec, 359.89/359.89 sec, 603.69/603.69 sec, 752.4/752.4 sec, 915.24/915.24 sec )
[LOG] Total clause minimization time: 4187.25/4172 sec (0.08/0.08 sec, 0.11/0.11 sec, 0/0 sec, 6.89/6.89 sec, 20.33/20.33 sec, 27.98/27.98 sec, 34.11/34.11 sec, 27.78/27.78 sec, 6.18/6.18 sec, 70.86/70.86 sec, 102.15/102.15 sec, 93.01/93.01 sec, 103.07/103.07 sec, 151.69/151.69 sec, 176.2/176.2 sec, 160.32/160.32 sec, 1739.59/1739.59 sec, 364.16/364.16 sec, 574.29/574.29 sec, 204.8/204.8 sec, 323.65/323.65 sec )
[LOG] Total clause size reduction: 38005980 --> 3824660 (49883 --> 1722, 81600 --> 3344, 6534 --> 120, 1839184 --> 101218, 2685238 --> 159880, 1518330 --> 114751, 1387610 --> 113518, 1013349 --> 78020, 177120 --> 15373, 2123858 --> 179167, 2214082 --> 204189, 1748370 --> 157357, 1370402 --> 137419, 1976475 --> 202375, 1706025 --> 183764, 1576004 --> 164015, 10664820 --> 1243508, 1725570 --> 223792, 2188818 --> 284595, 724808 --> 93094, 1227900 --> 163439 )
[LOG] Average clause size reduction: 370.848 --> 37.3196 (593.845 --> 20.5, 595.62 --> 24.4088, 544.5 --> 10, 567.825 --> 31.2498, 553.886 --> 32.9785, 472.853 --> 35.7368, 460.847 --> 37.7011, 446.803 --> 34.4004, 430.949 --> 37.4039, 417.918 --> 35.2552, 402.927 --> 37.1591, 389.913 --> 35.093, 372.899 --> 37.3929, 360.934 --> 36.9567, 344.93 --> 37.1541, 331.93 --> 34.544, 330.99 --> 38.5931, 314.943 --> 40.8454, 305.957 --> 39.7812, 300.875 --> 38.6443, 299.927 --> 39.9216 )
[LOG] Overall execution time: 9891.06 sec CPU time.
[LOG] Overall execution time: 9915 sec real time.
Synthesis time: 9914.61 sec (Real time) / 9971.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 217.24 sec (Real time) / 212.90 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.42 sec (Real time) / 9995.95 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 2347494 17 51 1 2347405
=====================  genbuf14c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.22 sec (Real time) / 9986.89 sec (User CPU time)
Timeout: 1
=====================  genbuf15c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.33 sec (Real time) / 9987.63 sec (User CPU time)
Timeout: 1
=====================  genbuf16c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.42 sec (Real time) / 9987.88 sec (User CPU time)
Timeout: 1
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.1 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1779 new AND gates.
[LOG] Size before ABC: 2300 AND gates.
[LOG] Size after ABC: 1779 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/1 sec (0.01/0 sec, 0.01/0 sec, 0.02/1 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 214 (59, 52, 49, 7, 28, 19 )
[LOG] Total clause computation time: 0.03/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/1 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 25123 --> 2199 (7888 --> 461, 6528 --> 512, 5328 --> 639, 654 --> 89, 2889 --> 344, 1836 --> 154 )
[LOG] Average clause size reduction: 117.397 --> 10.2757 (133.695 --> 7.81356, 125.538 --> 9.84615, 108.735 --> 13.0408, 93.4286 --> 12.7143, 103.179 --> 12.2857, 96.6316 --> 8.10526 )
[LOG] Overall execution time: 0.1 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.60 sec (Real time) / 0.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.81 sec (Real time) / 0.81 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.37 sec (Real time) / 3.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 1954 5 23 1 1920
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.5 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 8683 new AND gates.
[LOG] Size before ABC: 12059 AND gates.
[LOG] Size after ABC: 8683 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 0.44/1 sec (0.03/0 sec, 0.05/0 sec, 0.05/1 sec, 0.08/0 sec, 0.07/0 sec, 0.12/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 745 (105, 161, 122, 129, 102, 110, 16 )
[LOG] Total clause computation time: 0.23/0 sec (0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.1/1 sec (0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 107414 --> 11926 (17992 --> 1284, 26400 --> 2007, 17424 --> 2202, 16896 --> 2378, 13029 --> 1919, 13843 --> 2005, 1830 --> 131 )
[LOG] Average clause size reduction: 144.18 --> 16.0081 (171.352 --> 12.2286, 163.975 --> 12.4658, 142.82 --> 18.0492, 130.977 --> 18.4341, 127.735 --> 18.8137, 125.845 --> 18.2273, 114.375 --> 8.1875 )
[LOG] Overall execution time: 0.5 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.14 sec (Real time) / 2.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.69 sec (Real time) / 1.68 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 51.74 sec (Real time) / 51.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 8896 6 26 1 8857
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 11.93 sec CPU time.
[LOG] Relation determinization time: 125 sec real time.
[LOG] Final circuit size: 63216 new AND gates.
[LOG] Size before ABC: 105549 AND gates.
[LOG] Size after ABC: 63216 AND gates.
[LOG] Time for optimizing with ABC: 113 seconds.
[LOG] Total time for all control signals: 11.53/12 sec (0.14/0 sec, 0.2/0 sec, 0.41/1 sec, 0.52/0 sec, 0.6/1 sec, 1.41/1 sec, 5.45/6 sec, 2.36/2 sec, 0.44/1 sec )
[LOG] Nr of iterations: 4593 (387, 371, 437, 510, 563, 611, 1410, 288, 16 )
[LOG] Total clause computation time: 5.99/5 sec (0.09/0.09 sec, 0.11/0.11 sec, 0.2/0.2 sec, 0.23/0.23 sec, 0.19/0.19 sec, 0.73/0.73 sec, 3.06/3.06 sec, 1.34/1.34 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 4.26/3 sec (0.04/0.04 sec, 0.07/0.07 sec, 0.16/0.16 sec, 0.22/0.22 sec, 0.29/0.29 sec, 0.53/0.53 sec, 2.18/2.18 sec, 0.71/0.71 sec, 0.06/0.06 sec )
[LOG] Total clause size reduction: 738469 --> 105382 (82604 --> 7230, 76220 --> 7054, 77608 --> 9358, 82458 --> 11570, 85424 --> 12201, 88450 --> 15210, 202896 --> 36083, 40754 --> 6424, 2055 --> 252 )
[LOG] Average clause size reduction: 160.781 --> 22.944 (213.447 --> 18.6822, 205.445 --> 19.0135, 177.593 --> 21.4142, 161.682 --> 22.6863, 151.73 --> 21.6714, 144.763 --> 24.8936, 143.898 --> 25.5908, 141.507 --> 22.3056, 128.438 --> 15.75 )
[LOG] Overall execution time: 11.93 sec CPU time.
[LOG] Overall execution time: 125 sec real time.
Synthesis time: 125.05 sec (Real time) / 122.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.12 sec (Real time) / 10.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2076.88 sec (Real time) / 2076.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 63470 7 30 1 63424
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 91.69 sec CPU time.
[LOG] Relation determinization time: 121 sec real time.
[LOG] Final circuit size: 229335 new AND gates.
[LOG] Size before ABC: 372456 AND gates.
[LOG] Size after ABC: 229334 AND gates.
[LOG] Time for optimizing with ABC: 30 seconds.
[LOG] Total time for all control signals: 90.76/91 sec (0.01/0 sec, 0/0 sec, 0.55/0 sec, 0.64/1 sec, 0.47/0 sec, 0.9/1 sec, 4.72/5 sec, 5.15/5 sec, 26.75/27 sec, 51.57/52 sec )
[LOG] Nr of iterations: 14587 (2, 17, 1416, 584, 359, 673, 1574, 1539, 4260, 4163 )
[LOG] Total clause computation time: 45.98/44 sec (0/0 sec, 0/0 sec, 0.31/0.31 sec, 0.2/0.2 sec, 0.2/0.2 sec, 0.29/0.29 sec, 2.52/2.52 sec, 2.15/2.15 sec, 14.31/14.31 sec, 26/26 sec )
[LOG] Total clause minimization time: 42.61/44 sec (0/0 sec, 0/0 sec, 0.21/0.21 sec, 0.35/0.35 sec, 0.16/0.16 sec, 0.46/0.46 sec, 2/2 sec, 2.67/2.67 sec, 11.94/11.94 sec, 24.82/24.82 sec )
[LOG] Total clause size reduction: 2402636 --> 372241 (286 --> 2, 4288 --> 194, 308470 --> 33505, 120681 --> 13424, 69094 --> 7848, 122976 --> 15664, 259545 --> 41047, 241466 --> 38832, 647368 --> 112126, 628462 --> 109599 )
[LOG] Average clause size reduction: 164.711 --> 25.5187 (143 --> 1, 252.235 --> 11.4118, 217.846 --> 23.6617, 206.646 --> 22.9863, 192.462 --> 21.8607, 182.728 --> 23.2749, 164.895 --> 26.0781, 156.898 --> 25.232, 151.964 --> 26.3207, 150.964 --> 26.3269 )
[LOG] Overall execution time: 91.69 sec CPU time.
[LOG] Overall execution time: 121 sec real time.
Synthesis time: 121.43 sec (Real time) / 116.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 31.76 sec (Real time) / 31.52 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.09 sec (Real time) / 9998.83 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 229630 8 33 1 229580
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 3484.49 sec CPU time.
[LOG] Relation determinization time: 3678 sec real time.
[LOG] Final circuit size: 1295829 new AND gates.
[LOG] Size before ABC: 2299262 AND gates.
[LOG] Size after ABC: 1295829 AND gates.
[LOG] Time for optimizing with ABC: 193 seconds.
[LOG] Total time for all control signals: 3477.69/3478 sec (0.01/0 sec, 0.01/0 sec, 1.14/1 sec, 2.61/3 sec, 2.24/2 sec, 3.4/4 sec, 3.89/4 sec, 32.41/32 sec, 59.55/60 sec, 404.84/405 sec, 1230.6/1230 sec, 1736.99/1737 sec )
[LOG] Nr of iterations: 76958 (4, 5, 2469, 1334, 1006, 1484, 1046, 4025, 3928, 22620, 21489, 17548 )
[LOG] Total clause computation time: 1785.91/1774 sec (0/0 sec, 0.01/0.01 sec, 0.53/0.53 sec, 1.24/1.24 sec, 0.75/0.75 sec, 0.87/0.87 sec, 0.79/0.79 sec, 12.69/12.69 sec, 28.49/28.49 sec, 208.7/208.7 sec, 586.25/586.25 sec, 945.59/945.59 sec )
[LOG] Total clause minimization time: 1677.67/1690 sec (0/0 sec, 0/0 sec, 0.56/0.56 sec, 1.2/1.2 sec, 1.24/1.24 sec, 2.19/2.19 sec, 2.66/2.66 sec, 19.14/19.14 sec, 30.07/30.07 sec, 193.88/193.88 sec, 640.44/640.44 sec, 786.29/786.29 sec )
[LOG] Total clause size reduction: 13468531 --> 2299031 (990 --> 21, 1232 --> 40, 634276 --> 59724, 322586 --> 32922, 230145 --> 24633, 317362 --> 39383, 213180 --> 28153, 748464 --> 117257, 699006 --> 112281, 3799992 --> 693886, 3588496 --> 663138, 2912802 --> 527593 )
[LOG] Average clause size reduction: 175.011 --> 29.8738 (247.5 --> 5.25, 246.4 --> 8, 256.896 --> 24.1896, 241.819 --> 24.6792, 228.772 --> 24.4861, 213.856 --> 26.5384, 203.805 --> 26.9149, 185.954 --> 29.1322, 177.955 --> 28.5848, 167.993 --> 30.6758, 166.992 --> 30.8594, 165.991 --> 30.0657 )
[LOG] Overall execution time: 3484.49 sec CPU time.
[LOG] Overall execution time: 3678 sec real time.
Synthesis time: 3678.11 sec (Real time) / 3655.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 134.67 sec (Real time) / 131.91 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.27 sec (Real time) / 9996.76 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 1296169 9 37 1 1296111
=====================  genbuf6b4y.aag =====================
Command terminated by signal 6
Synthesis time: 7583.25 sec (Real time) / 7577.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  genbuf7b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.24 sec (Real time) / 9994.87 sec (User CPU time)
Timeout: 1
=====================  genbuf8b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.27 sec (Real time) / 9994.55 sec (User CPU time)
Timeout: 1
=====================  genbuf9b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.31 sec (Real time) / 9992.60 sec (User CPU time)
Timeout: 1
=====================  genbuf10b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.24 sec (Real time) / 9992.81 sec (User CPU time)
Timeout: 1
=====================  genbuf11b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.29 sec (Real time) / 9993.29 sec (User CPU time)
Timeout: 1
=====================  genbuf12b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.26 sec (Real time) / 9992.81 sec (User CPU time)
Timeout: 1
=====================  genbuf13b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.22 sec (Real time) / 9993.20 sec (User CPU time)
Timeout: 1
=====================  genbuf14b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.31 sec (Real time) / 9993.10 sec (User CPU time)
Timeout: 1
=====================  genbuf15b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.46 sec (Real time) / 9993.37 sec (User CPU time)
Timeout: 1
=====================  genbuf16b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.46 sec (Real time) / 9992.83 sec (User CPU time)
Timeout: 1
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.11 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1858 new AND gates.
[LOG] Size before ABC: 2400 AND gates.
[LOG] Size after ABC: 1858 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.1/0 sec (0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 227 (74, 57, 40, 11, 35, 10 )
[LOG] Total clause computation time: 0.06/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 26684 --> 2302 (9709 --> 644, 7000 --> 552, 4329 --> 466, 1090 --> 132, 3638 --> 444, 918 --> 64 )
[LOG] Average clause size reduction: 117.551 --> 10.141 (131.203 --> 8.7027, 122.807 --> 9.68421, 108.225 --> 11.65, 99.0909 --> 12, 103.943 --> 12.6857, 91.8 --> 6.4 )
[LOG] Overall execution time: 0.11 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.67 sec (Real time) / 0.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.87 sec (Real time) / 0.86 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.13 sec (Real time) / 4.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 2030 5 23 1 1996
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.67 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 10213 new AND gates.
[LOG] Size before ABC: 14635 AND gates.
[LOG] Size after ABC: 10213 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 0.59/1 sec (0.04/0 sec, 0.07/0 sec, 0.06/0 sec, 0.07/0 sec, 0.12/1 sec, 0.17/0 sec, 0.06/0 sec )
[LOG] Nr of iterations: 812 (113, 183, 111, 97, 155, 148, 5 )
[LOG] Total clause computation time: 0.26/0 sec (0.01/0.01 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.1/0.1 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.18/1 sec (0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 114556 --> 14508 (18704 --> 1772, 28938 --> 3031, 15620 --> 1998, 12576 --> 1814, 19712 --> 3086, 18522 --> 2777, 484 --> 30 )
[LOG] Average clause size reduction: 141.079 --> 17.867 (165.522 --> 15.6814, 158.131 --> 16.5628, 140.721 --> 18, 129.649 --> 18.701, 127.174 --> 19.9097, 125.149 --> 18.7635, 96.8 --> 6 )
[LOG] Overall execution time: 0.67 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.42 sec (Real time) / 3.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.10 sec (Real time) / 2.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 102.64 sec (Real time) / 102.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 10420 6 26 1 10381
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 8.61 sec CPU time.
[LOG] Relation determinization time: 90 sec real time.
[LOG] Final circuit size: 46702 new AND gates.
[LOG] Size before ABC: 75938 AND gates.
[LOG] Size after ABC: 46702 AND gates.
[LOG] Time for optimizing with ABC: 82 seconds.
[LOG] Total time for all control signals: 8.21/8 sec (0.15/0 sec, 0.3/0 sec, 0.42/0 sec, 0.41/1 sec, 0.51/0 sec, 0.59/1 sec, 2.87/3 sec, 2.55/2 sec, 0.41/1 sec )
[LOG] Nr of iterations: 3372 (387, 466, 330, 266, 273, 280, 850, 495, 25 )
[LOG] Total clause computation time: 4.41/4 sec (0.13/0.13 sec, 0.15/0.15 sec, 0.23/0.23 sec, 0.23/0.23 sec, 0.22/0.22 sec, 0.26/0.26 sec, 1.65/1.65 sec, 1.5/1.5 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 2.61/1 sec (0.02/0.02 sec, 0.12/0.12 sec, 0.13/0.13 sec, 0.09/0.09 sec, 0.17/0.17 sec, 0.19/0.19 sec, 1.02/1.02 sec, 0.8/0.8 sec, 0.07/0.07 sec )
[LOG] Total clause size reduction: 547134 --> 75779 (79516 --> 7187, 92070 --> 8861, 57575 --> 7596, 42400 --> 6038, 41072 --> 5959, 40176 --> 6659, 121407 --> 21605, 69654 --> 11611, 3264 --> 263 )
[LOG] Average clause size reduction: 162.258 --> 22.473 (205.468 --> 18.5711, 197.575 --> 19.015, 174.47 --> 23.0182, 159.398 --> 22.6992, 150.447 --> 21.8278, 143.486 --> 23.7821, 142.832 --> 25.4176, 140.715 --> 23.4566, 130.56 --> 10.52 )
[LOG] Overall execution time: 8.61 sec CPU time.
[LOG] Overall execution time: 90 sec real time.
Synthesis time: 90.79 sec (Real time) / 88.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.37 sec (Real time) / 8.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2220.56 sec (Real time) / 2219.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 46948 7 30 1 46902
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 46.45 sec CPU time.
[LOG] Relation determinization time: 65 sec real time.
[LOG] Final circuit size: 139892 new AND gates.
[LOG] Size before ABC: 217551 AND gates.
[LOG] Size after ABC: 139891 AND gates.
[LOG] Time for optimizing with ABC: 19 seconds.
[LOG] Total time for all control signals: 45.57/46 sec (0.01/0 sec, 0.01/0 sec, 0.88/1 sec, 0.44/0 sec, 0.41/1 sec, 0.47/0 sec, 3.8/4 sec, 5.88/6 sec, 16.72/17 sec, 16.95/17 sec )
[LOG] Nr of iterations: 8517 (2, 3, 1277, 227, 190, 188, 1239, 1247, 2651, 1493 )
[LOG] Total clause computation time: 23.97/20 sec (0/0 sec, 0/0 sec, 0.42/0.42 sec, 0.24/0.24 sec, 0.16/0.16 sec, 0.11/0.11 sec, 2.12/2.12 sec, 3.07/3.07 sec, 8.93/8.93 sec, 8.92/8.92 sec )
[LOG] Total clause minimization time: 19.68/26 sec (0/0 sec, 0/0 sec, 0.43/0.43 sec, 0.1/0.1 sec, 0.13/0.13 sec, 0.23/0.23 sec, 1.51/1.51 sec, 2.52/2.52 sec, 7.38/7.38 sec, 7.38/7.38 sec )
[LOG] Total clause size reduction: 1411451 --> 217360 (276 --> 2, 516 --> 16, 273064 --> 30830, 46104 --> 5442, 36099 --> 4755, 34034 --> 4657, 203032 --> 33016, 194376 --> 32380, 400150 --> 69009, 223800 --> 37253 )
[LOG] Average clause size reduction: 165.722 --> 25.5207 (138 --> 1, 172 --> 5.33333, 213.832 --> 24.1425, 203.101 --> 23.9736, 189.995 --> 25.0263, 181.032 --> 24.7713, 163.868 --> 26.6473, 155.875 --> 25.9663, 150.943 --> 26.0313, 149.9 --> 24.9518 )
[LOG] Overall execution time: 46.46 sec CPU time.
[LOG] Overall execution time: 65 sec real time.
Synthesis time: 65.86 sec (Real time) / 62.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 25.23 sec (Real time) / 25.01 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.07 sec (Real time) / 9999.03 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 140177 8 33 1 140127
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 3994.27 sec CPU time.
[LOG] Relation determinization time: 4166 sec real time.
[LOG] Final circuit size: 1202612 new AND gates.
[LOG] Size before ABC: 2109055 AND gates.
[LOG] Size after ABC: 1202612 AND gates.
[LOG] Time for optimizing with ABC: 173 seconds.
[LOG] Total time for all control signals: 3985.07/3985 sec (0.02/0 sec, 0.03/0 sec, 5.68/6 sec, 4.13/4 sec, 4.05/4 sec, 4/4 sec, 3.2/4 sec, 56.57/56 sec, 157.64/158 sec, 822.79/823 sec, 1588.83/1588 sec, 1338.13/1338 sec )
[LOG] Nr of iterations: 69282 (22, 5, 4330, 403, 387, 365, 242, 4965, 7487, 21602, 19416, 10058 )
[LOG] Total clause computation time: 2114.69/2115 sec (0/0 sec, 0.01/0.01 sec, 2.46/2.46 sec, 1.77/1.77 sec, 1.67/1.67 sec, 1.65/1.65 sec, 1.33/1.33 sec, 23.66/23.66 sec, 74.62/74.62 sec, 431.73/431.73 sec, 769.49/769.49 sec, 806.3/806.3 sec )
[LOG] Total clause minimization time: 1850.38/1852 sec (0.01/0.01 sec, 0/0 sec, 3.03/3.03 sec, 1.93/1.93 sec, 1.83/1.83 sec, 1.74/1.74 sec, 1.24/1.24 sec, 32.01/32.01 sec, 81.32/81.32 sec, 387.49/387.49 sec, 814.2/814.2 sec, 525.58/525.58 sec )
[LOG] Total clause size reduction: 12279337 --> 2108797 (6720 --> 220, 1192 --> 38, 1099566 --> 119955, 96480 --> 12220, 88008 --> 11173, 77896 --> 10537, 49405 --> 6771, 928268 --> 152620, 1339994 --> 227621, 3650569 --> 667799, 3261720 --> 601769, 1679519 --> 298074 )
[LOG] Average clause size reduction: 177.237 --> 30.4379 (305.455 --> 10, 238.4 --> 7.6, 253.941 --> 27.7032, 239.404 --> 30.3226, 227.411 --> 28.8708, 213.414 --> 28.8685, 204.153 --> 27.9793, 186.962 --> 30.7392, 178.976 --> 30.4022, 168.992 --> 30.9138, 167.991 --> 30.9935, 166.983 --> 29.6355 )
[LOG] Overall execution time: 3994.27 sec CPU time.
[LOG] Overall execution time: 4166 sec real time.
Synthesis time: 4166.80 sec (Real time) / 4144.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 134.30 sec (Real time) / 131.76 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.27 sec (Real time) / 9996.46 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 1202942 9 37 1 1202884
=====================  genbuf6f6y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.39 sec (Real time) / 9988.70 sec (User CPU time)
Timeout: 1
=====================  genbuf7f7y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.30 sec (Real time) / 9985.34 sec (User CPU time)
Timeout: 1
=====================  genbuf8f8y.aag =====================
=====================  genbuf9f9y.aag =====================
=====================  genbuf10f10y.aag =====================
=====================  genbuf11f11y.aag =====================
=====================  genbuf12f12y.aag =====================
=====================  genbuf13f13y.aag =====================
=====================  genbuf14f14y.aag =====================
=====================  genbuf15f15y.aag =====================
=====================  genbuf16f16y.aag =====================
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 33.29 sec CPU time.
[LOG] Relation determinization time: 314 sec real time.
[LOG] Final circuit size: 108815 new AND gates.
[LOG] Size before ABC: 187093 AND gates.
[LOG] Size after ABC: 108815 AND gates.
[LOG] Time for optimizing with ABC: 280 seconds.
[LOG] Total time for all control signals: 32.85/33 sec (0/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.05/0 sec, 0.01/0 sec, 2.12/2 sec, 30.6/31 sec )
[LOG] Nr of iterations: 9818 (11, 90, 34, 35, 106, 25, 4138, 5379 )
[LOG] Total clause computation time: 16.64/14 sec (0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.01/0.01 sec, 1.19/1.19 sec, 15.37/15.37 sec )
[LOG] Total clause minimization time: 15.74/18 sec (0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.85/0.85 sec, 14.87/14.87 sec )
[LOG] Total clause size reduction: 1182451 --> 186954 (1830 --> 95, 16109 --> 1578, 5676 --> 451, 4930 --> 206, 14070 --> 1268, 3000 --> 196, 512988 --> 83957, 623848 --> 99203 )
[LOG] Average clause size reduction: 120.437 --> 19.042 (166.364 --> 8.63636, 178.989 --> 17.5333, 166.941 --> 13.2647, 140.857 --> 5.88571, 132.736 --> 11.9623, 120 --> 7.84, 123.97 --> 20.2893, 115.978 --> 18.4426 )
[LOG] Overall execution time: 33.29 sec CPU time.
[LOG] Overall execution time: 314 sec real time.
Synthesis time: 313.90 sec (Real time) / 309.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 18.30 sec (Real time) / 18.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3847.61 sec (Real time) / 3846.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 109035 7 28 1 108992
=====================  amba3c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.17 sec (Real time) / 9991.64 sec (User CPU time)
Timeout: 1
=====================  amba4c7y.aag =====================
Command terminated by signal 6
Synthesis time: 4098.90 sec (Real time) / 4093.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba5c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.19 sec (Real time) / 9993.60 sec (User CPU time)
Timeout: 1
=====================  amba6c5y.aag =====================
Command terminated by signal 6
Synthesis time: 2868.27 sec (Real time) / 2863.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba7c5y.aag =====================
Command terminated by signal 6
Synthesis time: 8019.10 sec (Real time) / 8011.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba8c7y.aag =====================
Command terminated by signal 6
Synthesis time: 1231.50 sec (Real time) / 1225.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba9c5y.aag =====================
Command terminated by signal 6
Synthesis time: 1658.70 sec (Real time) / 1652.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba10c5y.aag =====================
Command terminated by signal 6
Synthesis time: 1216.78 sec (Real time) / 1208.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 115.5 sec CPU time.
[LOG] Relation determinization time: 146 sec real time.
[LOG] Final circuit size: 185916 new AND gates.
[LOG] Size before ABC: 310232 AND gates.
[LOG] Size after ABC: 185916 AND gates.
[LOG] Time for optimizing with ABC: 31 seconds.
[LOG] Total time for all control signals: 114.57/115 sec (0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.09/0 sec, 0.02/0 sec, 4.72/5 sec, 109.68/110 sec )
[LOG] Nr of iterations: 15100 (7, 35, 37, 15, 150, 38, 8033, 6785 )
[LOG] Total clause computation time: 53.27/53 sec (0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.07/0.07 sec, 0/0 sec, 2.46/2.46 sec, 50.71/50.71 sec )
[LOG] Total clause minimization time: 60.11/60 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 2.02/2.02 sec, 58.07/58.07 sec )
[LOG] Total clause size reduction: 1959261 --> 310082 (1188 --> 21, 6664 --> 612, 6732 --> 488, 2156 --> 110, 21307 --> 1978, 4958 --> 285, 1068256 --> 169580, 848000 --> 137008 )
[LOG] Average clause size reduction: 129.752 --> 20.5352 (169.714 --> 3, 190.4 --> 17.4857, 181.946 --> 13.1892, 143.733 --> 7.33333, 142.047 --> 13.1867, 130.474 --> 7.5, 132.983 --> 21.1104, 124.982 --> 20.1928 )
[LOG] Overall execution time: 115.5 sec CPU time.
[LOG] Overall execution time: 146 sec real time.
Synthesis time: 146.26 sec (Real time) / 141.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 37.65 sec (Real time) / 37.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6795.46 sec (Real time) / 6794.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 186151 7 31 1 186105
=====================  amba3b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.19 sec (Real time) / 9994.02 sec (User CPU time)
Timeout: 1
=====================  amba4b9y.aag =====================
Command terminated by signal 6
Synthesis time: 2494.94 sec (Real time) / 2483.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba5b5y.aag =====================
Command terminated by signal 6
Synthesis time: 2048.57 sec (Real time) / 2042.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba6b5y.aag =====================
Command terminated by signal 6
Synthesis time: 608.46 sec (Real time) / 601.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba7b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.04 sec (Real time) / 9992.27 sec (User CPU time)
Timeout: 1
=====================  amba8b6y.aag =====================
Command terminated by signal 6
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba9b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.07 sec (Real time) / 9990.57 sec (User CPU time)
Timeout: 1
=====================  amba10b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.08 sec (Real time) / 9990.46 sec (User CPU time)
Timeout: 1
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 155.92 sec CPU time.
[LOG] Relation determinization time: 190 sec real time.
[LOG] Final circuit size: 227773 new AND gates.
[LOG] Size before ABC: 388308 AND gates.
[LOG] Size after ABC: 227773 AND gates.
[LOG] Time for optimizing with ABC: 34 seconds.
[LOG] Total time for all control signals: 154.93/155 sec (0.01/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.08/1 sec, 0.03/0 sec, 5.8/5 sec, 148.93/149 sec )
[LOG] Nr of iterations: 18034 (50, 67, 19, 55, 116, 38, 8817, 8872 )
[LOG] Total clause computation time: 71.26/76 sec (0/0 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.01/0.01 sec, 2.85/2.85 sec, 68.28/68.28 sec )
[LOG] Total clause minimization time: 82.32/77 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 2.69/2.69 sec, 79.6/79.6 sec )
[LOG] Total clause size reduction: 2282383 --> 388165 (9310 --> 533, 12408 --> 1189, 3222 --> 233, 8154 --> 521, 16100 --> 1378, 4847 --> 363, 1146080 --> 195718, 1082262 --> 188230 )
[LOG] Average clause size reduction: 126.56 --> 21.5241 (186.2 --> 10.66, 185.194 --> 17.7463, 169.579 --> 12.2632, 148.255 --> 9.47273, 138.793 --> 11.8793, 127.553 --> 9.55263, 129.985 --> 22.1978, 121.986 --> 21.2162 )
[LOG] Overall execution time: 155.92 sec CPU time.
[LOG] Overall execution time: 190 sec real time.
Synthesis time: 189.63 sec (Real time) / 184.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 34.13 sec (Real time) / 33.83 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9691.73 sec (Real time) / 9690.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 228000 7 31 1 227954
=====================  amba3f9y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.47 sec (Real time) / 9990.26 sec (User CPU time)
Timeout: 1
=====================  amba4f25y.aag =====================
Command terminated by signal 6
Synthesis time: 7326.43 sec (Real time) / 7301.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba5f17y.aag =====================
Command terminated by signal 6
Synthesis time: 7454.66 sec (Real time) / 7438.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba6f21y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.07 sec (Real time) / 9988.94 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
=====================  amba8f57y.aag =====================
=====================  amba9f33y.aag =====================
=====================  amba10f37y.aag =====================
