// Seed: 3548836964
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  input id_4;
  inout id_3;
  output id_2;
  inout id_1;
  logic id_5;
  specify
    if (id_3) (negedge id_6 => (id_7 +: id_4)) = ('b0, id_4);
  endspecify
endmodule
