"use strict";(self.webpackChunkmy_website=self.webpackChunkmy_website||[]).push([[9263],{4599:(e,n,t)=>{t.r(n),t.d(n,{assets:()=>l,contentTitle:()=>c,default:()=>d,frontMatter:()=>s,metadata:()=>o,toc:()=>a});const o=JSON.parse('{"id":"knowledge/Computer-Science/programming-languages/vhdl-verilog/index","title":"VHDL & Verilog","description":"","source":"@site/docs/knowledge/02-Computer-Science/04_programming-languages/vhdl-verilog/index.md","sourceDirName":"knowledge/02-Computer-Science/04_programming-languages/vhdl-verilog","slug":"/knowledge/Computer-Science/programming-languages/vhdl-verilog/","permalink":"/MY-WEBSITE/docs/knowledge/Computer-Science/programming-languages/vhdl-verilog/","draft":false,"unlisted":false,"editUrl":"https://github.com/ReikiC/MY-WEBSITE/tree/main/docs/knowledge/02-Computer-Science/04_programming-languages/vhdl-verilog/index.md","tags":[],"version":"current","frontMatter":{},"sidebar":"knowledgSidebar","previous":{"title":"Python","permalink":"/MY-WEBSITE/docs/knowledge/Computer-Science/programming-languages/python/"},"next":{"title":"systems","permalink":"/MY-WEBSITE/docs/category/systems-1"}}');var r=t(4848),i=t(8453);const s={},c="VHDL & Verilog",l={},a=[];function g(e){const n={h1:"h1",header:"header",...(0,i.R)(),...e.components};return(0,r.jsx)(n.header,{children:(0,r.jsx)(n.h1,{id:"vhdl--verilog",children:"VHDL & Verilog"})})}function d(e={}){const{wrapper:n}={...(0,i.R)(),...e.components};return n?(0,r.jsx)(n,{...e,children:(0,r.jsx)(g,{...e})}):g(e)}},8453:(e,n,t)=>{t.d(n,{R:()=>s,x:()=>c});var o=t(6540);const r={},i=o.createContext(r);function s(e){const n=o.useContext(i);return o.useMemo(function(){return"function"==typeof e?e(n):{...n,...e}},[n,e])}function c(e){let n;return n=e.disableParentContext?"function"==typeof e.components?e.components(r):e.components||r:s(e.components),o.createElement(i.Provider,{value:n},e.children)}}}]);