-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    call_i_i690757_reload : IN STD_LOGIC_VECTOR (127 downto 0);
    call2_i_i691761_reload : IN STD_LOGIC_VECTOR (127 downto 0);
    call10_i_i695755_reload : IN STD_LOGIC_VECTOR (127 downto 0);
    call6_i_i693765_reload : IN STD_LOGIC_VECTOR (127 downto 0);
    xor_i_i689759_reload : IN STD_LOGIC_VECTOR (127 downto 0);
    call8_i_i694767_reload : IN STD_LOGIC_VECTOR (127 downto 0);
    call4_i_i692763_reload : IN STD_LOGIC_VECTOR (127 downto 0);
    trunc_ln2 : IN STD_LOGIC_VECTOR (120 downto 0);
    call_i_i709809_out : OUT STD_LOGIC_VECTOR (127 downto 0);
    call_i_i709809_out_ap_vld : OUT STD_LOGIC;
    call2_i_i710807_out : OUT STD_LOGIC_VECTOR (127 downto 0);
    call2_i_i710807_out_ap_vld : OUT STD_LOGIC;
    call10_i_i714805_out : OUT STD_LOGIC_VECTOR (127 downto 0);
    call10_i_i714805_out_ap_vld : OUT STD_LOGIC;
    call6_i_i712803_out : OUT STD_LOGIC_VECTOR (127 downto 0);
    call6_i_i712803_out_ap_vld : OUT STD_LOGIC;
    xor_i_i708801_out : OUT STD_LOGIC_VECTOR (127 downto 0);
    xor_i_i708801_out_ap_vld : OUT STD_LOGIC;
    call8_i_i713799_out : OUT STD_LOGIC_VECTOR (127 downto 0);
    call8_i_i713799_out_ap_vld : OUT STD_LOGIC;
    call4_i_i711797_out : OUT STD_LOGIC_VECTOR (127 downto 0);
    call4_i_i711797_out_ap_vld : OUT STD_LOGIC;
    hw_M_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    hw_M_0_ce0 : OUT STD_LOGIC;
    hw_M_0_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
    hw_C_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    hw_C_0_ce0 : OUT STD_LOGIC;
    hw_C_0_we0 : OUT STD_LOGIC;
    hw_C_0_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
    hw_M_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    hw_M_1_ce0 : OUT STD_LOGIC;
    hw_M_1_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
    hw_C_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    hw_C_1_ce0 : OUT STD_LOGIC;
    hw_C_1_we0 : OUT STD_LOGIC;
    hw_C_1_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
    grp_hw_AES_fu_1690_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
    grp_hw_AES_fu_1690_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
    grp_hw_AES_fu_1690_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
    grp_hw_AES_fu_1690_p_ce : OUT STD_LOGIC;
    grp_hw_AES_fu_1690_p_start : OUT STD_LOGIC;
    grp_hw_AES_fu_1690_p_ready : IN STD_LOGIC;
    grp_hw_AES_fu_1690_p_done : IN STD_LOGIC;
    grp_hw_AES_fu_1690_p_idle : IN STD_LOGIC );
end;


architecture behav of Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state11_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal icmp_ln298_reg_568 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage2 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln298_fu_350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state10_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal zext_ln303_fu_365_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln303_reg_572 : STD_LOGIC_VECTOR (63 downto 0);
    signal call4_i_i711797_load_reg_588 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal call8_i_i713799_load_reg_594 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_i_i708801_load_1_reg_599 : STD_LOGIC_VECTOR (127 downto 0);
    signal hw_M_0_load_reg_605 : STD_LOGIC_VECTOR (127 downto 0);
    signal hw_M_1_load_reg_611 : STD_LOGIC_VECTOR (127 downto 0);
    signal call6_i_i712803_load_reg_617 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal call10_i_i714805_load_reg_623 : STD_LOGIC_VECTOR (127 downto 0);
    signal call2_i_i710807_load_1_reg_629 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal grp_hw_AES_fu_263_ap_ready : STD_LOGIC;
    signal grp_hw_AES_fu_263_state : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_hw_AES_fu_263_key : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_hw_AES_fu_263_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal xor_ln303_fu_392_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal xor_ln304_fu_415_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal call4_i_i711797_fu_82 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal call8_i_i713799_fu_86 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_i_i708801_fu_90 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_ln234_fu_432_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal call6_i_i712803_fu_94 : STD_LOGIC_VECTOR (127 downto 0);
    signal call10_i_i714805_fu_98 : STD_LOGIC_VECTOR (127 downto 0);
    signal call2_i_i710807_fu_102 : STD_LOGIC_VECTOR (127 downto 0);
    signal call_i_i709809_fu_106 : STD_LOGIC_VECTOR (127 downto 0);
    signal i_7_fu_110 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln298_fu_371_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2_01001 : BOOLEAN;
    signal zext_ln298_fu_346_p1 : STD_LOGIC_VECTOR (120 downto 0);
    signal lshr_ln2_fu_355_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Rocca_S_hw_v2_hw_AES IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        state : IN STD_LOGIC_VECTOR (127 downto 0);
        key : IN STD_LOGIC_VECTOR (127 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component Rocca_S_hw_v2_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component Rocca_S_hw_v2_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage2,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage2)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    grp_hw_AES_fu_263_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_hw_AES_fu_263_ap_start_reg <= ap_const_logic_0;
            else
                if ((((icmp_ln298_reg_568 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((icmp_ln298_reg_568 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((icmp_ln298_reg_568 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((icmp_ln298_reg_568 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((icmp_ln298_reg_568 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((icmp_ln298_reg_568 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln298_fu_350_p2 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                    grp_hw_AES_fu_263_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hw_AES_fu_263_ap_ready = ap_const_logic_1)) then 
                    grp_hw_AES_fu_263_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    call10_i_i714805_fu_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                call10_i_i714805_fu_98 <= call10_i_i695755_reload;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                call10_i_i714805_fu_98 <= grp_hw_AES_fu_1690_p_dout0;
            end if; 
        end if;
    end process;

    call2_i_i710807_fu_102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                call2_i_i710807_fu_102 <= call2_i_i691761_reload;
            elsif (((icmp_ln298_reg_568 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                call2_i_i710807_fu_102 <= grp_hw_AES_fu_1690_p_dout0;
            end if; 
        end if;
    end process;

    call4_i_i711797_fu_82_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                call4_i_i711797_fu_82 <= call4_i_i692763_reload;
            elsif (((icmp_ln298_reg_568 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                call4_i_i711797_fu_82 <= grp_hw_AES_fu_1690_p_dout0;
            end if; 
        end if;
    end process;

    call6_i_i712803_fu_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    call6_i_i712803_fu_94 <= call6_i_i693765_reload;
                elsif (((icmp_ln298_reg_568 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    call6_i_i712803_fu_94 <= grp_hw_AES_fu_1690_p_dout0;
                end if;
            end if; 
        end if;
    end process;

    call8_i_i713799_fu_86_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                call8_i_i713799_fu_86 <= call8_i_i694767_reload;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                call8_i_i713799_fu_86 <= grp_hw_AES_fu_1690_p_dout0;
            end if; 
        end if;
    end process;

    call_i_i709809_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                call_i_i709809_fu_106 <= call_i_i690757_reload;
            elsif (((icmp_ln298_reg_568 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                call_i_i709809_fu_106 <= grp_hw_AES_fu_1690_p_dout0;
            end if; 
        end if;
    end process;

    i_7_fu_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                i_7_fu_110 <= ap_const_lv64_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln298_fu_350_p2 = ap_const_lv1_1))) then 
                i_7_fu_110 <= add_ln298_fu_371_p2;
            end if; 
        end if;
    end process;

    xor_i_i708801_fu_90_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                xor_i_i708801_fu_90 <= xor_i_i689759_reload;
            elsif (((icmp_ln298_reg_568 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                xor_i_i708801_fu_90 <= xor_ln234_fu_432_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln298_reg_568 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                call10_i_i714805_load_reg_623 <= call10_i_i714805_fu_98;
                call2_i_i710807_load_1_reg_629 <= call2_i_i710807_fu_102;
                call6_i_i712803_load_reg_617 <= call6_i_i712803_fu_94;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln298_reg_568 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                call4_i_i711797_load_reg_588 <= call4_i_i711797_fu_82;
                call8_i_i713799_load_reg_594 <= call8_i_i713799_fu_86;
                hw_M_0_load_reg_605 <= hw_M_0_q0;
                hw_M_1_load_reg_611 <= hw_M_1_q0;
                xor_i_i708801_load_1_reg_599 <= xor_i_i708801_fu_90;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                icmp_ln298_reg_568 <= icmp_ln298_fu_350_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln298_fu_350_p2 = ap_const_lv1_1))) then
                    zext_ln303_reg_572(8 downto 0) <= zext_ln303_fu_365_p1(8 downto 0);
            end if;
        end if;
    end process;
    zext_ln303_reg_572(63 downto 9) <= "0000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage2_subdone, ap_condition_exit_pp0_iter0_stage2, ap_block_pp0_stage7_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage1_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage2)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    add_ln298_fu_371_p2 <= std_logic_vector(unsigned(i_7_fu_110) + unsigned(ap_const_lv64_2));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, icmp_ln298_reg_568)
    begin
        if (((icmp_ln298_reg_568 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage2;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    call10_i_i714805_out <= call10_i_i714805_fu_98;

    call10_i_i714805_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln298_reg_568, ap_block_pp0_stage2_11001)
    begin
        if (((icmp_ln298_reg_568 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            call10_i_i714805_out_ap_vld <= ap_const_logic_1;
        else 
            call10_i_i714805_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    call2_i_i710807_out <= call2_i_i710807_fu_102;

    call2_i_i710807_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln298_reg_568, ap_block_pp0_stage2_11001)
    begin
        if (((icmp_ln298_reg_568 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            call2_i_i710807_out_ap_vld <= ap_const_logic_1;
        else 
            call2_i_i710807_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    call4_i_i711797_out <= call4_i_i711797_fu_82;

    call4_i_i711797_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln298_reg_568, ap_block_pp0_stage2_11001)
    begin
        if (((icmp_ln298_reg_568 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            call4_i_i711797_out_ap_vld <= ap_const_logic_1;
        else 
            call4_i_i711797_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    call6_i_i712803_out <= call6_i_i712803_fu_94;

    call6_i_i712803_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln298_reg_568, ap_block_pp0_stage2_11001)
    begin
        if (((icmp_ln298_reg_568 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            call6_i_i712803_out_ap_vld <= ap_const_logic_1;
        else 
            call6_i_i712803_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    call8_i_i713799_out <= call8_i_i713799_fu_86;

    call8_i_i713799_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln298_reg_568, ap_block_pp0_stage2_11001)
    begin
        if (((icmp_ln298_reg_568 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            call8_i_i713799_out_ap_vld <= ap_const_logic_1;
        else 
            call8_i_i713799_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    call_i_i709809_out <= call_i_i709809_fu_106;

    call_i_i709809_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln298_reg_568, ap_block_pp0_stage2_11001)
    begin
        if (((icmp_ln298_reg_568 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            call_i_i709809_out_ap_vld <= ap_const_logic_1;
        else 
            call_i_i709809_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    grp_hw_AES_fu_1690_p_ce <= ap_const_logic_1;
    grp_hw_AES_fu_1690_p_din1 <= grp_hw_AES_fu_263_state;
    grp_hw_AES_fu_1690_p_din2 <= grp_hw_AES_fu_263_key;
    grp_hw_AES_fu_1690_p_start <= grp_hw_AES_fu_263_ap_start_reg;
    grp_hw_AES_fu_263_ap_ready <= grp_hw_AES_fu_1690_p_ready;

    grp_hw_AES_fu_263_key_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln298_reg_568, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, call4_i_i711797_load_reg_588, xor_i_i708801_load_1_reg_599, hw_M_0_load_reg_605, hw_M_1_load_reg_611, call6_i_i712803_load_reg_617, ap_CS_fsm_pp0_stage3, call10_i_i714805_load_reg_623, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0, ap_block_pp0_stage1, xor_i_i708801_fu_90, call2_i_i710807_fu_102)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_hw_AES_fu_263_key <= call6_i_i712803_load_reg_617;
        elsif (((icmp_ln298_reg_568 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_hw_AES_fu_263_key <= call4_i_i711797_load_reg_588;
        elsif (((icmp_ln298_reg_568 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_hw_AES_fu_263_key <= hw_M_1_load_reg_611;
        elsif (((icmp_ln298_reg_568 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_hw_AES_fu_263_key <= call10_i_i714805_load_reg_623;
        elsif (((icmp_ln298_reg_568 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_hw_AES_fu_263_key <= xor_i_i708801_load_1_reg_599;
        elsif (((icmp_ln298_reg_568 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_hw_AES_fu_263_key <= hw_M_0_load_reg_605;
        elsif (((icmp_ln298_reg_568 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_hw_AES_fu_263_key <= call2_i_i710807_fu_102;
        elsif (((icmp_ln298_reg_568 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_hw_AES_fu_263_key <= xor_i_i708801_fu_90;
        else 
            grp_hw_AES_fu_263_key <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_hw_AES_fu_263_state_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln298_reg_568, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, call4_i_i711797_load_reg_588, call8_i_i713799_load_reg_594, xor_i_i708801_load_1_reg_599, call6_i_i712803_load_reg_617, ap_CS_fsm_pp0_stage3, call2_i_i710807_load_1_reg_629, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, xor_ln303_fu_392_p2, ap_block_pp0_stage2, xor_ln304_fu_415_p2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0, ap_block_pp0_stage1, call_i_i709809_fu_106)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_hw_AES_fu_263_state <= call8_i_i713799_load_reg_594;
        elsif (((icmp_ln298_reg_568 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_hw_AES_fu_263_state <= call6_i_i712803_load_reg_617;
        elsif (((icmp_ln298_reg_568 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_hw_AES_fu_263_state <= call4_i_i711797_load_reg_588;
        elsif (((icmp_ln298_reg_568 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_hw_AES_fu_263_state <= call2_i_i710807_load_1_reg_629;
        elsif (((icmp_ln298_reg_568 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_hw_AES_fu_263_state <= call_i_i709809_fu_106;
        elsif (((icmp_ln298_reg_568 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_hw_AES_fu_263_state <= xor_i_i708801_load_1_reg_599;
        elsif (((icmp_ln298_reg_568 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_hw_AES_fu_263_state <= xor_ln304_fu_415_p2;
        elsif (((icmp_ln298_reg_568 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_hw_AES_fu_263_state <= xor_ln303_fu_392_p2;
        else 
            grp_hw_AES_fu_263_state <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    hw_C_0_address0 <= zext_ln303_reg_572(9 - 1 downto 0);

    hw_C_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            hw_C_0_ce0 <= ap_const_logic_1;
        else 
            hw_C_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    hw_C_0_d0 <= (hw_M_0_load_reg_605 xor grp_hw_AES_fu_1690_p_dout0);

    hw_C_0_we0_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln298_reg_568, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((icmp_ln298_reg_568 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            hw_C_0_we0 <= ap_const_logic_1;
        else 
            hw_C_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    hw_C_1_address0 <= zext_ln303_reg_572(9 - 1 downto 0);

    hw_C_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            hw_C_1_ce0 <= ap_const_logic_1;
        else 
            hw_C_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    hw_C_1_d0 <= (hw_M_1_load_reg_611 xor grp_hw_AES_fu_1690_p_dout0);

    hw_C_1_we0_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln298_reg_568, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if (((icmp_ln298_reg_568 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            hw_C_1_we0 <= ap_const_logic_1;
        else 
            hw_C_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    hw_M_0_address0 <= zext_ln303_fu_365_p1(9 - 1 downto 0);

    hw_M_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            hw_M_0_ce0 <= ap_const_logic_1;
        else 
            hw_M_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    hw_M_1_address0 <= zext_ln303_fu_365_p1(9 - 1 downto 0);

    hw_M_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            hw_M_1_ce0 <= ap_const_logic_1;
        else 
            hw_M_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln298_fu_350_p2 <= "1" when (unsigned(trunc_ln2) > unsigned(zext_ln298_fu_346_p1)) else "0";
    lshr_ln2_fu_355_p4 <= i_7_fu_110(9 downto 1);
    xor_i_i708801_out <= xor_i_i708801_fu_90;

    xor_i_i708801_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln298_reg_568, ap_block_pp0_stage2_11001)
    begin
        if (((icmp_ln298_reg_568 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            xor_i_i708801_out_ap_vld <= ap_const_logic_1;
        else 
            xor_i_i708801_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln234_fu_432_p2 <= (call_i_i709809_fu_106 xor call10_i_i714805_load_reg_623);
    xor_ln303_fu_392_p2 <= (call8_i_i713799_fu_86 xor call4_i_i711797_fu_82);
    xor_ln304_fu_415_p2 <= (call6_i_i712803_fu_94 xor call10_i_i714805_fu_98);
    zext_ln298_fu_346_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_7_fu_110),121));
    zext_ln303_fu_365_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln2_fu_355_p4),64));
end behav;
