$date
	Sun Mar 17 15:33:29 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module TestDecoder $end
$var wire 8 ! y [7:0] $end
$var reg 3 " a [2:0] $end
$scope module theDec $end
$var wire 3 # in [2:0] $end
$var wire 8 $ out [7:0] $end
$var parameter 32 % INW $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 %
$end
#0
$dumpvars
b1 $
b0 #
b0 "
b1 !
$end
#10
b10 !
b10 $
b1 "
b1 #
#20
b100 !
b100 $
b10 "
b10 #
#30
b1000 !
b1000 $
b11 "
b11 #
#40
b10000 !
b10000 $
b100 "
b100 #
#50
b100000 !
b100000 $
b101 "
b101 #
#60
b1000000 !
b1000000 $
b110 "
b110 #
#70
b10000000 !
b10000000 $
b111 "
b111 #
#80
b1 !
b1 $
b0 "
b0 #
#90
b10 !
b10 $
b1 "
b1 #
#100
b100 !
b100 $
b10 "
b10 #
#110
b1000 !
b1000 $
b11 "
b11 #
#120
b10000 !
b10000 $
b100 "
b100 #
#130
b100000 !
b100000 $
b101 "
b101 #
#140
b1000000 !
b1000000 $
b110 "
b110 #
#150
b10000000 !
b10000000 $
b111 "
b111 #
#160
b1 !
b1 $
b0 "
b0 #
#170
b10 !
b10 $
b1 "
b1 #
#180
b100 !
b100 $
b10 "
b10 #
#190
b1000 !
b1000 $
b11 "
b11 #
#200
b10000 !
b10000 $
b100 "
b100 #
