#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7ff2ee416310 .scope module, "input_daemon_tb" "input_daemon_tb" 2 1;
 .timescale 0 0;
v0x7ff2ee42c6e0_0 .var "clk", 0 0;
v0x7ff2ee42c770_0 .var "input_word", 31 0;
v0x7ff2ee42c800_0 .var "rst", 0 0;
v0x7ff2ee42c890_0 .net "to_output_buf_1", 32 0, v0x7ff2ee42c2b0_0;  1 drivers
v0x7ff2ee42c920_0 .net "to_output_buf_2", 32 0, v0x7ff2ee42c360_0;  1 drivers
v0x7ff2ee42c9f0_0 .net "to_output_buf_3", 32 0, v0x7ff2ee42c410_0;  1 drivers
v0x7ff2ee42caa0_0 .net "to_output_buf_4", 32 0, v0x7ff2ee42c5a0_0;  1 drivers
S_0x7ff2ee40eb20 .scope module, "input_daemon_instance" "input_daemon" 2 9, 3 1 0, S_0x7ff2ee416310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "input_word";
    .port_info 3 /OUTPUT 33 "to_output_buf_1";
    .port_info 4 /OUTPUT 33 "to_output_buf_2";
    .port_info 5 /OUTPUT 33 "to_output_buf_3";
    .port_info 6 /OUTPUT 33 "to_output_buf_4";
L_0x7ff2f0078008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7ff2ee408890_0 .net/2u *"_ivl_6", 0 0, L_0x7ff2f0078008;  1 drivers
v0x7ff2ee42b960_0 .net "clk", 0 0, v0x7ff2ee42c6e0_0;  1 drivers
v0x7ff2ee42ba00_0 .var "count_down", 15 0;
v0x7ff2ee42baa0_0 .var "current_input_word", 31 0;
v0x7ff2ee42bb50_0 .net "data_to_outport", 32 0, L_0x7ff2ee42ce10;  1 drivers
v0x7ff2ee42bc40_0 .net "dest_id", 7 0, L_0x7ff2ee42cb50;  1 drivers
v0x7ff2ee42bcf0_0 .net "input_word", 31 0, v0x7ff2ee42c770_0;  1 drivers
v0x7ff2ee42bda0_0 .var "last_dest_id", 7 0;
v0x7ff2ee42be50_0 .var "new_packet", 0 0;
v0x7ff2ee42bf60_0 .var "next_count_down", 15 0;
v0x7ff2ee42c000_0 .var "next_last_dest_id", 7 0;
v0x7ff2ee42c0b0_0 .net "pkt_length", 15 0, L_0x7ff2ee42cc30;  1 drivers
v0x7ff2ee42c160_0 .net "rst", 0 0, v0x7ff2ee42c800_0;  1 drivers
v0x7ff2ee42c200_0 .net "seq_id", 7 0, L_0x7ff2ee42cd30;  1 drivers
v0x7ff2ee42c2b0_0 .var "to_output_buf_1", 32 0;
v0x7ff2ee42c360_0 .var "to_output_buf_2", 32 0;
v0x7ff2ee42c410_0 .var "to_output_buf_3", 32 0;
v0x7ff2ee42c5a0_0 .var "to_output_buf_4", 32 0;
E_0x7ff2ee417250 .event negedge, v0x7ff2ee42b960_0;
E_0x7ff2ee410090/0 .event edge, v0x7ff2ee42c160_0;
E_0x7ff2ee410090/1 .event posedge, v0x7ff2ee42b960_0;
E_0x7ff2ee410090 .event/or E_0x7ff2ee410090/0, E_0x7ff2ee410090/1;
E_0x7ff2ee41c3f0 .event edge, v0x7ff2ee42be50_0, v0x7ff2ee42bc40_0, v0x7ff2ee42bda0_0;
E_0x7ff2ee41a8f0 .event edge, v0x7ff2ee42be50_0, v0x7ff2ee42c0b0_0, v0x7ff2ee42ba00_0;
E_0x7ff2ee40fba0 .event edge, v0x7ff2ee42ba00_0;
L_0x7ff2ee42cb50 .part v0x7ff2ee42baa0_0, 24, 8;
L_0x7ff2ee42cc30 .part v0x7ff2ee42baa0_0, 8, 16;
L_0x7ff2ee42cd30 .part v0x7ff2ee42baa0_0, 0, 8;
L_0x7ff2ee42ce10 .concat [ 32 1 0 0], v0x7ff2ee42baa0_0, L_0x7ff2f0078008;
    .scope S_0x7ff2ee40eb20;
T_0 ;
    %wait E_0x7ff2ee40fba0;
    %load/vec4 v0x7ff2ee42ba00_0;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %assign/vec4 v0x7ff2ee42be50_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7ff2ee40eb20;
T_1 ;
    %wait E_0x7ff2ee41a8f0;
    %load/vec4 v0x7ff2ee42be50_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_1.0, 8;
    %load/vec4 v0x7ff2ee42c0b0_0;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x7ff2ee42ba00_0;
    %subi 1, 0, 16;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0x7ff2ee42bf60_0, 0, 16;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7ff2ee40eb20;
T_2 ;
    %wait E_0x7ff2ee41c3f0;
    %load/vec4 v0x7ff2ee42be50_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.0, 8;
    %load/vec4 v0x7ff2ee42bc40_0;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x7ff2ee42bda0_0;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %store/vec4 v0x7ff2ee42c000_0, 0, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7ff2ee40eb20;
T_3 ;
    %wait E_0x7ff2ee410090;
    %load/vec4 v0x7ff2ee42c160_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff2ee42ba00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff2ee42bda0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7ff2ee42baa0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x7ff2ee42bf60_0;
    %assign/vec4 v0x7ff2ee42ba00_0, 0;
    %load/vec4 v0x7ff2ee42c000_0;
    %assign/vec4 v0x7ff2ee42bda0_0, 0;
    %load/vec4 v0x7ff2ee42c000_0;
    %cmpi/e 1, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_3.4, 8;
    %load/vec4 v0x7ff2ee42bb50_0;
    %jmp/1 T_3.5, 8;
T_3.4 ; End of true expr.
    %pushi/vec4 0, 0, 33;
    %jmp/0 T_3.5, 8;
 ; End of false expr.
    %blend;
T_3.5;
    %assign/vec4 v0x7ff2ee42c2b0_0, 0;
    %load/vec4 v0x7ff2ee42c000_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_3.6, 8;
    %load/vec4 v0x7ff2ee42bb50_0;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %pushi/vec4 0, 0, 33;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %assign/vec4 v0x7ff2ee42c360_0, 0;
    %load/vec4 v0x7ff2ee42c000_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_3.8, 8;
    %load/vec4 v0x7ff2ee42bb50_0;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 33;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x7ff2ee42c410_0, 0;
    %load/vec4 v0x7ff2ee42c000_0;
    %cmpi/e 4, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_3.10, 8;
    %load/vec4 v0x7ff2ee42bb50_0;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 0, 0, 33;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %assign/vec4 v0x7ff2ee42c5a0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x7ff2ee42c2b0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x7ff2ee42c360_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x7ff2ee42c410_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x7ff2ee42c5a0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7ff2ee40eb20;
T_4 ;
    %wait E_0x7ff2ee417250;
    %load/vec4 v0x7ff2ee42bcf0_0;
    %assign/vec4 v0x7ff2ee42baa0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7ff2ee416310;
T_5 ;
    %delay 25, 0;
    %load/vec4 v0x7ff2ee42c6e0_0;
    %inv;
    %store/vec4 v0x7ff2ee42c6e0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7ff2ee416310;
T_6 ;
    %vpi_call 2 19 "$dumpfile", "input_daemon_test.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ff2ee416310 {0 0 0};
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff2ee42c6e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff2ee42c800_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff2ee42c770_0, 0, 32;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff2ee42c800_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff2ee42c770_0, 4, 8;
    %pushi/vec4 5, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff2ee42c770_0, 4, 16;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff2ee42c770_0, 4, 8;
    %delay 50, 0;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x7ff2ee42c770_0, 0, 32;
    %delay 50, 0;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x7ff2ee42c770_0, 0, 32;
    %delay 50, 0;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x7ff2ee42c770_0, 0, 32;
    %delay 50, 0;
    %pushi/vec4 128, 0, 32;
    %store/vec4 v0x7ff2ee42c770_0, 0, 32;
    %delay 50, 0;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v0x7ff2ee42c770_0, 0, 32;
    %delay 50, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff2ee42c770_0, 4, 8;
    %pushi/vec4 3, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff2ee42c770_0, 4, 16;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff2ee42c770_0, 4, 8;
    %delay 50, 0;
    %pushi/vec4 119, 0, 32;
    %store/vec4 v0x7ff2ee42c770_0, 0, 32;
    %delay 50, 0;
    %pushi/vec4 78, 0, 32;
    %store/vec4 v0x7ff2ee42c770_0, 0, 32;
    %delay 50, 0;
    %pushi/vec4 43, 0, 32;
    %store/vec4 v0x7ff2ee42c770_0, 0, 32;
    %delay 600, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %vpi_call 2 38 "$display", "tested" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbenches/input_daemon_tb.v";
    "components/input_daemon.v";
