$date
	Sun Oct 23 08:30:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#677434
b10001 &
b10001 %
1$
b10001 !
1"
#677435
0"
#677438
b110100 &
b110100 %
#677442
b11010 &
b11010 %
#677446
b1101 &
b1101 %
#677450
b101000 &
b101000 %
#677454
b10100 &
b10100 %
#677458
b1010 &
b1010 %
#677462
b101 &
b101 %
#677466
b10000 &
b10000 %
#677470
b1000 &
b1000 %
#677474
b100 &
b100 %
#677478
b10 &
b10 %
#677482
b1 &
b1 %
1#
#677486
b0 &
0#
b0 %
0$
#1656886
b10111 &
b10111 %
1$
b10111 !
1"
#1656887
0"
#1656890
b1000110 &
b1000110 %
#1656894
b100011 &
b100011 %
#1656898
b1101010 &
b1101010 %
#1656902
b110101 &
b110101 %
#1656906
b10100000 &
b10100000 %
#1656910
b1010000 &
b1010000 %
#1656914
b101000 &
b101000 %
#1656918
b10100 &
b10100 %
#1656922
b1010 &
b1010 %
#1656926
b101 &
b101 %
#1656930
b10000 &
b10000 %
#1656934
b1000 &
b1000 %
#1656938
b100 &
b100 %
#1656942
b10 &
b10 %
#1656946
b1 &
b1 %
1#
#1656950
b0 &
0#
b0 %
0$
#2657486
b110 &
b110 %
1$
b110 !
1"
#2657487
0"
#2657490
b11 &
b11 %
#2657494
b1010 &
b1010 %
#2657498
b101 &
b101 %
#2657502
b10000 &
b10000 %
#2657506
b1000 &
b1000 %
#2657510
b100 &
b100 %
#2657514
b10 &
b10 %
#2657518
b1 &
1#
b1 %
#2657522
b0 &
b0 %
0#
0$
#4500012
