Time resolution is 1 ps
$finish called at time : 250 ns : File "D:/project/FPGA/src/02.adder/02.adder.srcs/sim_1/new/tb_full_adder_4bit.v" Line 33
