{
   "creator": "Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os)",
   "invocation": "stat -json -liberty /media/hari-the-geth/HPCORE/Openlane2_projects/USR_flow/Physical_design/runs/RUN_2024-10-07_00-58-09/tmp/92f16bed781c4ee6ae9752071abbedd0.lib ",
   "modules": {
      "\\UAR_4bit": {
         "num_wires":         17,
         "num_wire_bits":     24,
         "num_pub_wires":     8,
         "num_pub_wire_bits": 15,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         17,
         "area":              208.950400,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a21o_2": 1,
            "sky130_fd_sc_hd__a22o_2": 1,
            "sky130_fd_sc_hd__and3_2": 1,
            "sky130_fd_sc_hd__buf_2": 4,
            "sky130_fd_sc_hd__dfxtp_2": 4,
            "sky130_fd_sc_hd__inv_2": 1,
            "sky130_fd_sc_hd__mux2_1": 2,
            "sky130_fd_sc_hd__mux4_2": 2,
            "sky130_fd_sc_hd__nor2_2": 1
         }
      }
   },
      "design": {
         "num_wires":         17,
         "num_wire_bits":     24,
         "num_pub_wires":     8,
         "num_pub_wire_bits": 15,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         17,
         "area":              208.950400,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a21o_2": 1,
            "sky130_fd_sc_hd__a22o_2": 1,
            "sky130_fd_sc_hd__and3_2": 1,
            "sky130_fd_sc_hd__buf_2": 4,
            "sky130_fd_sc_hd__dfxtp_2": 4,
            "sky130_fd_sc_hd__inv_2": 1,
            "sky130_fd_sc_hd__mux2_1": 2,
            "sky130_fd_sc_hd__mux4_2": 2,
            "sky130_fd_sc_hd__nor2_2": 1
         }
      }
}

