
Calibrating Sensors.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000e  00800200  00000624  000006b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000624  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000002  0080020e  0080020e  000006c6  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000006c6  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000006f8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000d8  00000000  00000000  00000738  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000167a  00000000  00000000  00000810  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000f00  00000000  00000000  00001e8a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000009e0  00000000  00000000  00002d8a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000240  00000000  00000000  0000376c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000006a7  00000000  00000000  000039ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000aa6  00000000  00000000  00004053  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000098  00000000  00000000  00004af9  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	71 c0       	rjmp	.+226    	; 0xe4 <__ctors_end>
   2:	00 00       	nop
   4:	8e c0       	rjmp	.+284    	; 0x122 <__bad_interrupt>
   6:	00 00       	nop
   8:	ed c1       	rjmp	.+986    	; 0x3e4 <__vector_2>
   a:	00 00       	nop
   c:	24 c2       	rjmp	.+1096   	; 0x456 <__vector_3>
   e:	00 00       	nop
  10:	88 c0       	rjmp	.+272    	; 0x122 <__bad_interrupt>
  12:	00 00       	nop
  14:	86 c0       	rjmp	.+268    	; 0x122 <__bad_interrupt>
  16:	00 00       	nop
  18:	32 c2       	rjmp	.+1124   	; 0x47e <__vector_6>
  1a:	00 00       	nop
  1c:	82 c0       	rjmp	.+260    	; 0x122 <__bad_interrupt>
  1e:	00 00       	nop
  20:	80 c0       	rjmp	.+256    	; 0x122 <__bad_interrupt>
  22:	00 00       	nop
  24:	7e c0       	rjmp	.+252    	; 0x122 <__bad_interrupt>
  26:	00 00       	nop
  28:	7c c0       	rjmp	.+248    	; 0x122 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	7a c0       	rjmp	.+244    	; 0x122 <__bad_interrupt>
  2e:	00 00       	nop
  30:	78 c0       	rjmp	.+240    	; 0x122 <__bad_interrupt>
  32:	00 00       	nop
  34:	76 c0       	rjmp	.+236    	; 0x122 <__bad_interrupt>
  36:	00 00       	nop
  38:	74 c0       	rjmp	.+232    	; 0x122 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	72 c0       	rjmp	.+228    	; 0x122 <__bad_interrupt>
  3e:	00 00       	nop
  40:	70 c0       	rjmp	.+224    	; 0x122 <__bad_interrupt>
  42:	00 00       	nop
  44:	6e c0       	rjmp	.+220    	; 0x122 <__bad_interrupt>
  46:	00 00       	nop
  48:	6c c0       	rjmp	.+216    	; 0x122 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	6a c0       	rjmp	.+212    	; 0x122 <__bad_interrupt>
  4e:	00 00       	nop
  50:	68 c0       	rjmp	.+208    	; 0x122 <__bad_interrupt>
  52:	00 00       	nop
  54:	66 c0       	rjmp	.+204    	; 0x122 <__bad_interrupt>
  56:	00 00       	nop
  58:	64 c0       	rjmp	.+200    	; 0x122 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	62 c0       	rjmp	.+196    	; 0x122 <__bad_interrupt>
  5e:	00 00       	nop
  60:	60 c0       	rjmp	.+192    	; 0x122 <__bad_interrupt>
  62:	00 00       	nop
  64:	5e c0       	rjmp	.+188    	; 0x122 <__bad_interrupt>
  66:	00 00       	nop
  68:	5c c0       	rjmp	.+184    	; 0x122 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	5a c0       	rjmp	.+180    	; 0x122 <__bad_interrupt>
  6e:	00 00       	nop
  70:	58 c0       	rjmp	.+176    	; 0x122 <__bad_interrupt>
  72:	00 00       	nop
  74:	34 c2       	rjmp	.+1128   	; 0x4de <__vector_29>
  76:	00 00       	nop
  78:	54 c0       	rjmp	.+168    	; 0x122 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	52 c0       	rjmp	.+164    	; 0x122 <__bad_interrupt>
  7e:	00 00       	nop
  80:	50 c0       	rjmp	.+160    	; 0x122 <__bad_interrupt>
  82:	00 00       	nop
  84:	4e c0       	rjmp	.+156    	; 0x122 <__bad_interrupt>
  86:	00 00       	nop
  88:	4c c0       	rjmp	.+152    	; 0x122 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	4a c0       	rjmp	.+148    	; 0x122 <__bad_interrupt>
  8e:	00 00       	nop
  90:	48 c0       	rjmp	.+144    	; 0x122 <__bad_interrupt>
  92:	00 00       	nop
  94:	46 c0       	rjmp	.+140    	; 0x122 <__bad_interrupt>
  96:	00 00       	nop
  98:	44 c0       	rjmp	.+136    	; 0x122 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	42 c0       	rjmp	.+132    	; 0x122 <__bad_interrupt>
  9e:	00 00       	nop
  a0:	40 c0       	rjmp	.+128    	; 0x122 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	3e c0       	rjmp	.+124    	; 0x122 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	3c c0       	rjmp	.+120    	; 0x122 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	3a c0       	rjmp	.+116    	; 0x122 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	38 c0       	rjmp	.+112    	; 0x122 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	36 c0       	rjmp	.+108    	; 0x122 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	34 c0       	rjmp	.+104    	; 0x122 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	32 c0       	rjmp	.+100    	; 0x122 <__bad_interrupt>
  be:	00 00       	nop
  c0:	30 c0       	rjmp	.+96     	; 0x122 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	2e c0       	rjmp	.+92     	; 0x122 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	2c c0       	rjmp	.+88     	; 0x122 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	2a c0       	rjmp	.+84     	; 0x122 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	28 c0       	rjmp	.+80     	; 0x122 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	26 c0       	rjmp	.+76     	; 0x122 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	24 c0       	rjmp	.+72     	; 0x122 <__bad_interrupt>
  da:	00 00       	nop
  dc:	22 c0       	rjmp	.+68     	; 0x122 <__bad_interrupt>
  de:	00 00       	nop
  e0:	20 c0       	rjmp	.+64     	; 0x122 <__bad_interrupt>
	...

000000e4 <__ctors_end>:
  e4:	11 24       	eor	r1, r1
  e6:	1f be       	out	0x3f, r1	; 63
  e8:	cf ef       	ldi	r28, 0xFF	; 255
  ea:	d1 e2       	ldi	r29, 0x21	; 33
  ec:	de bf       	out	0x3e, r29	; 62
  ee:	cd bf       	out	0x3d, r28	; 61
  f0:	00 e0       	ldi	r16, 0x00	; 0
  f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_copy_data>:
  f4:	12 e0       	ldi	r17, 0x02	; 2
  f6:	a0 e0       	ldi	r26, 0x00	; 0
  f8:	b2 e0       	ldi	r27, 0x02	; 2
  fa:	e4 e2       	ldi	r30, 0x24	; 36
  fc:	f6 e0       	ldi	r31, 0x06	; 6
  fe:	00 e0       	ldi	r16, 0x00	; 0
 100:	0b bf       	out	0x3b, r16	; 59
 102:	02 c0       	rjmp	.+4      	; 0x108 <__do_copy_data+0x14>
 104:	07 90       	elpm	r0, Z+
 106:	0d 92       	st	X+, r0
 108:	ae 30       	cpi	r26, 0x0E	; 14
 10a:	b1 07       	cpc	r27, r17
 10c:	d9 f7       	brne	.-10     	; 0x104 <__do_copy_data+0x10>

0000010e <__do_clear_bss>:
 10e:	22 e0       	ldi	r18, 0x02	; 2
 110:	ae e0       	ldi	r26, 0x0E	; 14
 112:	b2 e0       	ldi	r27, 0x02	; 2
 114:	01 c0       	rjmp	.+2      	; 0x118 <.do_clear_bss_start>

00000116 <.do_clear_bss_loop>:
 116:	1d 92       	st	X+, r1

00000118 <.do_clear_bss_start>:
 118:	a0 31       	cpi	r26, 0x10	; 16
 11a:	b2 07       	cpc	r27, r18
 11c:	e1 f7       	brne	.-8      	; 0x116 <.do_clear_bss_loop>
 11e:	ff d0       	rcall	.+510    	; 0x31e <main>
 120:	7f c2       	rjmp	.+1278   	; 0x620 <_exit>

00000122 <__bad_interrupt>:
 122:	6e cf       	rjmp	.-292    	; 0x0 <__vectors>

00000124 <LCDBusyLoop>:
	//This function waits till lcd is BUSY

	uint8_t busy,status=0x00,temp;

	//Change Port to input type because we are reading data
	LCD_DATA_DDR&=0xF0;
 124:	87 b1       	in	r24, 0x07	; 7
 126:	80 7f       	andi	r24, 0xF0	; 240
 128:	87 b9       	out	0x07, r24	; 7

	//change LCD mode
	SET_RW();		//Read mode
 12a:	45 9a       	sbi	0x08, 5	; 8
	CLEAR_RS();		//Read status
 12c:	46 98       	cbi	0x08, 6	; 8
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 12e:	82 e0       	ldi	r24, 0x02	; 2
 130:	8a 95       	dec	r24
 132:	f1 f7       	brne	.-4      	; 0x130 <LCDBusyLoop+0xc>
 134:	00 c0       	rjmp	.+0      	; 0x136 <LCDBusyLoop+0x12>
	_delay_us(0.5);		//tAS
	
	do
	{

		SET_E();
 136:	47 9a       	sbi	0x08, 7	; 8
 138:	92 e0       	ldi	r25, 0x02	; 2
 13a:	9a 95       	dec	r25
 13c:	f1 f7       	brne	.-4      	; 0x13a <LCDBusyLoop+0x16>
 13e:	00 c0       	rjmp	.+0      	; 0x140 <LCDBusyLoop+0x1c>

		//Wait tDA for data to become available
		_delay_us(0.5);
		
		status=LCD_DATA_PIN;
 140:	86 b1       	in	r24, 0x06	; 6
		status=status<<4;
 142:	82 95       	swap	r24
 144:	80 7f       	andi	r24, 0xF0	; 240
 146:	92 e0       	ldi	r25, 0x02	; 2
 148:	9a 95       	dec	r25
 14a:	f1 f7       	brne	.-4      	; 0x148 <LCDBusyLoop+0x24>
 14c:	00 c0       	rjmp	.+0      	; 0x14e <LCDBusyLoop+0x2a>

		_delay_us(0.5);
		
		//Pull E low
		CLEAR_E();
 14e:	47 98       	cbi	0x08, 7	; 8
 150:	95 e0       	ldi	r25, 0x05	; 5
 152:	9a 95       	dec	r25
 154:	f1 f7       	brne	.-4      	; 0x152 <LCDBusyLoop+0x2e>
 156:	00 00       	nop
		_delay_us(1);	//tEL
		
		SET_E();
 158:	47 9a       	sbi	0x08, 7	; 8
 15a:	92 e0       	ldi	r25, 0x02	; 2
 15c:	9a 95       	dec	r25
 15e:	f1 f7       	brne	.-4      	; 0x15c <LCDBusyLoop+0x38>
 160:	00 c0       	rjmp	.+0      	; 0x162 <LCDBusyLoop+0x3e>
		_delay_us(0.5);
		
		temp=LCD_DATA_PIN;
 162:	96 b1       	in	r25, 0x06	; 6
 164:	92 e0       	ldi	r25, 0x02	; 2
 166:	9a 95       	dec	r25
 168:	f1 f7       	brne	.-4      	; 0x166 <LCDBusyLoop+0x42>
 16a:	00 c0       	rjmp	.+0      	; 0x16c <LCDBusyLoop+0x48>

		busy=status & 0b10000000;

		_delay_us(0.5);
		
		CLEAR_E();
 16c:	47 98       	cbi	0x08, 7	; 8
 16e:	95 e0       	ldi	r25, 0x05	; 5
 170:	9a 95       	dec	r25
 172:	f1 f7       	brne	.-4      	; 0x170 <LCDBusyLoop+0x4c>
 174:	00 00       	nop
		_delay_us(1);	//tEL
		
	}while(busy);
 176:	88 23       	and	r24, r24
 178:	f4 f2       	brlt	.-68     	; 0x136 <LCDBusyLoop+0x12>

	CLEAR_RW();		//write mode
 17a:	45 98       	cbi	0x08, 5	; 8
	//Change Port to output
	LCD_DATA_DDR|=0x0F;
 17c:	87 b1       	in	r24, 0x07	; 7
 17e:	8f 60       	ori	r24, 0x0F	; 15
 180:	87 b9       	out	0x07, r24	; 7
 182:	08 95       	ret

00000184 <LCDByte>:
//NOTE: THIS FUNCTION RETURS ONLY WHEN LCD HAS PROCESSED THE COMMAND

uint8_t hn,ln;			//Nibbles
uint8_t temp;

hn=c>>4;
 184:	28 2f       	mov	r18, r24
 186:	22 95       	swap	r18
 188:	2f 70       	andi	r18, 0x0F	; 15
ln=(c & 0x0F);
 18a:	8f 70       	andi	r24, 0x0F	; 15

if(isdata==0)
 18c:	61 11       	cpse	r22, r1
 18e:	02 c0       	rjmp	.+4      	; 0x194 <LCDByte+0x10>
	CLEAR_RS();
 190:	46 98       	cbi	0x08, 6	; 8
 192:	01 c0       	rjmp	.+2      	; 0x196 <LCDByte+0x12>
else
	SET_RS();
 194:	46 9a       	sbi	0x08, 6	; 8
 196:	92 e0       	ldi	r25, 0x02	; 2
 198:	9a 95       	dec	r25
 19a:	f1 f7       	brne	.-4      	; 0x198 <LCDByte+0x14>
 19c:	00 c0       	rjmp	.+0      	; 0x19e <LCDByte+0x1a>

_delay_us(0.500);		//tAS


SET_E();
 19e:	47 9a       	sbi	0x08, 7	; 8

//Send high nibble

temp=(LCD_DATA_PORT & 0XF0)|(hn);
 1a0:	98 b1       	in	r25, 0x08	; 8
 1a2:	90 7f       	andi	r25, 0xF0	; 240
 1a4:	92 2b       	or	r25, r18
LCD_DATA_PORT=temp;
 1a6:	98 b9       	out	0x08, r25	; 8
 1a8:	95 e0       	ldi	r25, 0x05	; 5
 1aa:	9a 95       	dec	r25
 1ac:	f1 f7       	brne	.-4      	; 0x1aa <LCDByte+0x26>
 1ae:	00 00       	nop
_delay_us(1);			//tEH


//Now data lines are stable pull E low for transmission

CLEAR_E();
 1b0:	47 98       	cbi	0x08, 7	; 8
 1b2:	95 e0       	ldi	r25, 0x05	; 5
 1b4:	9a 95       	dec	r25
 1b6:	f1 f7       	brne	.-4      	; 0x1b4 <LCDByte+0x30>
 1b8:	00 00       	nop

_delay_us(1);

//Send the lower nibble
SET_E();
 1ba:	47 9a       	sbi	0x08, 7	; 8

temp=(LCD_DATA_PORT & 0XF0)|(ln);
 1bc:	98 b1       	in	r25, 0x08	; 8
 1be:	90 7f       	andi	r25, 0xF0	; 240
 1c0:	89 2b       	or	r24, r25

LCD_DATA_PORT=temp;
 1c2:	88 b9       	out	0x08, r24	; 8
 1c4:	85 e0       	ldi	r24, 0x05	; 5
 1c6:	8a 95       	dec	r24
 1c8:	f1 f7       	brne	.-4      	; 0x1c6 <LCDByte+0x42>
 1ca:	00 00       	nop
_delay_us(1);			//tEH
						//Do not wait too long, 1 us is good

//SEND

CLEAR_E();
 1cc:	47 98       	cbi	0x08, 7	; 8
 1ce:	95 e0       	ldi	r25, 0x05	; 5
 1d0:	9a 95       	dec	r25
 1d2:	f1 f7       	brne	.-4      	; 0x1d0 <LCDByte+0x4c>
 1d4:	00 00       	nop

_delay_us(1);			//tEL

LCDBusyLoop();
 1d6:	a6 cf       	rjmp	.-180    	; 0x124 <LCDBusyLoop>
 1d8:	08 95       	ret

000001da <InitLCD>:
	LCD_DATA_DDR|=0x0F;

}

void InitLCD(uint8_t style)
{
 1da:	cf 93       	push	r28
 1dc:	c8 2f       	mov	r28, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 1de:	2f ef       	ldi	r18, 0xFF	; 255
 1e0:	86 e7       	ldi	r24, 0x76	; 118
 1e2:	91 e0       	ldi	r25, 0x01	; 1
 1e4:	21 50       	subi	r18, 0x01	; 1
 1e6:	80 40       	sbci	r24, 0x00	; 0
 1e8:	90 40       	sbci	r25, 0x00	; 0
 1ea:	e1 f7       	brne	.-8      	; 0x1e4 <InitLCD+0xa>
 1ec:	00 c0       	rjmp	.+0      	; 0x1ee <InitLCD+0x14>
 1ee:	00 00       	nop
	
	//After power on Wait for LCD to Initialize
	_delay_ms(30);
		
	//Set IO Ports
	LCD_DATA_DDR|=(0x0F);
 1f0:	87 b1       	in	r24, 0x07	; 7
 1f2:	8f 60       	ori	r24, 0x0F	; 15
 1f4:	87 b9       	out	0x07, r24	; 7
	LCD_E_DDR|=(1<<LCD_E_POS);
 1f6:	3f 9a       	sbi	0x07, 7	; 7
	LCD_RS_DDR|=(1<<LCD_RS_POS);
 1f8:	3e 9a       	sbi	0x07, 6	; 7
	LCD_RW_DDR|=(1<<LCD_RW_POS);
 1fa:	3d 9a       	sbi	0x07, 5	; 7

	LCD_DATA_PORT&=0XF0;
 1fc:	88 b1       	in	r24, 0x08	; 8
 1fe:	80 7f       	andi	r24, 0xF0	; 240
 200:	88 b9       	out	0x08, r24	; 8
	CLEAR_E();
 202:	47 98       	cbi	0x08, 7	; 8
	CLEAR_RW();
 204:	45 98       	cbi	0x08, 5	; 8
	CLEAR_RS();
 206:	46 98       	cbi	0x08, 6	; 8
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 208:	00 c0       	rjmp	.+0      	; 0x20a <InitLCD+0x30>
 20a:	00 c0       	rjmp	.+0      	; 0x20c <InitLCD+0x32>
 20c:	00 00       	nop

	//Set 4-bit mode
	_delay_us(0.3);	//tAS
	
	SET_E();
 20e:	47 9a       	sbi	0x08, 7	; 8
	LCD_DATA_PORT|=(0b00000010); //[B] To transfer 0b00100000 i was using LCD_DATA_PORT|=0b00100000
 210:	41 9a       	sbi	0x08, 1	; 8
 212:	25 e0       	ldi	r18, 0x05	; 5
 214:	2a 95       	dec	r18
 216:	f1 f7       	brne	.-4      	; 0x214 <InitLCD+0x3a>
 218:	00 00       	nop
	_delay_us(1);
	
	CLEAR_E();
 21a:	47 98       	cbi	0x08, 7	; 8
 21c:	85 e0       	ldi	r24, 0x05	; 5
 21e:	8a 95       	dec	r24
 220:	f1 f7       	brne	.-4      	; 0x21e <InitLCD+0x44>
 222:	00 00       	nop
	_delay_us(1);
		
	//Wait for LCD to execute the Functionset Command
	LCDBusyLoop();                                    //[B] Forgot this delay
 224:	7f df       	rcall	.-258    	; 0x124 <LCDBusyLoop>

	//Now the LCD is in 4-bit mode

	LCDCmd(0b00001100|style);	//Display On
 226:	60 e0       	ldi	r22, 0x00	; 0
 228:	8c 2f       	mov	r24, r28
 22a:	8c 60       	ori	r24, 0x0C	; 12
 22c:	ab df       	rcall	.-170    	; 0x184 <LCDByte>
	LCDCmd(0b00101000);			//function set 4-bit,2 line 5x7 dot format
 22e:	60 e0       	ldi	r22, 0x00	; 0
 230:	88 e2       	ldi	r24, 0x28	; 40
 232:	a8 df       	rcall	.-176    	; 0x184 <LCDByte>
}
 234:	cf 91       	pop	r28
 236:	08 95       	ret

00000238 <LCDWriteString>:
void LCDWriteString(const char *msg)
{
 238:	cf 93       	push	r28
 23a:	df 93       	push	r29
 23c:	ec 01       	movw	r28, r24
	Arguments:
	msg: a null terminated string to print


	*****************************************************************/
 while(*msg!='\0')
 23e:	88 81       	ld	r24, Y
 240:	88 23       	and	r24, r24
 242:	31 f0       	breq	.+12     	; 0x250 <LCDWriteString+0x18>
 244:	21 96       	adiw	r28, 0x01	; 1
 {
	LCDData(*msg);
 246:	61 e0       	ldi	r22, 0x01	; 1
 248:	9d df       	rcall	.-198    	; 0x184 <LCDByte>
	Arguments:
	msg: a null terminated string to print


	*****************************************************************/
 while(*msg!='\0')
 24a:	89 91       	ld	r24, Y+
 24c:	81 11       	cpse	r24, r1
 24e:	fb cf       	rjmp	.-10     	; 0x246 <LCDWriteString+0xe>
 {
	LCDData(*msg);
	msg++;
 }
}
 250:	df 91       	pop	r29
 252:	cf 91       	pop	r28
 254:	08 95       	ret

00000256 <LCDWriteInt>:

void LCDWriteInt(int val,unsigned int field_length)
{
 256:	ef 92       	push	r14
 258:	ff 92       	push	r15
 25a:	0f 93       	push	r16
 25c:	1f 93       	push	r17
 25e:	cf 93       	push	r28
 260:	df 93       	push	r29
 262:	00 d0       	rcall	.+0      	; 0x264 <LCDWriteInt+0xe>
 264:	1f 92       	push	r1
 266:	1f 92       	push	r1
 268:	cd b7       	in	r28, 0x3d	; 61
 26a:	de b7       	in	r29, 0x3e	; 62
 26c:	7b 01       	movw	r14, r22
	2)unsigned int field_length :total length of field in which the value is printed
	must be between 1-5 if it is -1 the field length is no of digits in the val

	****************************************************************/

	char str[5]={0,0,0,0,0};
 26e:	fe 01       	movw	r30, r28
 270:	31 96       	adiw	r30, 0x01	; 1
 272:	25 e0       	ldi	r18, 0x05	; 5
 274:	df 01       	movw	r26, r30
 276:	1d 92       	st	X+, r1
 278:	2a 95       	dec	r18
 27a:	e9 f7       	brne	.-6      	; 0x276 <LCDWriteInt+0x20>
	int i=4,j=0;
	while(val)
 27c:	00 97       	sbiw	r24, 0x00	; 0
 27e:	51 f0       	breq	.+20     	; 0x294 <LCDWriteInt+0x3e>
 280:	35 96       	adiw	r30, 0x05	; 5
	{
	str[i]=val%10;
 282:	2a e0       	ldi	r18, 0x0A	; 10
 284:	30 e0       	ldi	r19, 0x00	; 0
 286:	b9 01       	movw	r22, r18
 288:	a4 d1       	rcall	.+840    	; 0x5d2 <__divmodhi4>
 28a:	82 93       	st	-Z, r24
	val=val/10;
 28c:	86 2f       	mov	r24, r22
 28e:	97 2f       	mov	r25, r23

	****************************************************************/

	char str[5]={0,0,0,0,0};
	int i=4,j=0;
	while(val)
 290:	00 97       	sbiw	r24, 0x00	; 0
 292:	c9 f7       	brne	.-14     	; 0x286 <LCDWriteInt+0x30>
	{
	str[i]=val%10;
	val=val/10;
	i--;
	}
	if(field_length==-1)
 294:	bf ef       	ldi	r27, 0xFF	; 255
 296:	eb 16       	cp	r14, r27
 298:	fb 06       	cpc	r15, r27
 29a:	69 f4       	brne	.+26     	; 0x2b6 <LCDWriteInt+0x60>
		while(str[j]==0) j++;
 29c:	89 81       	ldd	r24, Y+1	; 0x01
 29e:	81 11       	cpse	r24, r1
 2a0:	1d c0       	rjmp	.+58     	; 0x2dc <LCDWriteInt+0x86>
 2a2:	fe 01       	movw	r30, r28
 2a4:	32 96       	adiw	r30, 0x02	; 2
 2a6:	00 e0       	ldi	r16, 0x00	; 0
 2a8:	10 e0       	ldi	r17, 0x00	; 0
 2aa:	0f 5f       	subi	r16, 0xFF	; 255
 2ac:	1f 4f       	sbci	r17, 0xFF	; 255
 2ae:	81 91       	ld	r24, Z+
 2b0:	88 23       	and	r24, r24
 2b2:	d9 f3       	breq	.-10     	; 0x2aa <LCDWriteInt+0x54>
 2b4:	0f c0       	rjmp	.+30     	; 0x2d4 <LCDWriteInt+0x7e>
	else
		j=5-field_length;
 2b6:	05 e0       	ldi	r16, 0x05	; 5
 2b8:	10 e0       	ldi	r17, 0x00	; 0
 2ba:	0e 19       	sub	r16, r14
 2bc:	1f 09       	sbc	r17, r15
 2be:	0a c0       	rjmp	.+20     	; 0x2d4 <LCDWriteInt+0x7e>

	if(val<0) LCDData('-');
	for(i=j;i<5;i++)
	{
	LCDData(48+str[i]);
 2c0:	f8 01       	movw	r30, r16
 2c2:	81 91       	ld	r24, Z+
 2c4:	8f 01       	movw	r16, r30
 2c6:	61 e0       	ldi	r22, 0x01	; 1
 2c8:	80 5d       	subi	r24, 0xD0	; 208
 2ca:	5c df       	rcall	.-328    	; 0x184 <LCDByte>
		while(str[j]==0) j++;
	else
		j=5-field_length;

	if(val<0) LCDData('-');
	for(i=j;i<5;i++)
 2cc:	0e 15       	cp	r16, r14
 2ce:	1f 05       	cpc	r17, r15
 2d0:	b9 f7       	brne	.-18     	; 0x2c0 <LCDWriteInt+0x6a>
 2d2:	11 c0       	rjmp	.+34     	; 0x2f6 <LCDWriteInt+0xa0>
 2d4:	05 30       	cpi	r16, 0x05	; 5
 2d6:	11 05       	cpc	r17, r1
 2d8:	1c f0       	brlt	.+6      	; 0x2e0 <LCDWriteInt+0x8a>
 2da:	0d c0       	rjmp	.+26     	; 0x2f6 <LCDWriteInt+0xa0>
	str[i]=val%10;
	val=val/10;
	i--;
	}
	if(field_length==-1)
		while(str[j]==0) j++;
 2dc:	00 e0       	ldi	r16, 0x00	; 0
 2de:	10 e0       	ldi	r17, 0x00	; 0
 2e0:	81 e0       	ldi	r24, 0x01	; 1
 2e2:	90 e0       	ldi	r25, 0x00	; 0
 2e4:	8c 0f       	add	r24, r28
 2e6:	9d 1f       	adc	r25, r29
 2e8:	08 0f       	add	r16, r24
 2ea:	19 1f       	adc	r17, r25
 2ec:	7e 01       	movw	r14, r28
 2ee:	96 e0       	ldi	r25, 0x06	; 6
 2f0:	e9 0e       	add	r14, r25
 2f2:	f1 1c       	adc	r15, r1
 2f4:	e5 cf       	rjmp	.-54     	; 0x2c0 <LCDWriteInt+0x6a>
	if(val<0) LCDData('-');
	for(i=j;i<5;i++)
	{
	LCDData(48+str[i]);
	}
}
 2f6:	0f 90       	pop	r0
 2f8:	0f 90       	pop	r0
 2fa:	0f 90       	pop	r0
 2fc:	0f 90       	pop	r0
 2fe:	0f 90       	pop	r0
 300:	df 91       	pop	r29
 302:	cf 91       	pop	r28
 304:	1f 91       	pop	r17
 306:	0f 91       	pop	r16
 308:	ff 90       	pop	r15
 30a:	ef 90       	pop	r14
 30c:	08 95       	ret

0000030e <LCDGotoXY>:
void LCDGotoXY(uint8_t x,uint8_t y)
{
 if(x<40)
 30e:	88 32       	cpi	r24, 0x28	; 40
 310:	28 f4       	brcc	.+10     	; 0x31c <LCDGotoXY+0xe>
 {
  if(y) x|=0b01000000;
 312:	61 11       	cpse	r22, r1
 314:	80 64       	ori	r24, 0x40	; 64
  x|=0b10000000;
  LCDCmd(x);
 316:	60 e0       	ldi	r22, 0x00	; 0
 318:	80 68       	ori	r24, 0x80	; 128
 31a:	34 cf       	rjmp	.-408    	; 0x184 <LCDByte>
 31c:	08 95       	ret

0000031e <main>:
volatile unsigned int ADC_result_flag;
volatile unsigned char motorState = 0x02;// motor set forward

int main()
{
	timer8MHz();//setup the chip clock to 8 MHz
 31e:	2f d1       	rcall	.+606    	; 0x57e <timer8MHz>
	DDRL = 0xFF;//sets debug lights to output
 320:	8f ef       	ldi	r24, 0xFF	; 255
 322:	80 93 0a 01 	sts	0x010A, r24	; 0x80010a <__TEXT_REGION_LENGTH__+0x7c010a>
	DDRB = 0x03;//sets D0 and D1 to output
 326:	83 e0       	ldi	r24, 0x03	; 3
 328:	84 b9       	out	0x04, r24	; 4
	DDRE = 0b00;//all E pins on input
 32a:	1d b8       	out	0x0d, r1	; 13
	PORTL = motorState << 6;
 32c:	80 91 00 02 	lds	r24, 0x0200	; 0x800200 <__DATA_REGION_ORIGIN__>
 330:	82 95       	swap	r24
 332:	88 0f       	add	r24, r24
 334:	88 0f       	add	r24, r24
 336:	80 7c       	andi	r24, 0xC0	; 192
 338:	80 93 0b 01 	sts	0x010B, r24	; 0x80010b <__TEXT_REGION_LENGTH__+0x7c010b>
	
	//Initialize LCD module
	InitLCD(LS_BLINK|LS_ULINE);
 33c:	83 e0       	ldi	r24, 0x03	; 3
 33e:	4d df       	rcall	.-358    	; 0x1da <InitLCD>

	//Clear the screen
	LCDClear();
 340:	60 e0       	ldi	r22, 0x00	; 0
 342:	81 e0       	ldi	r24, 0x01	; 1
 344:	1f df       	rcall	.-450    	; 0x184 <LCDByte>
	LCDWriteString("ADC Value:");
 346:	83 e0       	ldi	r24, 0x03	; 3
 348:	92 e0       	ldi	r25, 0x02	; 2
 34a:	76 df       	rcall	.-276    	; 0x238 <LCDWriteString>
 34c:	90 91 00 02 	lds	r25, 0x0200	; 0x800200 <__DATA_REGION_ORIGIN__>
	PORTB |= motorState;
 350:	85 b1       	in	r24, 0x05	; 5
 352:	89 2b       	or	r24, r25
 354:	85 b9       	out	0x05, r24	; 5
 356:	f8 94       	cli
	
	cli(); // disable all of the interrupt ==================================
 358:	8d b3       	in	r24, 0x1d	; 29

	// config the external interrupt ========================================
	EIMSK |= ( 1 << INT2) | (1 << INT1)  | (1 << INT5);                   // enable INT 5, INT2 and INT1
 35a:	86 62       	ori	r24, 0x26	; 38
 35c:	8d bb       	out	0x1d, r24	; 29
 35e:	e9 e6       	ldi	r30, 0x69	; 105
	EICRA |= (1 << ISC21) | (1 << ISC20) | (1 << ISC11) | (1 << ISC10);	  // rising edge interrupt
 360:	f0 e0       	ldi	r31, 0x00	; 0
 362:	80 81       	ld	r24, Z
 364:	8c 63       	ori	r24, 0x3C	; 60
 366:	80 83       	st	Z, r24
 368:	ea e6       	ldi	r30, 0x6A	; 106
	EICRB |= (1 << ISC51);                                                // falling edge interupt
 36a:	f0 e0       	ldi	r31, 0x00	; 0
 36c:	80 81       	ld	r24, Z
 36e:	88 60       	ori	r24, 0x08	; 8
 370:	80 83       	st	Z, r24
 372:	ca e7       	ldi	r28, 0x7A	; 122
	// config ADC ===========================================================
	// by default, the ADC input (analog input) is set to ADC0 / PORTF0
	ADCSRA |= (1 << ADEN);                       // enable ADC
 374:	d0 e0       	ldi	r29, 0x00	; 0
 376:	88 81       	ld	r24, Y
 378:	80 68       	ori	r24, 0x80	; 128
 37a:	88 83       	st	Y, r24
 37c:	88 81       	ld	r24, Y
	ADCSRA |= (1 << ADIE);                       // enable interrupt of ADC
 37e:	88 60       	ori	r24, 0x08	; 8
 380:	88 83       	st	Y, r24
 382:	ec e7       	ldi	r30, 0x7C	; 124
	ADMUX |= (1 << REFS0);           //AVCC with external capacitor at AREF pin
 384:	f0 e0       	ldi	r31, 0x00	; 0
 386:	80 81       	ld	r24, Z
 388:	80 64       	ori	r24, 0x40	; 64
 38a:	80 83       	st	Z, r24

	// sets the Global Enable for all interrupts ============================
	sei();
 38c:	78 94       	sei
	
	pwm();
 38e:	e2 d0       	rcall	.+452    	; 0x554 <pwm>
 390:	8d e4       	ldi	r24, 0x4D	; 77
	pwmSet(77);
 392:	f3 d0       	rcall	.+486    	; 0x57a <pwmSet>
 394:	88 81       	ld	r24, Y
 396:	80 64       	ori	r24, 0x40	; 64

	// initialize the ADC, start one conversion at the beginning ============
	ADCSRA |= (1<<(ADSC));
 398:	88 83       	st	Y, r24
 39a:	cb e0       	ldi	r28, 0x0B	; 11
 39c:	d1 e0       	ldi	r29, 0x01	; 1
	
	while (1)
	{
		PORTL = (PINE & (1 << PINE5)) << 2;
 39e:	0a e7       	ldi	r16, 0x7A	; 122
 3a0:	10 e0       	ldi	r17, 0x00	; 0
		{
			LCDGotoXY(10,0);
			LCDWriteInt(ADC_result,5);
			ADC_result_flag = 0x00;
			mTimer(20);
			ADCSRA |= _BV(ADSC);
 3a2:	8c b1       	in	r24, 0x0c	; 12
 3a4:	80 72       	andi	r24, 0x20	; 32
	// initialize the ADC, start one conversion at the beginning ============
	ADCSRA |= (1<<(ADSC));
	
	while (1)
	{
		PORTL = (PINE & (1 << PINE5)) << 2;
 3a6:	88 0f       	add	r24, r24
 3a8:	88 0f       	add	r24, r24
 3aa:	88 83       	st	Y, r24
 3ac:	80 91 0e 02 	lds	r24, 0x020E	; 0x80020e <__data_end>
		if (ADC_result_flag)
 3b0:	90 91 0f 02 	lds	r25, 0x020F	; 0x80020f <__data_end+0x1>
 3b4:	89 2b       	or	r24, r25
 3b6:	a9 f3       	breq	.-22     	; 0x3a2 <main+0x84>
 3b8:	60 e0       	ldi	r22, 0x00	; 0
		{
			LCDGotoXY(10,0);
 3ba:	8a e0       	ldi	r24, 0x0A	; 10
 3bc:	a8 df       	rcall	.-176    	; 0x30e <LCDGotoXY>
 3be:	80 91 01 02 	lds	r24, 0x0201	; 0x800201 <ADC_result>
			LCDWriteInt(ADC_result,5);
 3c2:	90 91 02 02 	lds	r25, 0x0202	; 0x800202 <ADC_result+0x1>
 3c6:	65 e0       	ldi	r22, 0x05	; 5
 3c8:	70 e0       	ldi	r23, 0x00	; 0
 3ca:	45 df       	rcall	.-374    	; 0x256 <LCDWriteInt>
 3cc:	10 92 0f 02 	sts	0x020F, r1	; 0x80020f <__data_end+0x1>
			ADC_result_flag = 0x00;
 3d0:	10 92 0e 02 	sts	0x020E, r1	; 0x80020e <__data_end>
 3d4:	84 e1       	ldi	r24, 0x14	; 20
			mTimer(20);
 3d6:	90 e0       	ldi	r25, 0x00	; 0
 3d8:	dc d0       	rcall	.+440    	; 0x592 <mTimer>
 3da:	f8 01       	movw	r30, r16
 3dc:	80 81       	ld	r24, Z
			ADCSRA |= _BV(ADSC);
 3de:	80 64       	ori	r24, 0x40	; 64
 3e0:	80 83       	st	Z, r24
 3e2:	df cf       	rjmp	.-66     	; 0x3a2 <main+0x84>

000003e4 <__vector_2>:
 3e4:	1f 92       	push	r1
 3e6:	0f 92       	push	r0
		}
	}
} // end main

ISR(INT1_vect)
{
 3e8:	0f b6       	in	r0, 0x3f	; 63
 3ea:	0f 92       	push	r0
 3ec:	11 24       	eor	r1, r1
 3ee:	0b b6       	in	r0, 0x3b	; 59
 3f0:	0f 92       	push	r0
 3f2:	2f 93       	push	r18
 3f4:	3f 93       	push	r19
 3f6:	4f 93       	push	r20
 3f8:	5f 93       	push	r21
 3fa:	6f 93       	push	r22
 3fc:	7f 93       	push	r23
 3fe:	8f 93       	push	r24
 400:	9f 93       	push	r25
 402:	af 93       	push	r26
 404:	bf 93       	push	r27
 406:	ef 93       	push	r30
 408:	ff 93       	push	r31
	mTimer(20);
 40a:	84 e1       	ldi	r24, 0x14	; 20
 40c:	90 e0       	ldi	r25, 0x00	; 0
 40e:	c1 d0       	rcall	.+386    	; 0x592 <mTimer>
	motorState ^= 0x02;//stop and start motor
 410:	90 91 00 02 	lds	r25, 0x0200	; 0x800200 <__DATA_REGION_ORIGIN__>
 414:	82 e0       	ldi	r24, 0x02	; 2
 416:	89 27       	eor	r24, r25
 418:	80 93 00 02 	sts	0x0200, r24	; 0x800200 <__DATA_REGION_ORIGIN__>
	PORTB = (motorState & 0x03);
 41c:	80 91 00 02 	lds	r24, 0x0200	; 0x800200 <__DATA_REGION_ORIGIN__>
 420:	83 70       	andi	r24, 0x03	; 3
 422:	85 b9       	out	0x05, r24	; 5
	while(PIND & (1 << PIND1)){};//wait for button to be released
 424:	49 99       	sbic	0x09, 1	; 9
 426:	fe cf       	rjmp	.-4      	; 0x424 <__LOCK_REGION_LENGTH__+0x24>
	mTimer(20);
 428:	84 e1       	ldi	r24, 0x14	; 20
 42a:	90 e0       	ldi	r25, 0x00	; 0
 42c:	b2 d0       	rcall	.+356    	; 0x592 <mTimer>
	EIFR |= (1 << INTF1);//for some reason the interrupt automatically re triggers unless I explicitly clear the flag at the end.
 42e:	e1 9a       	sbi	0x1c, 1	; 28
}
 430:	ff 91       	pop	r31
 432:	ef 91       	pop	r30
 434:	bf 91       	pop	r27
 436:	af 91       	pop	r26
 438:	9f 91       	pop	r25
 43a:	8f 91       	pop	r24
 43c:	7f 91       	pop	r23
 43e:	6f 91       	pop	r22
 440:	5f 91       	pop	r21
 442:	4f 91       	pop	r20
 444:	3f 91       	pop	r19
 446:	2f 91       	pop	r18
 448:	0f 90       	pop	r0
 44a:	0b be       	out	0x3b, r0	; 59
 44c:	0f 90       	pop	r0
 44e:	0f be       	out	0x3f, r0	; 63
 450:	0f 90       	pop	r0
 452:	1f 90       	pop	r1
 454:	18 95       	reti

00000456 <__vector_3>:

ISR(INT2_vect)
{
 456:	1f 92       	push	r1
 458:	0f 92       	push	r0
 45a:	0f b6       	in	r0, 0x3f	; 63
 45c:	0f 92       	push	r0
 45e:	11 24       	eor	r1, r1
 460:	8f 93       	push	r24
 462:	9f 93       	push	r25
	ADC_result = 999;
 464:	87 ee       	ldi	r24, 0xE7	; 231
 466:	93 e0       	ldi	r25, 0x03	; 3
 468:	90 93 02 02 	sts	0x0202, r25	; 0x800202 <ADC_result+0x1>
 46c:	80 93 01 02 	sts	0x0201, r24	; 0x800201 <ADC_result>
}
 470:	9f 91       	pop	r25
 472:	8f 91       	pop	r24
 474:	0f 90       	pop	r0
 476:	0f be       	out	0x3f, r0	; 63
 478:	0f 90       	pop	r0
 47a:	1f 90       	pop	r1
 47c:	18 95       	reti

0000047e <__vector_6>:

ISR(INT5_vect)
{
 47e:	1f 92       	push	r1
 480:	0f 92       	push	r0
 482:	0f b6       	in	r0, 0x3f	; 63
 484:	0f 92       	push	r0
 486:	11 24       	eor	r1, r1
 488:	0b b6       	in	r0, 0x3b	; 59
 48a:	0f 92       	push	r0
 48c:	2f 93       	push	r18
 48e:	3f 93       	push	r19
 490:	4f 93       	push	r20
 492:	5f 93       	push	r21
 494:	6f 93       	push	r22
 496:	7f 93       	push	r23
 498:	8f 93       	push	r24
 49a:	9f 93       	push	r25
 49c:	af 93       	push	r26
 49e:	bf 93       	push	r27
 4a0:	ef 93       	push	r30
 4a2:	ff 93       	push	r31
	mTimer(1000);
 4a4:	88 ee       	ldi	r24, 0xE8	; 232
 4a6:	93 e0       	ldi	r25, 0x03	; 3
 4a8:	74 d0       	rcall	.+232    	; 0x592 <mTimer>
	ADC_result = 999;
 4aa:	87 ee       	ldi	r24, 0xE7	; 231
 4ac:	93 e0       	ldi	r25, 0x03	; 3
 4ae:	90 93 02 02 	sts	0x0202, r25	; 0x800202 <ADC_result+0x1>
 4b2:	80 93 01 02 	sts	0x0201, r24	; 0x800201 <ADC_result>
	EIFR |= (1 << INTF5);
 4b6:	e5 9a       	sbi	0x1c, 5	; 28
}
 4b8:	ff 91       	pop	r31
 4ba:	ef 91       	pop	r30
 4bc:	bf 91       	pop	r27
 4be:	af 91       	pop	r26
 4c0:	9f 91       	pop	r25
 4c2:	8f 91       	pop	r24
 4c4:	7f 91       	pop	r23
 4c6:	6f 91       	pop	r22
 4c8:	5f 91       	pop	r21
 4ca:	4f 91       	pop	r20
 4cc:	3f 91       	pop	r19
 4ce:	2f 91       	pop	r18
 4d0:	0f 90       	pop	r0
 4d2:	0b be       	out	0x3b, r0	; 59
 4d4:	0f 90       	pop	r0
 4d6:	0f be       	out	0x3f, r0	; 63
 4d8:	0f 90       	pop	r0
 4da:	1f 90       	pop	r1
 4dc:	18 95       	reti

000004de <__vector_29>:

// the interrupt will be triggered if the ADC is done =======================
ISR(ADC_vect)
{
 4de:	1f 92       	push	r1
 4e0:	0f 92       	push	r0
 4e2:	0f b6       	in	r0, 0x3f	; 63
 4e4:	0f 92       	push	r0
 4e6:	11 24       	eor	r1, r1
 4e8:	2f 93       	push	r18
 4ea:	3f 93       	push	r19
 4ec:	4f 93       	push	r20
 4ee:	8f 93       	push	r24
 4f0:	9f 93       	push	r25
	uint16_t ADC_result_last = ADC_result;
 4f2:	20 91 01 02 	lds	r18, 0x0201	; 0x800201 <ADC_result>
 4f6:	30 91 02 02 	lds	r19, 0x0202	; 0x800202 <ADC_result+0x1>
	ADC_result = ADCL;
 4fa:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7c0078>
 4fe:	90 e0       	ldi	r25, 0x00	; 0
 500:	90 93 02 02 	sts	0x0202, r25	; 0x800202 <ADC_result+0x1>
 504:	80 93 01 02 	sts	0x0201, r24	; 0x800201 <ADC_result>
	ADC_result |= ADCH << 8;
 508:	40 91 79 00 	lds	r20, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7c0079>
 50c:	80 91 01 02 	lds	r24, 0x0201	; 0x800201 <ADC_result>
 510:	90 91 02 02 	lds	r25, 0x0202	; 0x800202 <ADC_result+0x1>
 514:	94 2b       	or	r25, r20
 516:	90 93 02 02 	sts	0x0202, r25	; 0x800202 <ADC_result+0x1>
 51a:	80 93 01 02 	sts	0x0201, r24	; 0x800201 <ADC_result>
	if((ADC_result < ADC_result_last)/* && (ADC_result > (ADC_result_last-20))*/){
 51e:	80 91 01 02 	lds	r24, 0x0201	; 0x800201 <ADC_result>
 522:	90 91 02 02 	lds	r25, 0x0202	; 0x800202 <ADC_result+0x1>
 526:	82 17       	cp	r24, r18
 528:	93 07       	cpc	r25, r19
 52a:	20 f0       	brcs	.+8      	; 0x534 <__vector_29+0x56>
		} else {
		ADC_result = ADC_result_last;
 52c:	30 93 02 02 	sts	0x0202, r19	; 0x800202 <ADC_result+0x1>
 530:	20 93 01 02 	sts	0x0201, r18	; 0x800201 <ADC_result>
	}
	ADC_result_flag = 1;
 534:	81 e0       	ldi	r24, 0x01	; 1
 536:	90 e0       	ldi	r25, 0x00	; 0
 538:	90 93 0f 02 	sts	0x020F, r25	; 0x80020f <__data_end+0x1>
 53c:	80 93 0e 02 	sts	0x020E, r24	; 0x80020e <__data_end>
 540:	9f 91       	pop	r25
 542:	8f 91       	pop	r24
 544:	4f 91       	pop	r20
 546:	3f 91       	pop	r19
 548:	2f 91       	pop	r18
 54a:	0f 90       	pop	r0
 54c:	0f be       	out	0x3f, r0	; 63
 54e:	0f 90       	pop	r0
 550:	1f 90       	pop	r1
 552:	18 95       	reti

00000554 <pwm>:
#include <avr/interrupt.h> /* Needed for interrupt functionality */

void pwm(){
	//Step 1
	// Set Timer0 to Fast PWM mode (WGM02:0 = 011)
	TCCR0A |= (1 << WGM00) | (1 << WGM01);  // Set WGM01 and WGM00
 554:	84 b5       	in	r24, 0x24	; 36
 556:	83 60       	ori	r24, 0x03	; 3
 558:	84 bd       	out	0x24, r24	; 36
	TCCR0B &= ~(1 << WGM02);                // Clear WGM02 for Fast PWM, TOP=0xFF
 55a:	85 b5       	in	r24, 0x25	; 37
 55c:	87 7f       	andi	r24, 0xF7	; 247
 55e:	85 bd       	out	0x25, r24	; 37
	// Enable the Output Compare Match A Interrupt for Timer 0
	//TIMSK0 |= (1 <<  (OCIE0A));// Enable overflow interrupt

	//step 3
	// Set Compare Match Output Mode to clear on compare match and set at TOP (non-inverting mode)
	TCCR0A |= (1 << COM0A1);  // Set COM0A1 to 1
 560:	84 b5       	in	r24, 0x24	; 36
 562:	80 68       	ori	r24, 0x80	; 128
 564:	84 bd       	out	0x24, r24	; 36
	TCCR0A &= ~(1 << COM0A0); // Clear COM0A0 to 0
 566:	84 b5       	in	r24, 0x24	; 36
 568:	8f 7b       	andi	r24, 0xBF	; 191
 56a:	84 bd       	out	0x24, r24	; 36
	
	//step 4
	// Set the prescaler
	TCCR0B |= (1 << CS01);// CS02:0 = 010 (clk/64 prescale)
 56c:	85 b5       	in	r24, 0x25	; 37
 56e:	82 60       	ori	r24, 0x02	; 2
 570:	85 bd       	out	0x25, r24	; 37
	
	//Step 5
	//For a duty cycle of 50%, ORCA should be 127, which is half of 255 rounded to nearest integer
	OCR0A = 127;
 572:	8f e7       	ldi	r24, 0x7F	; 127
 574:	87 bd       	out	0x27, r24	; 39
	
	//Step 6
	DDRB |= (1 << DDB7);  // Configure PORTB7 as output (OC0A is on PB7)
 576:	27 9a       	sbi	0x04, 7	; 4
 578:	08 95       	ret

0000057a <pwmSet>:
}

void pwmSet(unsigned char input){//sets PWM duty cycle
	OCR0A = input;
 57a:	87 bd       	out	0x27, r24	; 39
 57c:	08 95       	ret

0000057e <timer8MHz>:

//This file contains the timer subroutines from lab 2. They have been repurposed for use in future labs

void timer8MHz(){ //sets the timer to 8MHz

    CLKPR = 0x80; /* This will be discussed later. */
 57e:	e1 e6       	ldi	r30, 0x61	; 97
 580:	f0 e0       	ldi	r31, 0x00	; 0
 582:	80 e8       	ldi	r24, 0x80	; 128
 584:	80 83       	st	Z, r24
    CLKPR = 0x01; /* Required to set CPU Clock to 8MHz */
 586:	81 e0       	ldi	r24, 0x01	; 1
 588:	80 83       	st	Z, r24
    
    /* Timer instructions */
    /* Sets timer 1 to run at 1MHz, note: CPU clock is set to 8MHz.
       Disable all functions and use as pure timer */
    
    TCCR1B = _BV(CS11); /* _BV sets the bit to logic 1 */
 58a:	82 e0       	ldi	r24, 0x02	; 2
 58c:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7c0081>
 590:	08 95       	ret

00000592 <mTimer>:
    /* CS means clock select, has the pre-scaler set to 8 */

} /* close timer8MHz */

/* This is the driver for the timer. */
void mTimer(int count){
 592:	ac 01       	movw	r20, r24
    int i; /* keeps track of loop number */

    i = 0; /* initializes loop counter */

    /* Set the Waveform Generation mode bit description to Clear Timer on Compare Match mode (CTC) only */
    TCCR1B |= _BV(WGM12); /* set WGM bits to 0100, see page 145 */
 594:	e1 e8       	ldi	r30, 0x81	; 129
 596:	f0 e0       	ldi	r31, 0x00	; 0
 598:	90 81       	ld	r25, Z
 59a:	98 60       	ori	r25, 0x08	; 8
 59c:	90 83       	st	Z, r25
    /* Note WGM is spread over two registers. */

    OCR1A = 0x03E8; /* Set Output Compare Register for 1000 cycles = 1ms */
 59e:	88 ee       	ldi	r24, 0xE8	; 232
 5a0:	93 e0       	ldi	r25, 0x03	; 3
 5a2:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7c0089>
 5a6:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7c0088>
    TCNT1 = 0x0000; /* Sets initial value of Timer Counter to 0x0000 */
 5aa:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7c0085>
 5ae:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7c0084>

    TIFR1 |= _BV(OCF1A); /* clear the timer interrupt flag and begin new timing */
 5b2:	b1 9a       	sbi	0x16, 1	; 22
    The system clock has been pre-scaled by 2. This means it's running at half speed, 8MHz. See Technical manual for
    ATmega2560 (i.e. full manual) and look up "16-bit Timer/Counter1." */

    int i; /* keeps track of loop number */

    i = 0; /* initializes loop counter */
 5b4:	20 e0       	ldi	r18, 0x00	; 0
 5b6:	30 e0       	ldi	r19, 0x00	; 0

    TIFR1 |= _BV(OCF1A); /* clear the timer interrupt flag and begin new timing */
    /* If the following statement is confusing, please ask for clarification! */

    /* Poll the timer to determine when the timer has reached 0x03E8 */
    while(i<count){
 5b8:	05 c0       	rjmp	.+10     	; 0x5c4 <mTimer+0x32>
        if((TIFR1 & 0x02) == 0x02){
 5ba:	b1 9b       	sbis	0x16, 1	; 22
 5bc:	fe cf       	rjmp	.-4      	; 0x5ba <mTimer+0x28>
            TIFR1 |= _BV(OCF1A); /* clear interrupt flag by writing a ONE to the bit */
 5be:	b1 9a       	sbi	0x16, 1	; 22
            i++; /* increment loop number */
 5c0:	2f 5f       	subi	r18, 0xFF	; 255
 5c2:	3f 4f       	sbci	r19, 0xFF	; 255

    TIFR1 |= _BV(OCF1A); /* clear the timer interrupt flag and begin new timing */
    /* If the following statement is confusing, please ask for clarification! */

    /* Poll the timer to determine when the timer has reached 0x03E8 */
    while(i<count){
 5c4:	24 17       	cp	r18, r20
 5c6:	35 07       	cpc	r19, r21
 5c8:	1c f4       	brge	.+6      	; 0x5d0 <mTimer+0x3e>
        if((TIFR1 & 0x02) == 0x02){
 5ca:	b1 9b       	sbis	0x16, 1	; 22
 5cc:	f6 cf       	rjmp	.-20     	; 0x5ba <mTimer+0x28>
 5ce:	f7 cf       	rjmp	.-18     	; 0x5be <mTimer+0x2c>
 5d0:	08 95       	ret

000005d2 <__divmodhi4>:
 5d2:	97 fb       	bst	r25, 7
 5d4:	07 2e       	mov	r0, r23
 5d6:	16 f4       	brtc	.+4      	; 0x5dc <__divmodhi4+0xa>
 5d8:	00 94       	com	r0
 5da:	06 d0       	rcall	.+12     	; 0x5e8 <__divmodhi4_neg1>
 5dc:	77 fd       	sbrc	r23, 7
 5de:	08 d0       	rcall	.+16     	; 0x5f0 <__divmodhi4_neg2>
 5e0:	0b d0       	rcall	.+22     	; 0x5f8 <__udivmodhi4>
 5e2:	07 fc       	sbrc	r0, 7
 5e4:	05 d0       	rcall	.+10     	; 0x5f0 <__divmodhi4_neg2>
 5e6:	3e f4       	brtc	.+14     	; 0x5f6 <__divmodhi4_exit>

000005e8 <__divmodhi4_neg1>:
 5e8:	90 95       	com	r25
 5ea:	81 95       	neg	r24
 5ec:	9f 4f       	sbci	r25, 0xFF	; 255
 5ee:	08 95       	ret

000005f0 <__divmodhi4_neg2>:
 5f0:	70 95       	com	r23
 5f2:	61 95       	neg	r22
 5f4:	7f 4f       	sbci	r23, 0xFF	; 255

000005f6 <__divmodhi4_exit>:
 5f6:	08 95       	ret

000005f8 <__udivmodhi4>:
 5f8:	aa 1b       	sub	r26, r26
 5fa:	bb 1b       	sub	r27, r27
 5fc:	51 e1       	ldi	r21, 0x11	; 17
 5fe:	07 c0       	rjmp	.+14     	; 0x60e <__udivmodhi4_ep>

00000600 <__udivmodhi4_loop>:
 600:	aa 1f       	adc	r26, r26
 602:	bb 1f       	adc	r27, r27
 604:	a6 17       	cp	r26, r22
 606:	b7 07       	cpc	r27, r23
 608:	10 f0       	brcs	.+4      	; 0x60e <__udivmodhi4_ep>
 60a:	a6 1b       	sub	r26, r22
 60c:	b7 0b       	sbc	r27, r23

0000060e <__udivmodhi4_ep>:
 60e:	88 1f       	adc	r24, r24
 610:	99 1f       	adc	r25, r25
 612:	5a 95       	dec	r21
 614:	a9 f7       	brne	.-22     	; 0x600 <__udivmodhi4_loop>
 616:	80 95       	com	r24
 618:	90 95       	com	r25
 61a:	bc 01       	movw	r22, r24
 61c:	cd 01       	movw	r24, r26
 61e:	08 95       	ret

00000620 <_exit>:
 620:	f8 94       	cli

00000622 <__stop_program>:
 622:	ff cf       	rjmp	.-2      	; 0x622 <__stop_program>
