%0 Journal Article
%T Automated systolic array architecture synthesis for high throughput CNN inference on FPGAs
%A Wei, Xuechao
%A Yu, Cody Hao
%A Zhang, P.
%A Chen, Youxiang
%A Wang, Yuxin
%A Hu, Hangtao
%A Liang, Yun
%A Cong, Jason
%J 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC)
%P 1-6
%D 2017