
Bai3_Lcd_button.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004ad8  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00006f58  08004c60  08004c60  00014c60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bbb8  0800bbb8  0002002c  2**0
                  CONTENTS
  4 .ARM          00000008  0800bbb8  0800bbb8  0001bbb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bbc0  0800bbc0  0002002c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bbc0  0800bbc0  0001bbc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bbc4  0800bbc4  0001bbc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000002c  20000000  0800bbc8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002002c  2**0
                  CONTENTS
 10 .bss          000001bc  2000002c  2000002c  0002002c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200001e8  200001e8  0002002c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015133  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002fe7  00000000  00000000  0003518f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f48  00000000  00000000  00038178  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000da0  00000000  00000000  000390c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022bf6  00000000  00000000  00039e60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012f62  00000000  00000000  0005ca56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cd267  00000000  00000000  0006f9b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0013cc1f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003cb8  00000000  00000000  0013cc74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000002c 	.word	0x2000002c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004c48 	.word	0x08004c48

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000030 	.word	0x20000030
 80001c4:	08004c48 	.word	0x08004c48

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b96e 	b.w	80004cc <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	4604      	mov	r4, r0
 8000210:	468c      	mov	ip, r1
 8000212:	2b00      	cmp	r3, #0
 8000214:	f040 8083 	bne.w	800031e <__udivmoddi4+0x116>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d947      	bls.n	80002ae <__udivmoddi4+0xa6>
 800021e:	fab2 f282 	clz	r2, r2
 8000222:	b142      	cbz	r2, 8000236 <__udivmoddi4+0x2e>
 8000224:	f1c2 0020 	rsb	r0, r2, #32
 8000228:	fa24 f000 	lsr.w	r0, r4, r0
 800022c:	4091      	lsls	r1, r2
 800022e:	4097      	lsls	r7, r2
 8000230:	ea40 0c01 	orr.w	ip, r0, r1
 8000234:	4094      	lsls	r4, r2
 8000236:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800023a:	0c23      	lsrs	r3, r4, #16
 800023c:	fbbc f6f8 	udiv	r6, ip, r8
 8000240:	fa1f fe87 	uxth.w	lr, r7
 8000244:	fb08 c116 	mls	r1, r8, r6, ip
 8000248:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800024c:	fb06 f10e 	mul.w	r1, r6, lr
 8000250:	4299      	cmp	r1, r3
 8000252:	d909      	bls.n	8000268 <__udivmoddi4+0x60>
 8000254:	18fb      	adds	r3, r7, r3
 8000256:	f106 30ff 	add.w	r0, r6, #4294967295
 800025a:	f080 8119 	bcs.w	8000490 <__udivmoddi4+0x288>
 800025e:	4299      	cmp	r1, r3
 8000260:	f240 8116 	bls.w	8000490 <__udivmoddi4+0x288>
 8000264:	3e02      	subs	r6, #2
 8000266:	443b      	add	r3, r7
 8000268:	1a5b      	subs	r3, r3, r1
 800026a:	b2a4      	uxth	r4, r4
 800026c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000270:	fb08 3310 	mls	r3, r8, r0, r3
 8000274:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000278:	fb00 fe0e 	mul.w	lr, r0, lr
 800027c:	45a6      	cmp	lr, r4
 800027e:	d909      	bls.n	8000294 <__udivmoddi4+0x8c>
 8000280:	193c      	adds	r4, r7, r4
 8000282:	f100 33ff 	add.w	r3, r0, #4294967295
 8000286:	f080 8105 	bcs.w	8000494 <__udivmoddi4+0x28c>
 800028a:	45a6      	cmp	lr, r4
 800028c:	f240 8102 	bls.w	8000494 <__udivmoddi4+0x28c>
 8000290:	3802      	subs	r0, #2
 8000292:	443c      	add	r4, r7
 8000294:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000298:	eba4 040e 	sub.w	r4, r4, lr
 800029c:	2600      	movs	r6, #0
 800029e:	b11d      	cbz	r5, 80002a8 <__udivmoddi4+0xa0>
 80002a0:	40d4      	lsrs	r4, r2
 80002a2:	2300      	movs	r3, #0
 80002a4:	e9c5 4300 	strd	r4, r3, [r5]
 80002a8:	4631      	mov	r1, r6
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	b902      	cbnz	r2, 80002b2 <__udivmoddi4+0xaa>
 80002b0:	deff      	udf	#255	; 0xff
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d150      	bne.n	800035c <__udivmoddi4+0x154>
 80002ba:	1bcb      	subs	r3, r1, r7
 80002bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002c0:	fa1f f887 	uxth.w	r8, r7
 80002c4:	2601      	movs	r6, #1
 80002c6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ca:	0c21      	lsrs	r1, r4, #16
 80002cc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002d4:	fb08 f30c 	mul.w	r3, r8, ip
 80002d8:	428b      	cmp	r3, r1
 80002da:	d907      	bls.n	80002ec <__udivmoddi4+0xe4>
 80002dc:	1879      	adds	r1, r7, r1
 80002de:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002e2:	d202      	bcs.n	80002ea <__udivmoddi4+0xe2>
 80002e4:	428b      	cmp	r3, r1
 80002e6:	f200 80e9 	bhi.w	80004bc <__udivmoddi4+0x2b4>
 80002ea:	4684      	mov	ip, r0
 80002ec:	1ac9      	subs	r1, r1, r3
 80002ee:	b2a3      	uxth	r3, r4
 80002f0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002f4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002f8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002fc:	fb08 f800 	mul.w	r8, r8, r0
 8000300:	45a0      	cmp	r8, r4
 8000302:	d907      	bls.n	8000314 <__udivmoddi4+0x10c>
 8000304:	193c      	adds	r4, r7, r4
 8000306:	f100 33ff 	add.w	r3, r0, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x10a>
 800030c:	45a0      	cmp	r8, r4
 800030e:	f200 80d9 	bhi.w	80004c4 <__udivmoddi4+0x2bc>
 8000312:	4618      	mov	r0, r3
 8000314:	eba4 0408 	sub.w	r4, r4, r8
 8000318:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800031c:	e7bf      	b.n	800029e <__udivmoddi4+0x96>
 800031e:	428b      	cmp	r3, r1
 8000320:	d909      	bls.n	8000336 <__udivmoddi4+0x12e>
 8000322:	2d00      	cmp	r5, #0
 8000324:	f000 80b1 	beq.w	800048a <__udivmoddi4+0x282>
 8000328:	2600      	movs	r6, #0
 800032a:	e9c5 0100 	strd	r0, r1, [r5]
 800032e:	4630      	mov	r0, r6
 8000330:	4631      	mov	r1, r6
 8000332:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000336:	fab3 f683 	clz	r6, r3
 800033a:	2e00      	cmp	r6, #0
 800033c:	d14a      	bne.n	80003d4 <__udivmoddi4+0x1cc>
 800033e:	428b      	cmp	r3, r1
 8000340:	d302      	bcc.n	8000348 <__udivmoddi4+0x140>
 8000342:	4282      	cmp	r2, r0
 8000344:	f200 80b8 	bhi.w	80004b8 <__udivmoddi4+0x2b0>
 8000348:	1a84      	subs	r4, r0, r2
 800034a:	eb61 0103 	sbc.w	r1, r1, r3
 800034e:	2001      	movs	r0, #1
 8000350:	468c      	mov	ip, r1
 8000352:	2d00      	cmp	r5, #0
 8000354:	d0a8      	beq.n	80002a8 <__udivmoddi4+0xa0>
 8000356:	e9c5 4c00 	strd	r4, ip, [r5]
 800035a:	e7a5      	b.n	80002a8 <__udivmoddi4+0xa0>
 800035c:	f1c2 0320 	rsb	r3, r2, #32
 8000360:	fa20 f603 	lsr.w	r6, r0, r3
 8000364:	4097      	lsls	r7, r2
 8000366:	fa01 f002 	lsl.w	r0, r1, r2
 800036a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800036e:	40d9      	lsrs	r1, r3
 8000370:	4330      	orrs	r0, r6
 8000372:	0c03      	lsrs	r3, r0, #16
 8000374:	fbb1 f6fe 	udiv	r6, r1, lr
 8000378:	fa1f f887 	uxth.w	r8, r7
 800037c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000380:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000384:	fb06 f108 	mul.w	r1, r6, r8
 8000388:	4299      	cmp	r1, r3
 800038a:	fa04 f402 	lsl.w	r4, r4, r2
 800038e:	d909      	bls.n	80003a4 <__udivmoddi4+0x19c>
 8000390:	18fb      	adds	r3, r7, r3
 8000392:	f106 3cff 	add.w	ip, r6, #4294967295
 8000396:	f080 808d 	bcs.w	80004b4 <__udivmoddi4+0x2ac>
 800039a:	4299      	cmp	r1, r3
 800039c:	f240 808a 	bls.w	80004b4 <__udivmoddi4+0x2ac>
 80003a0:	3e02      	subs	r6, #2
 80003a2:	443b      	add	r3, r7
 80003a4:	1a5b      	subs	r3, r3, r1
 80003a6:	b281      	uxth	r1, r0
 80003a8:	fbb3 f0fe 	udiv	r0, r3, lr
 80003ac:	fb0e 3310 	mls	r3, lr, r0, r3
 80003b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003b4:	fb00 f308 	mul.w	r3, r0, r8
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d907      	bls.n	80003cc <__udivmoddi4+0x1c4>
 80003bc:	1879      	adds	r1, r7, r1
 80003be:	f100 3cff 	add.w	ip, r0, #4294967295
 80003c2:	d273      	bcs.n	80004ac <__udivmoddi4+0x2a4>
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d971      	bls.n	80004ac <__udivmoddi4+0x2a4>
 80003c8:	3802      	subs	r0, #2
 80003ca:	4439      	add	r1, r7
 80003cc:	1acb      	subs	r3, r1, r3
 80003ce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003d2:	e778      	b.n	80002c6 <__udivmoddi4+0xbe>
 80003d4:	f1c6 0c20 	rsb	ip, r6, #32
 80003d8:	fa03 f406 	lsl.w	r4, r3, r6
 80003dc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003e0:	431c      	orrs	r4, r3
 80003e2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003e6:	fa01 f306 	lsl.w	r3, r1, r6
 80003ea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003ee:	fa21 f10c 	lsr.w	r1, r1, ip
 80003f2:	431f      	orrs	r7, r3
 80003f4:	0c3b      	lsrs	r3, r7, #16
 80003f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003fa:	fa1f f884 	uxth.w	r8, r4
 80003fe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000402:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000406:	fb09 fa08 	mul.w	sl, r9, r8
 800040a:	458a      	cmp	sl, r1
 800040c:	fa02 f206 	lsl.w	r2, r2, r6
 8000410:	fa00 f306 	lsl.w	r3, r0, r6
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x220>
 8000416:	1861      	adds	r1, r4, r1
 8000418:	f109 30ff 	add.w	r0, r9, #4294967295
 800041c:	d248      	bcs.n	80004b0 <__udivmoddi4+0x2a8>
 800041e:	458a      	cmp	sl, r1
 8000420:	d946      	bls.n	80004b0 <__udivmoddi4+0x2a8>
 8000422:	f1a9 0902 	sub.w	r9, r9, #2
 8000426:	4421      	add	r1, r4
 8000428:	eba1 010a 	sub.w	r1, r1, sl
 800042c:	b2bf      	uxth	r7, r7
 800042e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000432:	fb0e 1110 	mls	r1, lr, r0, r1
 8000436:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800043a:	fb00 f808 	mul.w	r8, r0, r8
 800043e:	45b8      	cmp	r8, r7
 8000440:	d907      	bls.n	8000452 <__udivmoddi4+0x24a>
 8000442:	19e7      	adds	r7, r4, r7
 8000444:	f100 31ff 	add.w	r1, r0, #4294967295
 8000448:	d22e      	bcs.n	80004a8 <__udivmoddi4+0x2a0>
 800044a:	45b8      	cmp	r8, r7
 800044c:	d92c      	bls.n	80004a8 <__udivmoddi4+0x2a0>
 800044e:	3802      	subs	r0, #2
 8000450:	4427      	add	r7, r4
 8000452:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000456:	eba7 0708 	sub.w	r7, r7, r8
 800045a:	fba0 8902 	umull	r8, r9, r0, r2
 800045e:	454f      	cmp	r7, r9
 8000460:	46c6      	mov	lr, r8
 8000462:	4649      	mov	r1, r9
 8000464:	d31a      	bcc.n	800049c <__udivmoddi4+0x294>
 8000466:	d017      	beq.n	8000498 <__udivmoddi4+0x290>
 8000468:	b15d      	cbz	r5, 8000482 <__udivmoddi4+0x27a>
 800046a:	ebb3 020e 	subs.w	r2, r3, lr
 800046e:	eb67 0701 	sbc.w	r7, r7, r1
 8000472:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000476:	40f2      	lsrs	r2, r6
 8000478:	ea4c 0202 	orr.w	r2, ip, r2
 800047c:	40f7      	lsrs	r7, r6
 800047e:	e9c5 2700 	strd	r2, r7, [r5]
 8000482:	2600      	movs	r6, #0
 8000484:	4631      	mov	r1, r6
 8000486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800048a:	462e      	mov	r6, r5
 800048c:	4628      	mov	r0, r5
 800048e:	e70b      	b.n	80002a8 <__udivmoddi4+0xa0>
 8000490:	4606      	mov	r6, r0
 8000492:	e6e9      	b.n	8000268 <__udivmoddi4+0x60>
 8000494:	4618      	mov	r0, r3
 8000496:	e6fd      	b.n	8000294 <__udivmoddi4+0x8c>
 8000498:	4543      	cmp	r3, r8
 800049a:	d2e5      	bcs.n	8000468 <__udivmoddi4+0x260>
 800049c:	ebb8 0e02 	subs.w	lr, r8, r2
 80004a0:	eb69 0104 	sbc.w	r1, r9, r4
 80004a4:	3801      	subs	r0, #1
 80004a6:	e7df      	b.n	8000468 <__udivmoddi4+0x260>
 80004a8:	4608      	mov	r0, r1
 80004aa:	e7d2      	b.n	8000452 <__udivmoddi4+0x24a>
 80004ac:	4660      	mov	r0, ip
 80004ae:	e78d      	b.n	80003cc <__udivmoddi4+0x1c4>
 80004b0:	4681      	mov	r9, r0
 80004b2:	e7b9      	b.n	8000428 <__udivmoddi4+0x220>
 80004b4:	4666      	mov	r6, ip
 80004b6:	e775      	b.n	80003a4 <__udivmoddi4+0x19c>
 80004b8:	4630      	mov	r0, r6
 80004ba:	e74a      	b.n	8000352 <__udivmoddi4+0x14a>
 80004bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c0:	4439      	add	r1, r7
 80004c2:	e713      	b.n	80002ec <__udivmoddi4+0xe4>
 80004c4:	3802      	subs	r0, #2
 80004c6:	443c      	add	r4, r7
 80004c8:	e724      	b.n	8000314 <__udivmoddi4+0x10c>
 80004ca:	bf00      	nop

080004cc <__aeabi_idiv0>:
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop

080004d0 <button_init>:
/**
  * @brief  Init matrix button
  * @param  None
  * @retval None
  */
void button_init(){
 80004d0:	b580      	push	{r7, lr}
 80004d2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 80004d4:	2201      	movs	r2, #1
 80004d6:	2108      	movs	r1, #8
 80004d8:	4802      	ldr	r0, [pc, #8]	; (80004e4 <button_init+0x14>)
 80004da:	f002 fbd7 	bl	8002c8c <HAL_GPIO_WritePin>
}
 80004de:	bf00      	nop
 80004e0:	bd80      	pop	{r7, pc}
 80004e2:	bf00      	nop
 80004e4:	40020c00 	.word	0x40020c00

080004e8 <button_Scan>:
  * @brief  Scan matrix button
  * @param  None
  * @note  	Call every 50ms
  * @retval None
  */
void button_Scan(){
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b084      	sub	sp, #16
 80004ec:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 80004ee:	2200      	movs	r2, #0
 80004f0:	2108      	movs	r1, #8
 80004f2:	482f      	ldr	r0, [pc, #188]	; (80005b0 <button_Scan+0xc8>)
 80004f4:	f002 fbca 	bl	8002c8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 80004f8:	2201      	movs	r2, #1
 80004fa:	2108      	movs	r1, #8
 80004fc:	482c      	ldr	r0, [pc, #176]	; (80005b0 <button_Scan+0xc8>)
 80004fe:	f002 fbc5 	bl	8002c8c <HAL_GPIO_WritePin>
	  HAL_SPI_Receive(&hspi1, (void*)&spi_button, 2, 10);
 8000502:	230a      	movs	r3, #10
 8000504:	2202      	movs	r2, #2
 8000506:	492b      	ldr	r1, [pc, #172]	; (80005b4 <button_Scan+0xcc>)
 8000508:	482b      	ldr	r0, [pc, #172]	; (80005b8 <button_Scan+0xd0>)
 800050a:	f003 f9f8 	bl	80038fe <HAL_SPI_Receive>
	  int button_index = 0;
 800050e:	2300      	movs	r3, #0
 8000510:	60fb      	str	r3, [r7, #12]
	  uint16_t mask = 0x8000;
 8000512:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000516:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 8000518:	2300      	movs	r3, #0
 800051a:	607b      	str	r3, [r7, #4]
 800051c:	e03f      	b.n	800059e <button_Scan+0xb6>
		  if(i >= 0 && i <= 3){
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	2b00      	cmp	r3, #0
 8000522:	db06      	blt.n	8000532 <button_Scan+0x4a>
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	2b03      	cmp	r3, #3
 8000528:	dc03      	bgt.n	8000532 <button_Scan+0x4a>
			  button_index = i + 4;
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	3304      	adds	r3, #4
 800052e:	60fb      	str	r3, [r7, #12]
 8000530:	e018      	b.n	8000564 <button_Scan+0x7c>
		  } else if (i >= 4 && i <= 7){
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	2b03      	cmp	r3, #3
 8000536:	dd07      	ble.n	8000548 <button_Scan+0x60>
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	2b07      	cmp	r3, #7
 800053c:	dc04      	bgt.n	8000548 <button_Scan+0x60>
			  button_index = 7 - i;
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	f1c3 0307 	rsb	r3, r3, #7
 8000544:	60fb      	str	r3, [r7, #12]
 8000546:	e00d      	b.n	8000564 <button_Scan+0x7c>
		  } else if (i >= 8 && i <= 11){
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	2b07      	cmp	r3, #7
 800054c:	dd06      	ble.n	800055c <button_Scan+0x74>
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	2b0b      	cmp	r3, #11
 8000552:	dc03      	bgt.n	800055c <button_Scan+0x74>
			  button_index = i + 4;
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	3304      	adds	r3, #4
 8000558:	60fb      	str	r3, [r7, #12]
 800055a:	e003      	b.n	8000564 <button_Scan+0x7c>
		  } else {
			  button_index = 23 - i;
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	f1c3 0317 	rsb	r3, r3, #23
 8000562:	60fb      	str	r3, [r7, #12]
		  }
		  if(spi_button & mask) button_count[button_index] = 0;
 8000564:	4b13      	ldr	r3, [pc, #76]	; (80005b4 <button_Scan+0xcc>)
 8000566:	881a      	ldrh	r2, [r3, #0]
 8000568:	897b      	ldrh	r3, [r7, #10]
 800056a:	4013      	ands	r3, r2
 800056c:	b29b      	uxth	r3, r3
 800056e:	2b00      	cmp	r3, #0
 8000570:	d005      	beq.n	800057e <button_Scan+0x96>
 8000572:	4a12      	ldr	r2, [pc, #72]	; (80005bc <button_Scan+0xd4>)
 8000574:	68fb      	ldr	r3, [r7, #12]
 8000576:	2100      	movs	r1, #0
 8000578:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800057c:	e009      	b.n	8000592 <button_Scan+0xaa>
		  else button_count[button_index]++;
 800057e:	4a0f      	ldr	r2, [pc, #60]	; (80005bc <button_Scan+0xd4>)
 8000580:	68fb      	ldr	r3, [r7, #12]
 8000582:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000586:	3301      	adds	r3, #1
 8000588:	b299      	uxth	r1, r3
 800058a:	4a0c      	ldr	r2, [pc, #48]	; (80005bc <button_Scan+0xd4>)
 800058c:	68fb      	ldr	r3, [r7, #12]
 800058e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		  mask = mask >> 1;
 8000592:	897b      	ldrh	r3, [r7, #10]
 8000594:	085b      	lsrs	r3, r3, #1
 8000596:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	3301      	adds	r3, #1
 800059c:	607b      	str	r3, [r7, #4]
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	2b0f      	cmp	r3, #15
 80005a2:	ddbc      	ble.n	800051e <button_Scan+0x36>
	  }
}
 80005a4:	bf00      	nop
 80005a6:	bf00      	nop
 80005a8:	3710      	adds	r7, #16
 80005aa:	46bd      	mov	sp, r7
 80005ac:	bd80      	pop	{r7, pc}
 80005ae:	bf00      	nop
 80005b0:	40020c00 	.word	0x40020c00
 80005b4:	20000048 	.word	0x20000048
 80005b8:	20000144 	.word	0x20000144
 80005bc:	20000078 	.word	0x20000078

080005c0 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b08e      	sub	sp, #56	; 0x38
 80005c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80005c6:	f107 031c 	add.w	r3, r7, #28
 80005ca:	2200      	movs	r2, #0
 80005cc:	601a      	str	r2, [r3, #0]
 80005ce:	605a      	str	r2, [r3, #4]
 80005d0:	609a      	str	r2, [r3, #8]
 80005d2:	60da      	str	r2, [r3, #12]
 80005d4:	611a      	str	r2, [r3, #16]
 80005d6:	615a      	str	r2, [r3, #20]
 80005d8:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 80005da:	463b      	mov	r3, r7
 80005dc:	2200      	movs	r2, #0
 80005de:	601a      	str	r2, [r3, #0]
 80005e0:	605a      	str	r2, [r3, #4]
 80005e2:	609a      	str	r2, [r3, #8]
 80005e4:	60da      	str	r2, [r3, #12]
 80005e6:	611a      	str	r2, [r3, #16]
 80005e8:	615a      	str	r2, [r3, #20]
 80005ea:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80005ec:	4b2f      	ldr	r3, [pc, #188]	; (80006ac <MX_FSMC_Init+0xec>)
 80005ee:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80005f2:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80005f4:	4b2d      	ldr	r3, [pc, #180]	; (80006ac <MX_FSMC_Init+0xec>)
 80005f6:	4a2e      	ldr	r2, [pc, #184]	; (80006b0 <MX_FSMC_Init+0xf0>)
 80005f8:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 80005fa:	4b2c      	ldr	r3, [pc, #176]	; (80006ac <MX_FSMC_Init+0xec>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8000600:	4b2a      	ldr	r3, [pc, #168]	; (80006ac <MX_FSMC_Init+0xec>)
 8000602:	2200      	movs	r2, #0
 8000604:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8000606:	4b29      	ldr	r3, [pc, #164]	; (80006ac <MX_FSMC_Init+0xec>)
 8000608:	2200      	movs	r2, #0
 800060a:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 800060c:	4b27      	ldr	r3, [pc, #156]	; (80006ac <MX_FSMC_Init+0xec>)
 800060e:	2210      	movs	r2, #16
 8000610:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8000612:	4b26      	ldr	r3, [pc, #152]	; (80006ac <MX_FSMC_Init+0xec>)
 8000614:	2200      	movs	r2, #0
 8000616:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8000618:	4b24      	ldr	r3, [pc, #144]	; (80006ac <MX_FSMC_Init+0xec>)
 800061a:	2200      	movs	r2, #0
 800061c:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 800061e:	4b23      	ldr	r3, [pc, #140]	; (80006ac <MX_FSMC_Init+0xec>)
 8000620:	2200      	movs	r2, #0
 8000622:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8000624:	4b21      	ldr	r3, [pc, #132]	; (80006ac <MX_FSMC_Init+0xec>)
 8000626:	2200      	movs	r2, #0
 8000628:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 800062a:	4b20      	ldr	r3, [pc, #128]	; (80006ac <MX_FSMC_Init+0xec>)
 800062c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000630:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8000632:	4b1e      	ldr	r3, [pc, #120]	; (80006ac <MX_FSMC_Init+0xec>)
 8000634:	2200      	movs	r2, #0
 8000636:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8000638:	4b1c      	ldr	r3, [pc, #112]	; (80006ac <MX_FSMC_Init+0xec>)
 800063a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800063e:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000640:	4b1a      	ldr	r3, [pc, #104]	; (80006ac <MX_FSMC_Init+0xec>)
 8000642:	2200      	movs	r2, #0
 8000644:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8000646:	4b19      	ldr	r3, [pc, #100]	; (80006ac <MX_FSMC_Init+0xec>)
 8000648:	2200      	movs	r2, #0
 800064a:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 800064c:	4b17      	ldr	r3, [pc, #92]	; (80006ac <MX_FSMC_Init+0xec>)
 800064e:	2200      	movs	r2, #0
 8000650:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 8000652:	230f      	movs	r3, #15
 8000654:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 8000656:	230f      	movs	r3, #15
 8000658:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 800065a:	233c      	movs	r3, #60	; 0x3c
 800065c:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 800065e:	2300      	movs	r3, #0
 8000660:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 8000662:	2310      	movs	r3, #16
 8000664:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 8000666:	2311      	movs	r3, #17
 8000668:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 800066a:	2300      	movs	r3, #0
 800066c:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 800066e:	2308      	movs	r3, #8
 8000670:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8000672:	230f      	movs	r3, #15
 8000674:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 8000676:	2309      	movs	r3, #9
 8000678:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 800067a:	2300      	movs	r3, #0
 800067c:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 800067e:	2310      	movs	r3, #16
 8000680:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8000682:	2311      	movs	r3, #17
 8000684:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8000686:	2300      	movs	r3, #0
 8000688:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 800068a:	463a      	mov	r2, r7
 800068c:	f107 031c 	add.w	r3, r7, #28
 8000690:	4619      	mov	r1, r3
 8000692:	4806      	ldr	r0, [pc, #24]	; (80006ac <MX_FSMC_Init+0xec>)
 8000694:	f003 fd16 	bl	80040c4 <HAL_SRAM_Init>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d001      	beq.n	80006a2 <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 800069e:	f001 f8a7 	bl	80017f0 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 80006a2:	bf00      	nop
 80006a4:	3738      	adds	r7, #56	; 0x38
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	20000098 	.word	0x20000098
 80006b0:	a0000104 	.word	0xa0000104

080006b4 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b086      	sub	sp, #24
 80006b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ba:	1d3b      	adds	r3, r7, #4
 80006bc:	2200      	movs	r2, #0
 80006be:	601a      	str	r2, [r3, #0]
 80006c0:	605a      	str	r2, [r3, #4]
 80006c2:	609a      	str	r2, [r3, #8]
 80006c4:	60da      	str	r2, [r3, #12]
 80006c6:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 80006c8:	4b1c      	ldr	r3, [pc, #112]	; (800073c <HAL_FSMC_MspInit+0x88>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d131      	bne.n	8000734 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 80006d0:	4b1a      	ldr	r3, [pc, #104]	; (800073c <HAL_FSMC_MspInit+0x88>)
 80006d2:	2201      	movs	r2, #1
 80006d4:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80006d6:	2300      	movs	r3, #0
 80006d8:	603b      	str	r3, [r7, #0]
 80006da:	4b19      	ldr	r3, [pc, #100]	; (8000740 <HAL_FSMC_MspInit+0x8c>)
 80006dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80006de:	4a18      	ldr	r2, [pc, #96]	; (8000740 <HAL_FSMC_MspInit+0x8c>)
 80006e0:	f043 0301 	orr.w	r3, r3, #1
 80006e4:	6393      	str	r3, [r2, #56]	; 0x38
 80006e6:	4b16      	ldr	r3, [pc, #88]	; (8000740 <HAL_FSMC_MspInit+0x8c>)
 80006e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80006ea:	f003 0301 	and.w	r3, r3, #1
 80006ee:	603b      	str	r3, [r7, #0]
 80006f0:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 80006f2:	f64f 7388 	movw	r3, #65416	; 0xff88
 80006f6:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006f8:	2302      	movs	r3, #2
 80006fa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006fc:	2300      	movs	r3, #0
 80006fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000700:	2303      	movs	r3, #3
 8000702:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000704:	230c      	movs	r3, #12
 8000706:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000708:	1d3b      	adds	r3, r7, #4
 800070a:	4619      	mov	r1, r3
 800070c:	480d      	ldr	r0, [pc, #52]	; (8000744 <HAL_FSMC_MspInit+0x90>)
 800070e:	f002 f921 	bl	8002954 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8000712:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 8000716:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000718:	2302      	movs	r3, #2
 800071a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800071c:	2300      	movs	r3, #0
 800071e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000720:	2303      	movs	r3, #3
 8000722:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000724:	230c      	movs	r3, #12
 8000726:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000728:	1d3b      	adds	r3, r7, #4
 800072a:	4619      	mov	r1, r3
 800072c:	4806      	ldr	r0, [pc, #24]	; (8000748 <HAL_FSMC_MspInit+0x94>)
 800072e:	f002 f911 	bl	8002954 <HAL_GPIO_Init>
 8000732:	e000      	b.n	8000736 <HAL_FSMC_MspInit+0x82>
    return;
 8000734:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8000736:	3718      	adds	r7, #24
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}
 800073c:	2000004c 	.word	0x2000004c
 8000740:	40023800 	.word	0x40023800
 8000744:	40021000 	.word	0x40021000
 8000748:	40020c00 	.word	0x40020c00

0800074c <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8000754:	f7ff ffae 	bl	80006b4 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8000758:	bf00      	nop
 800075a:	3708      	adds	r7, #8
 800075c:	46bd      	mov	sp, r7
 800075e:	bd80      	pop	{r7, pc}

08000760 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b08c      	sub	sp, #48	; 0x30
 8000764:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000766:	f107 031c 	add.w	r3, r7, #28
 800076a:	2200      	movs	r2, #0
 800076c:	601a      	str	r2, [r3, #0]
 800076e:	605a      	str	r2, [r3, #4]
 8000770:	609a      	str	r2, [r3, #8]
 8000772:	60da      	str	r2, [r3, #12]
 8000774:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000776:	2300      	movs	r3, #0
 8000778:	61bb      	str	r3, [r7, #24]
 800077a:	4b6f      	ldr	r3, [pc, #444]	; (8000938 <MX_GPIO_Init+0x1d8>)
 800077c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077e:	4a6e      	ldr	r2, [pc, #440]	; (8000938 <MX_GPIO_Init+0x1d8>)
 8000780:	f043 0310 	orr.w	r3, r3, #16
 8000784:	6313      	str	r3, [r2, #48]	; 0x30
 8000786:	4b6c      	ldr	r3, [pc, #432]	; (8000938 <MX_GPIO_Init+0x1d8>)
 8000788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078a:	f003 0310 	and.w	r3, r3, #16
 800078e:	61bb      	str	r3, [r7, #24]
 8000790:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000792:	2300      	movs	r3, #0
 8000794:	617b      	str	r3, [r7, #20]
 8000796:	4b68      	ldr	r3, [pc, #416]	; (8000938 <MX_GPIO_Init+0x1d8>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079a:	4a67      	ldr	r2, [pc, #412]	; (8000938 <MX_GPIO_Init+0x1d8>)
 800079c:	f043 0304 	orr.w	r3, r3, #4
 80007a0:	6313      	str	r3, [r2, #48]	; 0x30
 80007a2:	4b65      	ldr	r3, [pc, #404]	; (8000938 <MX_GPIO_Init+0x1d8>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a6:	f003 0304 	and.w	r3, r3, #4
 80007aa:	617b      	str	r3, [r7, #20]
 80007ac:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007ae:	2300      	movs	r3, #0
 80007b0:	613b      	str	r3, [r7, #16]
 80007b2:	4b61      	ldr	r3, [pc, #388]	; (8000938 <MX_GPIO_Init+0x1d8>)
 80007b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b6:	4a60      	ldr	r2, [pc, #384]	; (8000938 <MX_GPIO_Init+0x1d8>)
 80007b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007bc:	6313      	str	r3, [r2, #48]	; 0x30
 80007be:	4b5e      	ldr	r3, [pc, #376]	; (8000938 <MX_GPIO_Init+0x1d8>)
 80007c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007c6:	613b      	str	r3, [r7, #16]
 80007c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ca:	2300      	movs	r3, #0
 80007cc:	60fb      	str	r3, [r7, #12]
 80007ce:	4b5a      	ldr	r3, [pc, #360]	; (8000938 <MX_GPIO_Init+0x1d8>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d2:	4a59      	ldr	r2, [pc, #356]	; (8000938 <MX_GPIO_Init+0x1d8>)
 80007d4:	f043 0301 	orr.w	r3, r3, #1
 80007d8:	6313      	str	r3, [r2, #48]	; 0x30
 80007da:	4b57      	ldr	r3, [pc, #348]	; (8000938 <MX_GPIO_Init+0x1d8>)
 80007dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007de:	f003 0301 	and.w	r3, r3, #1
 80007e2:	60fb      	str	r3, [r7, #12]
 80007e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007e6:	2300      	movs	r3, #0
 80007e8:	60bb      	str	r3, [r7, #8]
 80007ea:	4b53      	ldr	r3, [pc, #332]	; (8000938 <MX_GPIO_Init+0x1d8>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ee:	4a52      	ldr	r2, [pc, #328]	; (8000938 <MX_GPIO_Init+0x1d8>)
 80007f0:	f043 0308 	orr.w	r3, r3, #8
 80007f4:	6313      	str	r3, [r2, #48]	; 0x30
 80007f6:	4b50      	ldr	r3, [pc, #320]	; (8000938 <MX_GPIO_Init+0x1d8>)
 80007f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fa:	f003 0308 	and.w	r3, r3, #8
 80007fe:	60bb      	str	r3, [r7, #8]
 8000800:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000802:	2300      	movs	r3, #0
 8000804:	607b      	str	r3, [r7, #4]
 8000806:	4b4c      	ldr	r3, [pc, #304]	; (8000938 <MX_GPIO_Init+0x1d8>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080a:	4a4b      	ldr	r2, [pc, #300]	; (8000938 <MX_GPIO_Init+0x1d8>)
 800080c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000810:	6313      	str	r3, [r2, #48]	; 0x30
 8000812:	4b49      	ldr	r3, [pc, #292]	; (8000938 <MX_GPIO_Init+0x1d8>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000816:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800081a:	607b      	str	r3, [r7, #4]
 800081c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800081e:	2300      	movs	r3, #0
 8000820:	603b      	str	r3, [r7, #0]
 8000822:	4b45      	ldr	r3, [pc, #276]	; (8000938 <MX_GPIO_Init+0x1d8>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000826:	4a44      	ldr	r2, [pc, #272]	; (8000938 <MX_GPIO_Init+0x1d8>)
 8000828:	f043 0302 	orr.w	r3, r3, #2
 800082c:	6313      	str	r3, [r2, #48]	; 0x30
 800082e:	4b42      	ldr	r3, [pc, #264]	; (8000938 <MX_GPIO_Init+0x1d8>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000832:	f003 0302 	and.w	r3, r3, #2
 8000836:	603b      	str	r3, [r7, #0]
 8000838:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 800083a:	2200      	movs	r2, #0
 800083c:	2170      	movs	r1, #112	; 0x70
 800083e:	483f      	ldr	r0, [pc, #252]	; (800093c <MX_GPIO_Init+0x1dc>)
 8000840:	f002 fa24 	bl	8002c8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8000844:	2200      	movs	r2, #0
 8000846:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800084a:	483d      	ldr	r0, [pc, #244]	; (8000940 <MX_GPIO_Init+0x1e0>)
 800084c:	f002 fa1e 	bl	8002c8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 8000850:	2200      	movs	r2, #0
 8000852:	2140      	movs	r1, #64	; 0x40
 8000854:	483b      	ldr	r0, [pc, #236]	; (8000944 <MX_GPIO_Init+0x1e4>)
 8000856:	f002 fa19 	bl	8002c8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 800085a:	2200      	movs	r2, #0
 800085c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000860:	4839      	ldr	r0, [pc, #228]	; (8000948 <MX_GPIO_Init+0x1e8>)
 8000862:	f002 fa13 	bl	8002c8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 8000866:	2200      	movs	r2, #0
 8000868:	2108      	movs	r1, #8
 800086a:	4838      	ldr	r0, [pc, #224]	; (800094c <MX_GPIO_Init+0x1ec>)
 800086c:	f002 fa0e 	bl	8002c8c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 8000870:	2370      	movs	r3, #112	; 0x70
 8000872:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000874:	2301      	movs	r3, #1
 8000876:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000878:	2300      	movs	r3, #0
 800087a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800087c:	2300      	movs	r3, #0
 800087e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000880:	f107 031c 	add.w	r3, r7, #28
 8000884:	4619      	mov	r1, r3
 8000886:	482d      	ldr	r0, [pc, #180]	; (800093c <MX_GPIO_Init+0x1dc>)
 8000888:	f002 f864 	bl	8002954 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 800088c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000890:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000892:	2301      	movs	r3, #1
 8000894:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000896:	2300      	movs	r3, #0
 8000898:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800089a:	2300      	movs	r3, #0
 800089c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 800089e:	f107 031c 	add.w	r3, r7, #28
 80008a2:	4619      	mov	r1, r3
 80008a4:	4826      	ldr	r0, [pc, #152]	; (8000940 <MX_GPIO_Init+0x1e0>)
 80008a6:	f002 f855 	bl	8002954 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 80008aa:	23c0      	movs	r3, #192	; 0xc0
 80008ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008ae:	2300      	movs	r3, #0
 80008b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b2:	2300      	movs	r3, #0
 80008b4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008b6:	f107 031c 	add.w	r3, r7, #28
 80008ba:	4619      	mov	r1, r3
 80008bc:	4822      	ldr	r0, [pc, #136]	; (8000948 <MX_GPIO_Init+0x1e8>)
 80008be:	f002 f849 	bl	8002954 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 80008c2:	2330      	movs	r3, #48	; 0x30
 80008c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008c6:	2300      	movs	r3, #0
 80008c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ca:	2300      	movs	r3, #0
 80008cc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008ce:	f107 031c 	add.w	r3, r7, #28
 80008d2:	4619      	mov	r1, r3
 80008d4:	481a      	ldr	r0, [pc, #104]	; (8000940 <MX_GPIO_Init+0x1e0>)
 80008d6:	f002 f83d 	bl	8002954 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 80008da:	2340      	movs	r3, #64	; 0x40
 80008dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008de:	2301      	movs	r3, #1
 80008e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e2:	2300      	movs	r3, #0
 80008e4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e6:	2300      	movs	r3, #0
 80008e8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 80008ea:	f107 031c 	add.w	r3, r7, #28
 80008ee:	4619      	mov	r1, r3
 80008f0:	4814      	ldr	r0, [pc, #80]	; (8000944 <MX_GPIO_Init+0x1e4>)
 80008f2:	f002 f82f 	bl	8002954 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 80008f6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80008fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008fc:	2301      	movs	r3, #1
 80008fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000900:	2300      	movs	r3, #0
 8000902:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000904:	2300      	movs	r3, #0
 8000906:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 8000908:	f107 031c 	add.w	r3, r7, #28
 800090c:	4619      	mov	r1, r3
 800090e:	480e      	ldr	r0, [pc, #56]	; (8000948 <MX_GPIO_Init+0x1e8>)
 8000910:	f002 f820 	bl	8002954 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 8000914:	2308      	movs	r3, #8
 8000916:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000918:	2301      	movs	r3, #1
 800091a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091c:	2300      	movs	r3, #0
 800091e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000920:	2300      	movs	r3, #0
 8000922:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 8000924:	f107 031c 	add.w	r3, r7, #28
 8000928:	4619      	mov	r1, r3
 800092a:	4808      	ldr	r0, [pc, #32]	; (800094c <MX_GPIO_Init+0x1ec>)
 800092c:	f002 f812 	bl	8002954 <HAL_GPIO_Init>

}
 8000930:	bf00      	nop
 8000932:	3730      	adds	r7, #48	; 0x30
 8000934:	46bd      	mov	sp, r7
 8000936:	bd80      	pop	{r7, pc}
 8000938:	40023800 	.word	0x40023800
 800093c:	40021000 	.word	0x40021000
 8000940:	40020800 	.word	0x40020800
 8000944:	40021800 	.word	0x40021800
 8000948:	40020000 	.word	0x40020000
 800094c:	40020c00 	.word	0x40020c00

08000950 <LCD_WR_REG>:
unsigned char s[50];

_lcd_dev lcddev;

void LCD_WR_REG(uint16_t reg)
{
 8000950:	b480      	push	{r7}
 8000952:	b083      	sub	sp, #12
 8000954:	af00      	add	r7, sp, #0
 8000956:	4603      	mov	r3, r0
 8000958:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=reg;
 800095a:	4a04      	ldr	r2, [pc, #16]	; (800096c <LCD_WR_REG+0x1c>)
 800095c:	88fb      	ldrh	r3, [r7, #6]
 800095e:	8013      	strh	r3, [r2, #0]
}
 8000960:	bf00      	nop
 8000962:	370c      	adds	r7, #12
 8000964:	46bd      	mov	sp, r7
 8000966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096a:	4770      	bx	lr
 800096c:	600ffffe 	.word	0x600ffffe

08000970 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data)
{
 8000970:	b480      	push	{r7}
 8000972:	b083      	sub	sp, #12
 8000974:	af00      	add	r7, sp, #0
 8000976:	4603      	mov	r3, r0
 8000978:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 800097a:	4a04      	ldr	r2, [pc, #16]	; (800098c <LCD_WR_DATA+0x1c>)
 800097c:	88fb      	ldrh	r3, [r7, #6]
 800097e:	8053      	strh	r3, [r2, #2]
}
 8000980:	bf00      	nop
 8000982:	370c      	adds	r7, #12
 8000984:	46bd      	mov	sp, r7
 8000986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098a:	4770      	bx	lr
 800098c:	600ffffe 	.word	0x600ffffe

08000990 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void)
{
 8000990:	b480      	push	{r7}
 8000992:	b083      	sub	sp, #12
 8000994:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram=LCD->LCD_RAM;
 8000996:	4b06      	ldr	r3, [pc, #24]	; (80009b0 <LCD_RD_DATA+0x20>)
 8000998:	885b      	ldrh	r3, [r3, #2]
 800099a:	b29b      	uxth	r3, r3
 800099c:	80fb      	strh	r3, [r7, #6]
	return ram;
 800099e:	88fb      	ldrh	r3, [r7, #6]
 80009a0:	b29b      	uxth	r3, r3
}
 80009a2:	4618      	mov	r0, r3
 80009a4:	370c      	adds	r7, #12
 80009a6:	46bd      	mov	sp, r7
 80009a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ac:	4770      	bx	lr
 80009ae:	bf00      	nop
 80009b0:	600ffffe 	.word	0x600ffffe

080009b4 <lcd_AddressSet>:


void lcd_AddressSet(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 80009b4:	b590      	push	{r4, r7, lr}
 80009b6:	b083      	sub	sp, #12
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	4604      	mov	r4, r0
 80009bc:	4608      	mov	r0, r1
 80009be:	4611      	mov	r1, r2
 80009c0:	461a      	mov	r2, r3
 80009c2:	4623      	mov	r3, r4
 80009c4:	80fb      	strh	r3, [r7, #6]
 80009c6:	4603      	mov	r3, r0
 80009c8:	80bb      	strh	r3, [r7, #4]
 80009ca:	460b      	mov	r3, r1
 80009cc:	807b      	strh	r3, [r7, #2]
 80009ce:	4613      	mov	r3, r2
 80009d0:	803b      	strh	r3, [r7, #0]
		LCD_WR_REG(0x2a);
 80009d2:	202a      	movs	r0, #42	; 0x2a
 80009d4:	f7ff ffbc 	bl	8000950 <LCD_WR_REG>
		LCD_WR_DATA(x1>>8);
 80009d8:	88fb      	ldrh	r3, [r7, #6]
 80009da:	0a1b      	lsrs	r3, r3, #8
 80009dc:	b29b      	uxth	r3, r3
 80009de:	4618      	mov	r0, r3
 80009e0:	f7ff ffc6 	bl	8000970 <LCD_WR_DATA>
		LCD_WR_DATA(x1&0xff);
 80009e4:	88fb      	ldrh	r3, [r7, #6]
 80009e6:	b2db      	uxtb	r3, r3
 80009e8:	b29b      	uxth	r3, r3
 80009ea:	4618      	mov	r0, r3
 80009ec:	f7ff ffc0 	bl	8000970 <LCD_WR_DATA>
		LCD_WR_DATA(x2>>8);
 80009f0:	887b      	ldrh	r3, [r7, #2]
 80009f2:	0a1b      	lsrs	r3, r3, #8
 80009f4:	b29b      	uxth	r3, r3
 80009f6:	4618      	mov	r0, r3
 80009f8:	f7ff ffba 	bl	8000970 <LCD_WR_DATA>
		LCD_WR_DATA(x2&0xff);
 80009fc:	887b      	ldrh	r3, [r7, #2]
 80009fe:	b2db      	uxtb	r3, r3
 8000a00:	b29b      	uxth	r3, r3
 8000a02:	4618      	mov	r0, r3
 8000a04:	f7ff ffb4 	bl	8000970 <LCD_WR_DATA>
		LCD_WR_REG(0x2b);
 8000a08:	202b      	movs	r0, #43	; 0x2b
 8000a0a:	f7ff ffa1 	bl	8000950 <LCD_WR_REG>
		LCD_WR_DATA(y1>>8);
 8000a0e:	88bb      	ldrh	r3, [r7, #4]
 8000a10:	0a1b      	lsrs	r3, r3, #8
 8000a12:	b29b      	uxth	r3, r3
 8000a14:	4618      	mov	r0, r3
 8000a16:	f7ff ffab 	bl	8000970 <LCD_WR_DATA>
		LCD_WR_DATA(y1&0xff);
 8000a1a:	88bb      	ldrh	r3, [r7, #4]
 8000a1c:	b2db      	uxtb	r3, r3
 8000a1e:	b29b      	uxth	r3, r3
 8000a20:	4618      	mov	r0, r3
 8000a22:	f7ff ffa5 	bl	8000970 <LCD_WR_DATA>
		LCD_WR_DATA(y2>>8);
 8000a26:	883b      	ldrh	r3, [r7, #0]
 8000a28:	0a1b      	lsrs	r3, r3, #8
 8000a2a:	b29b      	uxth	r3, r3
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f7ff ff9f 	bl	8000970 <LCD_WR_DATA>
		LCD_WR_DATA(y2&0xff);
 8000a32:	883b      	ldrh	r3, [r7, #0]
 8000a34:	b2db      	uxtb	r3, r3
 8000a36:	b29b      	uxth	r3, r3
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f7ff ff99 	bl	8000970 <LCD_WR_DATA>
		LCD_WR_REG(0x2c);
 8000a3e:	202c      	movs	r0, #44	; 0x2c
 8000a40:	f7ff ff86 	bl	8000950 <LCD_WR_REG>
}
 8000a44:	bf00      	nop
 8000a46:	370c      	adds	r7, #12
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd90      	pop	{r4, r7, pc}

08000a4c <lcd_Clear>:
  * @brief  Fill all pixels with a color
  * @param  color Color to fill the screen
  * @retval None
  */
void lcd_Clear(uint16_t color) //
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b084      	sub	sp, #16
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	4603      	mov	r3, r0
 8000a54:	80fb      	strh	r3, [r7, #6]
	uint16_t i,j;
	lcd_AddressSet(0,0,lcddev.width-1,lcddev.height-1);
 8000a56:	4b15      	ldr	r3, [pc, #84]	; (8000aac <lcd_Clear+0x60>)
 8000a58:	881b      	ldrh	r3, [r3, #0]
 8000a5a:	3b01      	subs	r3, #1
 8000a5c:	b29a      	uxth	r2, r3
 8000a5e:	4b13      	ldr	r3, [pc, #76]	; (8000aac <lcd_Clear+0x60>)
 8000a60:	885b      	ldrh	r3, [r3, #2]
 8000a62:	3b01      	subs	r3, #1
 8000a64:	b29b      	uxth	r3, r3
 8000a66:	2100      	movs	r1, #0
 8000a68:	2000      	movs	r0, #0
 8000a6a:	f7ff ffa3 	bl	80009b4 <lcd_AddressSet>
	for(i=0;i<lcddev.width;i++)
 8000a6e:	2300      	movs	r3, #0
 8000a70:	81fb      	strh	r3, [r7, #14]
 8000a72:	e011      	b.n	8000a98 <lcd_Clear+0x4c>
	{
		for(j=0;j<lcddev.height;j++)
 8000a74:	2300      	movs	r3, #0
 8000a76:	81bb      	strh	r3, [r7, #12]
 8000a78:	e006      	b.n	8000a88 <lcd_Clear+0x3c>
		{
			LCD_WR_DATA(color);
 8000a7a:	88fb      	ldrh	r3, [r7, #6]
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	f7ff ff77 	bl	8000970 <LCD_WR_DATA>
		for(j=0;j<lcddev.height;j++)
 8000a82:	89bb      	ldrh	r3, [r7, #12]
 8000a84:	3301      	adds	r3, #1
 8000a86:	81bb      	strh	r3, [r7, #12]
 8000a88:	4b08      	ldr	r3, [pc, #32]	; (8000aac <lcd_Clear+0x60>)
 8000a8a:	885b      	ldrh	r3, [r3, #2]
 8000a8c:	89ba      	ldrh	r2, [r7, #12]
 8000a8e:	429a      	cmp	r2, r3
 8000a90:	d3f3      	bcc.n	8000a7a <lcd_Clear+0x2e>
	for(i=0;i<lcddev.width;i++)
 8000a92:	89fb      	ldrh	r3, [r7, #14]
 8000a94:	3301      	adds	r3, #1
 8000a96:	81fb      	strh	r3, [r7, #14]
 8000a98:	4b04      	ldr	r3, [pc, #16]	; (8000aac <lcd_Clear+0x60>)
 8000a9a:	881b      	ldrh	r3, [r3, #0]
 8000a9c:	89fa      	ldrh	r2, [r7, #14]
 8000a9e:	429a      	cmp	r2, r3
 8000aa0:	d3e8      	bcc.n	8000a74 <lcd_Clear+0x28>
		}
	}
}
 8000aa2:	bf00      	nop
 8000aa4:	bf00      	nop
 8000aa6:	3710      	adds	r7, #16
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	bd80      	pop	{r7, pc}
 8000aac:	20000108 	.word	0x20000108

08000ab0 <lcd_Fill>:
  * @param  yend	End row
  * @param  color Color to fill
  * @retval None
  */
void lcd_Fill(uint16_t xsta,uint16_t ysta,uint16_t xend,uint16_t yend,uint16_t color) //add a hcn = 1 mau car been trogn
{
 8000ab0:	b590      	push	{r4, r7, lr}
 8000ab2:	b085      	sub	sp, #20
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	4604      	mov	r4, r0
 8000ab8:	4608      	mov	r0, r1
 8000aba:	4611      	mov	r1, r2
 8000abc:	461a      	mov	r2, r3
 8000abe:	4623      	mov	r3, r4
 8000ac0:	80fb      	strh	r3, [r7, #6]
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	80bb      	strh	r3, [r7, #4]
 8000ac6:	460b      	mov	r3, r1
 8000ac8:	807b      	strh	r3, [r7, #2]
 8000aca:	4613      	mov	r3, r2
 8000acc:	803b      	strh	r3, [r7, #0]
	uint16_t i,j;
	lcd_AddressSet(xsta,ysta,xend-1,yend-1);
 8000ace:	887b      	ldrh	r3, [r7, #2]
 8000ad0:	3b01      	subs	r3, #1
 8000ad2:	b29a      	uxth	r2, r3
 8000ad4:	883b      	ldrh	r3, [r7, #0]
 8000ad6:	3b01      	subs	r3, #1
 8000ad8:	b29b      	uxth	r3, r3
 8000ada:	88b9      	ldrh	r1, [r7, #4]
 8000adc:	88f8      	ldrh	r0, [r7, #6]
 8000ade:	f7ff ff69 	bl	80009b4 <lcd_AddressSet>
	for(i=ysta;i<yend;i++)
 8000ae2:	88bb      	ldrh	r3, [r7, #4]
 8000ae4:	81fb      	strh	r3, [r7, #14]
 8000ae6:	e010      	b.n	8000b0a <lcd_Fill+0x5a>
	{
		for(j=xsta;j<xend;j++)
 8000ae8:	88fb      	ldrh	r3, [r7, #6]
 8000aea:	81bb      	strh	r3, [r7, #12]
 8000aec:	e006      	b.n	8000afc <lcd_Fill+0x4c>
		{
			LCD_WR_DATA(color);
 8000aee:	8c3b      	ldrh	r3, [r7, #32]
 8000af0:	4618      	mov	r0, r3
 8000af2:	f7ff ff3d 	bl	8000970 <LCD_WR_DATA>
		for(j=xsta;j<xend;j++)
 8000af6:	89bb      	ldrh	r3, [r7, #12]
 8000af8:	3301      	adds	r3, #1
 8000afa:	81bb      	strh	r3, [r7, #12]
 8000afc:	89ba      	ldrh	r2, [r7, #12]
 8000afe:	887b      	ldrh	r3, [r7, #2]
 8000b00:	429a      	cmp	r2, r3
 8000b02:	d3f4      	bcc.n	8000aee <lcd_Fill+0x3e>
	for(i=ysta;i<yend;i++)
 8000b04:	89fb      	ldrh	r3, [r7, #14]
 8000b06:	3301      	adds	r3, #1
 8000b08:	81fb      	strh	r3, [r7, #14]
 8000b0a:	89fa      	ldrh	r2, [r7, #14]
 8000b0c:	883b      	ldrh	r3, [r7, #0]
 8000b0e:	429a      	cmp	r2, r3
 8000b10:	d3ea      	bcc.n	8000ae8 <lcd_Fill+0x38>
		}
	}
}
 8000b12:	bf00      	nop
 8000b14:	bf00      	nop
 8000b16:	3714      	adds	r7, #20
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd90      	pop	{r4, r7, pc}

08000b1c <lcd_DrawPoint>:
  * @param  y Y coordinate
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawPoint(uint16_t x,uint16_t y,uint16_t color) // 1 ddieemr anhr
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b082      	sub	sp, #8
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	4603      	mov	r3, r0
 8000b24:	80fb      	strh	r3, [r7, #6]
 8000b26:	460b      	mov	r3, r1
 8000b28:	80bb      	strh	r3, [r7, #4]
 8000b2a:	4613      	mov	r3, r2
 8000b2c:	807b      	strh	r3, [r7, #2]
	lcd_AddressSet(x,y,x,y);//ÉèÖÃ¹â±êÎ»ÖÃ
 8000b2e:	88bb      	ldrh	r3, [r7, #4]
 8000b30:	88fa      	ldrh	r2, [r7, #6]
 8000b32:	88b9      	ldrh	r1, [r7, #4]
 8000b34:	88f8      	ldrh	r0, [r7, #6]
 8000b36:	f7ff ff3d 	bl	80009b4 <lcd_AddressSet>
	LCD_WR_DATA(color);
 8000b3a:	887b      	ldrh	r3, [r7, #2]
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f7ff ff17 	bl	8000970 <LCD_WR_DATA>
}
 8000b42:	bf00      	nop
 8000b44:	3708      	adds	r7, #8
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}
	...

08000b4c <lcd_ShowChar>:
	lcd_DrawLine(x1,y2,x2,y2,color);
	lcd_DrawLine(x2,y1,x2,y2,color);
}

void lcd_ShowChar(uint16_t x,uint16_t y,uint8_t character,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode) // 1ky tu size = 12 16 24 32, fc: mau chuw, bc, mauf neefn, mode: hien neen
{
 8000b4c:	b590      	push	{r4, r7, lr}
 8000b4e:	b087      	sub	sp, #28
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	4604      	mov	r4, r0
 8000b54:	4608      	mov	r0, r1
 8000b56:	4611      	mov	r1, r2
 8000b58:	461a      	mov	r2, r3
 8000b5a:	4623      	mov	r3, r4
 8000b5c:	80fb      	strh	r3, [r7, #6]
 8000b5e:	4603      	mov	r3, r0
 8000b60:	80bb      	strh	r3, [r7, #4]
 8000b62:	460b      	mov	r3, r1
 8000b64:	70fb      	strb	r3, [r7, #3]
 8000b66:	4613      	mov	r3, r2
 8000b68:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t,m=0;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	757b      	strb	r3, [r7, #21]
	uint16_t i,TypefaceNum;
	uint16_t x0=x;
 8000b6e:	88fb      	ldrh	r3, [r7, #6]
 8000b70:	823b      	strh	r3, [r7, #16]
	sizex=sizey/2;
 8000b72:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000b76:	085b      	lsrs	r3, r3, #1
 8000b78:	73fb      	strb	r3, [r7, #15]
	TypefaceNum=(sizex/8+((sizex%8)?1:0))*sizey;
 8000b7a:	7bfb      	ldrb	r3, [r7, #15]
 8000b7c:	08db      	lsrs	r3, r3, #3
 8000b7e:	b2db      	uxtb	r3, r3
 8000b80:	461a      	mov	r2, r3
 8000b82:	7bfb      	ldrb	r3, [r7, #15]
 8000b84:	f003 0307 	and.w	r3, r3, #7
 8000b88:	b2db      	uxtb	r3, r3
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	bf14      	ite	ne
 8000b8e:	2301      	movne	r3, #1
 8000b90:	2300      	moveq	r3, #0
 8000b92:	b2db      	uxtb	r3, r3
 8000b94:	4413      	add	r3, r2
 8000b96:	b29a      	uxth	r2, r3
 8000b98:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000b9c:	b29b      	uxth	r3, r3
 8000b9e:	fb12 f303 	smulbb	r3, r2, r3
 8000ba2:	81bb      	strh	r3, [r7, #12]
	character=character-' ';
 8000ba4:	78fb      	ldrb	r3, [r7, #3]
 8000ba6:	3b20      	subs	r3, #32
 8000ba8:	70fb      	strb	r3, [r7, #3]
	lcd_AddressSet(x,y,x+sizex-1,y+sizey-1);
 8000baa:	7bfb      	ldrb	r3, [r7, #15]
 8000bac:	b29a      	uxth	r2, r3
 8000bae:	88fb      	ldrh	r3, [r7, #6]
 8000bb0:	4413      	add	r3, r2
 8000bb2:	b29b      	uxth	r3, r3
 8000bb4:	3b01      	subs	r3, #1
 8000bb6:	b29c      	uxth	r4, r3
 8000bb8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000bbc:	b29a      	uxth	r2, r3
 8000bbe:	88bb      	ldrh	r3, [r7, #4]
 8000bc0:	4413      	add	r3, r2
 8000bc2:	b29b      	uxth	r3, r3
 8000bc4:	3b01      	subs	r3, #1
 8000bc6:	b29b      	uxth	r3, r3
 8000bc8:	88b9      	ldrh	r1, [r7, #4]
 8000bca:	88f8      	ldrh	r0, [r7, #6]
 8000bcc:	4622      	mov	r2, r4
 8000bce:	f7ff fef1 	bl	80009b4 <lcd_AddressSet>
	for(i=0;i<TypefaceNum;i++)
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	827b      	strh	r3, [r7, #18]
 8000bd6:	e07a      	b.n	8000cce <lcd_ShowChar+0x182>
	{
		if(sizey==12);
 8000bd8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000bdc:	2b0c      	cmp	r3, #12
 8000bde:	d028      	beq.n	8000c32 <lcd_ShowChar+0xe6>
		else if(sizey==16)temp=ascii_1608[character][i];
 8000be0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000be4:	2b10      	cmp	r3, #16
 8000be6:	d108      	bne.n	8000bfa <lcd_ShowChar+0xae>
 8000be8:	78fa      	ldrb	r2, [r7, #3]
 8000bea:	8a7b      	ldrh	r3, [r7, #18]
 8000bec:	493c      	ldr	r1, [pc, #240]	; (8000ce0 <lcd_ShowChar+0x194>)
 8000bee:	0112      	lsls	r2, r2, #4
 8000bf0:	440a      	add	r2, r1
 8000bf2:	4413      	add	r3, r2
 8000bf4:	781b      	ldrb	r3, [r3, #0]
 8000bf6:	75fb      	strb	r3, [r7, #23]
 8000bf8:	e01b      	b.n	8000c32 <lcd_ShowChar+0xe6>
		else if(sizey==24)temp=ascii_2412[character][i];
 8000bfa:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000bfe:	2b18      	cmp	r3, #24
 8000c00:	d10b      	bne.n	8000c1a <lcd_ShowChar+0xce>
 8000c02:	78fa      	ldrb	r2, [r7, #3]
 8000c04:	8a79      	ldrh	r1, [r7, #18]
 8000c06:	4837      	ldr	r0, [pc, #220]	; (8000ce4 <lcd_ShowChar+0x198>)
 8000c08:	4613      	mov	r3, r2
 8000c0a:	005b      	lsls	r3, r3, #1
 8000c0c:	4413      	add	r3, r2
 8000c0e:	011b      	lsls	r3, r3, #4
 8000c10:	4403      	add	r3, r0
 8000c12:	440b      	add	r3, r1
 8000c14:	781b      	ldrb	r3, [r3, #0]
 8000c16:	75fb      	strb	r3, [r7, #23]
 8000c18:	e00b      	b.n	8000c32 <lcd_ShowChar+0xe6>
		else if(sizey==32)temp=ascii_3216[character][i];
 8000c1a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000c1e:	2b20      	cmp	r3, #32
 8000c20:	d15a      	bne.n	8000cd8 <lcd_ShowChar+0x18c>
 8000c22:	78fa      	ldrb	r2, [r7, #3]
 8000c24:	8a7b      	ldrh	r3, [r7, #18]
 8000c26:	4930      	ldr	r1, [pc, #192]	; (8000ce8 <lcd_ShowChar+0x19c>)
 8000c28:	0192      	lsls	r2, r2, #6
 8000c2a:	440a      	add	r2, r1
 8000c2c:	4413      	add	r3, r2
 8000c2e:	781b      	ldrb	r3, [r3, #0]
 8000c30:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 8000c32:	2300      	movs	r3, #0
 8000c34:	75bb      	strb	r3, [r7, #22]
 8000c36:	e044      	b.n	8000cc2 <lcd_ShowChar+0x176>
		{
			if(!mode)
 8000c38:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d120      	bne.n	8000c82 <lcd_ShowChar+0x136>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 8000c40:	7dfa      	ldrb	r2, [r7, #23]
 8000c42:	7dbb      	ldrb	r3, [r7, #22]
 8000c44:	fa42 f303 	asr.w	r3, r2, r3
 8000c48:	f003 0301 	and.w	r3, r3, #1
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d004      	beq.n	8000c5a <lcd_ShowChar+0x10e>
 8000c50:	883b      	ldrh	r3, [r7, #0]
 8000c52:	4618      	mov	r0, r3
 8000c54:	f7ff fe8c 	bl	8000970 <LCD_WR_DATA>
 8000c58:	e003      	b.n	8000c62 <lcd_ShowChar+0x116>
				else LCD_WR_DATA(bc);
 8000c5a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f7ff fe87 	bl	8000970 <LCD_WR_DATA>
				m++;
 8000c62:	7d7b      	ldrb	r3, [r7, #21]
 8000c64:	3301      	adds	r3, #1
 8000c66:	757b      	strb	r3, [r7, #21]
				if(m%sizex==0)
 8000c68:	7d7b      	ldrb	r3, [r7, #21]
 8000c6a:	7bfa      	ldrb	r2, [r7, #15]
 8000c6c:	fbb3 f1f2 	udiv	r1, r3, r2
 8000c70:	fb02 f201 	mul.w	r2, r2, r1
 8000c74:	1a9b      	subs	r3, r3, r2
 8000c76:	b2db      	uxtb	r3, r3
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d11f      	bne.n	8000cbc <lcd_ShowChar+0x170>
				{
					m=0;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	757b      	strb	r3, [r7, #21]
					break;
 8000c80:	e022      	b.n	8000cc8 <lcd_ShowChar+0x17c>
				}
			}
			else
			{
				if(temp&(0x01<<t))lcd_DrawPoint(x,y,fc);
 8000c82:	7dfa      	ldrb	r2, [r7, #23]
 8000c84:	7dbb      	ldrb	r3, [r7, #22]
 8000c86:	fa42 f303 	asr.w	r3, r2, r3
 8000c8a:	f003 0301 	and.w	r3, r3, #1
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d005      	beq.n	8000c9e <lcd_ShowChar+0x152>
 8000c92:	883a      	ldrh	r2, [r7, #0]
 8000c94:	88b9      	ldrh	r1, [r7, #4]
 8000c96:	88fb      	ldrh	r3, [r7, #6]
 8000c98:	4618      	mov	r0, r3
 8000c9a:	f7ff ff3f 	bl	8000b1c <lcd_DrawPoint>
				x++;
 8000c9e:	88fb      	ldrh	r3, [r7, #6]
 8000ca0:	3301      	adds	r3, #1
 8000ca2:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 8000ca4:	88fa      	ldrh	r2, [r7, #6]
 8000ca6:	8a3b      	ldrh	r3, [r7, #16]
 8000ca8:	1ad2      	subs	r2, r2, r3
 8000caa:	7bfb      	ldrb	r3, [r7, #15]
 8000cac:	429a      	cmp	r2, r3
 8000cae:	d105      	bne.n	8000cbc <lcd_ShowChar+0x170>
				{
					x=x0;
 8000cb0:	8a3b      	ldrh	r3, [r7, #16]
 8000cb2:	80fb      	strh	r3, [r7, #6]
					y++;
 8000cb4:	88bb      	ldrh	r3, [r7, #4]
 8000cb6:	3301      	adds	r3, #1
 8000cb8:	80bb      	strh	r3, [r7, #4]
					break;
 8000cba:	e005      	b.n	8000cc8 <lcd_ShowChar+0x17c>
		for(t=0;t<8;t++)
 8000cbc:	7dbb      	ldrb	r3, [r7, #22]
 8000cbe:	3301      	adds	r3, #1
 8000cc0:	75bb      	strb	r3, [r7, #22]
 8000cc2:	7dbb      	ldrb	r3, [r7, #22]
 8000cc4:	2b07      	cmp	r3, #7
 8000cc6:	d9b7      	bls.n	8000c38 <lcd_ShowChar+0xec>
	for(i=0;i<TypefaceNum;i++)
 8000cc8:	8a7b      	ldrh	r3, [r7, #18]
 8000cca:	3301      	adds	r3, #1
 8000ccc:	827b      	strh	r3, [r7, #18]
 8000cce:	8a7a      	ldrh	r2, [r7, #18]
 8000cd0:	89bb      	ldrh	r3, [r7, #12]
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	d380      	bcc.n	8000bd8 <lcd_ShowChar+0x8c>
 8000cd6:	e000      	b.n	8000cda <lcd_ShowChar+0x18e>
		else return;
 8000cd8:	bf00      	nop
				}
			}
		}
	}
}
 8000cda:	371c      	adds	r7, #28
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd90      	pop	{r4, r7, pc}
 8000ce0:	08004ce0 	.word	0x08004ce0
 8000ce4:	080052d0 	.word	0x080052d0
 8000ce8:	080064a0 	.word	0x080064a0

08000cec <mypow>:

uint32_t mypow(uint8_t m,uint8_t n)
{
 8000cec:	b480      	push	{r7}
 8000cee:	b085      	sub	sp, #20
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	460a      	mov	r2, r1
 8000cf6:	71fb      	strb	r3, [r7, #7]
 8000cf8:	4613      	mov	r3, r2
 8000cfa:	71bb      	strb	r3, [r7, #6]
	uint32_t result=1;
 8000cfc:	2301      	movs	r3, #1
 8000cfe:	60fb      	str	r3, [r7, #12]
	while(n--)result*=m;
 8000d00:	e004      	b.n	8000d0c <mypow+0x20>
 8000d02:	79fa      	ldrb	r2, [r7, #7]
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	fb02 f303 	mul.w	r3, r2, r3
 8000d0a:	60fb      	str	r3, [r7, #12]
 8000d0c:	79bb      	ldrb	r3, [r7, #6]
 8000d0e:	1e5a      	subs	r2, r3, #1
 8000d10:	71ba      	strb	r2, [r7, #6]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d1f5      	bne.n	8000d02 <mypow+0x16>
	return result;
 8000d16:	68fb      	ldr	r3, [r7, #12]
}
 8000d18:	4618      	mov	r0, r3
 8000d1a:	3714      	adds	r7, #20
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d22:	4770      	bx	lr

08000d24 <lcd_ShowIntNum>:

void lcd_ShowIntNum(uint16_t x,uint16_t y,uint16_t num,uint8_t len,uint16_t fc,uint16_t bc,uint8_t sizey) //len: ddooj daif cuar so
{
 8000d24:	b590      	push	{r4, r7, lr}
 8000d26:	b089      	sub	sp, #36	; 0x24
 8000d28:	af04      	add	r7, sp, #16
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	4611      	mov	r1, r2
 8000d30:	461a      	mov	r2, r3
 8000d32:	4623      	mov	r3, r4
 8000d34:	80fb      	strh	r3, [r7, #6]
 8000d36:	4603      	mov	r3, r0
 8000d38:	80bb      	strh	r3, [r7, #4]
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	807b      	strh	r3, [r7, #2]
 8000d3e:	4613      	mov	r3, r2
 8000d40:	707b      	strb	r3, [r7, #1]
	uint8_t t,temp;
	uint8_t enshow=0;
 8000d42:	2300      	movs	r3, #0
 8000d44:	73bb      	strb	r3, [r7, #14]
	uint8_t sizex=sizey/2;
 8000d46:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8000d4a:	085b      	lsrs	r3, r3, #1
 8000d4c:	737b      	strb	r3, [r7, #13]
	for(t=0;t<len;t++)
 8000d4e:	2300      	movs	r3, #0
 8000d50:	73fb      	strb	r3, [r7, #15]
 8000d52:	e059      	b.n	8000e08 <lcd_ShowIntNum+0xe4>
	{
		temp=(num/mypow(10,len-t-1))%10;
 8000d54:	887c      	ldrh	r4, [r7, #2]
 8000d56:	787a      	ldrb	r2, [r7, #1]
 8000d58:	7bfb      	ldrb	r3, [r7, #15]
 8000d5a:	1ad3      	subs	r3, r2, r3
 8000d5c:	b2db      	uxtb	r3, r3
 8000d5e:	3b01      	subs	r3, #1
 8000d60:	b2db      	uxtb	r3, r3
 8000d62:	4619      	mov	r1, r3
 8000d64:	200a      	movs	r0, #10
 8000d66:	f7ff ffc1 	bl	8000cec <mypow>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	fbb4 f1f3 	udiv	r1, r4, r3
 8000d70:	4b2a      	ldr	r3, [pc, #168]	; (8000e1c <lcd_ShowIntNum+0xf8>)
 8000d72:	fba3 2301 	umull	r2, r3, r3, r1
 8000d76:	08da      	lsrs	r2, r3, #3
 8000d78:	4613      	mov	r3, r2
 8000d7a:	009b      	lsls	r3, r3, #2
 8000d7c:	4413      	add	r3, r2
 8000d7e:	005b      	lsls	r3, r3, #1
 8000d80:	1aca      	subs	r2, r1, r3
 8000d82:	4613      	mov	r3, r2
 8000d84:	733b      	strb	r3, [r7, #12]
		if(enshow==0&&t<(len-1))
 8000d86:	7bbb      	ldrb	r3, [r7, #14]
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d121      	bne.n	8000dd0 <lcd_ShowIntNum+0xac>
 8000d8c:	7bfa      	ldrb	r2, [r7, #15]
 8000d8e:	787b      	ldrb	r3, [r7, #1]
 8000d90:	3b01      	subs	r3, #1
 8000d92:	429a      	cmp	r2, r3
 8000d94:	da1c      	bge.n	8000dd0 <lcd_ShowIntNum+0xac>
		{
			if(temp==0)
 8000d96:	7b3b      	ldrb	r3, [r7, #12]
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d117      	bne.n	8000dcc <lcd_ShowIntNum+0xa8>
			{
				lcd_ShowChar(x+t*sizex,y,' ',fc,bc,sizey,0);
 8000d9c:	7bfb      	ldrb	r3, [r7, #15]
 8000d9e:	b29a      	uxth	r2, r3
 8000da0:	7b7b      	ldrb	r3, [r7, #13]
 8000da2:	b29b      	uxth	r3, r3
 8000da4:	fb12 f303 	smulbb	r3, r2, r3
 8000da8:	b29a      	uxth	r2, r3
 8000daa:	88fb      	ldrh	r3, [r7, #6]
 8000dac:	4413      	add	r3, r2
 8000dae:	b298      	uxth	r0, r3
 8000db0:	8c3a      	ldrh	r2, [r7, #32]
 8000db2:	88b9      	ldrh	r1, [r7, #4]
 8000db4:	2300      	movs	r3, #0
 8000db6:	9302      	str	r3, [sp, #8]
 8000db8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8000dbc:	9301      	str	r3, [sp, #4]
 8000dbe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000dc0:	9300      	str	r3, [sp, #0]
 8000dc2:	4613      	mov	r3, r2
 8000dc4:	2220      	movs	r2, #32
 8000dc6:	f7ff fec1 	bl	8000b4c <lcd_ShowChar>
				continue;
 8000dca:	e01a      	b.n	8000e02 <lcd_ShowIntNum+0xde>
			}else enshow=1;
 8000dcc:	2301      	movs	r3, #1
 8000dce:	73bb      	strb	r3, [r7, #14]

		}
	 	lcd_ShowChar(x+t*sizex,y,temp+48,fc,bc,sizey,0);
 8000dd0:	7bfb      	ldrb	r3, [r7, #15]
 8000dd2:	b29a      	uxth	r2, r3
 8000dd4:	7b7b      	ldrb	r3, [r7, #13]
 8000dd6:	b29b      	uxth	r3, r3
 8000dd8:	fb12 f303 	smulbb	r3, r2, r3
 8000ddc:	b29a      	uxth	r2, r3
 8000dde:	88fb      	ldrh	r3, [r7, #6]
 8000de0:	4413      	add	r3, r2
 8000de2:	b298      	uxth	r0, r3
 8000de4:	7b3b      	ldrb	r3, [r7, #12]
 8000de6:	3330      	adds	r3, #48	; 0x30
 8000de8:	b2da      	uxtb	r2, r3
 8000dea:	8c3c      	ldrh	r4, [r7, #32]
 8000dec:	88b9      	ldrh	r1, [r7, #4]
 8000dee:	2300      	movs	r3, #0
 8000df0:	9302      	str	r3, [sp, #8]
 8000df2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8000df6:	9301      	str	r3, [sp, #4]
 8000df8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000dfa:	9300      	str	r3, [sp, #0]
 8000dfc:	4623      	mov	r3, r4
 8000dfe:	f7ff fea5 	bl	8000b4c <lcd_ShowChar>
	for(t=0;t<len;t++)
 8000e02:	7bfb      	ldrb	r3, [r7, #15]
 8000e04:	3301      	adds	r3, #1
 8000e06:	73fb      	strb	r3, [r7, #15]
 8000e08:	7bfa      	ldrb	r2, [r7, #15]
 8000e0a:	787b      	ldrb	r3, [r7, #1]
 8000e0c:	429a      	cmp	r2, r3
 8000e0e:	d3a1      	bcc.n	8000d54 <lcd_ShowIntNum+0x30>
	}
}
 8000e10:	bf00      	nop
 8000e12:	bf00      	nop
 8000e14:	3714      	adds	r7, #20
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd90      	pop	{r4, r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	cccccccd 	.word	0xcccccccd

08000e20 <lcd_ShowPicture>:
	 	lcd_ShowChar(x+t*sizex,y,temp+48,fc,bc,sizey,0);
	}
}

void lcd_ShowPicture(uint16_t x,uint16_t y,uint16_t length,uint16_t width,const uint8_t pic[]) //code of picture
{
 8000e20:	b590      	push	{r4, r7, lr}
 8000e22:	b087      	sub	sp, #28
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	4604      	mov	r4, r0
 8000e28:	4608      	mov	r0, r1
 8000e2a:	4611      	mov	r1, r2
 8000e2c:	461a      	mov	r2, r3
 8000e2e:	4623      	mov	r3, r4
 8000e30:	80fb      	strh	r3, [r7, #6]
 8000e32:	4603      	mov	r3, r0
 8000e34:	80bb      	strh	r3, [r7, #4]
 8000e36:	460b      	mov	r3, r1
 8000e38:	807b      	strh	r3, [r7, #2]
 8000e3a:	4613      	mov	r3, r2
 8000e3c:	803b      	strh	r3, [r7, #0]
	uint8_t picH,picL;
	uint16_t i,j;
	uint32_t k=0;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	613b      	str	r3, [r7, #16]
	lcd_AddressSet(x,y,x+length-1,y+width-1);
 8000e42:	88fa      	ldrh	r2, [r7, #6]
 8000e44:	887b      	ldrh	r3, [r7, #2]
 8000e46:	4413      	add	r3, r2
 8000e48:	b29b      	uxth	r3, r3
 8000e4a:	3b01      	subs	r3, #1
 8000e4c:	b29c      	uxth	r4, r3
 8000e4e:	88ba      	ldrh	r2, [r7, #4]
 8000e50:	883b      	ldrh	r3, [r7, #0]
 8000e52:	4413      	add	r3, r2
 8000e54:	b29b      	uxth	r3, r3
 8000e56:	3b01      	subs	r3, #1
 8000e58:	b29b      	uxth	r3, r3
 8000e5a:	88b9      	ldrh	r1, [r7, #4]
 8000e5c:	88f8      	ldrh	r0, [r7, #6]
 8000e5e:	4622      	mov	r2, r4
 8000e60:	f7ff fda8 	bl	80009b4 <lcd_AddressSet>
	for(i=0;i<length;i++)
 8000e64:	2300      	movs	r3, #0
 8000e66:	82fb      	strh	r3, [r7, #22]
 8000e68:	e027      	b.n	8000eba <lcd_ShowPicture+0x9a>
	{
		for(j=0;j<width;j++)
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	82bb      	strh	r3, [r7, #20]
 8000e6e:	e01d      	b.n	8000eac <lcd_ShowPicture+0x8c>
		{
			picH=pic[k*2];
 8000e70:	693b      	ldr	r3, [r7, #16]
 8000e72:	005b      	lsls	r3, r3, #1
 8000e74:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000e76:	4413      	add	r3, r2
 8000e78:	781b      	ldrb	r3, [r3, #0]
 8000e7a:	73fb      	strb	r3, [r7, #15]
			picL=pic[k*2+1];
 8000e7c:	693b      	ldr	r3, [r7, #16]
 8000e7e:	005b      	lsls	r3, r3, #1
 8000e80:	3301      	adds	r3, #1
 8000e82:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000e84:	4413      	add	r3, r2
 8000e86:	781b      	ldrb	r3, [r3, #0]
 8000e88:	73bb      	strb	r3, [r7, #14]
			LCD_WR_DATA(picH<<8|picL);
 8000e8a:	7bfb      	ldrb	r3, [r7, #15]
 8000e8c:	021b      	lsls	r3, r3, #8
 8000e8e:	b21a      	sxth	r2, r3
 8000e90:	7bbb      	ldrb	r3, [r7, #14]
 8000e92:	b21b      	sxth	r3, r3
 8000e94:	4313      	orrs	r3, r2
 8000e96:	b21b      	sxth	r3, r3
 8000e98:	b29b      	uxth	r3, r3
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	f7ff fd68 	bl	8000970 <LCD_WR_DATA>
			k++;
 8000ea0:	693b      	ldr	r3, [r7, #16]
 8000ea2:	3301      	adds	r3, #1
 8000ea4:	613b      	str	r3, [r7, #16]
		for(j=0;j<width;j++)
 8000ea6:	8abb      	ldrh	r3, [r7, #20]
 8000ea8:	3301      	adds	r3, #1
 8000eaa:	82bb      	strh	r3, [r7, #20]
 8000eac:	8aba      	ldrh	r2, [r7, #20]
 8000eae:	883b      	ldrh	r3, [r7, #0]
 8000eb0:	429a      	cmp	r2, r3
 8000eb2:	d3dd      	bcc.n	8000e70 <lcd_ShowPicture+0x50>
	for(i=0;i<length;i++)
 8000eb4:	8afb      	ldrh	r3, [r7, #22]
 8000eb6:	3301      	adds	r3, #1
 8000eb8:	82fb      	strh	r3, [r7, #22]
 8000eba:	8afa      	ldrh	r2, [r7, #22]
 8000ebc:	887b      	ldrh	r3, [r7, #2]
 8000ebe:	429a      	cmp	r2, r3
 8000ec0:	d3d3      	bcc.n	8000e6a <lcd_ShowPicture+0x4a>
		}
	}
}
 8000ec2:	bf00      	nop
 8000ec4:	bf00      	nop
 8000ec6:	371c      	adds	r7, #28
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd90      	pop	{r4, r7, pc}

08000ecc <lcd_SetDir>:


void lcd_SetDir(uint8_t dir) //chinh huong man hinh
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b083      	sub	sp, #12
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	71fb      	strb	r3, [r7, #7]
	if((dir>>4)%4)
 8000ed6:	79fb      	ldrb	r3, [r7, #7]
 8000ed8:	091b      	lsrs	r3, r3, #4
 8000eda:	b2db      	uxtb	r3, r3
 8000edc:	f003 0303 	and.w	r3, r3, #3
 8000ee0:	b2db      	uxtb	r3, r3
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d007      	beq.n	8000ef6 <lcd_SetDir+0x2a>
	{
		lcddev.width=320;
 8000ee6:	4b0a      	ldr	r3, [pc, #40]	; (8000f10 <lcd_SetDir+0x44>)
 8000ee8:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000eec:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 8000eee:	4b08      	ldr	r3, [pc, #32]	; (8000f10 <lcd_SetDir+0x44>)
 8000ef0:	22f0      	movs	r2, #240	; 0xf0
 8000ef2:	805a      	strh	r2, [r3, #2]
	}else
	{
		lcddev.width=240;
		lcddev.height=320;
	}
}
 8000ef4:	e006      	b.n	8000f04 <lcd_SetDir+0x38>
		lcddev.width=240;
 8000ef6:	4b06      	ldr	r3, [pc, #24]	; (8000f10 <lcd_SetDir+0x44>)
 8000ef8:	22f0      	movs	r2, #240	; 0xf0
 8000efa:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 8000efc:	4b04      	ldr	r3, [pc, #16]	; (8000f10 <lcd_SetDir+0x44>)
 8000efe:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000f02:	805a      	strh	r2, [r3, #2]
}
 8000f04:	bf00      	nop
 8000f06:	370c      	adds	r7, #12
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr
 8000f10:	20000108 	.word	0x20000108

08000f14 <lcd_init>:


void lcd_init(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8000f18:	2200      	movs	r2, #0
 8000f1a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f1e:	48aa      	ldr	r0, [pc, #680]	; (80011c8 <lcd_init+0x2b4>)
 8000f20:	f001 feb4 	bl	8002c8c <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8000f24:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000f28:	f001 fbde 	bl	80026e8 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f32:	48a5      	ldr	r0, [pc, #660]	; (80011c8 <lcd_init+0x2b4>)
 8000f34:	f001 feaa 	bl	8002c8c <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8000f38:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000f3c:	f001 fbd4 	bl	80026e8 <HAL_Delay>
	lcd_SetDir(DFT_SCAN_DIR);
 8000f40:	2000      	movs	r0, #0
 8000f42:	f7ff ffc3 	bl	8000ecc <lcd_SetDir>
	LCD_WR_REG(0XD3);
 8000f46:	20d3      	movs	r0, #211	; 0xd3
 8000f48:	f7ff fd02 	bl	8000950 <LCD_WR_REG>
	lcddev.id=LCD_RD_DATA();	//dummy read
 8000f4c:	f7ff fd20 	bl	8000990 <LCD_RD_DATA>
 8000f50:	4603      	mov	r3, r0
 8000f52:	461a      	mov	r2, r3
 8000f54:	4b9d      	ldr	r3, [pc, #628]	; (80011cc <lcd_init+0x2b8>)
 8000f56:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8000f58:	f7ff fd1a 	bl	8000990 <LCD_RD_DATA>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	461a      	mov	r2, r3
 8000f60:	4b9a      	ldr	r3, [pc, #616]	; (80011cc <lcd_init+0x2b8>)
 8000f62:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8000f64:	f7ff fd14 	bl	8000990 <LCD_RD_DATA>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	461a      	mov	r2, r3
 8000f6c:	4b97      	ldr	r3, [pc, #604]	; (80011cc <lcd_init+0x2b8>)
 8000f6e:	809a      	strh	r2, [r3, #4]
	lcddev.id<<=8;
 8000f70:	4b96      	ldr	r3, [pc, #600]	; (80011cc <lcd_init+0x2b8>)
 8000f72:	889b      	ldrh	r3, [r3, #4]
 8000f74:	021b      	lsls	r3, r3, #8
 8000f76:	b29a      	uxth	r2, r3
 8000f78:	4b94      	ldr	r3, [pc, #592]	; (80011cc <lcd_init+0x2b8>)
 8000f7a:	809a      	strh	r2, [r3, #4]
	lcddev.id|=LCD_RD_DATA();
 8000f7c:	f7ff fd08 	bl	8000990 <LCD_RD_DATA>
 8000f80:	4603      	mov	r3, r0
 8000f82:	461a      	mov	r2, r3
 8000f84:	4b91      	ldr	r3, [pc, #580]	; (80011cc <lcd_init+0x2b8>)
 8000f86:	889b      	ldrh	r3, [r3, #4]
 8000f88:	4313      	orrs	r3, r2
 8000f8a:	b29a      	uxth	r2, r3
 8000f8c:	4b8f      	ldr	r3, [pc, #572]	; (80011cc <lcd_init+0x2b8>)
 8000f8e:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8000f90:	20cf      	movs	r0, #207	; 0xcf
 8000f92:	f7ff fcdd 	bl	8000950 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8000f96:	2000      	movs	r0, #0
 8000f98:	f7ff fcea 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8000f9c:	20c1      	movs	r0, #193	; 0xc1
 8000f9e:	f7ff fce7 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8000fa2:	2030      	movs	r0, #48	; 0x30
 8000fa4:	f7ff fce4 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8000fa8:	20ed      	movs	r0, #237	; 0xed
 8000faa:	f7ff fcd1 	bl	8000950 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 8000fae:	2064      	movs	r0, #100	; 0x64
 8000fb0:	f7ff fcde 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8000fb4:	2003      	movs	r0, #3
 8000fb6:	f7ff fcdb 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 8000fba:	2012      	movs	r0, #18
 8000fbc:	f7ff fcd8 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8000fc0:	2081      	movs	r0, #129	; 0x81
 8000fc2:	f7ff fcd5 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8000fc6:	20e8      	movs	r0, #232	; 0xe8
 8000fc8:	f7ff fcc2 	bl	8000950 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8000fcc:	2085      	movs	r0, #133	; 0x85
 8000fce:	f7ff fccf 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8000fd2:	2010      	movs	r0, #16
 8000fd4:	f7ff fccc 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8000fd8:	207a      	movs	r0, #122	; 0x7a
 8000fda:	f7ff fcc9 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 8000fde:	20cb      	movs	r0, #203	; 0xcb
 8000fe0:	f7ff fcb6 	bl	8000950 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8000fe4:	2039      	movs	r0, #57	; 0x39
 8000fe6:	f7ff fcc3 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 8000fea:	202c      	movs	r0, #44	; 0x2c
 8000fec:	f7ff fcc0 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8000ff0:	2000      	movs	r0, #0
 8000ff2:	f7ff fcbd 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8000ff6:	2034      	movs	r0, #52	; 0x34
 8000ff8:	f7ff fcba 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8000ffc:	2002      	movs	r0, #2
 8000ffe:	f7ff fcb7 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8001002:	20f7      	movs	r0, #247	; 0xf7
 8001004:	f7ff fca4 	bl	8000950 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8001008:	2020      	movs	r0, #32
 800100a:	f7ff fcb1 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 800100e:	20ea      	movs	r0, #234	; 0xea
 8001010:	f7ff fc9e 	bl	8000950 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001014:	2000      	movs	r0, #0
 8001016:	f7ff fcab 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800101a:	2000      	movs	r0, #0
 800101c:	f7ff fca8 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8001020:	20c0      	movs	r0, #192	; 0xc0
 8001022:	f7ff fc95 	bl	8000950 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 8001026:	201b      	movs	r0, #27
 8001028:	f7ff fca2 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 800102c:	20c1      	movs	r0, #193	; 0xc1
 800102e:	f7ff fc8f 	bl	8000950 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8001032:	2001      	movs	r0, #1
 8001034:	f7ff fc9c 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8001038:	20c5      	movs	r0, #197	; 0xc5
 800103a:	f7ff fc89 	bl	8000950 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 800103e:	2030      	movs	r0, #48	; 0x30
 8001040:	f7ff fc96 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8001044:	2030      	movs	r0, #48	; 0x30
 8001046:	f7ff fc93 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 800104a:	20c7      	movs	r0, #199	; 0xc7
 800104c:	f7ff fc80 	bl	8000950 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8001050:	20b7      	movs	r0, #183	; 0xb7
 8001052:	f7ff fc8d 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 8001056:	2036      	movs	r0, #54	; 0x36
 8001058:	f7ff fc7a 	bl	8000950 <LCD_WR_REG>

	LCD_WR_DATA(0x08|DFT_SCAN_DIR);
 800105c:	2008      	movs	r0, #8
 800105e:	f7ff fc87 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 8001062:	203a      	movs	r0, #58	; 0x3a
 8001064:	f7ff fc74 	bl	8000950 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8001068:	2055      	movs	r0, #85	; 0x55
 800106a:	f7ff fc81 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 800106e:	20b1      	movs	r0, #177	; 0xb1
 8001070:	f7ff fc6e 	bl	8000950 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001074:	2000      	movs	r0, #0
 8001076:	f7ff fc7b 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 800107a:	201a      	movs	r0, #26
 800107c:	f7ff fc78 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8001080:	20b6      	movs	r0, #182	; 0xb6
 8001082:	f7ff fc65 	bl	8000950 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 8001086:	200a      	movs	r0, #10
 8001088:	f7ff fc72 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 800108c:	20a2      	movs	r0, #162	; 0xa2
 800108e:	f7ff fc6f 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8001092:	20f2      	movs	r0, #242	; 0xf2
 8001094:	f7ff fc5c 	bl	8000950 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001098:	2000      	movs	r0, #0
 800109a:	f7ff fc69 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 800109e:	2026      	movs	r0, #38	; 0x26
 80010a0:	f7ff fc56 	bl	8000950 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 80010a4:	2001      	movs	r0, #1
 80010a6:	f7ff fc63 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 80010aa:	20e0      	movs	r0, #224	; 0xe0
 80010ac:	f7ff fc50 	bl	8000950 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 80010b0:	200f      	movs	r0, #15
 80010b2:	f7ff fc5d 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 80010b6:	202a      	movs	r0, #42	; 0x2a
 80010b8:	f7ff fc5a 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 80010bc:	2028      	movs	r0, #40	; 0x28
 80010be:	f7ff fc57 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 80010c2:	2008      	movs	r0, #8
 80010c4:	f7ff fc54 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 80010c8:	200e      	movs	r0, #14
 80010ca:	f7ff fc51 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 80010ce:	2008      	movs	r0, #8
 80010d0:	f7ff fc4e 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 80010d4:	2054      	movs	r0, #84	; 0x54
 80010d6:	f7ff fc4b 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 80010da:	20a9      	movs	r0, #169	; 0xa9
 80010dc:	f7ff fc48 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 80010e0:	2043      	movs	r0, #67	; 0x43
 80010e2:	f7ff fc45 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 80010e6:	200a      	movs	r0, #10
 80010e8:	f7ff fc42 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 80010ec:	200f      	movs	r0, #15
 80010ee:	f7ff fc3f 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80010f2:	2000      	movs	r0, #0
 80010f4:	f7ff fc3c 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80010f8:	2000      	movs	r0, #0
 80010fa:	f7ff fc39 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80010fe:	2000      	movs	r0, #0
 8001100:	f7ff fc36 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001104:	2000      	movs	r0, #0
 8001106:	f7ff fc33 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 800110a:	20e1      	movs	r0, #225	; 0xe1
 800110c:	f7ff fc20 	bl	8000950 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001110:	2000      	movs	r0, #0
 8001112:	f7ff fc2d 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 8001116:	2015      	movs	r0, #21
 8001118:	f7ff fc2a 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 800111c:	2017      	movs	r0, #23
 800111e:	f7ff fc27 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8001122:	2007      	movs	r0, #7
 8001124:	f7ff fc24 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8001128:	2011      	movs	r0, #17
 800112a:	f7ff fc21 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 800112e:	2006      	movs	r0, #6
 8001130:	f7ff fc1e 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8001134:	202b      	movs	r0, #43	; 0x2b
 8001136:	f7ff fc1b 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 800113a:	2056      	movs	r0, #86	; 0x56
 800113c:	f7ff fc18 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8001140:	203c      	movs	r0, #60	; 0x3c
 8001142:	f7ff fc15 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 8001146:	2005      	movs	r0, #5
 8001148:	f7ff fc12 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 800114c:	2010      	movs	r0, #16
 800114e:	f7ff fc0f 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001152:	200f      	movs	r0, #15
 8001154:	f7ff fc0c 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001158:	203f      	movs	r0, #63	; 0x3f
 800115a:	f7ff fc09 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 800115e:	203f      	movs	r0, #63	; 0x3f
 8001160:	f7ff fc06 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001164:	200f      	movs	r0, #15
 8001166:	f7ff fc03 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 800116a:	202b      	movs	r0, #43	; 0x2b
 800116c:	f7ff fbf0 	bl	8000950 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001170:	2000      	movs	r0, #0
 8001172:	f7ff fbfd 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001176:	2000      	movs	r0, #0
 8001178:	f7ff fbfa 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 800117c:	2001      	movs	r0, #1
 800117e:	f7ff fbf7 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 8001182:	203f      	movs	r0, #63	; 0x3f
 8001184:	f7ff fbf4 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 8001188:	202a      	movs	r0, #42	; 0x2a
 800118a:	f7ff fbe1 	bl	8000950 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800118e:	2000      	movs	r0, #0
 8001190:	f7ff fbee 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001194:	2000      	movs	r0, #0
 8001196:	f7ff fbeb 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800119a:	2000      	movs	r0, #0
 800119c:	f7ff fbe8 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 80011a0:	20ef      	movs	r0, #239	; 0xef
 80011a2:	f7ff fbe5 	bl	8000970 <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 80011a6:	2011      	movs	r0, #17
 80011a8:	f7ff fbd2 	bl	8000950 <LCD_WR_REG>
	HAL_Delay(120);
 80011ac:	2078      	movs	r0, #120	; 0x78
 80011ae:	f001 fa9b 	bl	80026e8 <HAL_Delay>
	LCD_WR_REG(0x29); //display on
 80011b2:	2029      	movs	r0, #41	; 0x29
 80011b4:	f7ff fbcc 	bl	8000950 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 80011b8:	2201      	movs	r2, #1
 80011ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011be:	4804      	ldr	r0, [pc, #16]	; (80011d0 <lcd_init+0x2bc>)
 80011c0:	f001 fd64 	bl	8002c8c <HAL_GPIO_WritePin>
}
 80011c4:	bf00      	nop
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	40020800 	.word	0x40020800
 80011cc:	20000108 	.word	0x20000108
 80011d0:	40020000 	.word	0x40020000

080011d4 <_draw_circle_8>:

static void _draw_circle_8(int xc, int yc, int x, int y, uint16_t c)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b084      	sub	sp, #16
 80011d8:	af00      	add	r7, sp, #0
 80011da:	60f8      	str	r0, [r7, #12]
 80011dc:	60b9      	str	r1, [r7, #8]
 80011de:	607a      	str	r2, [r7, #4]
 80011e0:	603b      	str	r3, [r7, #0]
	lcd_DrawPoint(xc + x, yc + y, c);
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	b29a      	uxth	r2, r3
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	b29b      	uxth	r3, r3
 80011ea:	4413      	add	r3, r2
 80011ec:	b298      	uxth	r0, r3
 80011ee:	68bb      	ldr	r3, [r7, #8]
 80011f0:	b29a      	uxth	r2, r3
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	b29b      	uxth	r3, r3
 80011f6:	4413      	add	r3, r2
 80011f8:	b29b      	uxth	r3, r3
 80011fa:	8b3a      	ldrh	r2, [r7, #24]
 80011fc:	4619      	mov	r1, r3
 80011fe:	f7ff fc8d 	bl	8000b1c <lcd_DrawPoint>

	lcd_DrawPoint(xc - x, yc + y, c);
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	b29a      	uxth	r2, r3
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	b29b      	uxth	r3, r3
 800120a:	1ad3      	subs	r3, r2, r3
 800120c:	b298      	uxth	r0, r3
 800120e:	68bb      	ldr	r3, [r7, #8]
 8001210:	b29a      	uxth	r2, r3
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	b29b      	uxth	r3, r3
 8001216:	4413      	add	r3, r2
 8001218:	b29b      	uxth	r3, r3
 800121a:	8b3a      	ldrh	r2, [r7, #24]
 800121c:	4619      	mov	r1, r3
 800121e:	f7ff fc7d 	bl	8000b1c <lcd_DrawPoint>

	lcd_DrawPoint(xc + x, yc - y, c);
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	b29a      	uxth	r2, r3
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	b29b      	uxth	r3, r3
 800122a:	4413      	add	r3, r2
 800122c:	b298      	uxth	r0, r3
 800122e:	68bb      	ldr	r3, [r7, #8]
 8001230:	b29a      	uxth	r2, r3
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	b29b      	uxth	r3, r3
 8001236:	1ad3      	subs	r3, r2, r3
 8001238:	b29b      	uxth	r3, r3
 800123a:	8b3a      	ldrh	r2, [r7, #24]
 800123c:	4619      	mov	r1, r3
 800123e:	f7ff fc6d 	bl	8000b1c <lcd_DrawPoint>

	lcd_DrawPoint(xc - x, yc - y, c);
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	b29a      	uxth	r2, r3
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	b29b      	uxth	r3, r3
 800124a:	1ad3      	subs	r3, r2, r3
 800124c:	b298      	uxth	r0, r3
 800124e:	68bb      	ldr	r3, [r7, #8]
 8001250:	b29a      	uxth	r2, r3
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	b29b      	uxth	r3, r3
 8001256:	1ad3      	subs	r3, r2, r3
 8001258:	b29b      	uxth	r3, r3
 800125a:	8b3a      	ldrh	r2, [r7, #24]
 800125c:	4619      	mov	r1, r3
 800125e:	f7ff fc5d 	bl	8000b1c <lcd_DrawPoint>

	lcd_DrawPoint(xc + y, yc + x, c);
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	b29a      	uxth	r2, r3
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	b29b      	uxth	r3, r3
 800126a:	4413      	add	r3, r2
 800126c:	b298      	uxth	r0, r3
 800126e:	68bb      	ldr	r3, [r7, #8]
 8001270:	b29a      	uxth	r2, r3
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	b29b      	uxth	r3, r3
 8001276:	4413      	add	r3, r2
 8001278:	b29b      	uxth	r3, r3
 800127a:	8b3a      	ldrh	r2, [r7, #24]
 800127c:	4619      	mov	r1, r3
 800127e:	f7ff fc4d 	bl	8000b1c <lcd_DrawPoint>

	lcd_DrawPoint(xc - y, yc + x, c);
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	b29a      	uxth	r2, r3
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	b29b      	uxth	r3, r3
 800128a:	1ad3      	subs	r3, r2, r3
 800128c:	b298      	uxth	r0, r3
 800128e:	68bb      	ldr	r3, [r7, #8]
 8001290:	b29a      	uxth	r2, r3
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	b29b      	uxth	r3, r3
 8001296:	4413      	add	r3, r2
 8001298:	b29b      	uxth	r3, r3
 800129a:	8b3a      	ldrh	r2, [r7, #24]
 800129c:	4619      	mov	r1, r3
 800129e:	f7ff fc3d 	bl	8000b1c <lcd_DrawPoint>

	lcd_DrawPoint(xc + y, yc - x, c);
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	b29a      	uxth	r2, r3
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	b29b      	uxth	r3, r3
 80012aa:	4413      	add	r3, r2
 80012ac:	b298      	uxth	r0, r3
 80012ae:	68bb      	ldr	r3, [r7, #8]
 80012b0:	b29a      	uxth	r2, r3
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	b29b      	uxth	r3, r3
 80012b6:	1ad3      	subs	r3, r2, r3
 80012b8:	b29b      	uxth	r3, r3
 80012ba:	8b3a      	ldrh	r2, [r7, #24]
 80012bc:	4619      	mov	r1, r3
 80012be:	f7ff fc2d 	bl	8000b1c <lcd_DrawPoint>

	lcd_DrawPoint(xc - y, yc - x, c);
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	b29a      	uxth	r2, r3
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	b29b      	uxth	r3, r3
 80012ca:	1ad3      	subs	r3, r2, r3
 80012cc:	b298      	uxth	r0, r3
 80012ce:	68bb      	ldr	r3, [r7, #8]
 80012d0:	b29a      	uxth	r2, r3
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	b29b      	uxth	r3, r3
 80012d6:	1ad3      	subs	r3, r2, r3
 80012d8:	b29b      	uxth	r3, r3
 80012da:	8b3a      	ldrh	r2, [r7, #24]
 80012dc:	4619      	mov	r1, r3
 80012de:	f7ff fc1d 	bl	8000b1c <lcd_DrawPoint>
}
 80012e2:	bf00      	nop
 80012e4:	3710      	adds	r7, #16
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}

080012ea <lcd_DrawCircle>:

void lcd_DrawCircle(int xc, int yc,uint16_t c,int r, int fill) //ve duong or hinh, c: color
{
 80012ea:	b580      	push	{r7, lr}
 80012ec:	b08a      	sub	sp, #40	; 0x28
 80012ee:	af02      	add	r7, sp, #8
 80012f0:	60f8      	str	r0, [r7, #12]
 80012f2:	60b9      	str	r1, [r7, #8]
 80012f4:	603b      	str	r3, [r7, #0]
 80012f6:	4613      	mov	r3, r2
 80012f8:	80fb      	strh	r3, [r7, #6]
	int x = 0, y = r, yi, d;
 80012fa:	2300      	movs	r3, #0
 80012fc:	61fb      	str	r3, [r7, #28]
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	61bb      	str	r3, [r7, #24]

	d = 3 - 2 * r;
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	005b      	lsls	r3, r3, #1
 8001306:	f1c3 0303 	rsb	r3, r3, #3
 800130a:	613b      	str	r3, [r7, #16]


	if (fill)
 800130c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800130e:	2b00      	cmp	r3, #0
 8001310:	d04f      	beq.n	80013b2 <lcd_DrawCircle+0xc8>
	{
		while (x <= y) {
 8001312:	e029      	b.n	8001368 <lcd_DrawCircle+0x7e>
			for (yi = x; yi <= y; yi++)
 8001314:	69fb      	ldr	r3, [r7, #28]
 8001316:	617b      	str	r3, [r7, #20]
 8001318:	e00a      	b.n	8001330 <lcd_DrawCircle+0x46>
				_draw_circle_8(xc, yc, x, yi, c);
 800131a:	88fb      	ldrh	r3, [r7, #6]
 800131c:	9300      	str	r3, [sp, #0]
 800131e:	697b      	ldr	r3, [r7, #20]
 8001320:	69fa      	ldr	r2, [r7, #28]
 8001322:	68b9      	ldr	r1, [r7, #8]
 8001324:	68f8      	ldr	r0, [r7, #12]
 8001326:	f7ff ff55 	bl	80011d4 <_draw_circle_8>
			for (yi = x; yi <= y; yi++)
 800132a:	697b      	ldr	r3, [r7, #20]
 800132c:	3301      	adds	r3, #1
 800132e:	617b      	str	r3, [r7, #20]
 8001330:	697a      	ldr	r2, [r7, #20]
 8001332:	69bb      	ldr	r3, [r7, #24]
 8001334:	429a      	cmp	r2, r3
 8001336:	ddf0      	ble.n	800131a <lcd_DrawCircle+0x30>

			if (d < 0) {
 8001338:	693b      	ldr	r3, [r7, #16]
 800133a:	2b00      	cmp	r3, #0
 800133c:	da06      	bge.n	800134c <lcd_DrawCircle+0x62>
				d = d + 4 * x + 6;
 800133e:	69fb      	ldr	r3, [r7, #28]
 8001340:	009a      	lsls	r2, r3, #2
 8001342:	693b      	ldr	r3, [r7, #16]
 8001344:	4413      	add	r3, r2
 8001346:	3306      	adds	r3, #6
 8001348:	613b      	str	r3, [r7, #16]
 800134a:	e00a      	b.n	8001362 <lcd_DrawCircle+0x78>
			} else {
				d = d + 4 * (x - y) + 10;
 800134c:	69fa      	ldr	r2, [r7, #28]
 800134e:	69bb      	ldr	r3, [r7, #24]
 8001350:	1ad3      	subs	r3, r2, r3
 8001352:	009a      	lsls	r2, r3, #2
 8001354:	693b      	ldr	r3, [r7, #16]
 8001356:	4413      	add	r3, r2
 8001358:	330a      	adds	r3, #10
 800135a:	613b      	str	r3, [r7, #16]
				y--;
 800135c:	69bb      	ldr	r3, [r7, #24]
 800135e:	3b01      	subs	r3, #1
 8001360:	61bb      	str	r3, [r7, #24]
			}
			x++;
 8001362:	69fb      	ldr	r3, [r7, #28]
 8001364:	3301      	adds	r3, #1
 8001366:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 8001368:	69fa      	ldr	r2, [r7, #28]
 800136a:	69bb      	ldr	r3, [r7, #24]
 800136c:	429a      	cmp	r2, r3
 800136e:	ddd1      	ble.n	8001314 <lcd_DrawCircle+0x2a>
				y--;
			}
			x++;
		}
	}
}
 8001370:	e023      	b.n	80013ba <lcd_DrawCircle+0xd0>
			_draw_circle_8(xc, yc, x, y, c);
 8001372:	88fb      	ldrh	r3, [r7, #6]
 8001374:	9300      	str	r3, [sp, #0]
 8001376:	69bb      	ldr	r3, [r7, #24]
 8001378:	69fa      	ldr	r2, [r7, #28]
 800137a:	68b9      	ldr	r1, [r7, #8]
 800137c:	68f8      	ldr	r0, [r7, #12]
 800137e:	f7ff ff29 	bl	80011d4 <_draw_circle_8>
			if (d < 0) {
 8001382:	693b      	ldr	r3, [r7, #16]
 8001384:	2b00      	cmp	r3, #0
 8001386:	da06      	bge.n	8001396 <lcd_DrawCircle+0xac>
				d = d + 4 * x + 6;
 8001388:	69fb      	ldr	r3, [r7, #28]
 800138a:	009a      	lsls	r2, r3, #2
 800138c:	693b      	ldr	r3, [r7, #16]
 800138e:	4413      	add	r3, r2
 8001390:	3306      	adds	r3, #6
 8001392:	613b      	str	r3, [r7, #16]
 8001394:	e00a      	b.n	80013ac <lcd_DrawCircle+0xc2>
				d = d + 4 * (x - y) + 10;
 8001396:	69fa      	ldr	r2, [r7, #28]
 8001398:	69bb      	ldr	r3, [r7, #24]
 800139a:	1ad3      	subs	r3, r2, r3
 800139c:	009a      	lsls	r2, r3, #2
 800139e:	693b      	ldr	r3, [r7, #16]
 80013a0:	4413      	add	r3, r2
 80013a2:	330a      	adds	r3, #10
 80013a4:	613b      	str	r3, [r7, #16]
				y--;
 80013a6:	69bb      	ldr	r3, [r7, #24]
 80013a8:	3b01      	subs	r3, #1
 80013aa:	61bb      	str	r3, [r7, #24]
			x++;
 80013ac:	69fb      	ldr	r3, [r7, #28]
 80013ae:	3301      	adds	r3, #1
 80013b0:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 80013b2:	69fa      	ldr	r2, [r7, #28]
 80013b4:	69bb      	ldr	r3, [r7, #24]
 80013b6:	429a      	cmp	r2, r3
 80013b8:	dddb      	ble.n	8001372 <lcd_DrawCircle+0x88>
}
 80013ba:	bf00      	nop
 80013bc:	3720      	adds	r7, #32
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
	...

080013c4 <lcd_ShowStr>:

void lcd_ShowStr(uint16_t x, uint16_t y,char *str,uint16_t fc, uint16_t bc,uint8_t sizey,uint8_t mode)
{
 80013c4:	b590      	push	{r4, r7, lr}
 80013c6:	b08b      	sub	sp, #44	; 0x2c
 80013c8:	af04      	add	r7, sp, #16
 80013ca:	60ba      	str	r2, [r7, #8]
 80013cc:	461a      	mov	r2, r3
 80013ce:	4603      	mov	r3, r0
 80013d0:	81fb      	strh	r3, [r7, #14]
 80013d2:	460b      	mov	r3, r1
 80013d4:	81bb      	strh	r3, [r7, #12]
 80013d6:	4613      	mov	r3, r2
 80013d8:	80fb      	strh	r3, [r7, #6]
	uint16_t x0=x;
 80013da:	89fb      	ldrh	r3, [r7, #14]
 80013dc:	82bb      	strh	r3, [r7, #20]
  uint8_t bHz=0;
 80013de:	2300      	movs	r3, #0
 80013e0:	75fb      	strb	r3, [r7, #23]
	while(*str!=0)
 80013e2:	e048      	b.n	8001476 <lcd_ShowStr+0xb2>
	{
		if(!bHz)
 80013e4:	7dfb      	ldrb	r3, [r7, #23]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d145      	bne.n	8001476 <lcd_ShowStr+0xb2>
		{
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 80013ea:	89fa      	ldrh	r2, [r7, #14]
 80013ec:	4b26      	ldr	r3, [pc, #152]	; (8001488 <lcd_ShowStr+0xc4>)
 80013ee:	881b      	ldrh	r3, [r3, #0]
 80013f0:	4619      	mov	r1, r3
 80013f2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80013f6:	085b      	lsrs	r3, r3, #1
 80013f8:	b2db      	uxtb	r3, r3
 80013fa:	1acb      	subs	r3, r1, r3
 80013fc:	429a      	cmp	r2, r3
 80013fe:	dc3f      	bgt.n	8001480 <lcd_ShowStr+0xbc>
 8001400:	89ba      	ldrh	r2, [r7, #12]
 8001402:	4b21      	ldr	r3, [pc, #132]	; (8001488 <lcd_ShowStr+0xc4>)
 8001404:	885b      	ldrh	r3, [r3, #2]
 8001406:	4619      	mov	r1, r3
 8001408:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800140c:	1acb      	subs	r3, r1, r3
 800140e:	429a      	cmp	r2, r3
 8001410:	dc36      	bgt.n	8001480 <lcd_ShowStr+0xbc>
			if(*str>0x80)bHz=1;
 8001412:	68bb      	ldr	r3, [r7, #8]
 8001414:	781b      	ldrb	r3, [r3, #0]
 8001416:	2b80      	cmp	r3, #128	; 0x80
 8001418:	d902      	bls.n	8001420 <lcd_ShowStr+0x5c>
 800141a:	2301      	movs	r3, #1
 800141c:	75fb      	strb	r3, [r7, #23]
 800141e:	e02a      	b.n	8001476 <lcd_ShowStr+0xb2>
			else
			{
				if(*str==0x0D)
 8001420:	68bb      	ldr	r3, [r7, #8]
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	2b0d      	cmp	r3, #13
 8001426:	d10b      	bne.n	8001440 <lcd_ShowStr+0x7c>
				{
					y+=sizey;
 8001428:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800142c:	b29a      	uxth	r2, r3
 800142e:	89bb      	ldrh	r3, [r7, #12]
 8001430:	4413      	add	r3, r2
 8001432:	81bb      	strh	r3, [r7, #12]
					x=x0;
 8001434:	8abb      	ldrh	r3, [r7, #20]
 8001436:	81fb      	strh	r3, [r7, #14]
					str++;
 8001438:	68bb      	ldr	r3, [r7, #8]
 800143a:	3301      	adds	r3, #1
 800143c:	60bb      	str	r3, [r7, #8]
 800143e:	e017      	b.n	8001470 <lcd_ShowStr+0xac>
				}else
				{
					lcd_ShowChar(x,y,*str,fc,bc,sizey,mode);
 8001440:	68bb      	ldr	r3, [r7, #8]
 8001442:	781a      	ldrb	r2, [r3, #0]
 8001444:	88fc      	ldrh	r4, [r7, #6]
 8001446:	89b9      	ldrh	r1, [r7, #12]
 8001448:	89f8      	ldrh	r0, [r7, #14]
 800144a:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800144e:	9302      	str	r3, [sp, #8]
 8001450:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001454:	9301      	str	r3, [sp, #4]
 8001456:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001458:	9300      	str	r3, [sp, #0]
 800145a:	4623      	mov	r3, r4
 800145c:	f7ff fb76 	bl	8000b4c <lcd_ShowChar>
					x+=sizey/2;
 8001460:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001464:	085b      	lsrs	r3, r3, #1
 8001466:	b2db      	uxtb	r3, r3
 8001468:	b29a      	uxth	r2, r3
 800146a:	89fb      	ldrh	r3, [r7, #14]
 800146c:	4413      	add	r3, r2
 800146e:	81fb      	strh	r3, [r7, #14]
				}
			  str++;
 8001470:	68bb      	ldr	r3, [r7, #8]
 8001472:	3301      	adds	r3, #1
 8001474:	60bb      	str	r3, [r7, #8]
	while(*str!=0)
 8001476:	68bb      	ldr	r3, [r7, #8]
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d1b2      	bne.n	80013e4 <lcd_ShowStr+0x20>
 800147e:	e000      	b.n	8001482 <lcd_ShowStr+0xbe>
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 8001480:	bf00      	nop
			}
		}
	}
}
 8001482:	371c      	adds	r7, #28
 8001484:	46bd      	mov	sp, r7
 8001486:	bd90      	pop	{r4, r7, pc}
 8001488:	20000108 	.word	0x20000108

0800148c <lcd_StrCenter>:

void lcd_StrCenter(uint16_t x, uint16_t y,char *str,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b08a      	sub	sp, #40	; 0x28
 8001490:	af04      	add	r7, sp, #16
 8001492:	60ba      	str	r2, [r7, #8]
 8001494:	461a      	mov	r2, r3
 8001496:	4603      	mov	r3, r0
 8001498:	81fb      	strh	r3, [r7, #14]
 800149a:	460b      	mov	r3, r1
 800149c:	81bb      	strh	r3, [r7, #12]
 800149e:	4613      	mov	r3, r2
 80014a0:	80fb      	strh	r3, [r7, #6]
	uint16_t len=strlen((const char *)str);
 80014a2:	68b8      	ldr	r0, [r7, #8]
 80014a4:	f7fe fe90 	bl	80001c8 <strlen>
 80014a8:	4603      	mov	r3, r0
 80014aa:	82fb      	strh	r3, [r7, #22]
	uint16_t x1=(lcddev.width-len*8)/2;
 80014ac:	4b0f      	ldr	r3, [pc, #60]	; (80014ec <lcd_StrCenter+0x60>)
 80014ae:	881b      	ldrh	r3, [r3, #0]
 80014b0:	461a      	mov	r2, r3
 80014b2:	8afb      	ldrh	r3, [r7, #22]
 80014b4:	00db      	lsls	r3, r3, #3
 80014b6:	1ad3      	subs	r3, r2, r3
 80014b8:	0fda      	lsrs	r2, r3, #31
 80014ba:	4413      	add	r3, r2
 80014bc:	105b      	asrs	r3, r3, #1
 80014be:	82bb      	strh	r3, [r7, #20]
	lcd_ShowStr(x+x1,y,str,fc,bc,sizey,mode);
 80014c0:	89fa      	ldrh	r2, [r7, #14]
 80014c2:	8abb      	ldrh	r3, [r7, #20]
 80014c4:	4413      	add	r3, r2
 80014c6:	b298      	uxth	r0, r3
 80014c8:	88fa      	ldrh	r2, [r7, #6]
 80014ca:	89b9      	ldrh	r1, [r7, #12]
 80014cc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80014d0:	9302      	str	r3, [sp, #8]
 80014d2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80014d6:	9301      	str	r3, [sp, #4]
 80014d8:	8c3b      	ldrh	r3, [r7, #32]
 80014da:	9300      	str	r3, [sp, #0]
 80014dc:	4613      	mov	r3, r2
 80014de:	68ba      	ldr	r2, [r7, #8]
 80014e0:	f7ff ff70 	bl	80013c4 <lcd_ShowStr>
}
 80014e4:	bf00      	nop
 80014e6:	3718      	adds	r7, #24
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	20000108 	.word	0x20000108

080014f0 <led7_init>:
/**
  * @brief  Init led 7 segment
  * @param  None
  * @retval None
  */
void led7_init(){
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 80014f4:	2201      	movs	r2, #1
 80014f6:	2140      	movs	r1, #64	; 0x40
 80014f8:	4802      	ldr	r0, [pc, #8]	; (8001504 <led7_init+0x14>)
 80014fa:	f001 fbc7 	bl	8002c8c <HAL_GPIO_WritePin>
}
 80014fe:	bf00      	nop
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	40021800 	.word	0x40021800

08001508 <led7_Scan>:
  * @brief  Scan led 7 segment
  * @param  None
  * @note  	Call in 1ms interrupt
  * @retval None
  */
void led7_Scan(){
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 800150c:	4b3f      	ldr	r3, [pc, #252]	; (800160c <led7_Scan+0x104>)
 800150e:	881b      	ldrh	r3, [r3, #0]
 8001510:	b2db      	uxtb	r3, r3
 8001512:	b29a      	uxth	r2, r3
 8001514:	4b3d      	ldr	r3, [pc, #244]	; (800160c <led7_Scan+0x104>)
 8001516:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led7seg[led7_index] << 8;
 8001518:	4b3d      	ldr	r3, [pc, #244]	; (8001610 <led7_Scan+0x108>)
 800151a:	881b      	ldrh	r3, [r3, #0]
 800151c:	461a      	mov	r2, r3
 800151e:	4b3d      	ldr	r3, [pc, #244]	; (8001614 <led7_Scan+0x10c>)
 8001520:	5c9b      	ldrb	r3, [r3, r2]
 8001522:	021b      	lsls	r3, r3, #8
 8001524:	b21a      	sxth	r2, r3
 8001526:	4b39      	ldr	r3, [pc, #228]	; (800160c <led7_Scan+0x104>)
 8001528:	881b      	ldrh	r3, [r3, #0]
 800152a:	b21b      	sxth	r3, r3
 800152c:	4313      	orrs	r3, r2
 800152e:	b21b      	sxth	r3, r3
 8001530:	b29a      	uxth	r2, r3
 8001532:	4b36      	ldr	r3, [pc, #216]	; (800160c <led7_Scan+0x104>)
 8001534:	801a      	strh	r2, [r3, #0]
	switch(led7_index){
 8001536:	4b36      	ldr	r3, [pc, #216]	; (8001610 <led7_Scan+0x108>)
 8001538:	881b      	ldrh	r3, [r3, #0]
 800153a:	2b03      	cmp	r3, #3
 800153c:	d846      	bhi.n	80015cc <led7_Scan+0xc4>
 800153e:	a201      	add	r2, pc, #4	; (adr r2, 8001544 <led7_Scan+0x3c>)
 8001540:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001544:	08001555 	.word	0x08001555
 8001548:	08001573 	.word	0x08001573
 800154c:	08001591 	.word	0x08001591
 8001550:	080015af 	.word	0x080015af
	case 0:
		spi_buffer |= 0x00b0;
 8001554:	4b2d      	ldr	r3, [pc, #180]	; (800160c <led7_Scan+0x104>)
 8001556:	881b      	ldrh	r3, [r3, #0]
 8001558:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800155c:	b29a      	uxth	r2, r3
 800155e:	4b2b      	ldr	r3, [pc, #172]	; (800160c <led7_Scan+0x104>)
 8001560:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;
 8001562:	4b2a      	ldr	r3, [pc, #168]	; (800160c <led7_Scan+0x104>)
 8001564:	881b      	ldrh	r3, [r3, #0]
 8001566:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800156a:	b29a      	uxth	r2, r3
 800156c:	4b27      	ldr	r3, [pc, #156]	; (800160c <led7_Scan+0x104>)
 800156e:	801a      	strh	r2, [r3, #0]
		break;
 8001570:	e02d      	b.n	80015ce <led7_Scan+0xc6>
	case 1:
		spi_buffer |= 0x00d0;
 8001572:	4b26      	ldr	r3, [pc, #152]	; (800160c <led7_Scan+0x104>)
 8001574:	881b      	ldrh	r3, [r3, #0]
 8001576:	f043 03d0 	orr.w	r3, r3, #208	; 0xd0
 800157a:	b29a      	uxth	r2, r3
 800157c:	4b23      	ldr	r3, [pc, #140]	; (800160c <led7_Scan+0x104>)
 800157e:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;
 8001580:	4b22      	ldr	r3, [pc, #136]	; (800160c <led7_Scan+0x104>)
 8001582:	881b      	ldrh	r3, [r3, #0]
 8001584:	f023 0320 	bic.w	r3, r3, #32
 8001588:	b29a      	uxth	r2, r3
 800158a:	4b20      	ldr	r3, [pc, #128]	; (800160c <led7_Scan+0x104>)
 800158c:	801a      	strh	r2, [r3, #0]
		break;
 800158e:	e01e      	b.n	80015ce <led7_Scan+0xc6>
	case 2:
		spi_buffer |= 0x00e0;
 8001590:	4b1e      	ldr	r3, [pc, #120]	; (800160c <led7_Scan+0x104>)
 8001592:	881b      	ldrh	r3, [r3, #0]
 8001594:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 8001598:	b29a      	uxth	r2, r3
 800159a:	4b1c      	ldr	r3, [pc, #112]	; (800160c <led7_Scan+0x104>)
 800159c:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;
 800159e:	4b1b      	ldr	r3, [pc, #108]	; (800160c <led7_Scan+0x104>)
 80015a0:	881b      	ldrh	r3, [r3, #0]
 80015a2:	f023 0310 	bic.w	r3, r3, #16
 80015a6:	b29a      	uxth	r2, r3
 80015a8:	4b18      	ldr	r3, [pc, #96]	; (800160c <led7_Scan+0x104>)
 80015aa:	801a      	strh	r2, [r3, #0]
		break;
 80015ac:	e00f      	b.n	80015ce <led7_Scan+0xc6>
	case 3:
		spi_buffer |= 0x0070;
 80015ae:	4b17      	ldr	r3, [pc, #92]	; (800160c <led7_Scan+0x104>)
 80015b0:	881b      	ldrh	r3, [r3, #0]
 80015b2:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 80015b6:	b29a      	uxth	r2, r3
 80015b8:	4b14      	ldr	r3, [pc, #80]	; (800160c <led7_Scan+0x104>)
 80015ba:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;
 80015bc:	4b13      	ldr	r3, [pc, #76]	; (800160c <led7_Scan+0x104>)
 80015be:	881b      	ldrh	r3, [r3, #0]
 80015c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80015c4:	b29a      	uxth	r2, r3
 80015c6:	4b11      	ldr	r3, [pc, #68]	; (800160c <led7_Scan+0x104>)
 80015c8:	801a      	strh	r2, [r3, #0]
		break;
 80015ca:	e000      	b.n	80015ce <led7_Scan+0xc6>
	default:
		break;
 80015cc:	bf00      	nop
	}
	led7_index = (led7_index + 1)%4;
 80015ce:	4b10      	ldr	r3, [pc, #64]	; (8001610 <led7_Scan+0x108>)
 80015d0:	881b      	ldrh	r3, [r3, #0]
 80015d2:	3301      	adds	r3, #1
 80015d4:	425a      	negs	r2, r3
 80015d6:	f003 0303 	and.w	r3, r3, #3
 80015da:	f002 0203 	and.w	r2, r2, #3
 80015de:	bf58      	it	pl
 80015e0:	4253      	negpl	r3, r2
 80015e2:	b29a      	uxth	r2, r3
 80015e4:	4b0a      	ldr	r3, [pc, #40]	; (8001610 <led7_Scan+0x108>)
 80015e6:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 80015e8:	2200      	movs	r2, #0
 80015ea:	2140      	movs	r1, #64	; 0x40
 80015ec:	480a      	ldr	r0, [pc, #40]	; (8001618 <led7_Scan+0x110>)
 80015ee:	f001 fb4d 	bl	8002c8c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*)&spi_buffer, 2, 1);
 80015f2:	2301      	movs	r3, #1
 80015f4:	2202      	movs	r2, #2
 80015f6:	4905      	ldr	r1, [pc, #20]	; (800160c <led7_Scan+0x104>)
 80015f8:	4808      	ldr	r0, [pc, #32]	; (800161c <led7_Scan+0x114>)
 80015fa:	f002 f844 	bl	8003686 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 80015fe:	2201      	movs	r2, #1
 8001600:	2140      	movs	r1, #64	; 0x40
 8001602:	4805      	ldr	r0, [pc, #20]	; (8001618 <led7_Scan+0x110>)
 8001604:	f001 fb42 	bl	8002c8c <HAL_GPIO_WritePin>
}
 8001608:	bf00      	nop
 800160a:	bd80      	pop	{r7, pc}
 800160c:	2000001c 	.word	0x2000001c
 8001610:	2000006c 	.word	0x2000006c
 8001614:	20000018 	.word	0x20000018
 8001618:	40021800 	.word	0x40021800
 800161c:	20000144 	.word	0x20000144

08001620 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001624:	f000 ffee 	bl	8002604 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001628:	f000 f820 	bl	800166c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800162c:	f7ff f898 	bl	8000760 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001630:	f000 fd32 	bl	8002098 <MX_TIM2_Init>
  MX_SPI1_Init();
 8001634:	f000 f94c 	bl	80018d0 <MX_SPI1_Init>
  MX_FSMC_Init();
 8001638:	f7fe ffc2 	bl	80005c0 <MX_FSMC_Init>
  /* USER CODE BEGIN 2 */
  system_init();
 800163c:	f000 f880 	bl	8001740 <system_init>
  lcd_Clear(WHITE);
 8001640:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001644:	f7ff fa02 	bl	8000a4c <lcd_Clear>
  //test_lcd();
  InitLCD();
 8001648:	f000 f89a 	bl	8001780 <InitLCD>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  while(!flag_timer2);
 800164c:	bf00      	nop
 800164e:	4b06      	ldr	r3, [pc, #24]	; (8001668 <main+0x48>)
 8001650:	881b      	ldrh	r3, [r3, #0]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d0fb      	beq.n	800164e <main+0x2e>
	  flag_timer2 = 0;
 8001656:	4b04      	ldr	r3, [pc, #16]	; (8001668 <main+0x48>)
 8001658:	2200      	movs	r2, #0
 800165a:	801a      	strh	r2, [r3, #0]
	  button_Scan();
 800165c:	f7fe ff44 	bl	80004e8 <button_Scan>
	  //test_button();
	  //test_LedDebug();
	  //testStart();
	  system_fsm();
 8001660:	f000 fa10 	bl	8001a84 <system_fsm>
	  while(!flag_timer2);
 8001664:	e7f2      	b.n	800164c <main+0x2c>
 8001666:	bf00      	nop
 8001668:	2000006e 	.word	0x2000006e

0800166c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b094      	sub	sp, #80	; 0x50
 8001670:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001672:	f107 0320 	add.w	r3, r7, #32
 8001676:	2230      	movs	r2, #48	; 0x30
 8001678:	2100      	movs	r1, #0
 800167a:	4618      	mov	r0, r3
 800167c:	f003 fadc 	bl	8004c38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001680:	f107 030c 	add.w	r3, r7, #12
 8001684:	2200      	movs	r2, #0
 8001686:	601a      	str	r2, [r3, #0]
 8001688:	605a      	str	r2, [r3, #4]
 800168a:	609a      	str	r2, [r3, #8]
 800168c:	60da      	str	r2, [r3, #12]
 800168e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001690:	2300      	movs	r3, #0
 8001692:	60bb      	str	r3, [r7, #8]
 8001694:	4b28      	ldr	r3, [pc, #160]	; (8001738 <SystemClock_Config+0xcc>)
 8001696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001698:	4a27      	ldr	r2, [pc, #156]	; (8001738 <SystemClock_Config+0xcc>)
 800169a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800169e:	6413      	str	r3, [r2, #64]	; 0x40
 80016a0:	4b25      	ldr	r3, [pc, #148]	; (8001738 <SystemClock_Config+0xcc>)
 80016a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016a8:	60bb      	str	r3, [r7, #8]
 80016aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016ac:	2300      	movs	r3, #0
 80016ae:	607b      	str	r3, [r7, #4]
 80016b0:	4b22      	ldr	r3, [pc, #136]	; (800173c <SystemClock_Config+0xd0>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4a21      	ldr	r2, [pc, #132]	; (800173c <SystemClock_Config+0xd0>)
 80016b6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016ba:	6013      	str	r3, [r2, #0]
 80016bc:	4b1f      	ldr	r3, [pc, #124]	; (800173c <SystemClock_Config+0xd0>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016c4:	607b      	str	r3, [r7, #4]
 80016c6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016c8:	2302      	movs	r3, #2
 80016ca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016cc:	2301      	movs	r3, #1
 80016ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016d0:	2310      	movs	r3, #16
 80016d2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016d4:	2302      	movs	r3, #2
 80016d6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80016d8:	2300      	movs	r3, #0
 80016da:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80016dc:	2308      	movs	r3, #8
 80016de:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80016e0:	23a8      	movs	r3, #168	; 0xa8
 80016e2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016e4:	2302      	movs	r3, #2
 80016e6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80016e8:	2304      	movs	r3, #4
 80016ea:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016ec:	f107 0320 	add.w	r3, r7, #32
 80016f0:	4618      	mov	r0, r3
 80016f2:	f001 faff 	bl	8002cf4 <HAL_RCC_OscConfig>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d001      	beq.n	8001700 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80016fc:	f000 f878 	bl	80017f0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001700:	230f      	movs	r3, #15
 8001702:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001704:	2302      	movs	r3, #2
 8001706:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001708:	2300      	movs	r3, #0
 800170a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800170c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001710:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001712:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001716:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001718:	f107 030c 	add.w	r3, r7, #12
 800171c:	2105      	movs	r1, #5
 800171e:	4618      	mov	r0, r3
 8001720:	f001 fd60 	bl	80031e4 <HAL_RCC_ClockConfig>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d001      	beq.n	800172e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800172a:	f000 f861 	bl	80017f0 <Error_Handler>
  }
}
 800172e:	bf00      	nop
 8001730:	3750      	adds	r7, #80	; 0x50
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	40023800 	.word	0x40023800
 800173c:	40007000 	.word	0x40007000

08001740 <system_init>:

/* USER CODE BEGIN 4 */
void system_init(){
 8001740:	b580      	push	{r7, lr}
 8001742:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(OUTPUT_Y0_GPIO_Port, OUTPUT_Y0_Pin, 0);
 8001744:	2200      	movs	r2, #0
 8001746:	2120      	movs	r1, #32
 8001748:	480c      	ldr	r0, [pc, #48]	; (800177c <system_init+0x3c>)
 800174a:	f001 fa9f 	bl	8002c8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUTPUT_Y1_GPIO_Port, OUTPUT_Y1_Pin, 0);
 800174e:	2200      	movs	r2, #0
 8001750:	2140      	movs	r1, #64	; 0x40
 8001752:	480a      	ldr	r0, [pc, #40]	; (800177c <system_init+0x3c>)
 8001754:	f001 fa9a 	bl	8002c8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, 0);
 8001758:	2200      	movs	r2, #0
 800175a:	2110      	movs	r1, #16
 800175c:	4807      	ldr	r0, [pc, #28]	; (800177c <system_init+0x3c>)
 800175e:	f001 fa95 	bl	8002c8c <HAL_GPIO_WritePin>
	  timer_init();
 8001762:	f000 f84b 	bl	80017fc <timer_init>
	  led7_init();
 8001766:	f7ff fec3 	bl	80014f0 <led7_init>
	  button_init();
 800176a:	f7fe feb1 	bl	80004d0 <button_init>
	  lcd_init();
 800176e:	f7ff fbd1 	bl	8000f14 <lcd_init>
	  setTimer2(50);
 8001772:	2032      	movs	r0, #50	; 0x32
 8001774:	f000 f84c 	bl	8001810 <setTimer2>
}
 8001778:	bf00      	nop
 800177a:	bd80      	pop	{r7, pc}
 800177c:	40021000 	.word	0x40021000

08001780 <InitLCD>:
	lcd_ShowPicture(80, 200, 90, 90, gImage_logo);
}



void InitLCD() {
 8001780:	b580      	push	{r7, lr}
 8001782:	b084      	sub	sp, #16
 8001784:	af04      	add	r7, sp, #16
	lcd_Fill(0, 0, 240, 40, BLUE);
 8001786:	231f      	movs	r3, #31
 8001788:	9300      	str	r3, [sp, #0]
 800178a:	2328      	movs	r3, #40	; 0x28
 800178c:	22f0      	movs	r2, #240	; 0xf0
 800178e:	2100      	movs	r1, #0
 8001790:	2000      	movs	r0, #0
 8001792:	f7ff f98d 	bl	8000ab0 <lcd_Fill>
	lcd_StrCenter(0, 8, "Traffic Transportation !!!", RED, BLUE, 16, 1);
 8001796:	2301      	movs	r3, #1
 8001798:	9302      	str	r3, [sp, #8]
 800179a:	2310      	movs	r3, #16
 800179c:	9301      	str	r3, [sp, #4]
 800179e:	231f      	movs	r3, #31
 80017a0:	9300      	str	r3, [sp, #0]
 80017a2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80017a6:	4a0f      	ldr	r2, [pc, #60]	; (80017e4 <InitLCD+0x64>)
 80017a8:	2108      	movs	r1, #8
 80017aa:	2000      	movs	r0, #0
 80017ac:	f7ff fe6e 	bl	800148c <lcd_StrCenter>
	lcd_StrCenter(-20, 80, "START SYSTEM", RED, BLUE, 24, 1);
 80017b0:	2301      	movs	r3, #1
 80017b2:	9302      	str	r3, [sp, #8]
 80017b4:	2318      	movs	r3, #24
 80017b6:	9301      	str	r3, [sp, #4]
 80017b8:	231f      	movs	r3, #31
 80017ba:	9300      	str	r3, [sp, #0]
 80017bc:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80017c0:	4a09      	ldr	r2, [pc, #36]	; (80017e8 <InitLCD+0x68>)
 80017c2:	2150      	movs	r1, #80	; 0x50
 80017c4:	f64f 70ec 	movw	r0, #65516	; 0xffec
 80017c8:	f7ff fe60 	bl	800148c <lcd_StrCenter>
	lcd_ShowPicture(80, 200, 90, 90, gImage_logo);
 80017cc:	4b07      	ldr	r3, [pc, #28]	; (80017ec <InitLCD+0x6c>)
 80017ce:	9300      	str	r3, [sp, #0]
 80017d0:	235a      	movs	r3, #90	; 0x5a
 80017d2:	225a      	movs	r2, #90	; 0x5a
 80017d4:	21c8      	movs	r1, #200	; 0xc8
 80017d6:	2050      	movs	r0, #80	; 0x50
 80017d8:	f7ff fb22 	bl	8000e20 <lcd_ShowPicture>
}
 80017dc:	bf00      	nop
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	08004c60 	.word	0x08004c60
 80017e8:	08004c8c 	.word	0x08004c8c
 80017ec:	08007c60 	.word	0x08007c60

080017f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017f4:	b672      	cpsid	i
}
 80017f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017f8:	e7fe      	b.n	80017f8 <Error_Handler+0x8>
	...

080017fc <timer_init>:
/**
  * @brief  Init timer interrupt
  * @param  None
  * @retval None
  */
void timer_init(){
 80017fc:	b580      	push	{r7, lr}
 80017fe:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8001800:	4802      	ldr	r0, [pc, #8]	; (800180c <timer_init+0x10>)
 8001802:	f002 fcf3 	bl	80041ec <HAL_TIM_Base_Start_IT>
}
 8001806:	bf00      	nop
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	2000019c 	.word	0x2000019c

08001810 <setTimer2>:
/**
  * @brief  Set duration of software timer interrupt
  * @param  duration Duration of software timer interrupt
  * @retval None
  */
void setTimer2(uint16_t duration){
 8001810:	b480      	push	{r7}
 8001812:	b083      	sub	sp, #12
 8001814:	af00      	add	r7, sp, #0
 8001816:	4603      	mov	r3, r0
 8001818:	80fb      	strh	r3, [r7, #6]
	timer2_MUL = duration/TIMER_CYCLE_2;
 800181a:	4a08      	ldr	r2, [pc, #32]	; (800183c <setTimer2+0x2c>)
 800181c:	88fb      	ldrh	r3, [r7, #6]
 800181e:	8013      	strh	r3, [r2, #0]
	timer2_counter = timer2_MUL;
 8001820:	4b06      	ldr	r3, [pc, #24]	; (800183c <setTimer2+0x2c>)
 8001822:	881a      	ldrh	r2, [r3, #0]
 8001824:	4b06      	ldr	r3, [pc, #24]	; (8001840 <setTimer2+0x30>)
 8001826:	801a      	strh	r2, [r3, #0]
	flag_timer2 = 0;
 8001828:	4b06      	ldr	r3, [pc, #24]	; (8001844 <setTimer2+0x34>)
 800182a:	2200      	movs	r2, #0
 800182c:	801a      	strh	r2, [r3, #0]


//
//	count[index] = timer2_MUL;
//	flag[index] = 0;
}
 800182e:	bf00      	nop
 8001830:	370c      	adds	r7, #12
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr
 800183a:	bf00      	nop
 800183c:	20000072 	.word	0x20000072
 8001840:	20000070 	.word	0x20000070
 8001844:	2000006e 	.word	0x2000006e

08001848 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Timer interrupt routine
  * @param  htim TIM Base handle
  * @note	This callback function is called by system
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001858:	d12b      	bne.n	80018b2 <HAL_TIM_PeriodElapsedCallback+0x6a>
		if(timer2_counter > 0){
 800185a:	4b18      	ldr	r3, [pc, #96]	; (80018bc <HAL_TIM_PeriodElapsedCallback+0x74>)
 800185c:	881b      	ldrh	r3, [r3, #0]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d010      	beq.n	8001884 <HAL_TIM_PeriodElapsedCallback+0x3c>
			timer2_counter--;
 8001862:	4b16      	ldr	r3, [pc, #88]	; (80018bc <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001864:	881b      	ldrh	r3, [r3, #0]
 8001866:	3b01      	subs	r3, #1
 8001868:	b29a      	uxth	r2, r3
 800186a:	4b14      	ldr	r3, [pc, #80]	; (80018bc <HAL_TIM_PeriodElapsedCallback+0x74>)
 800186c:	801a      	strh	r2, [r3, #0]
			if(timer2_counter == 0) {
 800186e:	4b13      	ldr	r3, [pc, #76]	; (80018bc <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001870:	881b      	ldrh	r3, [r3, #0]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d106      	bne.n	8001884 <HAL_TIM_PeriodElapsedCallback+0x3c>
				flag_timer2 = 1;
 8001876:	4b12      	ldr	r3, [pc, #72]	; (80018c0 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8001878:	2201      	movs	r2, #1
 800187a:	801a      	strh	r2, [r3, #0]
				timer2_counter = timer2_MUL;
 800187c:	4b11      	ldr	r3, [pc, #68]	; (80018c4 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800187e:	881a      	ldrh	r2, [r3, #0]
 8001880:	4b0e      	ldr	r3, [pc, #56]	; (80018bc <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001882:	801a      	strh	r2, [r3, #0]
			}
		}
		if(timer3_counter > 0){
 8001884:	4b10      	ldr	r3, [pc, #64]	; (80018c8 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001886:	881b      	ldrh	r3, [r3, #0]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d010      	beq.n	80018ae <HAL_TIM_PeriodElapsedCallback+0x66>
			timer3_counter--;
 800188c:	4b0e      	ldr	r3, [pc, #56]	; (80018c8 <HAL_TIM_PeriodElapsedCallback+0x80>)
 800188e:	881b      	ldrh	r3, [r3, #0]
 8001890:	3b01      	subs	r3, #1
 8001892:	b29a      	uxth	r2, r3
 8001894:	4b0c      	ldr	r3, [pc, #48]	; (80018c8 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001896:	801a      	strh	r2, [r3, #0]
			if(timer3_counter == 0) {
 8001898:	4b0b      	ldr	r3, [pc, #44]	; (80018c8 <HAL_TIM_PeriodElapsedCallback+0x80>)
 800189a:	881b      	ldrh	r3, [r3, #0]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d106      	bne.n	80018ae <HAL_TIM_PeriodElapsedCallback+0x66>
				flag_timer3 = 1;
 80018a0:	4b0a      	ldr	r3, [pc, #40]	; (80018cc <HAL_TIM_PeriodElapsedCallback+0x84>)
 80018a2:	2201      	movs	r2, #1
 80018a4:	801a      	strh	r2, [r3, #0]
				timer3_counter = timer2_MUL;
 80018a6:	4b07      	ldr	r3, [pc, #28]	; (80018c4 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80018a8:	881a      	ldrh	r2, [r3, #0]
 80018aa:	4b07      	ldr	r3, [pc, #28]	; (80018c8 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80018ac:	801a      	strh	r2, [r3, #0]
			}
		}

		// 1ms interrupt here
		led7_Scan();
 80018ae:	f7ff fe2b 	bl	8001508 <led7_Scan>
	}
}
 80018b2:	bf00      	nop
 80018b4:	3708      	adds	r7, #8
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	20000070 	.word	0x20000070
 80018c0:	2000006e 	.word	0x2000006e
 80018c4:	20000072 	.word	0x20000072
 80018c8:	20000076 	.word	0x20000076
 80018cc:	20000074 	.word	0x20000074

080018d0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80018d4:	4b17      	ldr	r3, [pc, #92]	; (8001934 <MX_SPI1_Init+0x64>)
 80018d6:	4a18      	ldr	r2, [pc, #96]	; (8001938 <MX_SPI1_Init+0x68>)
 80018d8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80018da:	4b16      	ldr	r3, [pc, #88]	; (8001934 <MX_SPI1_Init+0x64>)
 80018dc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80018e0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80018e2:	4b14      	ldr	r3, [pc, #80]	; (8001934 <MX_SPI1_Init+0x64>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80018e8:	4b12      	ldr	r3, [pc, #72]	; (8001934 <MX_SPI1_Init+0x64>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018ee:	4b11      	ldr	r3, [pc, #68]	; (8001934 <MX_SPI1_Init+0x64>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018f4:	4b0f      	ldr	r3, [pc, #60]	; (8001934 <MX_SPI1_Init+0x64>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80018fa:	4b0e      	ldr	r3, [pc, #56]	; (8001934 <MX_SPI1_Init+0x64>)
 80018fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001900:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001902:	4b0c      	ldr	r3, [pc, #48]	; (8001934 <MX_SPI1_Init+0x64>)
 8001904:	2200      	movs	r2, #0
 8001906:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001908:	4b0a      	ldr	r3, [pc, #40]	; (8001934 <MX_SPI1_Init+0x64>)
 800190a:	2200      	movs	r2, #0
 800190c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800190e:	4b09      	ldr	r3, [pc, #36]	; (8001934 <MX_SPI1_Init+0x64>)
 8001910:	2200      	movs	r2, #0
 8001912:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001914:	4b07      	ldr	r3, [pc, #28]	; (8001934 <MX_SPI1_Init+0x64>)
 8001916:	2200      	movs	r2, #0
 8001918:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800191a:	4b06      	ldr	r3, [pc, #24]	; (8001934 <MX_SPI1_Init+0x64>)
 800191c:	220a      	movs	r2, #10
 800191e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001920:	4804      	ldr	r0, [pc, #16]	; (8001934 <MX_SPI1_Init+0x64>)
 8001922:	f001 fe27 	bl	8003574 <HAL_SPI_Init>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d001      	beq.n	8001930 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800192c:	f7ff ff60 	bl	80017f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001930:	bf00      	nop
 8001932:	bd80      	pop	{r7, pc}
 8001934:	20000144 	.word	0x20000144
 8001938:	40013000 	.word	0x40013000

0800193c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b08a      	sub	sp, #40	; 0x28
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001944:	f107 0314 	add.w	r3, r7, #20
 8001948:	2200      	movs	r2, #0
 800194a:	601a      	str	r2, [r3, #0]
 800194c:	605a      	str	r2, [r3, #4]
 800194e:	609a      	str	r2, [r3, #8]
 8001950:	60da      	str	r2, [r3, #12]
 8001952:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a19      	ldr	r2, [pc, #100]	; (80019c0 <HAL_SPI_MspInit+0x84>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d12b      	bne.n	80019b6 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800195e:	2300      	movs	r3, #0
 8001960:	613b      	str	r3, [r7, #16]
 8001962:	4b18      	ldr	r3, [pc, #96]	; (80019c4 <HAL_SPI_MspInit+0x88>)
 8001964:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001966:	4a17      	ldr	r2, [pc, #92]	; (80019c4 <HAL_SPI_MspInit+0x88>)
 8001968:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800196c:	6453      	str	r3, [r2, #68]	; 0x44
 800196e:	4b15      	ldr	r3, [pc, #84]	; (80019c4 <HAL_SPI_MspInit+0x88>)
 8001970:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001972:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001976:	613b      	str	r3, [r7, #16]
 8001978:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800197a:	2300      	movs	r3, #0
 800197c:	60fb      	str	r3, [r7, #12]
 800197e:	4b11      	ldr	r3, [pc, #68]	; (80019c4 <HAL_SPI_MspInit+0x88>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001982:	4a10      	ldr	r2, [pc, #64]	; (80019c4 <HAL_SPI_MspInit+0x88>)
 8001984:	f043 0302 	orr.w	r3, r3, #2
 8001988:	6313      	str	r3, [r2, #48]	; 0x30
 800198a:	4b0e      	ldr	r3, [pc, #56]	; (80019c4 <HAL_SPI_MspInit+0x88>)
 800198c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800198e:	f003 0302 	and.w	r3, r3, #2
 8001992:	60fb      	str	r3, [r7, #12]
 8001994:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001996:	2338      	movs	r3, #56	; 0x38
 8001998:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800199a:	2302      	movs	r3, #2
 800199c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800199e:	2300      	movs	r3, #0
 80019a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019a2:	2303      	movs	r3, #3
 80019a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80019a6:	2305      	movs	r3, #5
 80019a8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019aa:	f107 0314 	add.w	r3, r7, #20
 80019ae:	4619      	mov	r1, r3
 80019b0:	4805      	ldr	r0, [pc, #20]	; (80019c8 <HAL_SPI_MspInit+0x8c>)
 80019b2:	f000 ffcf 	bl	8002954 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80019b6:	bf00      	nop
 80019b8:	3728      	adds	r7, #40	; 0x28
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	40013000 	.word	0x40013000
 80019c4:	40023800 	.word	0x40023800
 80019c8:	40020400 	.word	0x40020400

080019cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b083      	sub	sp, #12
 80019d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019d2:	2300      	movs	r3, #0
 80019d4:	607b      	str	r3, [r7, #4]
 80019d6:	4b10      	ldr	r3, [pc, #64]	; (8001a18 <HAL_MspInit+0x4c>)
 80019d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019da:	4a0f      	ldr	r2, [pc, #60]	; (8001a18 <HAL_MspInit+0x4c>)
 80019dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019e0:	6453      	str	r3, [r2, #68]	; 0x44
 80019e2:	4b0d      	ldr	r3, [pc, #52]	; (8001a18 <HAL_MspInit+0x4c>)
 80019e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019ea:	607b      	str	r3, [r7, #4]
 80019ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019ee:	2300      	movs	r3, #0
 80019f0:	603b      	str	r3, [r7, #0]
 80019f2:	4b09      	ldr	r3, [pc, #36]	; (8001a18 <HAL_MspInit+0x4c>)
 80019f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019f6:	4a08      	ldr	r2, [pc, #32]	; (8001a18 <HAL_MspInit+0x4c>)
 80019f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019fc:	6413      	str	r3, [r2, #64]	; 0x40
 80019fe:	4b06      	ldr	r3, [pc, #24]	; (8001a18 <HAL_MspInit+0x4c>)
 8001a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a06:	603b      	str	r3, [r7, #0]
 8001a08:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a0a:	bf00      	nop
 8001a0c:	370c      	adds	r7, #12
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr
 8001a16:	bf00      	nop
 8001a18:	40023800 	.word	0x40023800

08001a1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a20:	e7fe      	b.n	8001a20 <NMI_Handler+0x4>

08001a22 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a22:	b480      	push	{r7}
 8001a24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a26:	e7fe      	b.n	8001a26 <HardFault_Handler+0x4>

08001a28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a2c:	e7fe      	b.n	8001a2c <MemManage_Handler+0x4>

08001a2e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a2e:	b480      	push	{r7}
 8001a30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a32:	e7fe      	b.n	8001a32 <BusFault_Handler+0x4>

08001a34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a34:	b480      	push	{r7}
 8001a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a38:	e7fe      	b.n	8001a38 <UsageFault_Handler+0x4>

08001a3a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a3a:	b480      	push	{r7}
 8001a3c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a3e:	bf00      	nop
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr

08001a48 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a4c:	bf00      	nop
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr

08001a56 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a56:	b480      	push	{r7}
 8001a58:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a5a:	bf00      	nop
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a62:	4770      	bx	lr

08001a64 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a68:	f000 fe1e 	bl	80026a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a6c:	bf00      	nop
 8001a6e:	bd80      	pop	{r7, pc}

08001a70 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001a74:	4802      	ldr	r0, [pc, #8]	; (8001a80 <TIM2_IRQHandler+0x10>)
 8001a76:	f002 fc29 	bl	80042cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001a7a:	bf00      	nop
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	2000019c 	.word	0x2000019c

08001a84 <system_fsm>:
#include "system_fsm.h"
#include "button.h"
#include "software_timer.h"
#include "lcd.h"
#include "global.h"
void system_fsm() {
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b084      	sub	sp, #16
 8001a88:	af04      	add	r7, sp, #16
	switch(status){
 8001a8a:	4baa      	ldr	r3, [pc, #680]	; (8001d34 <system_fsm+0x2b0>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	2b04      	cmp	r3, #4
 8001a90:	f200 82c1 	bhi.w	8002016 <system_fsm+0x592>
 8001a94:	a201      	add	r2, pc, #4	; (adr r2, 8001a9c <system_fsm+0x18>)
 8001a96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a9a:	bf00      	nop
 8001a9c:	08001ab1 	.word	0x08001ab1
 8001aa0:	08001adf 	.word	0x08001adf
 8001aa4:	08001bed 	.word	0x08001bed
 8001aa8:	08001d8d 	.word	0x08001d8d
 8001aac:	08001ed3 	.word	0x08001ed3
	case INIT:
		if(button_count[0] == 1) {
 8001ab0:	4ba1      	ldr	r3, [pc, #644]	; (8001d38 <system_fsm+0x2b4>)
 8001ab2:	881b      	ldrh	r3, [r3, #0]
 8001ab4:	2b01      	cmp	r3, #1
 8001ab6:	f040 82b0 	bne.w	800201a <system_fsm+0x596>
			status = STATE_NORMAL;
 8001aba:	4b9e      	ldr	r3, [pc, #632]	; (8001d34 <system_fsm+0x2b0>)
 8001abc:	2201      	movs	r2, #1
 8001abe:	601a      	str	r2, [r3, #0]
			// set default status
			Road1 = Red;
 8001ac0:	4b9e      	ldr	r3, [pc, #632]	; (8001d3c <system_fsm+0x2b8>)
 8001ac2:	2202      	movs	r2, #2
 8001ac4:	601a      	str	r2, [r3, #0]
			Road2 = Green;
 8001ac6:	4b9e      	ldr	r3, [pc, #632]	; (8001d40 <system_fsm+0x2bc>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	601a      	str	r2, [r3, #0]
			// set default time
			Red1 = time_red;
 8001acc:	4b9d      	ldr	r3, [pc, #628]	; (8001d44 <system_fsm+0x2c0>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a9d      	ldr	r2, [pc, #628]	; (8001d48 <system_fsm+0x2c4>)
 8001ad2:	6013      	str	r3, [r2, #0]
			Green2 = time_green;
 8001ad4:	4b9d      	ldr	r3, [pc, #628]	; (8001d4c <system_fsm+0x2c8>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4a9d      	ldr	r2, [pc, #628]	; (8001d50 <system_fsm+0x2cc>)
 8001ada:	6013      	str	r3, [r2, #0]

		}
		break;
 8001adc:	e29d      	b.n	800201a <system_fsm+0x596>
	case STATE_NORMAL:
		lcd_StrCenter(-20, 80, "START SYSTEM", WHITE, WHITE, 24, 1);
 8001ade:	2301      	movs	r3, #1
 8001ae0:	9302      	str	r3, [sp, #8]
 8001ae2:	2318      	movs	r3, #24
 8001ae4:	9301      	str	r3, [sp, #4]
 8001ae6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001aea:	9300      	str	r3, [sp, #0]
 8001aec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001af0:	4a98      	ldr	r2, [pc, #608]	; (8001d54 <system_fsm+0x2d0>)
 8001af2:	2150      	movs	r1, #80	; 0x50
 8001af4:	f64f 70ec 	movw	r0, #65516	; 0xffec
 8001af8:	f7ff fcc8 	bl	800148c <lcd_StrCenter>
		lcd_ShowStr(10, 220, "Road1", BLACK, WHITE, 16, 0);
 8001afc:	2300      	movs	r3, #0
 8001afe:	9302      	str	r3, [sp, #8]
 8001b00:	2310      	movs	r3, #16
 8001b02:	9301      	str	r3, [sp, #4]
 8001b04:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b08:	9300      	str	r3, [sp, #0]
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	4a92      	ldr	r2, [pc, #584]	; (8001d58 <system_fsm+0x2d4>)
 8001b0e:	21dc      	movs	r1, #220	; 0xdc
 8001b10:	200a      	movs	r0, #10
 8001b12:	f7ff fc57 	bl	80013c4 <lcd_ShowStr>
		lcd_ShowStr(140, 80, "Road2", BLACK, WHITE, 16, 0);
 8001b16:	2300      	movs	r3, #0
 8001b18:	9302      	str	r3, [sp, #8]
 8001b1a:	2310      	movs	r3, #16
 8001b1c:	9301      	str	r3, [sp, #4]
 8001b1e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b22:	9300      	str	r3, [sp, #0]
 8001b24:	2300      	movs	r3, #0
 8001b26:	4a8d      	ldr	r2, [pc, #564]	; (8001d5c <system_fsm+0x2d8>)
 8001b28:	2150      	movs	r1, #80	; 0x50
 8001b2a:	208c      	movs	r0, #140	; 0x8c
 8001b2c:	f7ff fc4a 	bl	80013c4 <lcd_ShowStr>
		Traffic_light_fsm1();
 8001b30:	f000 fc2e 	bl	8002390 <Traffic_light_fsm1>
		Traffic_light_fsm2();
 8001b34:	f000 fcb4 	bl	80024a0 <Traffic_light_fsm2>

		// display mode

		lcd_ShowStr(90, 120, "Mode: ", BLACK, WHITE, 24, 0);
 8001b38:	2300      	movs	r3, #0
 8001b3a:	9302      	str	r3, [sp, #8]
 8001b3c:	2318      	movs	r3, #24
 8001b3e:	9301      	str	r3, [sp, #4]
 8001b40:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b44:	9300      	str	r3, [sp, #0]
 8001b46:	2300      	movs	r3, #0
 8001b48:	4a85      	ldr	r2, [pc, #532]	; (8001d60 <system_fsm+0x2dc>)
 8001b4a:	2178      	movs	r1, #120	; 0x78
 8001b4c:	205a      	movs	r0, #90	; 0x5a
 8001b4e:	f7ff fc39 	bl	80013c4 <lcd_ShowStr>
		lcd_ShowIntNum(150, 120, 1 , 2, BLACK, WHITE, 24);
 8001b52:	2318      	movs	r3, #24
 8001b54:	9302      	str	r3, [sp, #8]
 8001b56:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b5a:	9301      	str	r3, [sp, #4]
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	9300      	str	r3, [sp, #0]
 8001b60:	2302      	movs	r3, #2
 8001b62:	2201      	movs	r2, #1
 8001b64:	2178      	movs	r1, #120	; 0x78
 8001b66:	2096      	movs	r0, #150	; 0x96
 8001b68:	f7ff f8dc 	bl	8000d24 <lcd_ShowIntNum>
		lcd_ShowStr(180, 120, "N", BLACK, WHITE, 24, 0);
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	9302      	str	r3, [sp, #8]
 8001b70:	2318      	movs	r3, #24
 8001b72:	9301      	str	r3, [sp, #4]
 8001b74:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b78:	9300      	str	r3, [sp, #0]
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	4a79      	ldr	r2, [pc, #484]	; (8001d64 <system_fsm+0x2e0>)
 8001b7e:	2178      	movs	r1, #120	; 0x78
 8001b80:	20b4      	movs	r0, #180	; 0xb4
 8001b82:	f7ff fc1f 	bl	80013c4 <lcd_ShowStr>
		// hidden duration
		lcd_ShowStr(90, 150, "Duration: ",WHITE, WHITE, 24, 0);
 8001b86:	2300      	movs	r3, #0
 8001b88:	9302      	str	r3, [sp, #8]
 8001b8a:	2318      	movs	r3, #24
 8001b8c:	9301      	str	r3, [sp, #4]
 8001b8e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b92:	9300      	str	r3, [sp, #0]
 8001b94:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b98:	4a73      	ldr	r2, [pc, #460]	; (8001d68 <system_fsm+0x2e4>)
 8001b9a:	2196      	movs	r1, #150	; 0x96
 8001b9c:	205a      	movs	r0, #90	; 0x5a
 8001b9e:	f7ff fc11 	bl	80013c4 <lcd_ShowStr>
		lcd_ShowIntNum(200, 150, 0 , 2, WHITE, WHITE, 24);
 8001ba2:	2318      	movs	r3, #24
 8001ba4:	9302      	str	r3, [sp, #8]
 8001ba6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001baa:	9301      	str	r3, [sp, #4]
 8001bac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bb0:	9300      	str	r3, [sp, #0]
 8001bb2:	2302      	movs	r3, #2
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	2196      	movs	r1, #150	; 0x96
 8001bb8:	20c8      	movs	r0, #200	; 0xc8
 8001bba:	f7ff f8b3 	bl	8000d24 <lcd_ShowIntNum>
		lcd_ShowIntNum(202, 150, 0 , 2, WHITE, WHITE, 24);
 8001bbe:	2318      	movs	r3, #24
 8001bc0:	9302      	str	r3, [sp, #8]
 8001bc2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bc6:	9301      	str	r3, [sp, #4]
 8001bc8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bcc:	9300      	str	r3, [sp, #0]
 8001bce:	2302      	movs	r3, #2
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	2196      	movs	r1, #150	; 0x96
 8001bd4:	20ca      	movs	r0, #202	; 0xca
 8001bd6:	f7ff f8a5 	bl	8000d24 <lcd_ShowIntNum>
		if(button_count[0] == 1) {
 8001bda:	4b57      	ldr	r3, [pc, #348]	; (8001d38 <system_fsm+0x2b4>)
 8001bdc:	881b      	ldrh	r3, [r3, #0]
 8001bde:	2b01      	cmp	r3, #1
 8001be0:	f040 821d 	bne.w	800201e <system_fsm+0x59a>
			//button_count[0] = 0;
//			setTimer3(500);
			status = STATE_RED;
 8001be4:	4b53      	ldr	r3, [pc, #332]	; (8001d34 <system_fsm+0x2b0>)
 8001be6:	2202      	movs	r2, #2
 8001be8:	601a      	str	r2, [r3, #0]
		}
		break;
 8001bea:	e218      	b.n	800201e <system_fsm+0x59a>
	case STATE_RED:
		// blink led 2HZ
		blinky_count_led_debug = (blinky_count_led_debug + 1)%10;
 8001bec:	4b5f      	ldr	r3, [pc, #380]	; (8001d6c <system_fsm+0x2e8>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	1c59      	adds	r1, r3, #1
 8001bf2:	4b5f      	ldr	r3, [pc, #380]	; (8001d70 <system_fsm+0x2ec>)
 8001bf4:	fb83 2301 	smull	r2, r3, r3, r1
 8001bf8:	109a      	asrs	r2, r3, #2
 8001bfa:	17cb      	asrs	r3, r1, #31
 8001bfc:	1ad2      	subs	r2, r2, r3
 8001bfe:	4613      	mov	r3, r2
 8001c00:	009b      	lsls	r3, r3, #2
 8001c02:	4413      	add	r3, r2
 8001c04:	005b      	lsls	r3, r3, #1
 8001c06:	1aca      	subs	r2, r1, r3
 8001c08:	4b58      	ldr	r3, [pc, #352]	; (8001d6c <system_fsm+0x2e8>)
 8001c0a:	601a      	str	r2, [r3, #0]
			if(blinky_count_led_debug == 0){
 8001c0c:	4b57      	ldr	r3, [pc, #348]	; (8001d6c <system_fsm+0x2e8>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d103      	bne.n	8001c1c <system_fsm+0x198>
				HAL_GPIO_TogglePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin);
 8001c14:	2110      	movs	r1, #16
 8001c16:	4857      	ldr	r0, [pc, #348]	; (8001d74 <system_fsm+0x2f0>)
 8001c18:	f001 f851 	bl	8002cbe <HAL_GPIO_TogglePin>
			}
			HAL_GPIO_WritePin(OUTPUT_Y1_GPIO_Port, OUTPUT_Y1_Pin, 0);
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	2140      	movs	r1, #64	; 0x40
 8001c20:	4854      	ldr	r0, [pc, #336]	; (8001d74 <system_fsm+0x2f0>)
 8001c22:	f001 f833 	bl	8002c8c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUTPUT_Y0_GPIO_Port, OUTPUT_Y0_Pin, 0);
 8001c26:	2200      	movs	r2, #0
 8001c28:	2120      	movs	r1, #32
 8001c2a:	4852      	ldr	r0, [pc, #328]	; (8001d74 <system_fsm+0x2f0>)
 8001c2c:	f001 f82e 	bl	8002c8c <HAL_GPIO_WritePin>
		//button1
		if(button_count[0] == 1) {
 8001c30:	4b41      	ldr	r3, [pc, #260]	; (8001d38 <system_fsm+0x2b4>)
 8001c32:	881b      	ldrh	r3, [r3, #0]
 8001c34:	2b01      	cmp	r3, #1
 8001c36:	d102      	bne.n	8001c3e <system_fsm+0x1ba>
				status = STATE_YELLOW;
 8001c38:	4b3e      	ldr	r3, [pc, #248]	; (8001d34 <system_fsm+0x2b0>)
 8001c3a:	2203      	movs	r2, #3
 8001c3c:	601a      	str	r2, [r3, #0]
			}
		// display Mode
		lcd_ShowStr(90, 120, "Mode: ", BLACK, WHITE, 24, 0);
 8001c3e:	2300      	movs	r3, #0
 8001c40:	9302      	str	r3, [sp, #8]
 8001c42:	2318      	movs	r3, #24
 8001c44:	9301      	str	r3, [sp, #4]
 8001c46:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c4a:	9300      	str	r3, [sp, #0]
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	4a44      	ldr	r2, [pc, #272]	; (8001d60 <system_fsm+0x2dc>)
 8001c50:	2178      	movs	r1, #120	; 0x78
 8001c52:	205a      	movs	r0, #90	; 0x5a
 8001c54:	f7ff fbb6 	bl	80013c4 <lcd_ShowStr>
		lcd_ShowIntNum(150, 120, 2 , 2, BLACK, WHITE, 24);
 8001c58:	2318      	movs	r3, #24
 8001c5a:	9302      	str	r3, [sp, #8]
 8001c5c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c60:	9301      	str	r3, [sp, #4]
 8001c62:	2300      	movs	r3, #0
 8001c64:	9300      	str	r3, [sp, #0]
 8001c66:	2302      	movs	r3, #2
 8001c68:	2202      	movs	r2, #2
 8001c6a:	2178      	movs	r1, #120	; 0x78
 8001c6c:	2096      	movs	r0, #150	; 0x96
 8001c6e:	f7ff f859 	bl	8000d24 <lcd_ShowIntNum>

		lcd_ShowStr(180, 120, "R", BLACK, WHITE, 24, 0);
 8001c72:	2300      	movs	r3, #0
 8001c74:	9302      	str	r3, [sp, #8]
 8001c76:	2318      	movs	r3, #24
 8001c78:	9301      	str	r3, [sp, #4]
 8001c7a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c7e:	9300      	str	r3, [sp, #0]
 8001c80:	2300      	movs	r3, #0
 8001c82:	4a3d      	ldr	r2, [pc, #244]	; (8001d78 <system_fsm+0x2f4>)
 8001c84:	2178      	movs	r1, #120	; 0x78
 8001c86:	20b4      	movs	r0, #180	; 0xb4
 8001c88:	f7ff fb9c 	bl	80013c4 <lcd_ShowStr>

		// display duration
		lcd_ShowStr(90, 150, "Duration: ", BLACK, WHITE, 24, 0);
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	9302      	str	r3, [sp, #8]
 8001c90:	2318      	movs	r3, #24
 8001c92:	9301      	str	r3, [sp, #4]
 8001c94:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c98:	9300      	str	r3, [sp, #0]
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	4a32      	ldr	r2, [pc, #200]	; (8001d68 <system_fsm+0x2e4>)
 8001c9e:	2196      	movs	r1, #150	; 0x96
 8001ca0:	205a      	movs	r0, #90	; 0x5a
 8001ca2:	f7ff fb8f 	bl	80013c4 <lcd_ShowStr>
		//button 2
		lcd_ShowIntNum(200, 150, temp_duration_red , 2, BLACK, WHITE, 24);
 8001ca6:	4b35      	ldr	r3, [pc, #212]	; (8001d7c <system_fsm+0x2f8>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	b29a      	uxth	r2, r3
 8001cac:	2318      	movs	r3, #24
 8001cae:	9302      	str	r3, [sp, #8]
 8001cb0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cb4:	9301      	str	r3, [sp, #4]
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	9300      	str	r3, [sp, #0]
 8001cba:	2302      	movs	r3, #2
 8001cbc:	2196      	movs	r1, #150	; 0x96
 8001cbe:	20c8      	movs	r0, #200	; 0xc8
 8001cc0:	f7ff f830 	bl	8000d24 <lcd_ShowIntNum>
		if(button_count[1] == 1) {
 8001cc4:	4b1c      	ldr	r3, [pc, #112]	; (8001d38 <system_fsm+0x2b4>)
 8001cc6:	885b      	ldrh	r3, [r3, #2]
 8001cc8:	2b01      	cmp	r3, #1
 8001cca:	d11a      	bne.n	8001d02 <system_fsm+0x27e>
			temp_duration_red++;
 8001ccc:	4b2b      	ldr	r3, [pc, #172]	; (8001d7c <system_fsm+0x2f8>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	3301      	adds	r3, #1
 8001cd2:	4a2a      	ldr	r2, [pc, #168]	; (8001d7c <system_fsm+0x2f8>)
 8001cd4:	6013      	str	r3, [r2, #0]
			lcd_ShowIntNum(200, 150, temp_duration_red , 2, BLACK, WHITE, 24);
 8001cd6:	4b29      	ldr	r3, [pc, #164]	; (8001d7c <system_fsm+0x2f8>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	b29a      	uxth	r2, r3
 8001cdc:	2318      	movs	r3, #24
 8001cde:	9302      	str	r3, [sp, #8]
 8001ce0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ce4:	9301      	str	r3, [sp, #4]
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	9300      	str	r3, [sp, #0]
 8001cea:	2302      	movs	r3, #2
 8001cec:	2196      	movs	r1, #150	; 0x96
 8001cee:	20c8      	movs	r0, #200	; 0xc8
 8001cf0:	f7ff f818 	bl	8000d24 <lcd_ShowIntNum>
			if(temp_duration_red > 99) {
 8001cf4:	4b21      	ldr	r3, [pc, #132]	; (8001d7c <system_fsm+0x2f8>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	2b63      	cmp	r3, #99	; 0x63
 8001cfa:	dd02      	ble.n	8001d02 <system_fsm+0x27e>
				temp_duration_red = 1;
 8001cfc:	4b1f      	ldr	r3, [pc, #124]	; (8001d7c <system_fsm+0x2f8>)
 8001cfe:	2201      	movs	r2, #1
 8001d00:	601a      	str	r2, [r3, #0]
			}
		}

		//button3
		if(button_count[2] == 1) {
 8001d02:	4b0d      	ldr	r3, [pc, #52]	; (8001d38 <system_fsm+0x2b4>)
 8001d04:	889b      	ldrh	r3, [r3, #4]
 8001d06:	2b01      	cmp	r3, #1
 8001d08:	f040 818b 	bne.w	8002022 <system_fsm+0x59e>
			time_red = temp_duration_red;
 8001d0c:	4b1b      	ldr	r3, [pc, #108]	; (8001d7c <system_fsm+0x2f8>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a0c      	ldr	r2, [pc, #48]	; (8001d44 <system_fsm+0x2c0>)
 8001d12:	6013      	str	r3, [r2, #0]
			time_green = temp_duration_green;
 8001d14:	4b1a      	ldr	r3, [pc, #104]	; (8001d80 <system_fsm+0x2fc>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a0c      	ldr	r2, [pc, #48]	; (8001d4c <system_fsm+0x2c8>)
 8001d1a:	6013      	str	r3, [r2, #0]
			time_yellow = temp_duration_yellow;
 8001d1c:	4b19      	ldr	r3, [pc, #100]	; (8001d84 <system_fsm+0x300>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a19      	ldr	r2, [pc, #100]	; (8001d88 <system_fsm+0x304>)
 8001d22:	6013      	str	r3, [r2, #0]
			temp_duration_red = 1;
 8001d24:	4b15      	ldr	r3, [pc, #84]	; (8001d7c <system_fsm+0x2f8>)
 8001d26:	2201      	movs	r2, #1
 8001d28:	601a      	str	r2, [r3, #0]
			status = STATE_NORMAL;
 8001d2a:	4b02      	ldr	r3, [pc, #8]	; (8001d34 <system_fsm+0x2b0>)
 8001d2c:	2201      	movs	r2, #1
 8001d2e:	601a      	str	r2, [r3, #0]
		}
		break;
 8001d30:	e177      	b.n	8002022 <system_fsm+0x59e>
 8001d32:	bf00      	nop
 8001d34:	20000050 	.word	0x20000050
 8001d38:	20000078 	.word	0x20000078
 8001d3c:	200000f0 	.word	0x200000f0
 8001d40:	20000104 	.word	0x20000104
 8001d44:	20000000 	.word	0x20000000
 8001d48:	20000100 	.word	0x20000100
 8001d4c:	20000004 	.word	0x20000004
 8001d50:	200000ec 	.word	0x200000ec
 8001d54:	08004c9c 	.word	0x08004c9c
 8001d58:	08004cac 	.word	0x08004cac
 8001d5c:	08004cb4 	.word	0x08004cb4
 8001d60:	08004cbc 	.word	0x08004cbc
 8001d64:	08004cc4 	.word	0x08004cc4
 8001d68:	08004cc8 	.word	0x08004cc8
 8001d6c:	20000054 	.word	0x20000054
 8001d70:	66666667 	.word	0x66666667
 8001d74:	40021000 	.word	0x40021000
 8001d78:	08004cd4 	.word	0x08004cd4
 8001d7c:	2000000c 	.word	0x2000000c
 8001d80:	20000014 	.word	0x20000014
 8001d84:	20000010 	.word	0x20000010
 8001d88:	20000008 	.word	0x20000008
	case STATE_YELLOW:

		// blink led 2HZ
		blinky_count_led_Y0 = (blinky_count_led_Y0 + 1)%10;
 8001d8c:	4ba9      	ldr	r3, [pc, #676]	; (8002034 <system_fsm+0x5b0>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	1c59      	adds	r1, r3, #1
 8001d92:	4ba9      	ldr	r3, [pc, #676]	; (8002038 <system_fsm+0x5b4>)
 8001d94:	fb83 2301 	smull	r2, r3, r3, r1
 8001d98:	109a      	asrs	r2, r3, #2
 8001d9a:	17cb      	asrs	r3, r1, #31
 8001d9c:	1ad2      	subs	r2, r2, r3
 8001d9e:	4613      	mov	r3, r2
 8001da0:	009b      	lsls	r3, r3, #2
 8001da2:	4413      	add	r3, r2
 8001da4:	005b      	lsls	r3, r3, #1
 8001da6:	1aca      	subs	r2, r1, r3
 8001da8:	4ba2      	ldr	r3, [pc, #648]	; (8002034 <system_fsm+0x5b0>)
 8001daa:	601a      	str	r2, [r3, #0]
			if(blinky_count_led_Y0 == 0){
 8001dac:	4ba1      	ldr	r3, [pc, #644]	; (8002034 <system_fsm+0x5b0>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d103      	bne.n	8001dbc <system_fsm+0x338>
				HAL_GPIO_TogglePin(OUTPUT_Y0_GPIO_Port, OUTPUT_Y0_Pin);
 8001db4:	2120      	movs	r1, #32
 8001db6:	48a1      	ldr	r0, [pc, #644]	; (800203c <system_fsm+0x5b8>)
 8001db8:	f000 ff81 	bl	8002cbe <HAL_GPIO_TogglePin>
			}
			HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, 0);
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	2110      	movs	r1, #16
 8001dc0:	489e      	ldr	r0, [pc, #632]	; (800203c <system_fsm+0x5b8>)
 8001dc2:	f000 ff63 	bl	8002c8c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUTPUT_Y1_GPIO_Port, OUTPUT_Y1_Pin, 0);
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	2140      	movs	r1, #64	; 0x40
 8001dca:	489c      	ldr	r0, [pc, #624]	; (800203c <system_fsm+0x5b8>)
 8001dcc:	f000 ff5e 	bl	8002c8c <HAL_GPIO_WritePin>

		// button 1
		if(button_count[0] == 1) {
 8001dd0:	4b9b      	ldr	r3, [pc, #620]	; (8002040 <system_fsm+0x5bc>)
 8001dd2:	881b      	ldrh	r3, [r3, #0]
 8001dd4:	2b01      	cmp	r3, #1
 8001dd6:	d102      	bne.n	8001dde <system_fsm+0x35a>
			status = STATE_GREEN;
 8001dd8:	4b9a      	ldr	r3, [pc, #616]	; (8002044 <system_fsm+0x5c0>)
 8001dda:	2204      	movs	r2, #4
 8001ddc:	601a      	str	r2, [r3, #0]
		}

		// display Mode
		lcd_ShowStr(90, 120, "Mode: ", BLACK, WHITE, 24, 0);
 8001dde:	2300      	movs	r3, #0
 8001de0:	9302      	str	r3, [sp, #8]
 8001de2:	2318      	movs	r3, #24
 8001de4:	9301      	str	r3, [sp, #4]
 8001de6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001dea:	9300      	str	r3, [sp, #0]
 8001dec:	2300      	movs	r3, #0
 8001dee:	4a96      	ldr	r2, [pc, #600]	; (8002048 <system_fsm+0x5c4>)
 8001df0:	2178      	movs	r1, #120	; 0x78
 8001df2:	205a      	movs	r0, #90	; 0x5a
 8001df4:	f7ff fae6 	bl	80013c4 <lcd_ShowStr>
		lcd_ShowIntNum(150, 120, 3 , 2, BLACK, WHITE, 24);
 8001df8:	2318      	movs	r3, #24
 8001dfa:	9302      	str	r3, [sp, #8]
 8001dfc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e00:	9301      	str	r3, [sp, #4]
 8001e02:	2300      	movs	r3, #0
 8001e04:	9300      	str	r3, [sp, #0]
 8001e06:	2302      	movs	r3, #2
 8001e08:	2203      	movs	r2, #3
 8001e0a:	2178      	movs	r1, #120	; 0x78
 8001e0c:	2096      	movs	r0, #150	; 0x96
 8001e0e:	f7fe ff89 	bl	8000d24 <lcd_ShowIntNum>

		lcd_ShowStr(180, 120, "Y", BLACK, WHITE, 24, 0);
 8001e12:	2300      	movs	r3, #0
 8001e14:	9302      	str	r3, [sp, #8]
 8001e16:	2318      	movs	r3, #24
 8001e18:	9301      	str	r3, [sp, #4]
 8001e1a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e1e:	9300      	str	r3, [sp, #0]
 8001e20:	2300      	movs	r3, #0
 8001e22:	4a8a      	ldr	r2, [pc, #552]	; (800204c <system_fsm+0x5c8>)
 8001e24:	2178      	movs	r1, #120	; 0x78
 8001e26:	20b4      	movs	r0, #180	; 0xb4
 8001e28:	f7ff facc 	bl	80013c4 <lcd_ShowStr>

		// display duration
		lcd_ShowStr(90, 150, "Duration: ", BLACK, WHITE, 24, 0);
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	9302      	str	r3, [sp, #8]
 8001e30:	2318      	movs	r3, #24
 8001e32:	9301      	str	r3, [sp, #4]
 8001e34:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e38:	9300      	str	r3, [sp, #0]
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	4a84      	ldr	r2, [pc, #528]	; (8002050 <system_fsm+0x5cc>)
 8001e3e:	2196      	movs	r1, #150	; 0x96
 8001e40:	205a      	movs	r0, #90	; 0x5a
 8001e42:	f7ff fabf 	bl	80013c4 <lcd_ShowStr>
		//button2
		lcd_ShowIntNum(200, 150, temp_duration_yellow , 2, BLACK, WHITE, 24);
 8001e46:	4b83      	ldr	r3, [pc, #524]	; (8002054 <system_fsm+0x5d0>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	b29a      	uxth	r2, r3
 8001e4c:	2318      	movs	r3, #24
 8001e4e:	9302      	str	r3, [sp, #8]
 8001e50:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e54:	9301      	str	r3, [sp, #4]
 8001e56:	2300      	movs	r3, #0
 8001e58:	9300      	str	r3, [sp, #0]
 8001e5a:	2302      	movs	r3, #2
 8001e5c:	2196      	movs	r1, #150	; 0x96
 8001e5e:	20c8      	movs	r0, #200	; 0xc8
 8001e60:	f7fe ff60 	bl	8000d24 <lcd_ShowIntNum>
		if(button_count[1] == 1) {
 8001e64:	4b76      	ldr	r3, [pc, #472]	; (8002040 <system_fsm+0x5bc>)
 8001e66:	885b      	ldrh	r3, [r3, #2]
 8001e68:	2b01      	cmp	r3, #1
 8001e6a:	d11a      	bne.n	8001ea2 <system_fsm+0x41e>
			temp_duration_yellow++;
 8001e6c:	4b79      	ldr	r3, [pc, #484]	; (8002054 <system_fsm+0x5d0>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	3301      	adds	r3, #1
 8001e72:	4a78      	ldr	r2, [pc, #480]	; (8002054 <system_fsm+0x5d0>)
 8001e74:	6013      	str	r3, [r2, #0]
			lcd_ShowIntNum(200, 150, temp_duration_yellow , 2, BLACK, WHITE, 24);
 8001e76:	4b77      	ldr	r3, [pc, #476]	; (8002054 <system_fsm+0x5d0>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	b29a      	uxth	r2, r3
 8001e7c:	2318      	movs	r3, #24
 8001e7e:	9302      	str	r3, [sp, #8]
 8001e80:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e84:	9301      	str	r3, [sp, #4]
 8001e86:	2300      	movs	r3, #0
 8001e88:	9300      	str	r3, [sp, #0]
 8001e8a:	2302      	movs	r3, #2
 8001e8c:	2196      	movs	r1, #150	; 0x96
 8001e8e:	20c8      	movs	r0, #200	; 0xc8
 8001e90:	f7fe ff48 	bl	8000d24 <lcd_ShowIntNum>
			if(temp_duration_yellow > 99) {
 8001e94:	4b6f      	ldr	r3, [pc, #444]	; (8002054 <system_fsm+0x5d0>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	2b63      	cmp	r3, #99	; 0x63
 8001e9a:	dd02      	ble.n	8001ea2 <system_fsm+0x41e>
				temp_duration_yellow = 1;
 8001e9c:	4b6d      	ldr	r3, [pc, #436]	; (8002054 <system_fsm+0x5d0>)
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	601a      	str	r2, [r3, #0]
			}
		}
		// button 3
		if(button_count[2] == 1) {
 8001ea2:	4b67      	ldr	r3, [pc, #412]	; (8002040 <system_fsm+0x5bc>)
 8001ea4:	889b      	ldrh	r3, [r3, #4]
 8001ea6:	2b01      	cmp	r3, #1
 8001ea8:	f040 80bd 	bne.w	8002026 <system_fsm+0x5a2>
			time_red = temp_duration_red;
 8001eac:	4b6a      	ldr	r3, [pc, #424]	; (8002058 <system_fsm+0x5d4>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a6a      	ldr	r2, [pc, #424]	; (800205c <system_fsm+0x5d8>)
 8001eb2:	6013      	str	r3, [r2, #0]
			time_green = temp_duration_green;
 8001eb4:	4b6a      	ldr	r3, [pc, #424]	; (8002060 <system_fsm+0x5dc>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a6a      	ldr	r2, [pc, #424]	; (8002064 <system_fsm+0x5e0>)
 8001eba:	6013      	str	r3, [r2, #0]
			time_yellow = temp_duration_yellow;
 8001ebc:	4b65      	ldr	r3, [pc, #404]	; (8002054 <system_fsm+0x5d0>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a69      	ldr	r2, [pc, #420]	; (8002068 <system_fsm+0x5e4>)
 8001ec2:	6013      	str	r3, [r2, #0]
			temp_duration_yellow = 1;
 8001ec4:	4b63      	ldr	r3, [pc, #396]	; (8002054 <system_fsm+0x5d0>)
 8001ec6:	2201      	movs	r2, #1
 8001ec8:	601a      	str	r2, [r3, #0]
			status = STATE_NORMAL;
 8001eca:	4b5e      	ldr	r3, [pc, #376]	; (8002044 <system_fsm+0x5c0>)
 8001ecc:	2201      	movs	r2, #1
 8001ece:	601a      	str	r2, [r3, #0]
		}
		break;
 8001ed0:	e0a9      	b.n	8002026 <system_fsm+0x5a2>
	case STATE_GREEN:

		// blink led 2HZ
		blinkly_count_led_Y1 = (blinkly_count_led_Y1 + 1)%10;
 8001ed2:	4b66      	ldr	r3, [pc, #408]	; (800206c <system_fsm+0x5e8>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	1c59      	adds	r1, r3, #1
 8001ed8:	4b57      	ldr	r3, [pc, #348]	; (8002038 <system_fsm+0x5b4>)
 8001eda:	fb83 2301 	smull	r2, r3, r3, r1
 8001ede:	109a      	asrs	r2, r3, #2
 8001ee0:	17cb      	asrs	r3, r1, #31
 8001ee2:	1ad2      	subs	r2, r2, r3
 8001ee4:	4613      	mov	r3, r2
 8001ee6:	009b      	lsls	r3, r3, #2
 8001ee8:	4413      	add	r3, r2
 8001eea:	005b      	lsls	r3, r3, #1
 8001eec:	1aca      	subs	r2, r1, r3
 8001eee:	4b5f      	ldr	r3, [pc, #380]	; (800206c <system_fsm+0x5e8>)
 8001ef0:	601a      	str	r2, [r3, #0]
			if(blinkly_count_led_Y1 == 0){
 8001ef2:	4b5e      	ldr	r3, [pc, #376]	; (800206c <system_fsm+0x5e8>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d103      	bne.n	8001f02 <system_fsm+0x47e>
				HAL_GPIO_TogglePin(OUTPUT_Y1_GPIO_Port, OUTPUT_Y1_Pin);
 8001efa:	2140      	movs	r1, #64	; 0x40
 8001efc:	484f      	ldr	r0, [pc, #316]	; (800203c <system_fsm+0x5b8>)
 8001efe:	f000 fede 	bl	8002cbe <HAL_GPIO_TogglePin>
			}
			HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, 0);
 8001f02:	2200      	movs	r2, #0
 8001f04:	2110      	movs	r1, #16
 8001f06:	484d      	ldr	r0, [pc, #308]	; (800203c <system_fsm+0x5b8>)
 8001f08:	f000 fec0 	bl	8002c8c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUTPUT_Y0_GPIO_Port, OUTPUT_Y0_Pin, 0);
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	2120      	movs	r1, #32
 8001f10:	484a      	ldr	r0, [pc, #296]	; (800203c <system_fsm+0x5b8>)
 8001f12:	f000 febb 	bl	8002c8c <HAL_GPIO_WritePin>


		// display Mode
		lcd_ShowStr(90, 120, "Mode: ", BLACK, WHITE, 24, 0);
 8001f16:	2300      	movs	r3, #0
 8001f18:	9302      	str	r3, [sp, #8]
 8001f1a:	2318      	movs	r3, #24
 8001f1c:	9301      	str	r3, [sp, #4]
 8001f1e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f22:	9300      	str	r3, [sp, #0]
 8001f24:	2300      	movs	r3, #0
 8001f26:	4a48      	ldr	r2, [pc, #288]	; (8002048 <system_fsm+0x5c4>)
 8001f28:	2178      	movs	r1, #120	; 0x78
 8001f2a:	205a      	movs	r0, #90	; 0x5a
 8001f2c:	f7ff fa4a 	bl	80013c4 <lcd_ShowStr>
		lcd_ShowIntNum(150, 120, 4 , 2, BLACK, WHITE, 24);
 8001f30:	2318      	movs	r3, #24
 8001f32:	9302      	str	r3, [sp, #8]
 8001f34:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f38:	9301      	str	r3, [sp, #4]
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	9300      	str	r3, [sp, #0]
 8001f3e:	2302      	movs	r3, #2
 8001f40:	2204      	movs	r2, #4
 8001f42:	2178      	movs	r1, #120	; 0x78
 8001f44:	2096      	movs	r0, #150	; 0x96
 8001f46:	f7fe feed 	bl	8000d24 <lcd_ShowIntNum>

		lcd_ShowStr(180, 120, "G", BLACK, WHITE, 24, 0);
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	9302      	str	r3, [sp, #8]
 8001f4e:	2318      	movs	r3, #24
 8001f50:	9301      	str	r3, [sp, #4]
 8001f52:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f56:	9300      	str	r3, [sp, #0]
 8001f58:	2300      	movs	r3, #0
 8001f5a:	4a45      	ldr	r2, [pc, #276]	; (8002070 <system_fsm+0x5ec>)
 8001f5c:	2178      	movs	r1, #120	; 0x78
 8001f5e:	20b4      	movs	r0, #180	; 0xb4
 8001f60:	f7ff fa30 	bl	80013c4 <lcd_ShowStr>
		// display duration
		lcd_ShowStr(90, 150, "Duration: ", BLACK, WHITE, 24, 0);
 8001f64:	2300      	movs	r3, #0
 8001f66:	9302      	str	r3, [sp, #8]
 8001f68:	2318      	movs	r3, #24
 8001f6a:	9301      	str	r3, [sp, #4]
 8001f6c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f70:	9300      	str	r3, [sp, #0]
 8001f72:	2300      	movs	r3, #0
 8001f74:	4a36      	ldr	r2, [pc, #216]	; (8002050 <system_fsm+0x5cc>)
 8001f76:	2196      	movs	r1, #150	; 0x96
 8001f78:	205a      	movs	r0, #90	; 0x5a
 8001f7a:	f7ff fa23 	bl	80013c4 <lcd_ShowStr>
		// Button 1
		if(button_count[0] == 1) {
 8001f7e:	4b30      	ldr	r3, [pc, #192]	; (8002040 <system_fsm+0x5bc>)
 8001f80:	881b      	ldrh	r3, [r3, #0]
 8001f82:	2b01      	cmp	r3, #1
 8001f84:	d102      	bne.n	8001f8c <system_fsm+0x508>
				status = STATE_NORMAL;
 8001f86:	4b2f      	ldr	r3, [pc, #188]	; (8002044 <system_fsm+0x5c0>)
 8001f88:	2201      	movs	r2, #1
 8001f8a:	601a      	str	r2, [r3, #0]
			}

		// button 2
		lcd_ShowIntNum(200, 150, temp_duration_green , 2, BLACK, WHITE, 24);
 8001f8c:	4b34      	ldr	r3, [pc, #208]	; (8002060 <system_fsm+0x5dc>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	b29a      	uxth	r2, r3
 8001f92:	2318      	movs	r3, #24
 8001f94:	9302      	str	r3, [sp, #8]
 8001f96:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f9a:	9301      	str	r3, [sp, #4]
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	9300      	str	r3, [sp, #0]
 8001fa0:	2302      	movs	r3, #2
 8001fa2:	2196      	movs	r1, #150	; 0x96
 8001fa4:	20c8      	movs	r0, #200	; 0xc8
 8001fa6:	f7fe febd 	bl	8000d24 <lcd_ShowIntNum>
		if(button_count[1] == 1) {
 8001faa:	4b25      	ldr	r3, [pc, #148]	; (8002040 <system_fsm+0x5bc>)
 8001fac:	885b      	ldrh	r3, [r3, #2]
 8001fae:	2b01      	cmp	r3, #1
 8001fb0:	d11a      	bne.n	8001fe8 <system_fsm+0x564>
			temp_duration_green++;
 8001fb2:	4b2b      	ldr	r3, [pc, #172]	; (8002060 <system_fsm+0x5dc>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	3301      	adds	r3, #1
 8001fb8:	4a29      	ldr	r2, [pc, #164]	; (8002060 <system_fsm+0x5dc>)
 8001fba:	6013      	str	r3, [r2, #0]
			lcd_ShowIntNum(200, 150, temp_duration_green , 2, BLACK, WHITE, 24);
 8001fbc:	4b28      	ldr	r3, [pc, #160]	; (8002060 <system_fsm+0x5dc>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	b29a      	uxth	r2, r3
 8001fc2:	2318      	movs	r3, #24
 8001fc4:	9302      	str	r3, [sp, #8]
 8001fc6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fca:	9301      	str	r3, [sp, #4]
 8001fcc:	2300      	movs	r3, #0
 8001fce:	9300      	str	r3, [sp, #0]
 8001fd0:	2302      	movs	r3, #2
 8001fd2:	2196      	movs	r1, #150	; 0x96
 8001fd4:	20c8      	movs	r0, #200	; 0xc8
 8001fd6:	f7fe fea5 	bl	8000d24 <lcd_ShowIntNum>
			if(temp_duration_green > 99) {
 8001fda:	4b21      	ldr	r3, [pc, #132]	; (8002060 <system_fsm+0x5dc>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	2b63      	cmp	r3, #99	; 0x63
 8001fe0:	dd02      	ble.n	8001fe8 <system_fsm+0x564>
				temp_duration_green = 1;
 8001fe2:	4b1f      	ldr	r3, [pc, #124]	; (8002060 <system_fsm+0x5dc>)
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	601a      	str	r2, [r3, #0]
			}
		}
		// button 3
		if(button_count[2] == 1) {
 8001fe8:	4b15      	ldr	r3, [pc, #84]	; (8002040 <system_fsm+0x5bc>)
 8001fea:	889b      	ldrh	r3, [r3, #4]
 8001fec:	2b01      	cmp	r3, #1
 8001fee:	d11c      	bne.n	800202a <system_fsm+0x5a6>
			time_red = temp_duration_red;
 8001ff0:	4b19      	ldr	r3, [pc, #100]	; (8002058 <system_fsm+0x5d4>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a19      	ldr	r2, [pc, #100]	; (800205c <system_fsm+0x5d8>)
 8001ff6:	6013      	str	r3, [r2, #0]
			time_green = temp_duration_green;
 8001ff8:	4b19      	ldr	r3, [pc, #100]	; (8002060 <system_fsm+0x5dc>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a19      	ldr	r2, [pc, #100]	; (8002064 <system_fsm+0x5e0>)
 8001ffe:	6013      	str	r3, [r2, #0]
			time_yellow = temp_duration_yellow;
 8002000:	4b14      	ldr	r3, [pc, #80]	; (8002054 <system_fsm+0x5d0>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a18      	ldr	r2, [pc, #96]	; (8002068 <system_fsm+0x5e4>)
 8002006:	6013      	str	r3, [r2, #0]
			temp_duration_green = 1;
 8002008:	4b15      	ldr	r3, [pc, #84]	; (8002060 <system_fsm+0x5dc>)
 800200a:	2201      	movs	r2, #1
 800200c:	601a      	str	r2, [r3, #0]
			status = STATE_NORMAL;
 800200e:	4b0d      	ldr	r3, [pc, #52]	; (8002044 <system_fsm+0x5c0>)
 8002010:	2201      	movs	r2, #1
 8002012:	601a      	str	r2, [r3, #0]
		}
		break;
 8002014:	e009      	b.n	800202a <system_fsm+0x5a6>
	default:
		break;
 8002016:	bf00      	nop
 8002018:	e008      	b.n	800202c <system_fsm+0x5a8>
		break;
 800201a:	bf00      	nop
 800201c:	e006      	b.n	800202c <system_fsm+0x5a8>
		break;
 800201e:	bf00      	nop
 8002020:	e004      	b.n	800202c <system_fsm+0x5a8>
		break;
 8002022:	bf00      	nop
 8002024:	e002      	b.n	800202c <system_fsm+0x5a8>
		break;
 8002026:	bf00      	nop
 8002028:	e000      	b.n	800202c <system_fsm+0x5a8>
		break;
 800202a:	bf00      	nop
	}
}
 800202c:	bf00      	nop
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	20000058 	.word	0x20000058
 8002038:	66666667 	.word	0x66666667
 800203c:	40021000 	.word	0x40021000
 8002040:	20000078 	.word	0x20000078
 8002044:	20000050 	.word	0x20000050
 8002048:	08004cbc 	.word	0x08004cbc
 800204c:	08004cd8 	.word	0x08004cd8
 8002050:	08004cc8 	.word	0x08004cc8
 8002054:	20000010 	.word	0x20000010
 8002058:	2000000c 	.word	0x2000000c
 800205c:	20000000 	.word	0x20000000
 8002060:	20000014 	.word	0x20000014
 8002064:	20000004 	.word	0x20000004
 8002068:	20000008 	.word	0x20000008
 800206c:	2000005c 	.word	0x2000005c
 8002070:	08004cdc 	.word	0x08004cdc

08002074 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002074:	b480      	push	{r7}
 8002076:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002078:	4b06      	ldr	r3, [pc, #24]	; (8002094 <SystemInit+0x20>)
 800207a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800207e:	4a05      	ldr	r2, [pc, #20]	; (8002094 <SystemInit+0x20>)
 8002080:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002084:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002088:	bf00      	nop
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr
 8002092:	bf00      	nop
 8002094:	e000ed00 	.word	0xe000ed00

08002098 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b086      	sub	sp, #24
 800209c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800209e:	f107 0308 	add.w	r3, r7, #8
 80020a2:	2200      	movs	r2, #0
 80020a4:	601a      	str	r2, [r3, #0]
 80020a6:	605a      	str	r2, [r3, #4]
 80020a8:	609a      	str	r2, [r3, #8]
 80020aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020ac:	463b      	mov	r3, r7
 80020ae:	2200      	movs	r2, #0
 80020b0:	601a      	str	r2, [r3, #0]
 80020b2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80020b4:	4b1d      	ldr	r3, [pc, #116]	; (800212c <MX_TIM2_Init+0x94>)
 80020b6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80020ba:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 80020bc:	4b1b      	ldr	r3, [pc, #108]	; (800212c <MX_TIM2_Init+0x94>)
 80020be:	f240 3247 	movw	r2, #839	; 0x347
 80020c2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020c4:	4b19      	ldr	r3, [pc, #100]	; (800212c <MX_TIM2_Init+0x94>)
 80020c6:	2200      	movs	r2, #0
 80020c8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 80020ca:	4b18      	ldr	r3, [pc, #96]	; (800212c <MX_TIM2_Init+0x94>)
 80020cc:	2263      	movs	r2, #99	; 0x63
 80020ce:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020d0:	4b16      	ldr	r3, [pc, #88]	; (800212c <MX_TIM2_Init+0x94>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020d6:	4b15      	ldr	r3, [pc, #84]	; (800212c <MX_TIM2_Init+0x94>)
 80020d8:	2200      	movs	r2, #0
 80020da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80020dc:	4813      	ldr	r0, [pc, #76]	; (800212c <MX_TIM2_Init+0x94>)
 80020de:	f002 f835 	bl	800414c <HAL_TIM_Base_Init>
 80020e2:	4603      	mov	r3, r0
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d001      	beq.n	80020ec <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80020e8:	f7ff fb82 	bl	80017f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020f0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80020f2:	f107 0308 	add.w	r3, r7, #8
 80020f6:	4619      	mov	r1, r3
 80020f8:	480c      	ldr	r0, [pc, #48]	; (800212c <MX_TIM2_Init+0x94>)
 80020fa:	f002 f9ef 	bl	80044dc <HAL_TIM_ConfigClockSource>
 80020fe:	4603      	mov	r3, r0
 8002100:	2b00      	cmp	r3, #0
 8002102:	d001      	beq.n	8002108 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002104:	f7ff fb74 	bl	80017f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002108:	2300      	movs	r3, #0
 800210a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800210c:	2300      	movs	r3, #0
 800210e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002110:	463b      	mov	r3, r7
 8002112:	4619      	mov	r1, r3
 8002114:	4805      	ldr	r0, [pc, #20]	; (800212c <MX_TIM2_Init+0x94>)
 8002116:	f002 fc0b 	bl	8004930 <HAL_TIMEx_MasterConfigSynchronization>
 800211a:	4603      	mov	r3, r0
 800211c:	2b00      	cmp	r3, #0
 800211e:	d001      	beq.n	8002124 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002120:	f7ff fb66 	bl	80017f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002124:	bf00      	nop
 8002126:	3718      	adds	r7, #24
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}
 800212c:	2000019c 	.word	0x2000019c

08002130 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b084      	sub	sp, #16
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002140:	d115      	bne.n	800216e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002142:	2300      	movs	r3, #0
 8002144:	60fb      	str	r3, [r7, #12]
 8002146:	4b0c      	ldr	r3, [pc, #48]	; (8002178 <HAL_TIM_Base_MspInit+0x48>)
 8002148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214a:	4a0b      	ldr	r2, [pc, #44]	; (8002178 <HAL_TIM_Base_MspInit+0x48>)
 800214c:	f043 0301 	orr.w	r3, r3, #1
 8002150:	6413      	str	r3, [r2, #64]	; 0x40
 8002152:	4b09      	ldr	r3, [pc, #36]	; (8002178 <HAL_TIM_Base_MspInit+0x48>)
 8002154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002156:	f003 0301 	and.w	r3, r3, #1
 800215a:	60fb      	str	r3, [r7, #12]
 800215c:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800215e:	2200      	movs	r2, #0
 8002160:	2100      	movs	r1, #0
 8002162:	201c      	movs	r0, #28
 8002164:	f000 fbbf 	bl	80028e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002168:	201c      	movs	r0, #28
 800216a:	f000 fbd8 	bl	800291e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800216e:	bf00      	nop
 8002170:	3710      	adds	r7, #16
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	40023800 	.word	0x40023800

0800217c <Light_control_road1>:
#include "traffic_light_fsm.h"
#include "fsmc.h"
#include "lcd.h"
#include "global.h"

void Light_control_road1(int light) {
 800217c:	b580      	push	{r7, lr}
 800217e:	b084      	sub	sp, #16
 8002180:	af02      	add	r7, sp, #8
 8002182:	6078      	str	r0, [r7, #4]
	switch (light) {
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2b02      	cmp	r3, #2
 8002188:	d009      	beq.n	800219e <Light_control_road1+0x22>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2b02      	cmp	r3, #2
 800218e:	dc75      	bgt.n	800227c <Light_control_road1+0x100>
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d028      	beq.n	80021e8 <Light_control_road1+0x6c>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2b01      	cmp	r3, #1
 800219a:	d04a      	beq.n	8002232 <Light_control_road1+0xb6>
		lcd_DrawCircle(30, 150, YELLOW, 15, 1); // yellow1
		lcd_DrawCircle(30, 200, WHITE , 15, 1); //
		lcd_DrawCircle(30, 200, GREEN, 15, 0); // green1
		break;
	default:
		break;
 800219c:	e06e      	b.n	800227c <Light_control_road1+0x100>
		lcd_DrawCircle(30, 100, RED , 15, 1); //red1
 800219e:	2301      	movs	r3, #1
 80021a0:	9300      	str	r3, [sp, #0]
 80021a2:	230f      	movs	r3, #15
 80021a4:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80021a8:	2164      	movs	r1, #100	; 0x64
 80021aa:	201e      	movs	r0, #30
 80021ac:	f7ff f89d 	bl	80012ea <lcd_DrawCircle>
		lcd_DrawCircle(30, 150, WHITE, 15, 1); // yellow1
 80021b0:	2301      	movs	r3, #1
 80021b2:	9300      	str	r3, [sp, #0]
 80021b4:	230f      	movs	r3, #15
 80021b6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80021ba:	2196      	movs	r1, #150	; 0x96
 80021bc:	201e      	movs	r0, #30
 80021be:	f7ff f894 	bl	80012ea <lcd_DrawCircle>
		lcd_DrawCircle(30, 150, YELLOW, 15, 0); // yellow1
 80021c2:	2300      	movs	r3, #0
 80021c4:	9300      	str	r3, [sp, #0]
 80021c6:	230f      	movs	r3, #15
 80021c8:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 80021cc:	2196      	movs	r1, #150	; 0x96
 80021ce:	201e      	movs	r0, #30
 80021d0:	f7ff f88b 	bl	80012ea <lcd_DrawCircle>
		lcd_DrawCircle(30, 200, GREEN, 15, 0); // green1
 80021d4:	2300      	movs	r3, #0
 80021d6:	9300      	str	r3, [sp, #0]
 80021d8:	230f      	movs	r3, #15
 80021da:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80021de:	21c8      	movs	r1, #200	; 0xc8
 80021e0:	201e      	movs	r0, #30
 80021e2:	f7ff f882 	bl	80012ea <lcd_DrawCircle>
		break;
 80021e6:	e04a      	b.n	800227e <Light_control_road1+0x102>
		lcd_DrawCircle(30, 100, WHITE , 15, 1); //
 80021e8:	2301      	movs	r3, #1
 80021ea:	9300      	str	r3, [sp, #0]
 80021ec:	230f      	movs	r3, #15
 80021ee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80021f2:	2164      	movs	r1, #100	; 0x64
 80021f4:	201e      	movs	r0, #30
 80021f6:	f7ff f878 	bl	80012ea <lcd_DrawCircle>
		lcd_DrawCircle(30, 100, RED, 15, 0); // red1
 80021fa:	2300      	movs	r3, #0
 80021fc:	9300      	str	r3, [sp, #0]
 80021fe:	230f      	movs	r3, #15
 8002200:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8002204:	2164      	movs	r1, #100	; 0x64
 8002206:	201e      	movs	r0, #30
 8002208:	f7ff f86f 	bl	80012ea <lcd_DrawCircle>
		lcd_DrawCircle(30, 150, YELLOW, 15, 0); // yellow1
 800220c:	2300      	movs	r3, #0
 800220e:	9300      	str	r3, [sp, #0]
 8002210:	230f      	movs	r3, #15
 8002212:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8002216:	2196      	movs	r1, #150	; 0x96
 8002218:	201e      	movs	r0, #30
 800221a:	f7ff f866 	bl	80012ea <lcd_DrawCircle>
		lcd_DrawCircle(30, 200, GREEN, 15, 1); // green1
 800221e:	2301      	movs	r3, #1
 8002220:	9300      	str	r3, [sp, #0]
 8002222:	230f      	movs	r3, #15
 8002224:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8002228:	21c8      	movs	r1, #200	; 0xc8
 800222a:	201e      	movs	r0, #30
 800222c:	f7ff f85d 	bl	80012ea <lcd_DrawCircle>
		break;
 8002230:	e025      	b.n	800227e <Light_control_road1+0x102>
		lcd_DrawCircle(30, 100, RED, 15, 0); // red1
 8002232:	2300      	movs	r3, #0
 8002234:	9300      	str	r3, [sp, #0]
 8002236:	230f      	movs	r3, #15
 8002238:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 800223c:	2164      	movs	r1, #100	; 0x64
 800223e:	201e      	movs	r0, #30
 8002240:	f7ff f853 	bl	80012ea <lcd_DrawCircle>
		lcd_DrawCircle(30, 150, YELLOW, 15, 1); // yellow1
 8002244:	2301      	movs	r3, #1
 8002246:	9300      	str	r3, [sp, #0]
 8002248:	230f      	movs	r3, #15
 800224a:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 800224e:	2196      	movs	r1, #150	; 0x96
 8002250:	201e      	movs	r0, #30
 8002252:	f7ff f84a 	bl	80012ea <lcd_DrawCircle>
		lcd_DrawCircle(30, 200, WHITE , 15, 1); //
 8002256:	2301      	movs	r3, #1
 8002258:	9300      	str	r3, [sp, #0]
 800225a:	230f      	movs	r3, #15
 800225c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002260:	21c8      	movs	r1, #200	; 0xc8
 8002262:	201e      	movs	r0, #30
 8002264:	f7ff f841 	bl	80012ea <lcd_DrawCircle>
		lcd_DrawCircle(30, 200, GREEN, 15, 0); // green1
 8002268:	2300      	movs	r3, #0
 800226a:	9300      	str	r3, [sp, #0]
 800226c:	230f      	movs	r3, #15
 800226e:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8002272:	21c8      	movs	r1, #200	; 0xc8
 8002274:	201e      	movs	r0, #30
 8002276:	f7ff f838 	bl	80012ea <lcd_DrawCircle>
		break;
 800227a:	e000      	b.n	800227e <Light_control_road1+0x102>
		break;
 800227c:	bf00      	nop

	}
}
 800227e:	bf00      	nop
 8002280:	3708      	adds	r7, #8
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}

08002286 <Light_control_road2>:

void Light_control_road2(int light) {
 8002286:	b580      	push	{r7, lr}
 8002288:	b084      	sub	sp, #16
 800228a:	af02      	add	r7, sp, #8
 800228c:	6078      	str	r0, [r7, #4]
	switch(light) {
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2b02      	cmp	r3, #2
 8002292:	d009      	beq.n	80022a8 <Light_control_road2+0x22>
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2b02      	cmp	r3, #2
 8002298:	dc75      	bgt.n	8002386 <Light_control_road2+0x100>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d028      	beq.n	80022f2 <Light_control_road2+0x6c>
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2b01      	cmp	r3, #1
 80022a4:	d04a      	beq.n	800233c <Light_control_road2+0xb6>
		lcd_DrawCircle(160, 60, YELLOW, 15, 1); // yellow2
		lcd_DrawCircle(210, 60, WHITE, 15, 1); //
		lcd_DrawCircle(210, 60, GREEN, 15, 0); // green2
		break;
	default:
		break;
 80022a6:	e06e      	b.n	8002386 <Light_control_road2+0x100>
		lcd_DrawCircle(110, 60, RED, 15, 1); // red2
 80022a8:	2301      	movs	r3, #1
 80022aa:	9300      	str	r3, [sp, #0]
 80022ac:	230f      	movs	r3, #15
 80022ae:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80022b2:	213c      	movs	r1, #60	; 0x3c
 80022b4:	206e      	movs	r0, #110	; 0x6e
 80022b6:	f7ff f818 	bl	80012ea <lcd_DrawCircle>
		lcd_DrawCircle(160, 60, WHITE, 15, 1); //
 80022ba:	2301      	movs	r3, #1
 80022bc:	9300      	str	r3, [sp, #0]
 80022be:	230f      	movs	r3, #15
 80022c0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80022c4:	213c      	movs	r1, #60	; 0x3c
 80022c6:	20a0      	movs	r0, #160	; 0xa0
 80022c8:	f7ff f80f 	bl	80012ea <lcd_DrawCircle>
		lcd_DrawCircle(160, 60, YELLOW, 15, 0); // yellow2
 80022cc:	2300      	movs	r3, #0
 80022ce:	9300      	str	r3, [sp, #0]
 80022d0:	230f      	movs	r3, #15
 80022d2:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 80022d6:	213c      	movs	r1, #60	; 0x3c
 80022d8:	20a0      	movs	r0, #160	; 0xa0
 80022da:	f7ff f806 	bl	80012ea <lcd_DrawCircle>
		lcd_DrawCircle(210, 60, GREEN, 15, 0); // green2
 80022de:	2300      	movs	r3, #0
 80022e0:	9300      	str	r3, [sp, #0]
 80022e2:	230f      	movs	r3, #15
 80022e4:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80022e8:	213c      	movs	r1, #60	; 0x3c
 80022ea:	20d2      	movs	r0, #210	; 0xd2
 80022ec:	f7fe fffd 	bl	80012ea <lcd_DrawCircle>
		break;
 80022f0:	e04a      	b.n	8002388 <Light_control_road2+0x102>
		lcd_DrawCircle(110, 60, WHITE, 15, 1); //
 80022f2:	2301      	movs	r3, #1
 80022f4:	9300      	str	r3, [sp, #0]
 80022f6:	230f      	movs	r3, #15
 80022f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80022fc:	213c      	movs	r1, #60	; 0x3c
 80022fe:	206e      	movs	r0, #110	; 0x6e
 8002300:	f7fe fff3 	bl	80012ea <lcd_DrawCircle>
		lcd_DrawCircle(110, 60, RED, 15, 0); // red2
 8002304:	2300      	movs	r3, #0
 8002306:	9300      	str	r3, [sp, #0]
 8002308:	230f      	movs	r3, #15
 800230a:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 800230e:	213c      	movs	r1, #60	; 0x3c
 8002310:	206e      	movs	r0, #110	; 0x6e
 8002312:	f7fe ffea 	bl	80012ea <lcd_DrawCircle>
		lcd_DrawCircle(160, 60, YELLOW, 15, 0); // yellow2
 8002316:	2300      	movs	r3, #0
 8002318:	9300      	str	r3, [sp, #0]
 800231a:	230f      	movs	r3, #15
 800231c:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8002320:	213c      	movs	r1, #60	; 0x3c
 8002322:	20a0      	movs	r0, #160	; 0xa0
 8002324:	f7fe ffe1 	bl	80012ea <lcd_DrawCircle>
		lcd_DrawCircle(210, 60, GREEN, 15, 1); // green2
 8002328:	2301      	movs	r3, #1
 800232a:	9300      	str	r3, [sp, #0]
 800232c:	230f      	movs	r3, #15
 800232e:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8002332:	213c      	movs	r1, #60	; 0x3c
 8002334:	20d2      	movs	r0, #210	; 0xd2
 8002336:	f7fe ffd8 	bl	80012ea <lcd_DrawCircle>
		break;
 800233a:	e025      	b.n	8002388 <Light_control_road2+0x102>
		lcd_DrawCircle(110, 60, RED, 15, 0); // red2
 800233c:	2300      	movs	r3, #0
 800233e:	9300      	str	r3, [sp, #0]
 8002340:	230f      	movs	r3, #15
 8002342:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8002346:	213c      	movs	r1, #60	; 0x3c
 8002348:	206e      	movs	r0, #110	; 0x6e
 800234a:	f7fe ffce 	bl	80012ea <lcd_DrawCircle>
		lcd_DrawCircle(160, 60, YELLOW, 15, 1); // yellow2
 800234e:	2301      	movs	r3, #1
 8002350:	9300      	str	r3, [sp, #0]
 8002352:	230f      	movs	r3, #15
 8002354:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8002358:	213c      	movs	r1, #60	; 0x3c
 800235a:	20a0      	movs	r0, #160	; 0xa0
 800235c:	f7fe ffc5 	bl	80012ea <lcd_DrawCircle>
		lcd_DrawCircle(210, 60, WHITE, 15, 1); //
 8002360:	2301      	movs	r3, #1
 8002362:	9300      	str	r3, [sp, #0]
 8002364:	230f      	movs	r3, #15
 8002366:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800236a:	213c      	movs	r1, #60	; 0x3c
 800236c:	20d2      	movs	r0, #210	; 0xd2
 800236e:	f7fe ffbc 	bl	80012ea <lcd_DrawCircle>
		lcd_DrawCircle(210, 60, GREEN, 15, 0); // green2
 8002372:	2300      	movs	r3, #0
 8002374:	9300      	str	r3, [sp, #0]
 8002376:	230f      	movs	r3, #15
 8002378:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 800237c:	213c      	movs	r1, #60	; 0x3c
 800237e:	20d2      	movs	r0, #210	; 0xd2
 8002380:	f7fe ffb3 	bl	80012ea <lcd_DrawCircle>
		break;
 8002384:	e000      	b.n	8002388 <Light_control_road2+0x102>
		break;
 8002386:	bf00      	nop
	}
}
 8002388:	bf00      	nop
 800238a:	3708      	adds	r7, #8
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}

08002390 <Traffic_light_fsm1>:
void Traffic_light_fsm1() {
 8002390:	b580      	push	{r7, lr}
 8002392:	af00      	add	r7, sp, #0
	switch(Road1) {
 8002394:	4b38      	ldr	r3, [pc, #224]	; (8002478 <Traffic_light_fsm1+0xe8>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	2b02      	cmp	r3, #2
 800239a:	d006      	beq.n	80023aa <Traffic_light_fsm1+0x1a>
 800239c:	2b02      	cmp	r3, #2
 800239e:	dc61      	bgt.n	8002464 <Traffic_light_fsm1+0xd4>
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d021      	beq.n	80023e8 <Traffic_light_fsm1+0x58>
 80023a4:	2b01      	cmp	r3, #1
 80023a6:	d03e      	beq.n	8002426 <Traffic_light_fsm1+0x96>
					Red1 = time_red;
				}

			break;
		default:
			break;
 80023a8:	e05c      	b.n	8002464 <Traffic_light_fsm1+0xd4>
			Light_control_road1(Red);
 80023aa:	2002      	movs	r0, #2
 80023ac:	f7ff fee6 	bl	800217c <Light_control_road1>
			count_red = (count_red + 1) % (time_red * 1000 / 50);
 80023b0:	4b32      	ldr	r3, [pc, #200]	; (800247c <Traffic_light_fsm1+0xec>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	1c5a      	adds	r2, r3, #1
 80023b6:	4b32      	ldr	r3, [pc, #200]	; (8002480 <Traffic_light_fsm1+0xf0>)
 80023b8:	6819      	ldr	r1, [r3, #0]
 80023ba:	460b      	mov	r3, r1
 80023bc:	009b      	lsls	r3, r3, #2
 80023be:	440b      	add	r3, r1
 80023c0:	009b      	lsls	r3, r3, #2
 80023c2:	fb92 f1f3 	sdiv	r1, r2, r3
 80023c6:	fb03 f301 	mul.w	r3, r3, r1
 80023ca:	1ad3      	subs	r3, r2, r3
 80023cc:	4a2b      	ldr	r2, [pc, #172]	; (800247c <Traffic_light_fsm1+0xec>)
 80023ce:	6013      	str	r3, [r2, #0]
				if(count_red == 0) {
 80023d0:	4b2a      	ldr	r3, [pc, #168]	; (800247c <Traffic_light_fsm1+0xec>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d147      	bne.n	8002468 <Traffic_light_fsm1+0xd8>
					Road1 = Green;
 80023d8:	4b27      	ldr	r3, [pc, #156]	; (8002478 <Traffic_light_fsm1+0xe8>)
 80023da:	2200      	movs	r2, #0
 80023dc:	601a      	str	r2, [r3, #0]
					Green1 = time_green;
 80023de:	4b29      	ldr	r3, [pc, #164]	; (8002484 <Traffic_light_fsm1+0xf4>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4a29      	ldr	r2, [pc, #164]	; (8002488 <Traffic_light_fsm1+0xf8>)
 80023e4:	6013      	str	r3, [r2, #0]
			break;
 80023e6:	e03f      	b.n	8002468 <Traffic_light_fsm1+0xd8>
			Light_control_road1(Green);
 80023e8:	2000      	movs	r0, #0
 80023ea:	f7ff fec7 	bl	800217c <Light_control_road1>
			count_green = (count_green + 1) % (time_green * 1000 / 50);
 80023ee:	4b27      	ldr	r3, [pc, #156]	; (800248c <Traffic_light_fsm1+0xfc>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	1c5a      	adds	r2, r3, #1
 80023f4:	4b23      	ldr	r3, [pc, #140]	; (8002484 <Traffic_light_fsm1+0xf4>)
 80023f6:	6819      	ldr	r1, [r3, #0]
 80023f8:	460b      	mov	r3, r1
 80023fa:	009b      	lsls	r3, r3, #2
 80023fc:	440b      	add	r3, r1
 80023fe:	009b      	lsls	r3, r3, #2
 8002400:	fb92 f1f3 	sdiv	r1, r2, r3
 8002404:	fb03 f301 	mul.w	r3, r3, r1
 8002408:	1ad3      	subs	r3, r2, r3
 800240a:	4a20      	ldr	r2, [pc, #128]	; (800248c <Traffic_light_fsm1+0xfc>)
 800240c:	6013      	str	r3, [r2, #0]
				if(count_green == 0) {
 800240e:	4b1f      	ldr	r3, [pc, #124]	; (800248c <Traffic_light_fsm1+0xfc>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d12a      	bne.n	800246c <Traffic_light_fsm1+0xdc>
					Road1 = Yellow;
 8002416:	4b18      	ldr	r3, [pc, #96]	; (8002478 <Traffic_light_fsm1+0xe8>)
 8002418:	2201      	movs	r2, #1
 800241a:	601a      	str	r2, [r3, #0]
					Yellow1 = time_yellow;
 800241c:	4b1c      	ldr	r3, [pc, #112]	; (8002490 <Traffic_light_fsm1+0x100>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a1c      	ldr	r2, [pc, #112]	; (8002494 <Traffic_light_fsm1+0x104>)
 8002422:	6013      	str	r3, [r2, #0]
			break;
 8002424:	e022      	b.n	800246c <Traffic_light_fsm1+0xdc>
			Light_control_road1(Yellow);
 8002426:	2001      	movs	r0, #1
 8002428:	f7ff fea8 	bl	800217c <Light_control_road1>
			count_yellow = (count_yellow + 1) % (time_yellow * 1000 / 50);
 800242c:	4b1a      	ldr	r3, [pc, #104]	; (8002498 <Traffic_light_fsm1+0x108>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	1c5a      	adds	r2, r3, #1
 8002432:	4b17      	ldr	r3, [pc, #92]	; (8002490 <Traffic_light_fsm1+0x100>)
 8002434:	6819      	ldr	r1, [r3, #0]
 8002436:	460b      	mov	r3, r1
 8002438:	009b      	lsls	r3, r3, #2
 800243a:	440b      	add	r3, r1
 800243c:	009b      	lsls	r3, r3, #2
 800243e:	fb92 f1f3 	sdiv	r1, r2, r3
 8002442:	fb03 f301 	mul.w	r3, r3, r1
 8002446:	1ad3      	subs	r3, r2, r3
 8002448:	4a13      	ldr	r2, [pc, #76]	; (8002498 <Traffic_light_fsm1+0x108>)
 800244a:	6013      	str	r3, [r2, #0]
				if(count_yellow == 0) {
 800244c:	4b12      	ldr	r3, [pc, #72]	; (8002498 <Traffic_light_fsm1+0x108>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d10d      	bne.n	8002470 <Traffic_light_fsm1+0xe0>
					Road1 = Red;
 8002454:	4b08      	ldr	r3, [pc, #32]	; (8002478 <Traffic_light_fsm1+0xe8>)
 8002456:	2202      	movs	r2, #2
 8002458:	601a      	str	r2, [r3, #0]
					Red1 = time_red;
 800245a:	4b09      	ldr	r3, [pc, #36]	; (8002480 <Traffic_light_fsm1+0xf0>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4a0f      	ldr	r2, [pc, #60]	; (800249c <Traffic_light_fsm1+0x10c>)
 8002460:	6013      	str	r3, [r2, #0]
			break;
 8002462:	e005      	b.n	8002470 <Traffic_light_fsm1+0xe0>
			break;
 8002464:	bf00      	nop
 8002466:	e004      	b.n	8002472 <Traffic_light_fsm1+0xe2>
			break;
 8002468:	bf00      	nop
 800246a:	e002      	b.n	8002472 <Traffic_light_fsm1+0xe2>
			break;
 800246c:	bf00      	nop
 800246e:	e000      	b.n	8002472 <Traffic_light_fsm1+0xe2>
			break;
 8002470:	bf00      	nop
	}
}
 8002472:	bf00      	nop
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	200000f0 	.word	0x200000f0
 800247c:	20000060 	.word	0x20000060
 8002480:	20000000 	.word	0x20000000
 8002484:	20000004 	.word	0x20000004
 8002488:	200000e8 	.word	0x200000e8
 800248c:	20000064 	.word	0x20000064
 8002490:	20000008 	.word	0x20000008
 8002494:	200000fc 	.word	0x200000fc
 8002498:	20000068 	.word	0x20000068
 800249c:	20000100 	.word	0x20000100

080024a0 <Traffic_light_fsm2>:
void Traffic_light_fsm2() {
 80024a0:	b580      	push	{r7, lr}
 80024a2:	af00      	add	r7, sp, #0
	switch(Road2) {
 80024a4:	4b38      	ldr	r3, [pc, #224]	; (8002588 <Traffic_light_fsm2+0xe8>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	2b02      	cmp	r3, #2
 80024aa:	d006      	beq.n	80024ba <Traffic_light_fsm2+0x1a>
 80024ac:	2b02      	cmp	r3, #2
 80024ae:	dc61      	bgt.n	8002574 <Traffic_light_fsm2+0xd4>
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d021      	beq.n	80024f8 <Traffic_light_fsm2+0x58>
 80024b4:	2b01      	cmp	r3, #1
 80024b6:	d03e      	beq.n	8002536 <Traffic_light_fsm2+0x96>
						Road2 = Red;
						Red2  = time_red;
					}
				break;
			default:
				break;
 80024b8:	e05c      	b.n	8002574 <Traffic_light_fsm2+0xd4>
				Light_control_road2(Red);
 80024ba:	2002      	movs	r0, #2
 80024bc:	f7ff fee3 	bl	8002286 <Light_control_road2>
				count_red = (count_red + 1) % (time_red * 1000 / 50);
 80024c0:	4b32      	ldr	r3, [pc, #200]	; (800258c <Traffic_light_fsm2+0xec>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	1c5a      	adds	r2, r3, #1
 80024c6:	4b32      	ldr	r3, [pc, #200]	; (8002590 <Traffic_light_fsm2+0xf0>)
 80024c8:	6819      	ldr	r1, [r3, #0]
 80024ca:	460b      	mov	r3, r1
 80024cc:	009b      	lsls	r3, r3, #2
 80024ce:	440b      	add	r3, r1
 80024d0:	009b      	lsls	r3, r3, #2
 80024d2:	fb92 f1f3 	sdiv	r1, r2, r3
 80024d6:	fb03 f301 	mul.w	r3, r3, r1
 80024da:	1ad3      	subs	r3, r2, r3
 80024dc:	4a2b      	ldr	r2, [pc, #172]	; (800258c <Traffic_light_fsm2+0xec>)
 80024de:	6013      	str	r3, [r2, #0]
				if(count_red == 0) {
 80024e0:	4b2a      	ldr	r3, [pc, #168]	; (800258c <Traffic_light_fsm2+0xec>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d147      	bne.n	8002578 <Traffic_light_fsm2+0xd8>
					Road2 = Green;
 80024e8:	4b27      	ldr	r3, [pc, #156]	; (8002588 <Traffic_light_fsm2+0xe8>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	601a      	str	r2, [r3, #0]
					Green2 = time_green;
 80024ee:	4b29      	ldr	r3, [pc, #164]	; (8002594 <Traffic_light_fsm2+0xf4>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4a29      	ldr	r2, [pc, #164]	; (8002598 <Traffic_light_fsm2+0xf8>)
 80024f4:	6013      	str	r3, [r2, #0]
				break;
 80024f6:	e03f      	b.n	8002578 <Traffic_light_fsm2+0xd8>
				Light_control_road2(Green);
 80024f8:	2000      	movs	r0, #0
 80024fa:	f7ff fec4 	bl	8002286 <Light_control_road2>
				count_green = (count_green + 1) % (time_green * 1000 / 50);
 80024fe:	4b27      	ldr	r3, [pc, #156]	; (800259c <Traffic_light_fsm2+0xfc>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	1c5a      	adds	r2, r3, #1
 8002504:	4b23      	ldr	r3, [pc, #140]	; (8002594 <Traffic_light_fsm2+0xf4>)
 8002506:	6819      	ldr	r1, [r3, #0]
 8002508:	460b      	mov	r3, r1
 800250a:	009b      	lsls	r3, r3, #2
 800250c:	440b      	add	r3, r1
 800250e:	009b      	lsls	r3, r3, #2
 8002510:	fb92 f1f3 	sdiv	r1, r2, r3
 8002514:	fb03 f301 	mul.w	r3, r3, r1
 8002518:	1ad3      	subs	r3, r2, r3
 800251a:	4a20      	ldr	r2, [pc, #128]	; (800259c <Traffic_light_fsm2+0xfc>)
 800251c:	6013      	str	r3, [r2, #0]
					if(count_red == 0) {
 800251e:	4b1b      	ldr	r3, [pc, #108]	; (800258c <Traffic_light_fsm2+0xec>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d12a      	bne.n	800257c <Traffic_light_fsm2+0xdc>
						Road2 = Yellow;
 8002526:	4b18      	ldr	r3, [pc, #96]	; (8002588 <Traffic_light_fsm2+0xe8>)
 8002528:	2201      	movs	r2, #1
 800252a:	601a      	str	r2, [r3, #0]
						Yellow2 = time_yellow;
 800252c:	4b1c      	ldr	r3, [pc, #112]	; (80025a0 <Traffic_light_fsm2+0x100>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a1c      	ldr	r2, [pc, #112]	; (80025a4 <Traffic_light_fsm2+0x104>)
 8002532:	6013      	str	r3, [r2, #0]
				break;
 8002534:	e022      	b.n	800257c <Traffic_light_fsm2+0xdc>
				Light_control_road2(Yellow);
 8002536:	2001      	movs	r0, #1
 8002538:	f7ff fea5 	bl	8002286 <Light_control_road2>
				count_yellow = (count_yellow + 1) % (time_yellow * 1000 / 50);
 800253c:	4b1a      	ldr	r3, [pc, #104]	; (80025a8 <Traffic_light_fsm2+0x108>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	1c5a      	adds	r2, r3, #1
 8002542:	4b17      	ldr	r3, [pc, #92]	; (80025a0 <Traffic_light_fsm2+0x100>)
 8002544:	6819      	ldr	r1, [r3, #0]
 8002546:	460b      	mov	r3, r1
 8002548:	009b      	lsls	r3, r3, #2
 800254a:	440b      	add	r3, r1
 800254c:	009b      	lsls	r3, r3, #2
 800254e:	fb92 f1f3 	sdiv	r1, r2, r3
 8002552:	fb03 f301 	mul.w	r3, r3, r1
 8002556:	1ad3      	subs	r3, r2, r3
 8002558:	4a13      	ldr	r2, [pc, #76]	; (80025a8 <Traffic_light_fsm2+0x108>)
 800255a:	6013      	str	r3, [r2, #0]
					if(count_yellow == 0) {
 800255c:	4b12      	ldr	r3, [pc, #72]	; (80025a8 <Traffic_light_fsm2+0x108>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d10d      	bne.n	8002580 <Traffic_light_fsm2+0xe0>
						Road2 = Red;
 8002564:	4b08      	ldr	r3, [pc, #32]	; (8002588 <Traffic_light_fsm2+0xe8>)
 8002566:	2202      	movs	r2, #2
 8002568:	601a      	str	r2, [r3, #0]
						Red2  = time_red;
 800256a:	4b09      	ldr	r3, [pc, #36]	; (8002590 <Traffic_light_fsm2+0xf0>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4a0f      	ldr	r2, [pc, #60]	; (80025ac <Traffic_light_fsm2+0x10c>)
 8002570:	6013      	str	r3, [r2, #0]
				break;
 8002572:	e005      	b.n	8002580 <Traffic_light_fsm2+0xe0>
				break;
 8002574:	bf00      	nop
 8002576:	e004      	b.n	8002582 <Traffic_light_fsm2+0xe2>
				break;
 8002578:	bf00      	nop
 800257a:	e002      	b.n	8002582 <Traffic_light_fsm2+0xe2>
				break;
 800257c:	bf00      	nop
 800257e:	e000      	b.n	8002582 <Traffic_light_fsm2+0xe2>
				break;
 8002580:	bf00      	nop
		}
}
 8002582:	bf00      	nop
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	20000104 	.word	0x20000104
 800258c:	20000060 	.word	0x20000060
 8002590:	20000000 	.word	0x20000000
 8002594:	20000004 	.word	0x20000004
 8002598:	200000ec 	.word	0x200000ec
 800259c:	20000064 	.word	0x20000064
 80025a0:	20000008 	.word	0x20000008
 80025a4:	200000f8 	.word	0x200000f8
 80025a8:	20000068 	.word	0x20000068
 80025ac:	200000f4 	.word	0x200000f4

080025b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80025b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80025e8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80025b4:	480d      	ldr	r0, [pc, #52]	; (80025ec <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80025b6:	490e      	ldr	r1, [pc, #56]	; (80025f0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80025b8:	4a0e      	ldr	r2, [pc, #56]	; (80025f4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80025ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025bc:	e002      	b.n	80025c4 <LoopCopyDataInit>

080025be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025c2:	3304      	adds	r3, #4

080025c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025c8:	d3f9      	bcc.n	80025be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025ca:	4a0b      	ldr	r2, [pc, #44]	; (80025f8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80025cc:	4c0b      	ldr	r4, [pc, #44]	; (80025fc <LoopFillZerobss+0x26>)
  movs r3, #0
 80025ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025d0:	e001      	b.n	80025d6 <LoopFillZerobss>

080025d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025d4:	3204      	adds	r2, #4

080025d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025d8:	d3fb      	bcc.n	80025d2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80025da:	f7ff fd4b 	bl	8002074 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80025de:	f002 fb07 	bl	8004bf0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80025e2:	f7ff f81d 	bl	8001620 <main>
  bx  lr    
 80025e6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80025e8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80025ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025f0:	2000002c 	.word	0x2000002c
  ldr r2, =_sidata
 80025f4:	0800bbc8 	.word	0x0800bbc8
  ldr r2, =_sbss
 80025f8:	2000002c 	.word	0x2000002c
  ldr r4, =_ebss
 80025fc:	200001e8 	.word	0x200001e8

08002600 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002600:	e7fe      	b.n	8002600 <ADC_IRQHandler>
	...

08002604 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002608:	4b0e      	ldr	r3, [pc, #56]	; (8002644 <HAL_Init+0x40>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a0d      	ldr	r2, [pc, #52]	; (8002644 <HAL_Init+0x40>)
 800260e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002612:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002614:	4b0b      	ldr	r3, [pc, #44]	; (8002644 <HAL_Init+0x40>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a0a      	ldr	r2, [pc, #40]	; (8002644 <HAL_Init+0x40>)
 800261a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800261e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002620:	4b08      	ldr	r3, [pc, #32]	; (8002644 <HAL_Init+0x40>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a07      	ldr	r2, [pc, #28]	; (8002644 <HAL_Init+0x40>)
 8002626:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800262a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800262c:	2003      	movs	r0, #3
 800262e:	f000 f94f 	bl	80028d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002632:	200f      	movs	r0, #15
 8002634:	f000 f808 	bl	8002648 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002638:	f7ff f9c8 	bl	80019cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800263c:	2300      	movs	r3, #0
}
 800263e:	4618      	mov	r0, r3
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	40023c00 	.word	0x40023c00

08002648 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b082      	sub	sp, #8
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002650:	4b12      	ldr	r3, [pc, #72]	; (800269c <HAL_InitTick+0x54>)
 8002652:	681a      	ldr	r2, [r3, #0]
 8002654:	4b12      	ldr	r3, [pc, #72]	; (80026a0 <HAL_InitTick+0x58>)
 8002656:	781b      	ldrb	r3, [r3, #0]
 8002658:	4619      	mov	r1, r3
 800265a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800265e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002662:	fbb2 f3f3 	udiv	r3, r2, r3
 8002666:	4618      	mov	r0, r3
 8002668:	f000 f967 	bl	800293a <HAL_SYSTICK_Config>
 800266c:	4603      	mov	r3, r0
 800266e:	2b00      	cmp	r3, #0
 8002670:	d001      	beq.n	8002676 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002672:	2301      	movs	r3, #1
 8002674:	e00e      	b.n	8002694 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2b0f      	cmp	r3, #15
 800267a:	d80a      	bhi.n	8002692 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800267c:	2200      	movs	r2, #0
 800267e:	6879      	ldr	r1, [r7, #4]
 8002680:	f04f 30ff 	mov.w	r0, #4294967295
 8002684:	f000 f92f 	bl	80028e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002688:	4a06      	ldr	r2, [pc, #24]	; (80026a4 <HAL_InitTick+0x5c>)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800268e:	2300      	movs	r3, #0
 8002690:	e000      	b.n	8002694 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002692:	2301      	movs	r3, #1
}
 8002694:	4618      	mov	r0, r3
 8002696:	3708      	adds	r7, #8
 8002698:	46bd      	mov	sp, r7
 800269a:	bd80      	pop	{r7, pc}
 800269c:	20000020 	.word	0x20000020
 80026a0:	20000028 	.word	0x20000028
 80026a4:	20000024 	.word	0x20000024

080026a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026a8:	b480      	push	{r7}
 80026aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026ac:	4b06      	ldr	r3, [pc, #24]	; (80026c8 <HAL_IncTick+0x20>)
 80026ae:	781b      	ldrb	r3, [r3, #0]
 80026b0:	461a      	mov	r2, r3
 80026b2:	4b06      	ldr	r3, [pc, #24]	; (80026cc <HAL_IncTick+0x24>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4413      	add	r3, r2
 80026b8:	4a04      	ldr	r2, [pc, #16]	; (80026cc <HAL_IncTick+0x24>)
 80026ba:	6013      	str	r3, [r2, #0]
}
 80026bc:	bf00      	nop
 80026be:	46bd      	mov	sp, r7
 80026c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c4:	4770      	bx	lr
 80026c6:	bf00      	nop
 80026c8:	20000028 	.word	0x20000028
 80026cc:	200001e4 	.word	0x200001e4

080026d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026d0:	b480      	push	{r7}
 80026d2:	af00      	add	r7, sp, #0
  return uwTick;
 80026d4:	4b03      	ldr	r3, [pc, #12]	; (80026e4 <HAL_GetTick+0x14>)
 80026d6:	681b      	ldr	r3, [r3, #0]
}
 80026d8:	4618      	mov	r0, r3
 80026da:	46bd      	mov	sp, r7
 80026dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e0:	4770      	bx	lr
 80026e2:	bf00      	nop
 80026e4:	200001e4 	.word	0x200001e4

080026e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b084      	sub	sp, #16
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026f0:	f7ff ffee 	bl	80026d0 <HAL_GetTick>
 80026f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002700:	d005      	beq.n	800270e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002702:	4b0a      	ldr	r3, [pc, #40]	; (800272c <HAL_Delay+0x44>)
 8002704:	781b      	ldrb	r3, [r3, #0]
 8002706:	461a      	mov	r2, r3
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	4413      	add	r3, r2
 800270c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800270e:	bf00      	nop
 8002710:	f7ff ffde 	bl	80026d0 <HAL_GetTick>
 8002714:	4602      	mov	r2, r0
 8002716:	68bb      	ldr	r3, [r7, #8]
 8002718:	1ad3      	subs	r3, r2, r3
 800271a:	68fa      	ldr	r2, [r7, #12]
 800271c:	429a      	cmp	r2, r3
 800271e:	d8f7      	bhi.n	8002710 <HAL_Delay+0x28>
  {
  }
}
 8002720:	bf00      	nop
 8002722:	bf00      	nop
 8002724:	3710      	adds	r7, #16
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	20000028 	.word	0x20000028

08002730 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002730:	b480      	push	{r7}
 8002732:	b085      	sub	sp, #20
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	f003 0307 	and.w	r3, r3, #7
 800273e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002740:	4b0c      	ldr	r3, [pc, #48]	; (8002774 <__NVIC_SetPriorityGrouping+0x44>)
 8002742:	68db      	ldr	r3, [r3, #12]
 8002744:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002746:	68ba      	ldr	r2, [r7, #8]
 8002748:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800274c:	4013      	ands	r3, r2
 800274e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002758:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800275c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002760:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002762:	4a04      	ldr	r2, [pc, #16]	; (8002774 <__NVIC_SetPriorityGrouping+0x44>)
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	60d3      	str	r3, [r2, #12]
}
 8002768:	bf00      	nop
 800276a:	3714      	adds	r7, #20
 800276c:	46bd      	mov	sp, r7
 800276e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002772:	4770      	bx	lr
 8002774:	e000ed00 	.word	0xe000ed00

08002778 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002778:	b480      	push	{r7}
 800277a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800277c:	4b04      	ldr	r3, [pc, #16]	; (8002790 <__NVIC_GetPriorityGrouping+0x18>)
 800277e:	68db      	ldr	r3, [r3, #12]
 8002780:	0a1b      	lsrs	r3, r3, #8
 8002782:	f003 0307 	and.w	r3, r3, #7
}
 8002786:	4618      	mov	r0, r3
 8002788:	46bd      	mov	sp, r7
 800278a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278e:	4770      	bx	lr
 8002790:	e000ed00 	.word	0xe000ed00

08002794 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002794:	b480      	push	{r7}
 8002796:	b083      	sub	sp, #12
 8002798:	af00      	add	r7, sp, #0
 800279a:	4603      	mov	r3, r0
 800279c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800279e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	db0b      	blt.n	80027be <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027a6:	79fb      	ldrb	r3, [r7, #7]
 80027a8:	f003 021f 	and.w	r2, r3, #31
 80027ac:	4907      	ldr	r1, [pc, #28]	; (80027cc <__NVIC_EnableIRQ+0x38>)
 80027ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027b2:	095b      	lsrs	r3, r3, #5
 80027b4:	2001      	movs	r0, #1
 80027b6:	fa00 f202 	lsl.w	r2, r0, r2
 80027ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80027be:	bf00      	nop
 80027c0:	370c      	adds	r7, #12
 80027c2:	46bd      	mov	sp, r7
 80027c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c8:	4770      	bx	lr
 80027ca:	bf00      	nop
 80027cc:	e000e100 	.word	0xe000e100

080027d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b083      	sub	sp, #12
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	4603      	mov	r3, r0
 80027d8:	6039      	str	r1, [r7, #0]
 80027da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	db0a      	blt.n	80027fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	b2da      	uxtb	r2, r3
 80027e8:	490c      	ldr	r1, [pc, #48]	; (800281c <__NVIC_SetPriority+0x4c>)
 80027ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ee:	0112      	lsls	r2, r2, #4
 80027f0:	b2d2      	uxtb	r2, r2
 80027f2:	440b      	add	r3, r1
 80027f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027f8:	e00a      	b.n	8002810 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	b2da      	uxtb	r2, r3
 80027fe:	4908      	ldr	r1, [pc, #32]	; (8002820 <__NVIC_SetPriority+0x50>)
 8002800:	79fb      	ldrb	r3, [r7, #7]
 8002802:	f003 030f 	and.w	r3, r3, #15
 8002806:	3b04      	subs	r3, #4
 8002808:	0112      	lsls	r2, r2, #4
 800280a:	b2d2      	uxtb	r2, r2
 800280c:	440b      	add	r3, r1
 800280e:	761a      	strb	r2, [r3, #24]
}
 8002810:	bf00      	nop
 8002812:	370c      	adds	r7, #12
 8002814:	46bd      	mov	sp, r7
 8002816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281a:	4770      	bx	lr
 800281c:	e000e100 	.word	0xe000e100
 8002820:	e000ed00 	.word	0xe000ed00

08002824 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002824:	b480      	push	{r7}
 8002826:	b089      	sub	sp, #36	; 0x24
 8002828:	af00      	add	r7, sp, #0
 800282a:	60f8      	str	r0, [r7, #12]
 800282c:	60b9      	str	r1, [r7, #8]
 800282e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	f003 0307 	and.w	r3, r3, #7
 8002836:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002838:	69fb      	ldr	r3, [r7, #28]
 800283a:	f1c3 0307 	rsb	r3, r3, #7
 800283e:	2b04      	cmp	r3, #4
 8002840:	bf28      	it	cs
 8002842:	2304      	movcs	r3, #4
 8002844:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002846:	69fb      	ldr	r3, [r7, #28]
 8002848:	3304      	adds	r3, #4
 800284a:	2b06      	cmp	r3, #6
 800284c:	d902      	bls.n	8002854 <NVIC_EncodePriority+0x30>
 800284e:	69fb      	ldr	r3, [r7, #28]
 8002850:	3b03      	subs	r3, #3
 8002852:	e000      	b.n	8002856 <NVIC_EncodePriority+0x32>
 8002854:	2300      	movs	r3, #0
 8002856:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002858:	f04f 32ff 	mov.w	r2, #4294967295
 800285c:	69bb      	ldr	r3, [r7, #24]
 800285e:	fa02 f303 	lsl.w	r3, r2, r3
 8002862:	43da      	mvns	r2, r3
 8002864:	68bb      	ldr	r3, [r7, #8]
 8002866:	401a      	ands	r2, r3
 8002868:	697b      	ldr	r3, [r7, #20]
 800286a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800286c:	f04f 31ff 	mov.w	r1, #4294967295
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	fa01 f303 	lsl.w	r3, r1, r3
 8002876:	43d9      	mvns	r1, r3
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800287c:	4313      	orrs	r3, r2
         );
}
 800287e:	4618      	mov	r0, r3
 8002880:	3724      	adds	r7, #36	; 0x24
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr
	...

0800288c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b082      	sub	sp, #8
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	3b01      	subs	r3, #1
 8002898:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800289c:	d301      	bcc.n	80028a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800289e:	2301      	movs	r3, #1
 80028a0:	e00f      	b.n	80028c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028a2:	4a0a      	ldr	r2, [pc, #40]	; (80028cc <SysTick_Config+0x40>)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	3b01      	subs	r3, #1
 80028a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028aa:	210f      	movs	r1, #15
 80028ac:	f04f 30ff 	mov.w	r0, #4294967295
 80028b0:	f7ff ff8e 	bl	80027d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028b4:	4b05      	ldr	r3, [pc, #20]	; (80028cc <SysTick_Config+0x40>)
 80028b6:	2200      	movs	r2, #0
 80028b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028ba:	4b04      	ldr	r3, [pc, #16]	; (80028cc <SysTick_Config+0x40>)
 80028bc:	2207      	movs	r2, #7
 80028be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028c0:	2300      	movs	r3, #0
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	3708      	adds	r7, #8
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}
 80028ca:	bf00      	nop
 80028cc:	e000e010 	.word	0xe000e010

080028d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b082      	sub	sp, #8
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028d8:	6878      	ldr	r0, [r7, #4]
 80028da:	f7ff ff29 	bl	8002730 <__NVIC_SetPriorityGrouping>
}
 80028de:	bf00      	nop
 80028e0:	3708      	adds	r7, #8
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}

080028e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028e6:	b580      	push	{r7, lr}
 80028e8:	b086      	sub	sp, #24
 80028ea:	af00      	add	r7, sp, #0
 80028ec:	4603      	mov	r3, r0
 80028ee:	60b9      	str	r1, [r7, #8]
 80028f0:	607a      	str	r2, [r7, #4]
 80028f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028f4:	2300      	movs	r3, #0
 80028f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028f8:	f7ff ff3e 	bl	8002778 <__NVIC_GetPriorityGrouping>
 80028fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028fe:	687a      	ldr	r2, [r7, #4]
 8002900:	68b9      	ldr	r1, [r7, #8]
 8002902:	6978      	ldr	r0, [r7, #20]
 8002904:	f7ff ff8e 	bl	8002824 <NVIC_EncodePriority>
 8002908:	4602      	mov	r2, r0
 800290a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800290e:	4611      	mov	r1, r2
 8002910:	4618      	mov	r0, r3
 8002912:	f7ff ff5d 	bl	80027d0 <__NVIC_SetPriority>
}
 8002916:	bf00      	nop
 8002918:	3718      	adds	r7, #24
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}

0800291e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800291e:	b580      	push	{r7, lr}
 8002920:	b082      	sub	sp, #8
 8002922:	af00      	add	r7, sp, #0
 8002924:	4603      	mov	r3, r0
 8002926:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002928:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800292c:	4618      	mov	r0, r3
 800292e:	f7ff ff31 	bl	8002794 <__NVIC_EnableIRQ>
}
 8002932:	bf00      	nop
 8002934:	3708      	adds	r7, #8
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}

0800293a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800293a:	b580      	push	{r7, lr}
 800293c:	b082      	sub	sp, #8
 800293e:	af00      	add	r7, sp, #0
 8002940:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002942:	6878      	ldr	r0, [r7, #4]
 8002944:	f7ff ffa2 	bl	800288c <SysTick_Config>
 8002948:	4603      	mov	r3, r0
}
 800294a:	4618      	mov	r0, r3
 800294c:	3708      	adds	r7, #8
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}
	...

08002954 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002954:	b480      	push	{r7}
 8002956:	b089      	sub	sp, #36	; 0x24
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
 800295c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800295e:	2300      	movs	r3, #0
 8002960:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002962:	2300      	movs	r3, #0
 8002964:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002966:	2300      	movs	r3, #0
 8002968:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800296a:	2300      	movs	r3, #0
 800296c:	61fb      	str	r3, [r7, #28]
 800296e:	e16b      	b.n	8002c48 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002970:	2201      	movs	r2, #1
 8002972:	69fb      	ldr	r3, [r7, #28]
 8002974:	fa02 f303 	lsl.w	r3, r2, r3
 8002978:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	697a      	ldr	r2, [r7, #20]
 8002980:	4013      	ands	r3, r2
 8002982:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002984:	693a      	ldr	r2, [r7, #16]
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	429a      	cmp	r2, r3
 800298a:	f040 815a 	bne.w	8002c42 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	f003 0303 	and.w	r3, r3, #3
 8002996:	2b01      	cmp	r3, #1
 8002998:	d005      	beq.n	80029a6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80029a2:	2b02      	cmp	r3, #2
 80029a4:	d130      	bne.n	8002a08 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	689b      	ldr	r3, [r3, #8]
 80029aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80029ac:	69fb      	ldr	r3, [r7, #28]
 80029ae:	005b      	lsls	r3, r3, #1
 80029b0:	2203      	movs	r2, #3
 80029b2:	fa02 f303 	lsl.w	r3, r2, r3
 80029b6:	43db      	mvns	r3, r3
 80029b8:	69ba      	ldr	r2, [r7, #24]
 80029ba:	4013      	ands	r3, r2
 80029bc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	68da      	ldr	r2, [r3, #12]
 80029c2:	69fb      	ldr	r3, [r7, #28]
 80029c4:	005b      	lsls	r3, r3, #1
 80029c6:	fa02 f303 	lsl.w	r3, r2, r3
 80029ca:	69ba      	ldr	r2, [r7, #24]
 80029cc:	4313      	orrs	r3, r2
 80029ce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	69ba      	ldr	r2, [r7, #24]
 80029d4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80029dc:	2201      	movs	r2, #1
 80029de:	69fb      	ldr	r3, [r7, #28]
 80029e0:	fa02 f303 	lsl.w	r3, r2, r3
 80029e4:	43db      	mvns	r3, r3
 80029e6:	69ba      	ldr	r2, [r7, #24]
 80029e8:	4013      	ands	r3, r2
 80029ea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	091b      	lsrs	r3, r3, #4
 80029f2:	f003 0201 	and.w	r2, r3, #1
 80029f6:	69fb      	ldr	r3, [r7, #28]
 80029f8:	fa02 f303 	lsl.w	r3, r2, r3
 80029fc:	69ba      	ldr	r2, [r7, #24]
 80029fe:	4313      	orrs	r3, r2
 8002a00:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	69ba      	ldr	r2, [r7, #24]
 8002a06:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	f003 0303 	and.w	r3, r3, #3
 8002a10:	2b03      	cmp	r3, #3
 8002a12:	d017      	beq.n	8002a44 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	68db      	ldr	r3, [r3, #12]
 8002a18:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002a1a:	69fb      	ldr	r3, [r7, #28]
 8002a1c:	005b      	lsls	r3, r3, #1
 8002a1e:	2203      	movs	r2, #3
 8002a20:	fa02 f303 	lsl.w	r3, r2, r3
 8002a24:	43db      	mvns	r3, r3
 8002a26:	69ba      	ldr	r2, [r7, #24]
 8002a28:	4013      	ands	r3, r2
 8002a2a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	689a      	ldr	r2, [r3, #8]
 8002a30:	69fb      	ldr	r3, [r7, #28]
 8002a32:	005b      	lsls	r3, r3, #1
 8002a34:	fa02 f303 	lsl.w	r3, r2, r3
 8002a38:	69ba      	ldr	r2, [r7, #24]
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	69ba      	ldr	r2, [r7, #24]
 8002a42:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	f003 0303 	and.w	r3, r3, #3
 8002a4c:	2b02      	cmp	r3, #2
 8002a4e:	d123      	bne.n	8002a98 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002a50:	69fb      	ldr	r3, [r7, #28]
 8002a52:	08da      	lsrs	r2, r3, #3
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	3208      	adds	r2, #8
 8002a58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002a5e:	69fb      	ldr	r3, [r7, #28]
 8002a60:	f003 0307 	and.w	r3, r3, #7
 8002a64:	009b      	lsls	r3, r3, #2
 8002a66:	220f      	movs	r2, #15
 8002a68:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6c:	43db      	mvns	r3, r3
 8002a6e:	69ba      	ldr	r2, [r7, #24]
 8002a70:	4013      	ands	r3, r2
 8002a72:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	691a      	ldr	r2, [r3, #16]
 8002a78:	69fb      	ldr	r3, [r7, #28]
 8002a7a:	f003 0307 	and.w	r3, r3, #7
 8002a7e:	009b      	lsls	r3, r3, #2
 8002a80:	fa02 f303 	lsl.w	r3, r2, r3
 8002a84:	69ba      	ldr	r2, [r7, #24]
 8002a86:	4313      	orrs	r3, r2
 8002a88:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002a8a:	69fb      	ldr	r3, [r7, #28]
 8002a8c:	08da      	lsrs	r2, r3, #3
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	3208      	adds	r2, #8
 8002a92:	69b9      	ldr	r1, [r7, #24]
 8002a94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002a9e:	69fb      	ldr	r3, [r7, #28]
 8002aa0:	005b      	lsls	r3, r3, #1
 8002aa2:	2203      	movs	r2, #3
 8002aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa8:	43db      	mvns	r3, r3
 8002aaa:	69ba      	ldr	r2, [r7, #24]
 8002aac:	4013      	ands	r3, r2
 8002aae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	f003 0203 	and.w	r2, r3, #3
 8002ab8:	69fb      	ldr	r3, [r7, #28]
 8002aba:	005b      	lsls	r3, r3, #1
 8002abc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac0:	69ba      	ldr	r2, [r7, #24]
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	69ba      	ldr	r2, [r7, #24]
 8002aca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	f000 80b4 	beq.w	8002c42 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ada:	2300      	movs	r3, #0
 8002adc:	60fb      	str	r3, [r7, #12]
 8002ade:	4b60      	ldr	r3, [pc, #384]	; (8002c60 <HAL_GPIO_Init+0x30c>)
 8002ae0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ae2:	4a5f      	ldr	r2, [pc, #380]	; (8002c60 <HAL_GPIO_Init+0x30c>)
 8002ae4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ae8:	6453      	str	r3, [r2, #68]	; 0x44
 8002aea:	4b5d      	ldr	r3, [pc, #372]	; (8002c60 <HAL_GPIO_Init+0x30c>)
 8002aec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002af2:	60fb      	str	r3, [r7, #12]
 8002af4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002af6:	4a5b      	ldr	r2, [pc, #364]	; (8002c64 <HAL_GPIO_Init+0x310>)
 8002af8:	69fb      	ldr	r3, [r7, #28]
 8002afa:	089b      	lsrs	r3, r3, #2
 8002afc:	3302      	adds	r3, #2
 8002afe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b02:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002b04:	69fb      	ldr	r3, [r7, #28]
 8002b06:	f003 0303 	and.w	r3, r3, #3
 8002b0a:	009b      	lsls	r3, r3, #2
 8002b0c:	220f      	movs	r2, #15
 8002b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b12:	43db      	mvns	r3, r3
 8002b14:	69ba      	ldr	r2, [r7, #24]
 8002b16:	4013      	ands	r3, r2
 8002b18:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	4a52      	ldr	r2, [pc, #328]	; (8002c68 <HAL_GPIO_Init+0x314>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d02b      	beq.n	8002b7a <HAL_GPIO_Init+0x226>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	4a51      	ldr	r2, [pc, #324]	; (8002c6c <HAL_GPIO_Init+0x318>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d025      	beq.n	8002b76 <HAL_GPIO_Init+0x222>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	4a50      	ldr	r2, [pc, #320]	; (8002c70 <HAL_GPIO_Init+0x31c>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d01f      	beq.n	8002b72 <HAL_GPIO_Init+0x21e>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	4a4f      	ldr	r2, [pc, #316]	; (8002c74 <HAL_GPIO_Init+0x320>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d019      	beq.n	8002b6e <HAL_GPIO_Init+0x21a>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	4a4e      	ldr	r2, [pc, #312]	; (8002c78 <HAL_GPIO_Init+0x324>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d013      	beq.n	8002b6a <HAL_GPIO_Init+0x216>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	4a4d      	ldr	r2, [pc, #308]	; (8002c7c <HAL_GPIO_Init+0x328>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d00d      	beq.n	8002b66 <HAL_GPIO_Init+0x212>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	4a4c      	ldr	r2, [pc, #304]	; (8002c80 <HAL_GPIO_Init+0x32c>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d007      	beq.n	8002b62 <HAL_GPIO_Init+0x20e>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	4a4b      	ldr	r2, [pc, #300]	; (8002c84 <HAL_GPIO_Init+0x330>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d101      	bne.n	8002b5e <HAL_GPIO_Init+0x20a>
 8002b5a:	2307      	movs	r3, #7
 8002b5c:	e00e      	b.n	8002b7c <HAL_GPIO_Init+0x228>
 8002b5e:	2308      	movs	r3, #8
 8002b60:	e00c      	b.n	8002b7c <HAL_GPIO_Init+0x228>
 8002b62:	2306      	movs	r3, #6
 8002b64:	e00a      	b.n	8002b7c <HAL_GPIO_Init+0x228>
 8002b66:	2305      	movs	r3, #5
 8002b68:	e008      	b.n	8002b7c <HAL_GPIO_Init+0x228>
 8002b6a:	2304      	movs	r3, #4
 8002b6c:	e006      	b.n	8002b7c <HAL_GPIO_Init+0x228>
 8002b6e:	2303      	movs	r3, #3
 8002b70:	e004      	b.n	8002b7c <HAL_GPIO_Init+0x228>
 8002b72:	2302      	movs	r3, #2
 8002b74:	e002      	b.n	8002b7c <HAL_GPIO_Init+0x228>
 8002b76:	2301      	movs	r3, #1
 8002b78:	e000      	b.n	8002b7c <HAL_GPIO_Init+0x228>
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	69fa      	ldr	r2, [r7, #28]
 8002b7e:	f002 0203 	and.w	r2, r2, #3
 8002b82:	0092      	lsls	r2, r2, #2
 8002b84:	4093      	lsls	r3, r2
 8002b86:	69ba      	ldr	r2, [r7, #24]
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002b8c:	4935      	ldr	r1, [pc, #212]	; (8002c64 <HAL_GPIO_Init+0x310>)
 8002b8e:	69fb      	ldr	r3, [r7, #28]
 8002b90:	089b      	lsrs	r3, r3, #2
 8002b92:	3302      	adds	r3, #2
 8002b94:	69ba      	ldr	r2, [r7, #24]
 8002b96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b9a:	4b3b      	ldr	r3, [pc, #236]	; (8002c88 <HAL_GPIO_Init+0x334>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ba0:	693b      	ldr	r3, [r7, #16]
 8002ba2:	43db      	mvns	r3, r3
 8002ba4:	69ba      	ldr	r2, [r7, #24]
 8002ba6:	4013      	ands	r3, r2
 8002ba8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d003      	beq.n	8002bbe <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002bb6:	69ba      	ldr	r2, [r7, #24]
 8002bb8:	693b      	ldr	r3, [r7, #16]
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002bbe:	4a32      	ldr	r2, [pc, #200]	; (8002c88 <HAL_GPIO_Init+0x334>)
 8002bc0:	69bb      	ldr	r3, [r7, #24]
 8002bc2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002bc4:	4b30      	ldr	r3, [pc, #192]	; (8002c88 <HAL_GPIO_Init+0x334>)
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	43db      	mvns	r3, r3
 8002bce:	69ba      	ldr	r2, [r7, #24]
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d003      	beq.n	8002be8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002be0:	69ba      	ldr	r2, [r7, #24]
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	4313      	orrs	r3, r2
 8002be6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002be8:	4a27      	ldr	r2, [pc, #156]	; (8002c88 <HAL_GPIO_Init+0x334>)
 8002bea:	69bb      	ldr	r3, [r7, #24]
 8002bec:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002bee:	4b26      	ldr	r3, [pc, #152]	; (8002c88 <HAL_GPIO_Init+0x334>)
 8002bf0:	689b      	ldr	r3, [r3, #8]
 8002bf2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bf4:	693b      	ldr	r3, [r7, #16]
 8002bf6:	43db      	mvns	r3, r3
 8002bf8:	69ba      	ldr	r2, [r7, #24]
 8002bfa:	4013      	ands	r3, r2
 8002bfc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d003      	beq.n	8002c12 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002c0a:	69ba      	ldr	r2, [r7, #24]
 8002c0c:	693b      	ldr	r3, [r7, #16]
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002c12:	4a1d      	ldr	r2, [pc, #116]	; (8002c88 <HAL_GPIO_Init+0x334>)
 8002c14:	69bb      	ldr	r3, [r7, #24]
 8002c16:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c18:	4b1b      	ldr	r3, [pc, #108]	; (8002c88 <HAL_GPIO_Init+0x334>)
 8002c1a:	68db      	ldr	r3, [r3, #12]
 8002c1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	43db      	mvns	r3, r3
 8002c22:	69ba      	ldr	r2, [r7, #24]
 8002c24:	4013      	ands	r3, r2
 8002c26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d003      	beq.n	8002c3c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002c34:	69ba      	ldr	r2, [r7, #24]
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002c3c:	4a12      	ldr	r2, [pc, #72]	; (8002c88 <HAL_GPIO_Init+0x334>)
 8002c3e:	69bb      	ldr	r3, [r7, #24]
 8002c40:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c42:	69fb      	ldr	r3, [r7, #28]
 8002c44:	3301      	adds	r3, #1
 8002c46:	61fb      	str	r3, [r7, #28]
 8002c48:	69fb      	ldr	r3, [r7, #28]
 8002c4a:	2b0f      	cmp	r3, #15
 8002c4c:	f67f ae90 	bls.w	8002970 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002c50:	bf00      	nop
 8002c52:	bf00      	nop
 8002c54:	3724      	adds	r7, #36	; 0x24
 8002c56:	46bd      	mov	sp, r7
 8002c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5c:	4770      	bx	lr
 8002c5e:	bf00      	nop
 8002c60:	40023800 	.word	0x40023800
 8002c64:	40013800 	.word	0x40013800
 8002c68:	40020000 	.word	0x40020000
 8002c6c:	40020400 	.word	0x40020400
 8002c70:	40020800 	.word	0x40020800
 8002c74:	40020c00 	.word	0x40020c00
 8002c78:	40021000 	.word	0x40021000
 8002c7c:	40021400 	.word	0x40021400
 8002c80:	40021800 	.word	0x40021800
 8002c84:	40021c00 	.word	0x40021c00
 8002c88:	40013c00 	.word	0x40013c00

08002c8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b083      	sub	sp, #12
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
 8002c94:	460b      	mov	r3, r1
 8002c96:	807b      	strh	r3, [r7, #2]
 8002c98:	4613      	mov	r3, r2
 8002c9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c9c:	787b      	ldrb	r3, [r7, #1]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d003      	beq.n	8002caa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ca2:	887a      	ldrh	r2, [r7, #2]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002ca8:	e003      	b.n	8002cb2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002caa:	887b      	ldrh	r3, [r7, #2]
 8002cac:	041a      	lsls	r2, r3, #16
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	619a      	str	r2, [r3, #24]
}
 8002cb2:	bf00      	nop
 8002cb4:	370c      	adds	r7, #12
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr

08002cbe <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002cbe:	b480      	push	{r7}
 8002cc0:	b085      	sub	sp, #20
 8002cc2:	af00      	add	r7, sp, #0
 8002cc4:	6078      	str	r0, [r7, #4]
 8002cc6:	460b      	mov	r3, r1
 8002cc8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	695b      	ldr	r3, [r3, #20]
 8002cce:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002cd0:	887a      	ldrh	r2, [r7, #2]
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	041a      	lsls	r2, r3, #16
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	43d9      	mvns	r1, r3
 8002cdc:	887b      	ldrh	r3, [r7, #2]
 8002cde:	400b      	ands	r3, r1
 8002ce0:	431a      	orrs	r2, r3
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	619a      	str	r2, [r3, #24]
}
 8002ce6:	bf00      	nop
 8002ce8:	3714      	adds	r7, #20
 8002cea:	46bd      	mov	sp, r7
 8002cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf0:	4770      	bx	lr
	...

08002cf4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b086      	sub	sp, #24
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d101      	bne.n	8002d06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
 8002d04:	e264      	b.n	80031d0 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f003 0301 	and.w	r3, r3, #1
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d075      	beq.n	8002dfe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002d12:	4ba3      	ldr	r3, [pc, #652]	; (8002fa0 <HAL_RCC_OscConfig+0x2ac>)
 8002d14:	689b      	ldr	r3, [r3, #8]
 8002d16:	f003 030c 	and.w	r3, r3, #12
 8002d1a:	2b04      	cmp	r3, #4
 8002d1c:	d00c      	beq.n	8002d38 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d1e:	4ba0      	ldr	r3, [pc, #640]	; (8002fa0 <HAL_RCC_OscConfig+0x2ac>)
 8002d20:	689b      	ldr	r3, [r3, #8]
 8002d22:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002d26:	2b08      	cmp	r3, #8
 8002d28:	d112      	bne.n	8002d50 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d2a:	4b9d      	ldr	r3, [pc, #628]	; (8002fa0 <HAL_RCC_OscConfig+0x2ac>)
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d32:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002d36:	d10b      	bne.n	8002d50 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d38:	4b99      	ldr	r3, [pc, #612]	; (8002fa0 <HAL_RCC_OscConfig+0x2ac>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d05b      	beq.n	8002dfc <HAL_RCC_OscConfig+0x108>
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d157      	bne.n	8002dfc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	e23f      	b.n	80031d0 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d58:	d106      	bne.n	8002d68 <HAL_RCC_OscConfig+0x74>
 8002d5a:	4b91      	ldr	r3, [pc, #580]	; (8002fa0 <HAL_RCC_OscConfig+0x2ac>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a90      	ldr	r2, [pc, #576]	; (8002fa0 <HAL_RCC_OscConfig+0x2ac>)
 8002d60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d64:	6013      	str	r3, [r2, #0]
 8002d66:	e01d      	b.n	8002da4 <HAL_RCC_OscConfig+0xb0>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d70:	d10c      	bne.n	8002d8c <HAL_RCC_OscConfig+0x98>
 8002d72:	4b8b      	ldr	r3, [pc, #556]	; (8002fa0 <HAL_RCC_OscConfig+0x2ac>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a8a      	ldr	r2, [pc, #552]	; (8002fa0 <HAL_RCC_OscConfig+0x2ac>)
 8002d78:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d7c:	6013      	str	r3, [r2, #0]
 8002d7e:	4b88      	ldr	r3, [pc, #544]	; (8002fa0 <HAL_RCC_OscConfig+0x2ac>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4a87      	ldr	r2, [pc, #540]	; (8002fa0 <HAL_RCC_OscConfig+0x2ac>)
 8002d84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d88:	6013      	str	r3, [r2, #0]
 8002d8a:	e00b      	b.n	8002da4 <HAL_RCC_OscConfig+0xb0>
 8002d8c:	4b84      	ldr	r3, [pc, #528]	; (8002fa0 <HAL_RCC_OscConfig+0x2ac>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a83      	ldr	r2, [pc, #524]	; (8002fa0 <HAL_RCC_OscConfig+0x2ac>)
 8002d92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d96:	6013      	str	r3, [r2, #0]
 8002d98:	4b81      	ldr	r3, [pc, #516]	; (8002fa0 <HAL_RCC_OscConfig+0x2ac>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4a80      	ldr	r2, [pc, #512]	; (8002fa0 <HAL_RCC_OscConfig+0x2ac>)
 8002d9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002da2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d013      	beq.n	8002dd4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dac:	f7ff fc90 	bl	80026d0 <HAL_GetTick>
 8002db0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002db2:	e008      	b.n	8002dc6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002db4:	f7ff fc8c 	bl	80026d0 <HAL_GetTick>
 8002db8:	4602      	mov	r2, r0
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	1ad3      	subs	r3, r2, r3
 8002dbe:	2b64      	cmp	r3, #100	; 0x64
 8002dc0:	d901      	bls.n	8002dc6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002dc2:	2303      	movs	r3, #3
 8002dc4:	e204      	b.n	80031d0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dc6:	4b76      	ldr	r3, [pc, #472]	; (8002fa0 <HAL_RCC_OscConfig+0x2ac>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d0f0      	beq.n	8002db4 <HAL_RCC_OscConfig+0xc0>
 8002dd2:	e014      	b.n	8002dfe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dd4:	f7ff fc7c 	bl	80026d0 <HAL_GetTick>
 8002dd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dda:	e008      	b.n	8002dee <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ddc:	f7ff fc78 	bl	80026d0 <HAL_GetTick>
 8002de0:	4602      	mov	r2, r0
 8002de2:	693b      	ldr	r3, [r7, #16]
 8002de4:	1ad3      	subs	r3, r2, r3
 8002de6:	2b64      	cmp	r3, #100	; 0x64
 8002de8:	d901      	bls.n	8002dee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002dea:	2303      	movs	r3, #3
 8002dec:	e1f0      	b.n	80031d0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dee:	4b6c      	ldr	r3, [pc, #432]	; (8002fa0 <HAL_RCC_OscConfig+0x2ac>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d1f0      	bne.n	8002ddc <HAL_RCC_OscConfig+0xe8>
 8002dfa:	e000      	b.n	8002dfe <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dfc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f003 0302 	and.w	r3, r3, #2
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d063      	beq.n	8002ed2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002e0a:	4b65      	ldr	r3, [pc, #404]	; (8002fa0 <HAL_RCC_OscConfig+0x2ac>)
 8002e0c:	689b      	ldr	r3, [r3, #8]
 8002e0e:	f003 030c 	and.w	r3, r3, #12
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d00b      	beq.n	8002e2e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e16:	4b62      	ldr	r3, [pc, #392]	; (8002fa0 <HAL_RCC_OscConfig+0x2ac>)
 8002e18:	689b      	ldr	r3, [r3, #8]
 8002e1a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002e1e:	2b08      	cmp	r3, #8
 8002e20:	d11c      	bne.n	8002e5c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e22:	4b5f      	ldr	r3, [pc, #380]	; (8002fa0 <HAL_RCC_OscConfig+0x2ac>)
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d116      	bne.n	8002e5c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e2e:	4b5c      	ldr	r3, [pc, #368]	; (8002fa0 <HAL_RCC_OscConfig+0x2ac>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f003 0302 	and.w	r3, r3, #2
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d005      	beq.n	8002e46 <HAL_RCC_OscConfig+0x152>
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	68db      	ldr	r3, [r3, #12]
 8002e3e:	2b01      	cmp	r3, #1
 8002e40:	d001      	beq.n	8002e46 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	e1c4      	b.n	80031d0 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e46:	4b56      	ldr	r3, [pc, #344]	; (8002fa0 <HAL_RCC_OscConfig+0x2ac>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	691b      	ldr	r3, [r3, #16]
 8002e52:	00db      	lsls	r3, r3, #3
 8002e54:	4952      	ldr	r1, [pc, #328]	; (8002fa0 <HAL_RCC_OscConfig+0x2ac>)
 8002e56:	4313      	orrs	r3, r2
 8002e58:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e5a:	e03a      	b.n	8002ed2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	68db      	ldr	r3, [r3, #12]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d020      	beq.n	8002ea6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e64:	4b4f      	ldr	r3, [pc, #316]	; (8002fa4 <HAL_RCC_OscConfig+0x2b0>)
 8002e66:	2201      	movs	r2, #1
 8002e68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e6a:	f7ff fc31 	bl	80026d0 <HAL_GetTick>
 8002e6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e70:	e008      	b.n	8002e84 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e72:	f7ff fc2d 	bl	80026d0 <HAL_GetTick>
 8002e76:	4602      	mov	r2, r0
 8002e78:	693b      	ldr	r3, [r7, #16]
 8002e7a:	1ad3      	subs	r3, r2, r3
 8002e7c:	2b02      	cmp	r3, #2
 8002e7e:	d901      	bls.n	8002e84 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002e80:	2303      	movs	r3, #3
 8002e82:	e1a5      	b.n	80031d0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e84:	4b46      	ldr	r3, [pc, #280]	; (8002fa0 <HAL_RCC_OscConfig+0x2ac>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f003 0302 	and.w	r3, r3, #2
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d0f0      	beq.n	8002e72 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e90:	4b43      	ldr	r3, [pc, #268]	; (8002fa0 <HAL_RCC_OscConfig+0x2ac>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	691b      	ldr	r3, [r3, #16]
 8002e9c:	00db      	lsls	r3, r3, #3
 8002e9e:	4940      	ldr	r1, [pc, #256]	; (8002fa0 <HAL_RCC_OscConfig+0x2ac>)
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	600b      	str	r3, [r1, #0]
 8002ea4:	e015      	b.n	8002ed2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ea6:	4b3f      	ldr	r3, [pc, #252]	; (8002fa4 <HAL_RCC_OscConfig+0x2b0>)
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eac:	f7ff fc10 	bl	80026d0 <HAL_GetTick>
 8002eb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002eb2:	e008      	b.n	8002ec6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002eb4:	f7ff fc0c 	bl	80026d0 <HAL_GetTick>
 8002eb8:	4602      	mov	r2, r0
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	1ad3      	subs	r3, r2, r3
 8002ebe:	2b02      	cmp	r3, #2
 8002ec0:	d901      	bls.n	8002ec6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002ec2:	2303      	movs	r3, #3
 8002ec4:	e184      	b.n	80031d0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ec6:	4b36      	ldr	r3, [pc, #216]	; (8002fa0 <HAL_RCC_OscConfig+0x2ac>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f003 0302 	and.w	r3, r3, #2
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d1f0      	bne.n	8002eb4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f003 0308 	and.w	r3, r3, #8
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d030      	beq.n	8002f40 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	695b      	ldr	r3, [r3, #20]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d016      	beq.n	8002f14 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ee6:	4b30      	ldr	r3, [pc, #192]	; (8002fa8 <HAL_RCC_OscConfig+0x2b4>)
 8002ee8:	2201      	movs	r2, #1
 8002eea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002eec:	f7ff fbf0 	bl	80026d0 <HAL_GetTick>
 8002ef0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ef2:	e008      	b.n	8002f06 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ef4:	f7ff fbec 	bl	80026d0 <HAL_GetTick>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	693b      	ldr	r3, [r7, #16]
 8002efc:	1ad3      	subs	r3, r2, r3
 8002efe:	2b02      	cmp	r3, #2
 8002f00:	d901      	bls.n	8002f06 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002f02:	2303      	movs	r3, #3
 8002f04:	e164      	b.n	80031d0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f06:	4b26      	ldr	r3, [pc, #152]	; (8002fa0 <HAL_RCC_OscConfig+0x2ac>)
 8002f08:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f0a:	f003 0302 	and.w	r3, r3, #2
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d0f0      	beq.n	8002ef4 <HAL_RCC_OscConfig+0x200>
 8002f12:	e015      	b.n	8002f40 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f14:	4b24      	ldr	r3, [pc, #144]	; (8002fa8 <HAL_RCC_OscConfig+0x2b4>)
 8002f16:	2200      	movs	r2, #0
 8002f18:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f1a:	f7ff fbd9 	bl	80026d0 <HAL_GetTick>
 8002f1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f20:	e008      	b.n	8002f34 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f22:	f7ff fbd5 	bl	80026d0 <HAL_GetTick>
 8002f26:	4602      	mov	r2, r0
 8002f28:	693b      	ldr	r3, [r7, #16]
 8002f2a:	1ad3      	subs	r3, r2, r3
 8002f2c:	2b02      	cmp	r3, #2
 8002f2e:	d901      	bls.n	8002f34 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002f30:	2303      	movs	r3, #3
 8002f32:	e14d      	b.n	80031d0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f34:	4b1a      	ldr	r3, [pc, #104]	; (8002fa0 <HAL_RCC_OscConfig+0x2ac>)
 8002f36:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f38:	f003 0302 	and.w	r3, r3, #2
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d1f0      	bne.n	8002f22 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f003 0304 	and.w	r3, r3, #4
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	f000 80a0 	beq.w	800308e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f52:	4b13      	ldr	r3, [pc, #76]	; (8002fa0 <HAL_RCC_OscConfig+0x2ac>)
 8002f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d10f      	bne.n	8002f7e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f5e:	2300      	movs	r3, #0
 8002f60:	60bb      	str	r3, [r7, #8]
 8002f62:	4b0f      	ldr	r3, [pc, #60]	; (8002fa0 <HAL_RCC_OscConfig+0x2ac>)
 8002f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f66:	4a0e      	ldr	r2, [pc, #56]	; (8002fa0 <HAL_RCC_OscConfig+0x2ac>)
 8002f68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f6c:	6413      	str	r3, [r2, #64]	; 0x40
 8002f6e:	4b0c      	ldr	r3, [pc, #48]	; (8002fa0 <HAL_RCC_OscConfig+0x2ac>)
 8002f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f76:	60bb      	str	r3, [r7, #8]
 8002f78:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f7e:	4b0b      	ldr	r3, [pc, #44]	; (8002fac <HAL_RCC_OscConfig+0x2b8>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d121      	bne.n	8002fce <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f8a:	4b08      	ldr	r3, [pc, #32]	; (8002fac <HAL_RCC_OscConfig+0x2b8>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a07      	ldr	r2, [pc, #28]	; (8002fac <HAL_RCC_OscConfig+0x2b8>)
 8002f90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f94:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f96:	f7ff fb9b 	bl	80026d0 <HAL_GetTick>
 8002f9a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f9c:	e011      	b.n	8002fc2 <HAL_RCC_OscConfig+0x2ce>
 8002f9e:	bf00      	nop
 8002fa0:	40023800 	.word	0x40023800
 8002fa4:	42470000 	.word	0x42470000
 8002fa8:	42470e80 	.word	0x42470e80
 8002fac:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fb0:	f7ff fb8e 	bl	80026d0 <HAL_GetTick>
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	693b      	ldr	r3, [r7, #16]
 8002fb8:	1ad3      	subs	r3, r2, r3
 8002fba:	2b02      	cmp	r3, #2
 8002fbc:	d901      	bls.n	8002fc2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002fbe:	2303      	movs	r3, #3
 8002fc0:	e106      	b.n	80031d0 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fc2:	4b85      	ldr	r3, [pc, #532]	; (80031d8 <HAL_RCC_OscConfig+0x4e4>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d0f0      	beq.n	8002fb0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	689b      	ldr	r3, [r3, #8]
 8002fd2:	2b01      	cmp	r3, #1
 8002fd4:	d106      	bne.n	8002fe4 <HAL_RCC_OscConfig+0x2f0>
 8002fd6:	4b81      	ldr	r3, [pc, #516]	; (80031dc <HAL_RCC_OscConfig+0x4e8>)
 8002fd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fda:	4a80      	ldr	r2, [pc, #512]	; (80031dc <HAL_RCC_OscConfig+0x4e8>)
 8002fdc:	f043 0301 	orr.w	r3, r3, #1
 8002fe0:	6713      	str	r3, [r2, #112]	; 0x70
 8002fe2:	e01c      	b.n	800301e <HAL_RCC_OscConfig+0x32a>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	689b      	ldr	r3, [r3, #8]
 8002fe8:	2b05      	cmp	r3, #5
 8002fea:	d10c      	bne.n	8003006 <HAL_RCC_OscConfig+0x312>
 8002fec:	4b7b      	ldr	r3, [pc, #492]	; (80031dc <HAL_RCC_OscConfig+0x4e8>)
 8002fee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ff0:	4a7a      	ldr	r2, [pc, #488]	; (80031dc <HAL_RCC_OscConfig+0x4e8>)
 8002ff2:	f043 0304 	orr.w	r3, r3, #4
 8002ff6:	6713      	str	r3, [r2, #112]	; 0x70
 8002ff8:	4b78      	ldr	r3, [pc, #480]	; (80031dc <HAL_RCC_OscConfig+0x4e8>)
 8002ffa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ffc:	4a77      	ldr	r2, [pc, #476]	; (80031dc <HAL_RCC_OscConfig+0x4e8>)
 8002ffe:	f043 0301 	orr.w	r3, r3, #1
 8003002:	6713      	str	r3, [r2, #112]	; 0x70
 8003004:	e00b      	b.n	800301e <HAL_RCC_OscConfig+0x32a>
 8003006:	4b75      	ldr	r3, [pc, #468]	; (80031dc <HAL_RCC_OscConfig+0x4e8>)
 8003008:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800300a:	4a74      	ldr	r2, [pc, #464]	; (80031dc <HAL_RCC_OscConfig+0x4e8>)
 800300c:	f023 0301 	bic.w	r3, r3, #1
 8003010:	6713      	str	r3, [r2, #112]	; 0x70
 8003012:	4b72      	ldr	r3, [pc, #456]	; (80031dc <HAL_RCC_OscConfig+0x4e8>)
 8003014:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003016:	4a71      	ldr	r2, [pc, #452]	; (80031dc <HAL_RCC_OscConfig+0x4e8>)
 8003018:	f023 0304 	bic.w	r3, r3, #4
 800301c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d015      	beq.n	8003052 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003026:	f7ff fb53 	bl	80026d0 <HAL_GetTick>
 800302a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800302c:	e00a      	b.n	8003044 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800302e:	f7ff fb4f 	bl	80026d0 <HAL_GetTick>
 8003032:	4602      	mov	r2, r0
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	1ad3      	subs	r3, r2, r3
 8003038:	f241 3288 	movw	r2, #5000	; 0x1388
 800303c:	4293      	cmp	r3, r2
 800303e:	d901      	bls.n	8003044 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003040:	2303      	movs	r3, #3
 8003042:	e0c5      	b.n	80031d0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003044:	4b65      	ldr	r3, [pc, #404]	; (80031dc <HAL_RCC_OscConfig+0x4e8>)
 8003046:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003048:	f003 0302 	and.w	r3, r3, #2
 800304c:	2b00      	cmp	r3, #0
 800304e:	d0ee      	beq.n	800302e <HAL_RCC_OscConfig+0x33a>
 8003050:	e014      	b.n	800307c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003052:	f7ff fb3d 	bl	80026d0 <HAL_GetTick>
 8003056:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003058:	e00a      	b.n	8003070 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800305a:	f7ff fb39 	bl	80026d0 <HAL_GetTick>
 800305e:	4602      	mov	r2, r0
 8003060:	693b      	ldr	r3, [r7, #16]
 8003062:	1ad3      	subs	r3, r2, r3
 8003064:	f241 3288 	movw	r2, #5000	; 0x1388
 8003068:	4293      	cmp	r3, r2
 800306a:	d901      	bls.n	8003070 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800306c:	2303      	movs	r3, #3
 800306e:	e0af      	b.n	80031d0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003070:	4b5a      	ldr	r3, [pc, #360]	; (80031dc <HAL_RCC_OscConfig+0x4e8>)
 8003072:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003074:	f003 0302 	and.w	r3, r3, #2
 8003078:	2b00      	cmp	r3, #0
 800307a:	d1ee      	bne.n	800305a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800307c:	7dfb      	ldrb	r3, [r7, #23]
 800307e:	2b01      	cmp	r3, #1
 8003080:	d105      	bne.n	800308e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003082:	4b56      	ldr	r3, [pc, #344]	; (80031dc <HAL_RCC_OscConfig+0x4e8>)
 8003084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003086:	4a55      	ldr	r2, [pc, #340]	; (80031dc <HAL_RCC_OscConfig+0x4e8>)
 8003088:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800308c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	699b      	ldr	r3, [r3, #24]
 8003092:	2b00      	cmp	r3, #0
 8003094:	f000 809b 	beq.w	80031ce <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003098:	4b50      	ldr	r3, [pc, #320]	; (80031dc <HAL_RCC_OscConfig+0x4e8>)
 800309a:	689b      	ldr	r3, [r3, #8]
 800309c:	f003 030c 	and.w	r3, r3, #12
 80030a0:	2b08      	cmp	r3, #8
 80030a2:	d05c      	beq.n	800315e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	699b      	ldr	r3, [r3, #24]
 80030a8:	2b02      	cmp	r3, #2
 80030aa:	d141      	bne.n	8003130 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030ac:	4b4c      	ldr	r3, [pc, #304]	; (80031e0 <HAL_RCC_OscConfig+0x4ec>)
 80030ae:	2200      	movs	r2, #0
 80030b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030b2:	f7ff fb0d 	bl	80026d0 <HAL_GetTick>
 80030b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030b8:	e008      	b.n	80030cc <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030ba:	f7ff fb09 	bl	80026d0 <HAL_GetTick>
 80030be:	4602      	mov	r2, r0
 80030c0:	693b      	ldr	r3, [r7, #16]
 80030c2:	1ad3      	subs	r3, r2, r3
 80030c4:	2b02      	cmp	r3, #2
 80030c6:	d901      	bls.n	80030cc <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80030c8:	2303      	movs	r3, #3
 80030ca:	e081      	b.n	80031d0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030cc:	4b43      	ldr	r3, [pc, #268]	; (80031dc <HAL_RCC_OscConfig+0x4e8>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d1f0      	bne.n	80030ba <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	69da      	ldr	r2, [r3, #28]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6a1b      	ldr	r3, [r3, #32]
 80030e0:	431a      	orrs	r2, r3
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e6:	019b      	lsls	r3, r3, #6
 80030e8:	431a      	orrs	r2, r3
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030ee:	085b      	lsrs	r3, r3, #1
 80030f0:	3b01      	subs	r3, #1
 80030f2:	041b      	lsls	r3, r3, #16
 80030f4:	431a      	orrs	r2, r3
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030fa:	061b      	lsls	r3, r3, #24
 80030fc:	4937      	ldr	r1, [pc, #220]	; (80031dc <HAL_RCC_OscConfig+0x4e8>)
 80030fe:	4313      	orrs	r3, r2
 8003100:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003102:	4b37      	ldr	r3, [pc, #220]	; (80031e0 <HAL_RCC_OscConfig+0x4ec>)
 8003104:	2201      	movs	r2, #1
 8003106:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003108:	f7ff fae2 	bl	80026d0 <HAL_GetTick>
 800310c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800310e:	e008      	b.n	8003122 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003110:	f7ff fade 	bl	80026d0 <HAL_GetTick>
 8003114:	4602      	mov	r2, r0
 8003116:	693b      	ldr	r3, [r7, #16]
 8003118:	1ad3      	subs	r3, r2, r3
 800311a:	2b02      	cmp	r3, #2
 800311c:	d901      	bls.n	8003122 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800311e:	2303      	movs	r3, #3
 8003120:	e056      	b.n	80031d0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003122:	4b2e      	ldr	r3, [pc, #184]	; (80031dc <HAL_RCC_OscConfig+0x4e8>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800312a:	2b00      	cmp	r3, #0
 800312c:	d0f0      	beq.n	8003110 <HAL_RCC_OscConfig+0x41c>
 800312e:	e04e      	b.n	80031ce <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003130:	4b2b      	ldr	r3, [pc, #172]	; (80031e0 <HAL_RCC_OscConfig+0x4ec>)
 8003132:	2200      	movs	r2, #0
 8003134:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003136:	f7ff facb 	bl	80026d0 <HAL_GetTick>
 800313a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800313c:	e008      	b.n	8003150 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800313e:	f7ff fac7 	bl	80026d0 <HAL_GetTick>
 8003142:	4602      	mov	r2, r0
 8003144:	693b      	ldr	r3, [r7, #16]
 8003146:	1ad3      	subs	r3, r2, r3
 8003148:	2b02      	cmp	r3, #2
 800314a:	d901      	bls.n	8003150 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800314c:	2303      	movs	r3, #3
 800314e:	e03f      	b.n	80031d0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003150:	4b22      	ldr	r3, [pc, #136]	; (80031dc <HAL_RCC_OscConfig+0x4e8>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003158:	2b00      	cmp	r3, #0
 800315a:	d1f0      	bne.n	800313e <HAL_RCC_OscConfig+0x44a>
 800315c:	e037      	b.n	80031ce <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	699b      	ldr	r3, [r3, #24]
 8003162:	2b01      	cmp	r3, #1
 8003164:	d101      	bne.n	800316a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	e032      	b.n	80031d0 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800316a:	4b1c      	ldr	r3, [pc, #112]	; (80031dc <HAL_RCC_OscConfig+0x4e8>)
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	699b      	ldr	r3, [r3, #24]
 8003174:	2b01      	cmp	r3, #1
 8003176:	d028      	beq.n	80031ca <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003182:	429a      	cmp	r2, r3
 8003184:	d121      	bne.n	80031ca <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003190:	429a      	cmp	r2, r3
 8003192:	d11a      	bne.n	80031ca <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003194:	68fa      	ldr	r2, [r7, #12]
 8003196:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800319a:	4013      	ands	r3, r2
 800319c:	687a      	ldr	r2, [r7, #4]
 800319e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80031a0:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d111      	bne.n	80031ca <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031b0:	085b      	lsrs	r3, r3, #1
 80031b2:	3b01      	subs	r3, #1
 80031b4:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80031b6:	429a      	cmp	r2, r3
 80031b8:	d107      	bne.n	80031ca <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031c4:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80031c6:	429a      	cmp	r2, r3
 80031c8:	d001      	beq.n	80031ce <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	e000      	b.n	80031d0 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80031ce:	2300      	movs	r3, #0
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	3718      	adds	r7, #24
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}
 80031d8:	40007000 	.word	0x40007000
 80031dc:	40023800 	.word	0x40023800
 80031e0:	42470060 	.word	0x42470060

080031e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b084      	sub	sp, #16
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
 80031ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d101      	bne.n	80031f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031f4:	2301      	movs	r3, #1
 80031f6:	e0cc      	b.n	8003392 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80031f8:	4b68      	ldr	r3, [pc, #416]	; (800339c <HAL_RCC_ClockConfig+0x1b8>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f003 0307 	and.w	r3, r3, #7
 8003200:	683a      	ldr	r2, [r7, #0]
 8003202:	429a      	cmp	r2, r3
 8003204:	d90c      	bls.n	8003220 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003206:	4b65      	ldr	r3, [pc, #404]	; (800339c <HAL_RCC_ClockConfig+0x1b8>)
 8003208:	683a      	ldr	r2, [r7, #0]
 800320a:	b2d2      	uxtb	r2, r2
 800320c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800320e:	4b63      	ldr	r3, [pc, #396]	; (800339c <HAL_RCC_ClockConfig+0x1b8>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f003 0307 	and.w	r3, r3, #7
 8003216:	683a      	ldr	r2, [r7, #0]
 8003218:	429a      	cmp	r2, r3
 800321a:	d001      	beq.n	8003220 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800321c:	2301      	movs	r3, #1
 800321e:	e0b8      	b.n	8003392 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f003 0302 	and.w	r3, r3, #2
 8003228:	2b00      	cmp	r3, #0
 800322a:	d020      	beq.n	800326e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f003 0304 	and.w	r3, r3, #4
 8003234:	2b00      	cmp	r3, #0
 8003236:	d005      	beq.n	8003244 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003238:	4b59      	ldr	r3, [pc, #356]	; (80033a0 <HAL_RCC_ClockConfig+0x1bc>)
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	4a58      	ldr	r2, [pc, #352]	; (80033a0 <HAL_RCC_ClockConfig+0x1bc>)
 800323e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003242:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f003 0308 	and.w	r3, r3, #8
 800324c:	2b00      	cmp	r3, #0
 800324e:	d005      	beq.n	800325c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003250:	4b53      	ldr	r3, [pc, #332]	; (80033a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003252:	689b      	ldr	r3, [r3, #8]
 8003254:	4a52      	ldr	r2, [pc, #328]	; (80033a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003256:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800325a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800325c:	4b50      	ldr	r3, [pc, #320]	; (80033a0 <HAL_RCC_ClockConfig+0x1bc>)
 800325e:	689b      	ldr	r3, [r3, #8]
 8003260:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	689b      	ldr	r3, [r3, #8]
 8003268:	494d      	ldr	r1, [pc, #308]	; (80033a0 <HAL_RCC_ClockConfig+0x1bc>)
 800326a:	4313      	orrs	r3, r2
 800326c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f003 0301 	and.w	r3, r3, #1
 8003276:	2b00      	cmp	r3, #0
 8003278:	d044      	beq.n	8003304 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	2b01      	cmp	r3, #1
 8003280:	d107      	bne.n	8003292 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003282:	4b47      	ldr	r3, [pc, #284]	; (80033a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800328a:	2b00      	cmp	r3, #0
 800328c:	d119      	bne.n	80032c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	e07f      	b.n	8003392 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	2b02      	cmp	r3, #2
 8003298:	d003      	beq.n	80032a2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800329e:	2b03      	cmp	r3, #3
 80032a0:	d107      	bne.n	80032b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032a2:	4b3f      	ldr	r3, [pc, #252]	; (80033a0 <HAL_RCC_ClockConfig+0x1bc>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d109      	bne.n	80032c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	e06f      	b.n	8003392 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032b2:	4b3b      	ldr	r3, [pc, #236]	; (80033a0 <HAL_RCC_ClockConfig+0x1bc>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f003 0302 	and.w	r3, r3, #2
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d101      	bne.n	80032c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e067      	b.n	8003392 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80032c2:	4b37      	ldr	r3, [pc, #220]	; (80033a0 <HAL_RCC_ClockConfig+0x1bc>)
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	f023 0203 	bic.w	r2, r3, #3
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	4934      	ldr	r1, [pc, #208]	; (80033a0 <HAL_RCC_ClockConfig+0x1bc>)
 80032d0:	4313      	orrs	r3, r2
 80032d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80032d4:	f7ff f9fc 	bl	80026d0 <HAL_GetTick>
 80032d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032da:	e00a      	b.n	80032f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032dc:	f7ff f9f8 	bl	80026d0 <HAL_GetTick>
 80032e0:	4602      	mov	r2, r0
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	1ad3      	subs	r3, r2, r3
 80032e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d901      	bls.n	80032f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80032ee:	2303      	movs	r3, #3
 80032f0:	e04f      	b.n	8003392 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032f2:	4b2b      	ldr	r3, [pc, #172]	; (80033a0 <HAL_RCC_ClockConfig+0x1bc>)
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	f003 020c 	and.w	r2, r3, #12
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	009b      	lsls	r3, r3, #2
 8003300:	429a      	cmp	r2, r3
 8003302:	d1eb      	bne.n	80032dc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003304:	4b25      	ldr	r3, [pc, #148]	; (800339c <HAL_RCC_ClockConfig+0x1b8>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f003 0307 	and.w	r3, r3, #7
 800330c:	683a      	ldr	r2, [r7, #0]
 800330e:	429a      	cmp	r2, r3
 8003310:	d20c      	bcs.n	800332c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003312:	4b22      	ldr	r3, [pc, #136]	; (800339c <HAL_RCC_ClockConfig+0x1b8>)
 8003314:	683a      	ldr	r2, [r7, #0]
 8003316:	b2d2      	uxtb	r2, r2
 8003318:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800331a:	4b20      	ldr	r3, [pc, #128]	; (800339c <HAL_RCC_ClockConfig+0x1b8>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f003 0307 	and.w	r3, r3, #7
 8003322:	683a      	ldr	r2, [r7, #0]
 8003324:	429a      	cmp	r2, r3
 8003326:	d001      	beq.n	800332c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003328:	2301      	movs	r3, #1
 800332a:	e032      	b.n	8003392 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f003 0304 	and.w	r3, r3, #4
 8003334:	2b00      	cmp	r3, #0
 8003336:	d008      	beq.n	800334a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003338:	4b19      	ldr	r3, [pc, #100]	; (80033a0 <HAL_RCC_ClockConfig+0x1bc>)
 800333a:	689b      	ldr	r3, [r3, #8]
 800333c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	68db      	ldr	r3, [r3, #12]
 8003344:	4916      	ldr	r1, [pc, #88]	; (80033a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003346:	4313      	orrs	r3, r2
 8003348:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f003 0308 	and.w	r3, r3, #8
 8003352:	2b00      	cmp	r3, #0
 8003354:	d009      	beq.n	800336a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003356:	4b12      	ldr	r3, [pc, #72]	; (80033a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003358:	689b      	ldr	r3, [r3, #8]
 800335a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	691b      	ldr	r3, [r3, #16]
 8003362:	00db      	lsls	r3, r3, #3
 8003364:	490e      	ldr	r1, [pc, #56]	; (80033a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003366:	4313      	orrs	r3, r2
 8003368:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800336a:	f000 f821 	bl	80033b0 <HAL_RCC_GetSysClockFreq>
 800336e:	4602      	mov	r2, r0
 8003370:	4b0b      	ldr	r3, [pc, #44]	; (80033a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003372:	689b      	ldr	r3, [r3, #8]
 8003374:	091b      	lsrs	r3, r3, #4
 8003376:	f003 030f 	and.w	r3, r3, #15
 800337a:	490a      	ldr	r1, [pc, #40]	; (80033a4 <HAL_RCC_ClockConfig+0x1c0>)
 800337c:	5ccb      	ldrb	r3, [r1, r3]
 800337e:	fa22 f303 	lsr.w	r3, r2, r3
 8003382:	4a09      	ldr	r2, [pc, #36]	; (80033a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003384:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003386:	4b09      	ldr	r3, [pc, #36]	; (80033ac <HAL_RCC_ClockConfig+0x1c8>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4618      	mov	r0, r3
 800338c:	f7ff f95c 	bl	8002648 <HAL_InitTick>

  return HAL_OK;
 8003390:	2300      	movs	r3, #0
}
 8003392:	4618      	mov	r0, r3
 8003394:	3710      	adds	r7, #16
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}
 800339a:	bf00      	nop
 800339c:	40023c00 	.word	0x40023c00
 80033a0:	40023800 	.word	0x40023800
 80033a4:	0800bba8 	.word	0x0800bba8
 80033a8:	20000020 	.word	0x20000020
 80033ac:	20000024 	.word	0x20000024

080033b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033b0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80033b4:	b084      	sub	sp, #16
 80033b6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80033b8:	2300      	movs	r3, #0
 80033ba:	607b      	str	r3, [r7, #4]
 80033bc:	2300      	movs	r3, #0
 80033be:	60fb      	str	r3, [r7, #12]
 80033c0:	2300      	movs	r3, #0
 80033c2:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80033c4:	2300      	movs	r3, #0
 80033c6:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80033c8:	4b67      	ldr	r3, [pc, #412]	; (8003568 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80033ca:	689b      	ldr	r3, [r3, #8]
 80033cc:	f003 030c 	and.w	r3, r3, #12
 80033d0:	2b08      	cmp	r3, #8
 80033d2:	d00d      	beq.n	80033f0 <HAL_RCC_GetSysClockFreq+0x40>
 80033d4:	2b08      	cmp	r3, #8
 80033d6:	f200 80bd 	bhi.w	8003554 <HAL_RCC_GetSysClockFreq+0x1a4>
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d002      	beq.n	80033e4 <HAL_RCC_GetSysClockFreq+0x34>
 80033de:	2b04      	cmp	r3, #4
 80033e0:	d003      	beq.n	80033ea <HAL_RCC_GetSysClockFreq+0x3a>
 80033e2:	e0b7      	b.n	8003554 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80033e4:	4b61      	ldr	r3, [pc, #388]	; (800356c <HAL_RCC_GetSysClockFreq+0x1bc>)
 80033e6:	60bb      	str	r3, [r7, #8]
       break;
 80033e8:	e0b7      	b.n	800355a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80033ea:	4b61      	ldr	r3, [pc, #388]	; (8003570 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80033ec:	60bb      	str	r3, [r7, #8]
      break;
 80033ee:	e0b4      	b.n	800355a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80033f0:	4b5d      	ldr	r3, [pc, #372]	; (8003568 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80033f8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80033fa:	4b5b      	ldr	r3, [pc, #364]	; (8003568 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003402:	2b00      	cmp	r3, #0
 8003404:	d04d      	beq.n	80034a2 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003406:	4b58      	ldr	r3, [pc, #352]	; (8003568 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	099b      	lsrs	r3, r3, #6
 800340c:	461a      	mov	r2, r3
 800340e:	f04f 0300 	mov.w	r3, #0
 8003412:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003416:	f04f 0100 	mov.w	r1, #0
 800341a:	ea02 0800 	and.w	r8, r2, r0
 800341e:	ea03 0901 	and.w	r9, r3, r1
 8003422:	4640      	mov	r0, r8
 8003424:	4649      	mov	r1, r9
 8003426:	f04f 0200 	mov.w	r2, #0
 800342a:	f04f 0300 	mov.w	r3, #0
 800342e:	014b      	lsls	r3, r1, #5
 8003430:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003434:	0142      	lsls	r2, r0, #5
 8003436:	4610      	mov	r0, r2
 8003438:	4619      	mov	r1, r3
 800343a:	ebb0 0008 	subs.w	r0, r0, r8
 800343e:	eb61 0109 	sbc.w	r1, r1, r9
 8003442:	f04f 0200 	mov.w	r2, #0
 8003446:	f04f 0300 	mov.w	r3, #0
 800344a:	018b      	lsls	r3, r1, #6
 800344c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003450:	0182      	lsls	r2, r0, #6
 8003452:	1a12      	subs	r2, r2, r0
 8003454:	eb63 0301 	sbc.w	r3, r3, r1
 8003458:	f04f 0000 	mov.w	r0, #0
 800345c:	f04f 0100 	mov.w	r1, #0
 8003460:	00d9      	lsls	r1, r3, #3
 8003462:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003466:	00d0      	lsls	r0, r2, #3
 8003468:	4602      	mov	r2, r0
 800346a:	460b      	mov	r3, r1
 800346c:	eb12 0208 	adds.w	r2, r2, r8
 8003470:	eb43 0309 	adc.w	r3, r3, r9
 8003474:	f04f 0000 	mov.w	r0, #0
 8003478:	f04f 0100 	mov.w	r1, #0
 800347c:	0259      	lsls	r1, r3, #9
 800347e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003482:	0250      	lsls	r0, r2, #9
 8003484:	4602      	mov	r2, r0
 8003486:	460b      	mov	r3, r1
 8003488:	4610      	mov	r0, r2
 800348a:	4619      	mov	r1, r3
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	461a      	mov	r2, r3
 8003490:	f04f 0300 	mov.w	r3, #0
 8003494:	f7fc fea0 	bl	80001d8 <__aeabi_uldivmod>
 8003498:	4602      	mov	r2, r0
 800349a:	460b      	mov	r3, r1
 800349c:	4613      	mov	r3, r2
 800349e:	60fb      	str	r3, [r7, #12]
 80034a0:	e04a      	b.n	8003538 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034a2:	4b31      	ldr	r3, [pc, #196]	; (8003568 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	099b      	lsrs	r3, r3, #6
 80034a8:	461a      	mov	r2, r3
 80034aa:	f04f 0300 	mov.w	r3, #0
 80034ae:	f240 10ff 	movw	r0, #511	; 0x1ff
 80034b2:	f04f 0100 	mov.w	r1, #0
 80034b6:	ea02 0400 	and.w	r4, r2, r0
 80034ba:	ea03 0501 	and.w	r5, r3, r1
 80034be:	4620      	mov	r0, r4
 80034c0:	4629      	mov	r1, r5
 80034c2:	f04f 0200 	mov.w	r2, #0
 80034c6:	f04f 0300 	mov.w	r3, #0
 80034ca:	014b      	lsls	r3, r1, #5
 80034cc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80034d0:	0142      	lsls	r2, r0, #5
 80034d2:	4610      	mov	r0, r2
 80034d4:	4619      	mov	r1, r3
 80034d6:	1b00      	subs	r0, r0, r4
 80034d8:	eb61 0105 	sbc.w	r1, r1, r5
 80034dc:	f04f 0200 	mov.w	r2, #0
 80034e0:	f04f 0300 	mov.w	r3, #0
 80034e4:	018b      	lsls	r3, r1, #6
 80034e6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80034ea:	0182      	lsls	r2, r0, #6
 80034ec:	1a12      	subs	r2, r2, r0
 80034ee:	eb63 0301 	sbc.w	r3, r3, r1
 80034f2:	f04f 0000 	mov.w	r0, #0
 80034f6:	f04f 0100 	mov.w	r1, #0
 80034fa:	00d9      	lsls	r1, r3, #3
 80034fc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003500:	00d0      	lsls	r0, r2, #3
 8003502:	4602      	mov	r2, r0
 8003504:	460b      	mov	r3, r1
 8003506:	1912      	adds	r2, r2, r4
 8003508:	eb45 0303 	adc.w	r3, r5, r3
 800350c:	f04f 0000 	mov.w	r0, #0
 8003510:	f04f 0100 	mov.w	r1, #0
 8003514:	0299      	lsls	r1, r3, #10
 8003516:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800351a:	0290      	lsls	r0, r2, #10
 800351c:	4602      	mov	r2, r0
 800351e:	460b      	mov	r3, r1
 8003520:	4610      	mov	r0, r2
 8003522:	4619      	mov	r1, r3
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	461a      	mov	r2, r3
 8003528:	f04f 0300 	mov.w	r3, #0
 800352c:	f7fc fe54 	bl	80001d8 <__aeabi_uldivmod>
 8003530:	4602      	mov	r2, r0
 8003532:	460b      	mov	r3, r1
 8003534:	4613      	mov	r3, r2
 8003536:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003538:	4b0b      	ldr	r3, [pc, #44]	; (8003568 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	0c1b      	lsrs	r3, r3, #16
 800353e:	f003 0303 	and.w	r3, r3, #3
 8003542:	3301      	adds	r3, #1
 8003544:	005b      	lsls	r3, r3, #1
 8003546:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003548:	68fa      	ldr	r2, [r7, #12]
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003550:	60bb      	str	r3, [r7, #8]
      break;
 8003552:	e002      	b.n	800355a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003554:	4b05      	ldr	r3, [pc, #20]	; (800356c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003556:	60bb      	str	r3, [r7, #8]
      break;
 8003558:	bf00      	nop
    }
  }
  return sysclockfreq;
 800355a:	68bb      	ldr	r3, [r7, #8]
}
 800355c:	4618      	mov	r0, r3
 800355e:	3710      	adds	r7, #16
 8003560:	46bd      	mov	sp, r7
 8003562:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003566:	bf00      	nop
 8003568:	40023800 	.word	0x40023800
 800356c:	00f42400 	.word	0x00f42400
 8003570:	007a1200 	.word	0x007a1200

08003574 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b082      	sub	sp, #8
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d101      	bne.n	8003586 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	e07b      	b.n	800367e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800358a:	2b00      	cmp	r3, #0
 800358c:	d108      	bne.n	80035a0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003596:	d009      	beq.n	80035ac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2200      	movs	r2, #0
 800359c:	61da      	str	r2, [r3, #28]
 800359e:	e005      	b.n	80035ac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2200      	movs	r2, #0
 80035a4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2200      	movs	r2, #0
 80035aa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2200      	movs	r2, #0
 80035b0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80035b8:	b2db      	uxtb	r3, r3
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d106      	bne.n	80035cc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2200      	movs	r2, #0
 80035c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80035c6:	6878      	ldr	r0, [r7, #4]
 80035c8:	f7fe f9b8 	bl	800193c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2202      	movs	r2, #2
 80035d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80035e2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80035f4:	431a      	orrs	r2, r3
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	68db      	ldr	r3, [r3, #12]
 80035fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80035fe:	431a      	orrs	r2, r3
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	691b      	ldr	r3, [r3, #16]
 8003604:	f003 0302 	and.w	r3, r3, #2
 8003608:	431a      	orrs	r2, r3
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	695b      	ldr	r3, [r3, #20]
 800360e:	f003 0301 	and.w	r3, r3, #1
 8003612:	431a      	orrs	r2, r3
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	699b      	ldr	r3, [r3, #24]
 8003618:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800361c:	431a      	orrs	r2, r3
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	69db      	ldr	r3, [r3, #28]
 8003622:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003626:	431a      	orrs	r2, r3
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6a1b      	ldr	r3, [r3, #32]
 800362c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003630:	ea42 0103 	orr.w	r1, r2, r3
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003638:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	430a      	orrs	r2, r1
 8003642:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	699b      	ldr	r3, [r3, #24]
 8003648:	0c1b      	lsrs	r3, r3, #16
 800364a:	f003 0104 	and.w	r1, r3, #4
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003652:	f003 0210 	and.w	r2, r3, #16
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	430a      	orrs	r2, r1
 800365c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	69da      	ldr	r2, [r3, #28]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800366c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2200      	movs	r2, #0
 8003672:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2201      	movs	r2, #1
 8003678:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800367c:	2300      	movs	r3, #0
}
 800367e:	4618      	mov	r0, r3
 8003680:	3708      	adds	r7, #8
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}

08003686 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003686:	b580      	push	{r7, lr}
 8003688:	b088      	sub	sp, #32
 800368a:	af00      	add	r7, sp, #0
 800368c:	60f8      	str	r0, [r7, #12]
 800368e:	60b9      	str	r1, [r7, #8]
 8003690:	603b      	str	r3, [r7, #0]
 8003692:	4613      	mov	r3, r2
 8003694:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003696:	2300      	movs	r3, #0
 8003698:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80036a0:	2b01      	cmp	r3, #1
 80036a2:	d101      	bne.n	80036a8 <HAL_SPI_Transmit+0x22>
 80036a4:	2302      	movs	r3, #2
 80036a6:	e126      	b.n	80038f6 <HAL_SPI_Transmit+0x270>
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	2201      	movs	r2, #1
 80036ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80036b0:	f7ff f80e 	bl	80026d0 <HAL_GetTick>
 80036b4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80036b6:	88fb      	ldrh	r3, [r7, #6]
 80036b8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80036c0:	b2db      	uxtb	r3, r3
 80036c2:	2b01      	cmp	r3, #1
 80036c4:	d002      	beq.n	80036cc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80036c6:	2302      	movs	r3, #2
 80036c8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80036ca:	e10b      	b.n	80038e4 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80036cc:	68bb      	ldr	r3, [r7, #8]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d002      	beq.n	80036d8 <HAL_SPI_Transmit+0x52>
 80036d2:	88fb      	ldrh	r3, [r7, #6]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d102      	bne.n	80036de <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80036d8:	2301      	movs	r3, #1
 80036da:	77fb      	strb	r3, [r7, #31]
    goto error;
 80036dc:	e102      	b.n	80038e4 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2203      	movs	r2, #3
 80036e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	2200      	movs	r2, #0
 80036ea:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	68ba      	ldr	r2, [r7, #8]
 80036f0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	88fa      	ldrh	r2, [r7, #6]
 80036f6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	88fa      	ldrh	r2, [r7, #6]
 80036fc:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2200      	movs	r2, #0
 8003702:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	2200      	movs	r2, #0
 8003708:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2200      	movs	r2, #0
 800370e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2200      	movs	r2, #0
 8003714:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	2200      	movs	r2, #0
 800371a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003724:	d10f      	bne.n	8003746 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	681a      	ldr	r2, [r3, #0]
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003734:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003744:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003750:	2b40      	cmp	r3, #64	; 0x40
 8003752:	d007      	beq.n	8003764 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	681a      	ldr	r2, [r3, #0]
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003762:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800376c:	d14b      	bne.n	8003806 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d002      	beq.n	800377c <HAL_SPI_Transmit+0xf6>
 8003776:	8afb      	ldrh	r3, [r7, #22]
 8003778:	2b01      	cmp	r3, #1
 800377a:	d13e      	bne.n	80037fa <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003780:	881a      	ldrh	r2, [r3, #0]
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800378c:	1c9a      	adds	r2, r3, #2
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003796:	b29b      	uxth	r3, r3
 8003798:	3b01      	subs	r3, #1
 800379a:	b29a      	uxth	r2, r3
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80037a0:	e02b      	b.n	80037fa <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	689b      	ldr	r3, [r3, #8]
 80037a8:	f003 0302 	and.w	r3, r3, #2
 80037ac:	2b02      	cmp	r3, #2
 80037ae:	d112      	bne.n	80037d6 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037b4:	881a      	ldrh	r2, [r3, #0]
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037c0:	1c9a      	adds	r2, r3, #2
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80037ca:	b29b      	uxth	r3, r3
 80037cc:	3b01      	subs	r3, #1
 80037ce:	b29a      	uxth	r2, r3
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	86da      	strh	r2, [r3, #54]	; 0x36
 80037d4:	e011      	b.n	80037fa <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80037d6:	f7fe ff7b 	bl	80026d0 <HAL_GetTick>
 80037da:	4602      	mov	r2, r0
 80037dc:	69bb      	ldr	r3, [r7, #24]
 80037de:	1ad3      	subs	r3, r2, r3
 80037e0:	683a      	ldr	r2, [r7, #0]
 80037e2:	429a      	cmp	r2, r3
 80037e4:	d803      	bhi.n	80037ee <HAL_SPI_Transmit+0x168>
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037ec:	d102      	bne.n	80037f4 <HAL_SPI_Transmit+0x16e>
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d102      	bne.n	80037fa <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80037f4:	2303      	movs	r3, #3
 80037f6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80037f8:	e074      	b.n	80038e4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80037fe:	b29b      	uxth	r3, r3
 8003800:	2b00      	cmp	r3, #0
 8003802:	d1ce      	bne.n	80037a2 <HAL_SPI_Transmit+0x11c>
 8003804:	e04c      	b.n	80038a0 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d002      	beq.n	8003814 <HAL_SPI_Transmit+0x18e>
 800380e:	8afb      	ldrh	r3, [r7, #22]
 8003810:	2b01      	cmp	r3, #1
 8003812:	d140      	bne.n	8003896 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	330c      	adds	r3, #12
 800381e:	7812      	ldrb	r2, [r2, #0]
 8003820:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003826:	1c5a      	adds	r2, r3, #1
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003830:	b29b      	uxth	r3, r3
 8003832:	3b01      	subs	r3, #1
 8003834:	b29a      	uxth	r2, r3
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800383a:	e02c      	b.n	8003896 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	689b      	ldr	r3, [r3, #8]
 8003842:	f003 0302 	and.w	r3, r3, #2
 8003846:	2b02      	cmp	r3, #2
 8003848:	d113      	bne.n	8003872 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	330c      	adds	r3, #12
 8003854:	7812      	ldrb	r2, [r2, #0]
 8003856:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800385c:	1c5a      	adds	r2, r3, #1
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003866:	b29b      	uxth	r3, r3
 8003868:	3b01      	subs	r3, #1
 800386a:	b29a      	uxth	r2, r3
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	86da      	strh	r2, [r3, #54]	; 0x36
 8003870:	e011      	b.n	8003896 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003872:	f7fe ff2d 	bl	80026d0 <HAL_GetTick>
 8003876:	4602      	mov	r2, r0
 8003878:	69bb      	ldr	r3, [r7, #24]
 800387a:	1ad3      	subs	r3, r2, r3
 800387c:	683a      	ldr	r2, [r7, #0]
 800387e:	429a      	cmp	r2, r3
 8003880:	d803      	bhi.n	800388a <HAL_SPI_Transmit+0x204>
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003888:	d102      	bne.n	8003890 <HAL_SPI_Transmit+0x20a>
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d102      	bne.n	8003896 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8003890:	2303      	movs	r3, #3
 8003892:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003894:	e026      	b.n	80038e4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800389a:	b29b      	uxth	r3, r3
 800389c:	2b00      	cmp	r3, #0
 800389e:	d1cd      	bne.n	800383c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80038a0:	69ba      	ldr	r2, [r7, #24]
 80038a2:	6839      	ldr	r1, [r7, #0]
 80038a4:	68f8      	ldr	r0, [r7, #12]
 80038a6:	f000 fbcb 	bl	8004040 <SPI_EndRxTxTransaction>
 80038aa:	4603      	mov	r3, r0
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d002      	beq.n	80038b6 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	2220      	movs	r2, #32
 80038b4:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	689b      	ldr	r3, [r3, #8]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d10a      	bne.n	80038d4 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80038be:	2300      	movs	r3, #0
 80038c0:	613b      	str	r3, [r7, #16]
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	68db      	ldr	r3, [r3, #12]
 80038c8:	613b      	str	r3, [r7, #16]
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	689b      	ldr	r3, [r3, #8]
 80038d0:	613b      	str	r3, [r7, #16]
 80038d2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d002      	beq.n	80038e2 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80038dc:	2301      	movs	r3, #1
 80038de:	77fb      	strb	r3, [r7, #31]
 80038e0:	e000      	b.n	80038e4 <HAL_SPI_Transmit+0x25e>
  }

error:
 80038e2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	2201      	movs	r2, #1
 80038e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	2200      	movs	r2, #0
 80038f0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80038f4:	7ffb      	ldrb	r3, [r7, #31]
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3720      	adds	r7, #32
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}

080038fe <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038fe:	b580      	push	{r7, lr}
 8003900:	b088      	sub	sp, #32
 8003902:	af02      	add	r7, sp, #8
 8003904:	60f8      	str	r0, [r7, #12]
 8003906:	60b9      	str	r1, [r7, #8]
 8003908:	603b      	str	r3, [r7, #0]
 800390a:	4613      	mov	r3, r2
 800390c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800390e:	2300      	movs	r3, #0
 8003910:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800391a:	d112      	bne.n	8003942 <HAL_SPI_Receive+0x44>
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	689b      	ldr	r3, [r3, #8]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d10e      	bne.n	8003942 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	2204      	movs	r2, #4
 8003928:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800392c:	88fa      	ldrh	r2, [r7, #6]
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	9300      	str	r3, [sp, #0]
 8003932:	4613      	mov	r3, r2
 8003934:	68ba      	ldr	r2, [r7, #8]
 8003936:	68b9      	ldr	r1, [r7, #8]
 8003938:	68f8      	ldr	r0, [r7, #12]
 800393a:	f000 f8f1 	bl	8003b20 <HAL_SPI_TransmitReceive>
 800393e:	4603      	mov	r3, r0
 8003940:	e0ea      	b.n	8003b18 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003948:	2b01      	cmp	r3, #1
 800394a:	d101      	bne.n	8003950 <HAL_SPI_Receive+0x52>
 800394c:	2302      	movs	r3, #2
 800394e:	e0e3      	b.n	8003b18 <HAL_SPI_Receive+0x21a>
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	2201      	movs	r2, #1
 8003954:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003958:	f7fe feba 	bl	80026d0 <HAL_GetTick>
 800395c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003964:	b2db      	uxtb	r3, r3
 8003966:	2b01      	cmp	r3, #1
 8003968:	d002      	beq.n	8003970 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800396a:	2302      	movs	r3, #2
 800396c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800396e:	e0ca      	b.n	8003b06 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8003970:	68bb      	ldr	r3, [r7, #8]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d002      	beq.n	800397c <HAL_SPI_Receive+0x7e>
 8003976:	88fb      	ldrh	r3, [r7, #6]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d102      	bne.n	8003982 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003980:	e0c1      	b.n	8003b06 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	2204      	movs	r2, #4
 8003986:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	2200      	movs	r2, #0
 800398e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	68ba      	ldr	r2, [r7, #8]
 8003994:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	88fa      	ldrh	r2, [r7, #6]
 800399a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	88fa      	ldrh	r2, [r7, #6]
 80039a0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	2200      	movs	r2, #0
 80039a6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2200      	movs	r2, #0
 80039ac:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	2200      	movs	r2, #0
 80039b2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	2200      	movs	r2, #0
 80039b8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	2200      	movs	r2, #0
 80039be:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	689b      	ldr	r3, [r3, #8]
 80039c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80039c8:	d10f      	bne.n	80039ea <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80039d8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	681a      	ldr	r2, [r3, #0]
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80039e8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039f4:	2b40      	cmp	r3, #64	; 0x40
 80039f6:	d007      	beq.n	8003a08 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	681a      	ldr	r2, [r3, #0]
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003a06:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	68db      	ldr	r3, [r3, #12]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d162      	bne.n	8003ad6 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003a10:	e02e      	b.n	8003a70 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	689b      	ldr	r3, [r3, #8]
 8003a18:	f003 0301 	and.w	r3, r3, #1
 8003a1c:	2b01      	cmp	r3, #1
 8003a1e:	d115      	bne.n	8003a4c <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f103 020c 	add.w	r2, r3, #12
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a2c:	7812      	ldrb	r2, [r2, #0]
 8003a2e:	b2d2      	uxtb	r2, r2
 8003a30:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a36:	1c5a      	adds	r2, r3, #1
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a40:	b29b      	uxth	r3, r3
 8003a42:	3b01      	subs	r3, #1
 8003a44:	b29a      	uxth	r2, r3
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003a4a:	e011      	b.n	8003a70 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003a4c:	f7fe fe40 	bl	80026d0 <HAL_GetTick>
 8003a50:	4602      	mov	r2, r0
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	1ad3      	subs	r3, r2, r3
 8003a56:	683a      	ldr	r2, [r7, #0]
 8003a58:	429a      	cmp	r2, r3
 8003a5a:	d803      	bhi.n	8003a64 <HAL_SPI_Receive+0x166>
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a62:	d102      	bne.n	8003a6a <HAL_SPI_Receive+0x16c>
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d102      	bne.n	8003a70 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8003a6a:	2303      	movs	r3, #3
 8003a6c:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003a6e:	e04a      	b.n	8003b06 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a74:	b29b      	uxth	r3, r3
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d1cb      	bne.n	8003a12 <HAL_SPI_Receive+0x114>
 8003a7a:	e031      	b.n	8003ae0 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	f003 0301 	and.w	r3, r3, #1
 8003a86:	2b01      	cmp	r3, #1
 8003a88:	d113      	bne.n	8003ab2 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	68da      	ldr	r2, [r3, #12]
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a94:	b292      	uxth	r2, r2
 8003a96:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a9c:	1c9a      	adds	r2, r3, #2
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003aa6:	b29b      	uxth	r3, r3
 8003aa8:	3b01      	subs	r3, #1
 8003aaa:	b29a      	uxth	r2, r3
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003ab0:	e011      	b.n	8003ad6 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003ab2:	f7fe fe0d 	bl	80026d0 <HAL_GetTick>
 8003ab6:	4602      	mov	r2, r0
 8003ab8:	693b      	ldr	r3, [r7, #16]
 8003aba:	1ad3      	subs	r3, r2, r3
 8003abc:	683a      	ldr	r2, [r7, #0]
 8003abe:	429a      	cmp	r2, r3
 8003ac0:	d803      	bhi.n	8003aca <HAL_SPI_Receive+0x1cc>
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ac8:	d102      	bne.n	8003ad0 <HAL_SPI_Receive+0x1d2>
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d102      	bne.n	8003ad6 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8003ad0:	2303      	movs	r3, #3
 8003ad2:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003ad4:	e017      	b.n	8003b06 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ada:	b29b      	uxth	r3, r3
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d1cd      	bne.n	8003a7c <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003ae0:	693a      	ldr	r2, [r7, #16]
 8003ae2:	6839      	ldr	r1, [r7, #0]
 8003ae4:	68f8      	ldr	r0, [r7, #12]
 8003ae6:	f000 fa45 	bl	8003f74 <SPI_EndRxTransaction>
 8003aea:	4603      	mov	r3, r0
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d002      	beq.n	8003af6 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	2220      	movs	r2, #32
 8003af4:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d002      	beq.n	8003b04 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	75fb      	strb	r3, [r7, #23]
 8003b02:	e000      	b.n	8003b06 <HAL_SPI_Receive+0x208>
  }

error :
 8003b04:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	2201      	movs	r2, #1
 8003b0a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	2200      	movs	r2, #0
 8003b12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003b16:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3718      	adds	r7, #24
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}

08003b20 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b08c      	sub	sp, #48	; 0x30
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	60f8      	str	r0, [r7, #12]
 8003b28:	60b9      	str	r1, [r7, #8]
 8003b2a:	607a      	str	r2, [r7, #4]
 8003b2c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003b32:	2300      	movs	r3, #0
 8003b34:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003b3e:	2b01      	cmp	r3, #1
 8003b40:	d101      	bne.n	8003b46 <HAL_SPI_TransmitReceive+0x26>
 8003b42:	2302      	movs	r3, #2
 8003b44:	e18a      	b.n	8003e5c <HAL_SPI_TransmitReceive+0x33c>
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	2201      	movs	r2, #1
 8003b4a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003b4e:	f7fe fdbf 	bl	80026d0 <HAL_GetTick>
 8003b52:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003b5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003b64:	887b      	ldrh	r3, [r7, #2]
 8003b66:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003b68:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003b6c:	2b01      	cmp	r3, #1
 8003b6e:	d00f      	beq.n	8003b90 <HAL_SPI_TransmitReceive+0x70>
 8003b70:	69fb      	ldr	r3, [r7, #28]
 8003b72:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003b76:	d107      	bne.n	8003b88 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	689b      	ldr	r3, [r3, #8]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d103      	bne.n	8003b88 <HAL_SPI_TransmitReceive+0x68>
 8003b80:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003b84:	2b04      	cmp	r3, #4
 8003b86:	d003      	beq.n	8003b90 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003b88:	2302      	movs	r3, #2
 8003b8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003b8e:	e15b      	b.n	8003e48 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003b90:	68bb      	ldr	r3, [r7, #8]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d005      	beq.n	8003ba2 <HAL_SPI_TransmitReceive+0x82>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d002      	beq.n	8003ba2 <HAL_SPI_TransmitReceive+0x82>
 8003b9c:	887b      	ldrh	r3, [r7, #2]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d103      	bne.n	8003baa <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003ba8:	e14e      	b.n	8003e48 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003bb0:	b2db      	uxtb	r3, r3
 8003bb2:	2b04      	cmp	r3, #4
 8003bb4:	d003      	beq.n	8003bbe <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	2205      	movs	r2, #5
 8003bba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	687a      	ldr	r2, [r7, #4]
 8003bc8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	887a      	ldrh	r2, [r7, #2]
 8003bce:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	887a      	ldrh	r2, [r7, #2]
 8003bd4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	68ba      	ldr	r2, [r7, #8]
 8003bda:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	887a      	ldrh	r2, [r7, #2]
 8003be0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	887a      	ldrh	r2, [r7, #2]
 8003be6:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	2200      	movs	r2, #0
 8003bec:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bfe:	2b40      	cmp	r3, #64	; 0x40
 8003c00:	d007      	beq.n	8003c12 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	681a      	ldr	r2, [r3, #0]
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003c10:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	68db      	ldr	r3, [r3, #12]
 8003c16:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c1a:	d178      	bne.n	8003d0e <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d002      	beq.n	8003c2a <HAL_SPI_TransmitReceive+0x10a>
 8003c24:	8b7b      	ldrh	r3, [r7, #26]
 8003c26:	2b01      	cmp	r3, #1
 8003c28:	d166      	bne.n	8003cf8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c2e:	881a      	ldrh	r2, [r3, #0]
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c3a:	1c9a      	adds	r2, r3, #2
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c44:	b29b      	uxth	r3, r3
 8003c46:	3b01      	subs	r3, #1
 8003c48:	b29a      	uxth	r2, r3
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003c4e:	e053      	b.n	8003cf8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	689b      	ldr	r3, [r3, #8]
 8003c56:	f003 0302 	and.w	r3, r3, #2
 8003c5a:	2b02      	cmp	r3, #2
 8003c5c:	d11b      	bne.n	8003c96 <HAL_SPI_TransmitReceive+0x176>
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c62:	b29b      	uxth	r3, r3
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d016      	beq.n	8003c96 <HAL_SPI_TransmitReceive+0x176>
 8003c68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c6a:	2b01      	cmp	r3, #1
 8003c6c:	d113      	bne.n	8003c96 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c72:	881a      	ldrh	r2, [r3, #0]
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c7e:	1c9a      	adds	r2, r3, #2
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c88:	b29b      	uxth	r3, r3
 8003c8a:	3b01      	subs	r3, #1
 8003c8c:	b29a      	uxth	r2, r3
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003c92:	2300      	movs	r3, #0
 8003c94:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	689b      	ldr	r3, [r3, #8]
 8003c9c:	f003 0301 	and.w	r3, r3, #1
 8003ca0:	2b01      	cmp	r3, #1
 8003ca2:	d119      	bne.n	8003cd8 <HAL_SPI_TransmitReceive+0x1b8>
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ca8:	b29b      	uxth	r3, r3
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d014      	beq.n	8003cd8 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	68da      	ldr	r2, [r3, #12]
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cb8:	b292      	uxth	r2, r2
 8003cba:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cc0:	1c9a      	adds	r2, r3, #2
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003cca:	b29b      	uxth	r3, r3
 8003ccc:	3b01      	subs	r3, #1
 8003cce:	b29a      	uxth	r2, r3
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003cd8:	f7fe fcfa 	bl	80026d0 <HAL_GetTick>
 8003cdc:	4602      	mov	r2, r0
 8003cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ce0:	1ad3      	subs	r3, r2, r3
 8003ce2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003ce4:	429a      	cmp	r2, r3
 8003ce6:	d807      	bhi.n	8003cf8 <HAL_SPI_TransmitReceive+0x1d8>
 8003ce8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cee:	d003      	beq.n	8003cf8 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8003cf0:	2303      	movs	r3, #3
 8003cf2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003cf6:	e0a7      	b.n	8003e48 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003cfc:	b29b      	uxth	r3, r3
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d1a6      	bne.n	8003c50 <HAL_SPI_TransmitReceive+0x130>
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d06:	b29b      	uxth	r3, r3
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d1a1      	bne.n	8003c50 <HAL_SPI_TransmitReceive+0x130>
 8003d0c:	e07c      	b.n	8003e08 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d002      	beq.n	8003d1c <HAL_SPI_TransmitReceive+0x1fc>
 8003d16:	8b7b      	ldrh	r3, [r7, #26]
 8003d18:	2b01      	cmp	r3, #1
 8003d1a:	d16b      	bne.n	8003df4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	330c      	adds	r3, #12
 8003d26:	7812      	ldrb	r2, [r2, #0]
 8003d28:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d2e:	1c5a      	adds	r2, r3, #1
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d38:	b29b      	uxth	r3, r3
 8003d3a:	3b01      	subs	r3, #1
 8003d3c:	b29a      	uxth	r2, r3
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003d42:	e057      	b.n	8003df4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	689b      	ldr	r3, [r3, #8]
 8003d4a:	f003 0302 	and.w	r3, r3, #2
 8003d4e:	2b02      	cmp	r3, #2
 8003d50:	d11c      	bne.n	8003d8c <HAL_SPI_TransmitReceive+0x26c>
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d56:	b29b      	uxth	r3, r3
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d017      	beq.n	8003d8c <HAL_SPI_TransmitReceive+0x26c>
 8003d5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d5e:	2b01      	cmp	r3, #1
 8003d60:	d114      	bne.n	8003d8c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	330c      	adds	r3, #12
 8003d6c:	7812      	ldrb	r2, [r2, #0]
 8003d6e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d74:	1c5a      	adds	r2, r3, #1
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d7e:	b29b      	uxth	r3, r3
 8003d80:	3b01      	subs	r3, #1
 8003d82:	b29a      	uxth	r2, r3
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	689b      	ldr	r3, [r3, #8]
 8003d92:	f003 0301 	and.w	r3, r3, #1
 8003d96:	2b01      	cmp	r3, #1
 8003d98:	d119      	bne.n	8003dce <HAL_SPI_TransmitReceive+0x2ae>
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d9e:	b29b      	uxth	r3, r3
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d014      	beq.n	8003dce <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	68da      	ldr	r2, [r3, #12]
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dae:	b2d2      	uxtb	r2, r2
 8003db0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003db6:	1c5a      	adds	r2, r3, #1
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003dc0:	b29b      	uxth	r3, r3
 8003dc2:	3b01      	subs	r3, #1
 8003dc4:	b29a      	uxth	r2, r3
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003dce:	f7fe fc7f 	bl	80026d0 <HAL_GetTick>
 8003dd2:	4602      	mov	r2, r0
 8003dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd6:	1ad3      	subs	r3, r2, r3
 8003dd8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003dda:	429a      	cmp	r2, r3
 8003ddc:	d803      	bhi.n	8003de6 <HAL_SPI_TransmitReceive+0x2c6>
 8003dde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003de0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003de4:	d102      	bne.n	8003dec <HAL_SPI_TransmitReceive+0x2cc>
 8003de6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d103      	bne.n	8003df4 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8003dec:	2303      	movs	r3, #3
 8003dee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003df2:	e029      	b.n	8003e48 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003df8:	b29b      	uxth	r3, r3
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d1a2      	bne.n	8003d44 <HAL_SPI_TransmitReceive+0x224>
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e02:	b29b      	uxth	r3, r3
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d19d      	bne.n	8003d44 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003e08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e0a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003e0c:	68f8      	ldr	r0, [r7, #12]
 8003e0e:	f000 f917 	bl	8004040 <SPI_EndRxTxTransaction>
 8003e12:	4603      	mov	r3, r0
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d006      	beq.n	8003e26 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	2220      	movs	r2, #32
 8003e22:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8003e24:	e010      	b.n	8003e48 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	689b      	ldr	r3, [r3, #8]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d10b      	bne.n	8003e46 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003e2e:	2300      	movs	r3, #0
 8003e30:	617b      	str	r3, [r7, #20]
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	68db      	ldr	r3, [r3, #12]
 8003e38:	617b      	str	r3, [r7, #20]
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	689b      	ldr	r3, [r3, #8]
 8003e40:	617b      	str	r3, [r7, #20]
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	e000      	b.n	8003e48 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8003e46:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2200      	movs	r2, #0
 8003e54:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003e58:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	3730      	adds	r7, #48	; 0x30
 8003e60:	46bd      	mov	sp, r7
 8003e62:	bd80      	pop	{r7, pc}

08003e64 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b088      	sub	sp, #32
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	60f8      	str	r0, [r7, #12]
 8003e6c:	60b9      	str	r1, [r7, #8]
 8003e6e:	603b      	str	r3, [r7, #0]
 8003e70:	4613      	mov	r3, r2
 8003e72:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003e74:	f7fe fc2c 	bl	80026d0 <HAL_GetTick>
 8003e78:	4602      	mov	r2, r0
 8003e7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e7c:	1a9b      	subs	r3, r3, r2
 8003e7e:	683a      	ldr	r2, [r7, #0]
 8003e80:	4413      	add	r3, r2
 8003e82:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003e84:	f7fe fc24 	bl	80026d0 <HAL_GetTick>
 8003e88:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003e8a:	4b39      	ldr	r3, [pc, #228]	; (8003f70 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	015b      	lsls	r3, r3, #5
 8003e90:	0d1b      	lsrs	r3, r3, #20
 8003e92:	69fa      	ldr	r2, [r7, #28]
 8003e94:	fb02 f303 	mul.w	r3, r2, r3
 8003e98:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e9a:	e054      	b.n	8003f46 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ea2:	d050      	beq.n	8003f46 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003ea4:	f7fe fc14 	bl	80026d0 <HAL_GetTick>
 8003ea8:	4602      	mov	r2, r0
 8003eaa:	69bb      	ldr	r3, [r7, #24]
 8003eac:	1ad3      	subs	r3, r2, r3
 8003eae:	69fa      	ldr	r2, [r7, #28]
 8003eb0:	429a      	cmp	r2, r3
 8003eb2:	d902      	bls.n	8003eba <SPI_WaitFlagStateUntilTimeout+0x56>
 8003eb4:	69fb      	ldr	r3, [r7, #28]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d13d      	bne.n	8003f36 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	685a      	ldr	r2, [r3, #4]
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003ec8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003ed2:	d111      	bne.n	8003ef8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	689b      	ldr	r3, [r3, #8]
 8003ed8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003edc:	d004      	beq.n	8003ee8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	689b      	ldr	r3, [r3, #8]
 8003ee2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ee6:	d107      	bne.n	8003ef8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	681a      	ldr	r2, [r3, #0]
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ef6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003efc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f00:	d10f      	bne.n	8003f22 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	681a      	ldr	r2, [r3, #0]
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003f10:	601a      	str	r2, [r3, #0]
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003f20:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2201      	movs	r2, #1
 8003f26:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003f32:	2303      	movs	r3, #3
 8003f34:	e017      	b.n	8003f66 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003f36:	697b      	ldr	r3, [r7, #20]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d101      	bne.n	8003f40 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	3b01      	subs	r3, #1
 8003f44:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	689a      	ldr	r2, [r3, #8]
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	4013      	ands	r3, r2
 8003f50:	68ba      	ldr	r2, [r7, #8]
 8003f52:	429a      	cmp	r2, r3
 8003f54:	bf0c      	ite	eq
 8003f56:	2301      	moveq	r3, #1
 8003f58:	2300      	movne	r3, #0
 8003f5a:	b2db      	uxtb	r3, r3
 8003f5c:	461a      	mov	r2, r3
 8003f5e:	79fb      	ldrb	r3, [r7, #7]
 8003f60:	429a      	cmp	r2, r3
 8003f62:	d19b      	bne.n	8003e9c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003f64:	2300      	movs	r3, #0
}
 8003f66:	4618      	mov	r0, r3
 8003f68:	3720      	adds	r7, #32
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	bd80      	pop	{r7, pc}
 8003f6e:	bf00      	nop
 8003f70:	20000020 	.word	0x20000020

08003f74 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b086      	sub	sp, #24
 8003f78:	af02      	add	r7, sp, #8
 8003f7a:	60f8      	str	r0, [r7, #12]
 8003f7c:	60b9      	str	r1, [r7, #8]
 8003f7e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003f88:	d111      	bne.n	8003fae <SPI_EndRxTransaction+0x3a>
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	689b      	ldr	r3, [r3, #8]
 8003f8e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f92:	d004      	beq.n	8003f9e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f9c:	d107      	bne.n	8003fae <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	681a      	ldr	r2, [r3, #0]
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003fac:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003fb6:	d12a      	bne.n	800400e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fc0:	d012      	beq.n	8003fe8 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	9300      	str	r3, [sp, #0]
 8003fc6:	68bb      	ldr	r3, [r7, #8]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	2180      	movs	r1, #128	; 0x80
 8003fcc:	68f8      	ldr	r0, [r7, #12]
 8003fce:	f7ff ff49 	bl	8003e64 <SPI_WaitFlagStateUntilTimeout>
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d02d      	beq.n	8004034 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fdc:	f043 0220 	orr.w	r2, r3, #32
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003fe4:	2303      	movs	r3, #3
 8003fe6:	e026      	b.n	8004036 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	9300      	str	r3, [sp, #0]
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	2101      	movs	r1, #1
 8003ff2:	68f8      	ldr	r0, [r7, #12]
 8003ff4:	f7ff ff36 	bl	8003e64 <SPI_WaitFlagStateUntilTimeout>
 8003ff8:	4603      	mov	r3, r0
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d01a      	beq.n	8004034 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004002:	f043 0220 	orr.w	r2, r3, #32
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800400a:	2303      	movs	r3, #3
 800400c:	e013      	b.n	8004036 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	9300      	str	r3, [sp, #0]
 8004012:	68bb      	ldr	r3, [r7, #8]
 8004014:	2200      	movs	r2, #0
 8004016:	2101      	movs	r1, #1
 8004018:	68f8      	ldr	r0, [r7, #12]
 800401a:	f7ff ff23 	bl	8003e64 <SPI_WaitFlagStateUntilTimeout>
 800401e:	4603      	mov	r3, r0
 8004020:	2b00      	cmp	r3, #0
 8004022:	d007      	beq.n	8004034 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004028:	f043 0220 	orr.w	r2, r3, #32
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004030:	2303      	movs	r3, #3
 8004032:	e000      	b.n	8004036 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004034:	2300      	movs	r3, #0
}
 8004036:	4618      	mov	r0, r3
 8004038:	3710      	adds	r7, #16
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}
	...

08004040 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b088      	sub	sp, #32
 8004044:	af02      	add	r7, sp, #8
 8004046:	60f8      	str	r0, [r7, #12]
 8004048:	60b9      	str	r1, [r7, #8]
 800404a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800404c:	4b1b      	ldr	r3, [pc, #108]	; (80040bc <SPI_EndRxTxTransaction+0x7c>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a1b      	ldr	r2, [pc, #108]	; (80040c0 <SPI_EndRxTxTransaction+0x80>)
 8004052:	fba2 2303 	umull	r2, r3, r2, r3
 8004056:	0d5b      	lsrs	r3, r3, #21
 8004058:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800405c:	fb02 f303 	mul.w	r3, r2, r3
 8004060:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800406a:	d112      	bne.n	8004092 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	9300      	str	r3, [sp, #0]
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	2200      	movs	r2, #0
 8004074:	2180      	movs	r1, #128	; 0x80
 8004076:	68f8      	ldr	r0, [r7, #12]
 8004078:	f7ff fef4 	bl	8003e64 <SPI_WaitFlagStateUntilTimeout>
 800407c:	4603      	mov	r3, r0
 800407e:	2b00      	cmp	r3, #0
 8004080:	d016      	beq.n	80040b0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004086:	f043 0220 	orr.w	r2, r3, #32
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800408e:	2303      	movs	r3, #3
 8004090:	e00f      	b.n	80040b2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004092:	697b      	ldr	r3, [r7, #20]
 8004094:	2b00      	cmp	r3, #0
 8004096:	d00a      	beq.n	80040ae <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	3b01      	subs	r3, #1
 800409c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	689b      	ldr	r3, [r3, #8]
 80040a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040a8:	2b80      	cmp	r3, #128	; 0x80
 80040aa:	d0f2      	beq.n	8004092 <SPI_EndRxTxTransaction+0x52>
 80040ac:	e000      	b.n	80040b0 <SPI_EndRxTxTransaction+0x70>
        break;
 80040ae:	bf00      	nop
  }

  return HAL_OK;
 80040b0:	2300      	movs	r3, #0
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3718      	adds	r7, #24
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}
 80040ba:	bf00      	nop
 80040bc:	20000020 	.word	0x20000020
 80040c0:	165e9f81 	.word	0x165e9f81

080040c4 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b084      	sub	sp, #16
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	60f8      	str	r0, [r7, #12]
 80040cc:	60b9      	str	r1, [r7, #8]
 80040ce:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d101      	bne.n	80040da <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 80040d6:	2301      	movs	r3, #1
 80040d8:	e034      	b.n	8004144 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 80040e0:	b2db      	uxtb	r3, r3
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d106      	bne.n	80040f4 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	2200      	movs	r2, #0
 80040ea:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 80040ee:	68f8      	ldr	r0, [r7, #12]
 80040f0:	f7fc fb2c 	bl	800074c <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681a      	ldr	r2, [r3, #0]
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	3308      	adds	r3, #8
 80040fc:	4619      	mov	r1, r3
 80040fe:	4610      	mov	r0, r2
 8004100:	f000 fca6 	bl	8004a50 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	6818      	ldr	r0, [r3, #0]
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	689b      	ldr	r3, [r3, #8]
 800410c:	461a      	mov	r2, r3
 800410e:	68b9      	ldr	r1, [r7, #8]
 8004110:	f000 fcf0 	bl	8004af4 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	6858      	ldr	r0, [r3, #4]
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	689a      	ldr	r2, [r3, #8]
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004120:	6879      	ldr	r1, [r7, #4]
 8004122:	f000 fd25 	bl	8004b70 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	68fa      	ldr	r2, [r7, #12]
 800412c:	6892      	ldr	r2, [r2, #8]
 800412e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	68fa      	ldr	r2, [r7, #12]
 8004138:	6892      	ldr	r2, [r2, #8]
 800413a:	f041 0101 	orr.w	r1, r1, #1
 800413e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8004142:	2300      	movs	r3, #0
}
 8004144:	4618      	mov	r0, r3
 8004146:	3710      	adds	r7, #16
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}

0800414c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b082      	sub	sp, #8
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d101      	bne.n	800415e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800415a:	2301      	movs	r3, #1
 800415c:	e041      	b.n	80041e2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004164:	b2db      	uxtb	r3, r3
 8004166:	2b00      	cmp	r3, #0
 8004168:	d106      	bne.n	8004178 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2200      	movs	r2, #0
 800416e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004172:	6878      	ldr	r0, [r7, #4]
 8004174:	f7fd ffdc 	bl	8002130 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2202      	movs	r2, #2
 800417c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681a      	ldr	r2, [r3, #0]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	3304      	adds	r3, #4
 8004188:	4619      	mov	r1, r3
 800418a:	4610      	mov	r0, r2
 800418c:	f000 fa96 	bl	80046bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2201      	movs	r2, #1
 8004194:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2201      	movs	r2, #1
 800419c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2201      	movs	r2, #1
 80041a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2201      	movs	r2, #1
 80041ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2201      	movs	r2, #1
 80041b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2201      	movs	r2, #1
 80041bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2201      	movs	r2, #1
 80041c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2201      	movs	r2, #1
 80041cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2201      	movs	r2, #1
 80041d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2201      	movs	r2, #1
 80041dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80041e0:	2300      	movs	r3, #0
}
 80041e2:	4618      	mov	r0, r3
 80041e4:	3708      	adds	r7, #8
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bd80      	pop	{r7, pc}
	...

080041ec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80041ec:	b480      	push	{r7}
 80041ee:	b085      	sub	sp, #20
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041fa:	b2db      	uxtb	r3, r3
 80041fc:	2b01      	cmp	r3, #1
 80041fe:	d001      	beq.n	8004204 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004200:	2301      	movs	r3, #1
 8004202:	e04e      	b.n	80042a2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2202      	movs	r2, #2
 8004208:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	68da      	ldr	r2, [r3, #12]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f042 0201 	orr.w	r2, r2, #1
 800421a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a23      	ldr	r2, [pc, #140]	; (80042b0 <HAL_TIM_Base_Start_IT+0xc4>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d022      	beq.n	800426c <HAL_TIM_Base_Start_IT+0x80>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800422e:	d01d      	beq.n	800426c <HAL_TIM_Base_Start_IT+0x80>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a1f      	ldr	r2, [pc, #124]	; (80042b4 <HAL_TIM_Base_Start_IT+0xc8>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d018      	beq.n	800426c <HAL_TIM_Base_Start_IT+0x80>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a1e      	ldr	r2, [pc, #120]	; (80042b8 <HAL_TIM_Base_Start_IT+0xcc>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d013      	beq.n	800426c <HAL_TIM_Base_Start_IT+0x80>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a1c      	ldr	r2, [pc, #112]	; (80042bc <HAL_TIM_Base_Start_IT+0xd0>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d00e      	beq.n	800426c <HAL_TIM_Base_Start_IT+0x80>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a1b      	ldr	r2, [pc, #108]	; (80042c0 <HAL_TIM_Base_Start_IT+0xd4>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d009      	beq.n	800426c <HAL_TIM_Base_Start_IT+0x80>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a19      	ldr	r2, [pc, #100]	; (80042c4 <HAL_TIM_Base_Start_IT+0xd8>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d004      	beq.n	800426c <HAL_TIM_Base_Start_IT+0x80>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4a18      	ldr	r2, [pc, #96]	; (80042c8 <HAL_TIM_Base_Start_IT+0xdc>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d111      	bne.n	8004290 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	689b      	ldr	r3, [r3, #8]
 8004272:	f003 0307 	and.w	r3, r3, #7
 8004276:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	2b06      	cmp	r3, #6
 800427c:	d010      	beq.n	80042a0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	681a      	ldr	r2, [r3, #0]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f042 0201 	orr.w	r2, r2, #1
 800428c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800428e:	e007      	b.n	80042a0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	681a      	ldr	r2, [r3, #0]
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f042 0201 	orr.w	r2, r2, #1
 800429e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80042a0:	2300      	movs	r3, #0
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	3714      	adds	r7, #20
 80042a6:	46bd      	mov	sp, r7
 80042a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ac:	4770      	bx	lr
 80042ae:	bf00      	nop
 80042b0:	40010000 	.word	0x40010000
 80042b4:	40000400 	.word	0x40000400
 80042b8:	40000800 	.word	0x40000800
 80042bc:	40000c00 	.word	0x40000c00
 80042c0:	40010400 	.word	0x40010400
 80042c4:	40014000 	.word	0x40014000
 80042c8:	40001800 	.word	0x40001800

080042cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b082      	sub	sp, #8
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	691b      	ldr	r3, [r3, #16]
 80042da:	f003 0302 	and.w	r3, r3, #2
 80042de:	2b02      	cmp	r3, #2
 80042e0:	d122      	bne.n	8004328 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	68db      	ldr	r3, [r3, #12]
 80042e8:	f003 0302 	and.w	r3, r3, #2
 80042ec:	2b02      	cmp	r3, #2
 80042ee:	d11b      	bne.n	8004328 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f06f 0202 	mvn.w	r2, #2
 80042f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2201      	movs	r2, #1
 80042fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	699b      	ldr	r3, [r3, #24]
 8004306:	f003 0303 	and.w	r3, r3, #3
 800430a:	2b00      	cmp	r3, #0
 800430c:	d003      	beq.n	8004316 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800430e:	6878      	ldr	r0, [r7, #4]
 8004310:	f000 f9b5 	bl	800467e <HAL_TIM_IC_CaptureCallback>
 8004314:	e005      	b.n	8004322 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004316:	6878      	ldr	r0, [r7, #4]
 8004318:	f000 f9a7 	bl	800466a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800431c:	6878      	ldr	r0, [r7, #4]
 800431e:	f000 f9b8 	bl	8004692 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2200      	movs	r2, #0
 8004326:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	691b      	ldr	r3, [r3, #16]
 800432e:	f003 0304 	and.w	r3, r3, #4
 8004332:	2b04      	cmp	r3, #4
 8004334:	d122      	bne.n	800437c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	68db      	ldr	r3, [r3, #12]
 800433c:	f003 0304 	and.w	r3, r3, #4
 8004340:	2b04      	cmp	r3, #4
 8004342:	d11b      	bne.n	800437c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f06f 0204 	mvn.w	r2, #4
 800434c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2202      	movs	r2, #2
 8004352:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	699b      	ldr	r3, [r3, #24]
 800435a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800435e:	2b00      	cmp	r3, #0
 8004360:	d003      	beq.n	800436a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004362:	6878      	ldr	r0, [r7, #4]
 8004364:	f000 f98b 	bl	800467e <HAL_TIM_IC_CaptureCallback>
 8004368:	e005      	b.n	8004376 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800436a:	6878      	ldr	r0, [r7, #4]
 800436c:	f000 f97d 	bl	800466a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004370:	6878      	ldr	r0, [r7, #4]
 8004372:	f000 f98e 	bl	8004692 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2200      	movs	r2, #0
 800437a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	691b      	ldr	r3, [r3, #16]
 8004382:	f003 0308 	and.w	r3, r3, #8
 8004386:	2b08      	cmp	r3, #8
 8004388:	d122      	bne.n	80043d0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	68db      	ldr	r3, [r3, #12]
 8004390:	f003 0308 	and.w	r3, r3, #8
 8004394:	2b08      	cmp	r3, #8
 8004396:	d11b      	bne.n	80043d0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f06f 0208 	mvn.w	r2, #8
 80043a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2204      	movs	r2, #4
 80043a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	69db      	ldr	r3, [r3, #28]
 80043ae:	f003 0303 	and.w	r3, r3, #3
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d003      	beq.n	80043be <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043b6:	6878      	ldr	r0, [r7, #4]
 80043b8:	f000 f961 	bl	800467e <HAL_TIM_IC_CaptureCallback>
 80043bc:	e005      	b.n	80043ca <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043be:	6878      	ldr	r0, [r7, #4]
 80043c0:	f000 f953 	bl	800466a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043c4:	6878      	ldr	r0, [r7, #4]
 80043c6:	f000 f964 	bl	8004692 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2200      	movs	r2, #0
 80043ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	691b      	ldr	r3, [r3, #16]
 80043d6:	f003 0310 	and.w	r3, r3, #16
 80043da:	2b10      	cmp	r3, #16
 80043dc:	d122      	bne.n	8004424 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	68db      	ldr	r3, [r3, #12]
 80043e4:	f003 0310 	and.w	r3, r3, #16
 80043e8:	2b10      	cmp	r3, #16
 80043ea:	d11b      	bne.n	8004424 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f06f 0210 	mvn.w	r2, #16
 80043f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2208      	movs	r2, #8
 80043fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	69db      	ldr	r3, [r3, #28]
 8004402:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004406:	2b00      	cmp	r3, #0
 8004408:	d003      	beq.n	8004412 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800440a:	6878      	ldr	r0, [r7, #4]
 800440c:	f000 f937 	bl	800467e <HAL_TIM_IC_CaptureCallback>
 8004410:	e005      	b.n	800441e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004412:	6878      	ldr	r0, [r7, #4]
 8004414:	f000 f929 	bl	800466a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004418:	6878      	ldr	r0, [r7, #4]
 800441a:	f000 f93a 	bl	8004692 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2200      	movs	r2, #0
 8004422:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	691b      	ldr	r3, [r3, #16]
 800442a:	f003 0301 	and.w	r3, r3, #1
 800442e:	2b01      	cmp	r3, #1
 8004430:	d10e      	bne.n	8004450 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	68db      	ldr	r3, [r3, #12]
 8004438:	f003 0301 	and.w	r3, r3, #1
 800443c:	2b01      	cmp	r3, #1
 800443e:	d107      	bne.n	8004450 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f06f 0201 	mvn.w	r2, #1
 8004448:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	f7fd f9fc 	bl	8001848 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	691b      	ldr	r3, [r3, #16]
 8004456:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800445a:	2b80      	cmp	r3, #128	; 0x80
 800445c:	d10e      	bne.n	800447c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	68db      	ldr	r3, [r3, #12]
 8004464:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004468:	2b80      	cmp	r3, #128	; 0x80
 800446a:	d107      	bne.n	800447c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004474:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004476:	6878      	ldr	r0, [r7, #4]
 8004478:	f000 fae0 	bl	8004a3c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	691b      	ldr	r3, [r3, #16]
 8004482:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004486:	2b40      	cmp	r3, #64	; 0x40
 8004488:	d10e      	bne.n	80044a8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	68db      	ldr	r3, [r3, #12]
 8004490:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004494:	2b40      	cmp	r3, #64	; 0x40
 8004496:	d107      	bne.n	80044a8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80044a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80044a2:	6878      	ldr	r0, [r7, #4]
 80044a4:	f000 f8ff 	bl	80046a6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	691b      	ldr	r3, [r3, #16]
 80044ae:	f003 0320 	and.w	r3, r3, #32
 80044b2:	2b20      	cmp	r3, #32
 80044b4:	d10e      	bne.n	80044d4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	68db      	ldr	r3, [r3, #12]
 80044bc:	f003 0320 	and.w	r3, r3, #32
 80044c0:	2b20      	cmp	r3, #32
 80044c2:	d107      	bne.n	80044d4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f06f 0220 	mvn.w	r2, #32
 80044cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f000 faaa 	bl	8004a28 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80044d4:	bf00      	nop
 80044d6:	3708      	adds	r7, #8
 80044d8:	46bd      	mov	sp, r7
 80044da:	bd80      	pop	{r7, pc}

080044dc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b084      	sub	sp, #16
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
 80044e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80044e6:	2300      	movs	r3, #0
 80044e8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044f0:	2b01      	cmp	r3, #1
 80044f2:	d101      	bne.n	80044f8 <HAL_TIM_ConfigClockSource+0x1c>
 80044f4:	2302      	movs	r3, #2
 80044f6:	e0b4      	b.n	8004662 <HAL_TIM_ConfigClockSource+0x186>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2201      	movs	r2, #1
 80044fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2202      	movs	r2, #2
 8004504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	689b      	ldr	r3, [r3, #8]
 800450e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004516:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800451e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	68ba      	ldr	r2, [r7, #8]
 8004526:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004530:	d03e      	beq.n	80045b0 <HAL_TIM_ConfigClockSource+0xd4>
 8004532:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004536:	f200 8087 	bhi.w	8004648 <HAL_TIM_ConfigClockSource+0x16c>
 800453a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800453e:	f000 8086 	beq.w	800464e <HAL_TIM_ConfigClockSource+0x172>
 8004542:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004546:	d87f      	bhi.n	8004648 <HAL_TIM_ConfigClockSource+0x16c>
 8004548:	2b70      	cmp	r3, #112	; 0x70
 800454a:	d01a      	beq.n	8004582 <HAL_TIM_ConfigClockSource+0xa6>
 800454c:	2b70      	cmp	r3, #112	; 0x70
 800454e:	d87b      	bhi.n	8004648 <HAL_TIM_ConfigClockSource+0x16c>
 8004550:	2b60      	cmp	r3, #96	; 0x60
 8004552:	d050      	beq.n	80045f6 <HAL_TIM_ConfigClockSource+0x11a>
 8004554:	2b60      	cmp	r3, #96	; 0x60
 8004556:	d877      	bhi.n	8004648 <HAL_TIM_ConfigClockSource+0x16c>
 8004558:	2b50      	cmp	r3, #80	; 0x50
 800455a:	d03c      	beq.n	80045d6 <HAL_TIM_ConfigClockSource+0xfa>
 800455c:	2b50      	cmp	r3, #80	; 0x50
 800455e:	d873      	bhi.n	8004648 <HAL_TIM_ConfigClockSource+0x16c>
 8004560:	2b40      	cmp	r3, #64	; 0x40
 8004562:	d058      	beq.n	8004616 <HAL_TIM_ConfigClockSource+0x13a>
 8004564:	2b40      	cmp	r3, #64	; 0x40
 8004566:	d86f      	bhi.n	8004648 <HAL_TIM_ConfigClockSource+0x16c>
 8004568:	2b30      	cmp	r3, #48	; 0x30
 800456a:	d064      	beq.n	8004636 <HAL_TIM_ConfigClockSource+0x15a>
 800456c:	2b30      	cmp	r3, #48	; 0x30
 800456e:	d86b      	bhi.n	8004648 <HAL_TIM_ConfigClockSource+0x16c>
 8004570:	2b20      	cmp	r3, #32
 8004572:	d060      	beq.n	8004636 <HAL_TIM_ConfigClockSource+0x15a>
 8004574:	2b20      	cmp	r3, #32
 8004576:	d867      	bhi.n	8004648 <HAL_TIM_ConfigClockSource+0x16c>
 8004578:	2b00      	cmp	r3, #0
 800457a:	d05c      	beq.n	8004636 <HAL_TIM_ConfigClockSource+0x15a>
 800457c:	2b10      	cmp	r3, #16
 800457e:	d05a      	beq.n	8004636 <HAL_TIM_ConfigClockSource+0x15a>
 8004580:	e062      	b.n	8004648 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6818      	ldr	r0, [r3, #0]
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	6899      	ldr	r1, [r3, #8]
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	685a      	ldr	r2, [r3, #4]
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	68db      	ldr	r3, [r3, #12]
 8004592:	f000 f9ad 	bl	80048f0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80045a4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	68ba      	ldr	r2, [r7, #8]
 80045ac:	609a      	str	r2, [r3, #8]
      break;
 80045ae:	e04f      	b.n	8004650 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6818      	ldr	r0, [r3, #0]
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	6899      	ldr	r1, [r3, #8]
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	685a      	ldr	r2, [r3, #4]
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	68db      	ldr	r3, [r3, #12]
 80045c0:	f000 f996 	bl	80048f0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	689a      	ldr	r2, [r3, #8]
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80045d2:	609a      	str	r2, [r3, #8]
      break;
 80045d4:	e03c      	b.n	8004650 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6818      	ldr	r0, [r3, #0]
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	6859      	ldr	r1, [r3, #4]
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	68db      	ldr	r3, [r3, #12]
 80045e2:	461a      	mov	r2, r3
 80045e4:	f000 f90a 	bl	80047fc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	2150      	movs	r1, #80	; 0x50
 80045ee:	4618      	mov	r0, r3
 80045f0:	f000 f963 	bl	80048ba <TIM_ITRx_SetConfig>
      break;
 80045f4:	e02c      	b.n	8004650 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6818      	ldr	r0, [r3, #0]
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	6859      	ldr	r1, [r3, #4]
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	68db      	ldr	r3, [r3, #12]
 8004602:	461a      	mov	r2, r3
 8004604:	f000 f929 	bl	800485a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	2160      	movs	r1, #96	; 0x60
 800460e:	4618      	mov	r0, r3
 8004610:	f000 f953 	bl	80048ba <TIM_ITRx_SetConfig>
      break;
 8004614:	e01c      	b.n	8004650 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6818      	ldr	r0, [r3, #0]
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	6859      	ldr	r1, [r3, #4]
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	68db      	ldr	r3, [r3, #12]
 8004622:	461a      	mov	r2, r3
 8004624:	f000 f8ea 	bl	80047fc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	2140      	movs	r1, #64	; 0x40
 800462e:	4618      	mov	r0, r3
 8004630:	f000 f943 	bl	80048ba <TIM_ITRx_SetConfig>
      break;
 8004634:	e00c      	b.n	8004650 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681a      	ldr	r2, [r3, #0]
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4619      	mov	r1, r3
 8004640:	4610      	mov	r0, r2
 8004642:	f000 f93a 	bl	80048ba <TIM_ITRx_SetConfig>
      break;
 8004646:	e003      	b.n	8004650 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004648:	2301      	movs	r3, #1
 800464a:	73fb      	strb	r3, [r7, #15]
      break;
 800464c:	e000      	b.n	8004650 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800464e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2201      	movs	r2, #1
 8004654:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2200      	movs	r2, #0
 800465c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004660:	7bfb      	ldrb	r3, [r7, #15]
}
 8004662:	4618      	mov	r0, r3
 8004664:	3710      	adds	r7, #16
 8004666:	46bd      	mov	sp, r7
 8004668:	bd80      	pop	{r7, pc}

0800466a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800466a:	b480      	push	{r7}
 800466c:	b083      	sub	sp, #12
 800466e:	af00      	add	r7, sp, #0
 8004670:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004672:	bf00      	nop
 8004674:	370c      	adds	r7, #12
 8004676:	46bd      	mov	sp, r7
 8004678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467c:	4770      	bx	lr

0800467e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800467e:	b480      	push	{r7}
 8004680:	b083      	sub	sp, #12
 8004682:	af00      	add	r7, sp, #0
 8004684:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004686:	bf00      	nop
 8004688:	370c      	adds	r7, #12
 800468a:	46bd      	mov	sp, r7
 800468c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004690:	4770      	bx	lr

08004692 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004692:	b480      	push	{r7}
 8004694:	b083      	sub	sp, #12
 8004696:	af00      	add	r7, sp, #0
 8004698:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800469a:	bf00      	nop
 800469c:	370c      	adds	r7, #12
 800469e:	46bd      	mov	sp, r7
 80046a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a4:	4770      	bx	lr

080046a6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80046a6:	b480      	push	{r7}
 80046a8:	b083      	sub	sp, #12
 80046aa:	af00      	add	r7, sp, #0
 80046ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80046ae:	bf00      	nop
 80046b0:	370c      	adds	r7, #12
 80046b2:	46bd      	mov	sp, r7
 80046b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b8:	4770      	bx	lr
	...

080046bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80046bc:	b480      	push	{r7}
 80046be:	b085      	sub	sp, #20
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
 80046c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	4a40      	ldr	r2, [pc, #256]	; (80047d0 <TIM_Base_SetConfig+0x114>)
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d013      	beq.n	80046fc <TIM_Base_SetConfig+0x40>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046da:	d00f      	beq.n	80046fc <TIM_Base_SetConfig+0x40>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	4a3d      	ldr	r2, [pc, #244]	; (80047d4 <TIM_Base_SetConfig+0x118>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d00b      	beq.n	80046fc <TIM_Base_SetConfig+0x40>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	4a3c      	ldr	r2, [pc, #240]	; (80047d8 <TIM_Base_SetConfig+0x11c>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d007      	beq.n	80046fc <TIM_Base_SetConfig+0x40>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	4a3b      	ldr	r2, [pc, #236]	; (80047dc <TIM_Base_SetConfig+0x120>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d003      	beq.n	80046fc <TIM_Base_SetConfig+0x40>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	4a3a      	ldr	r2, [pc, #232]	; (80047e0 <TIM_Base_SetConfig+0x124>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d108      	bne.n	800470e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004702:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	68fa      	ldr	r2, [r7, #12]
 800470a:	4313      	orrs	r3, r2
 800470c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	4a2f      	ldr	r2, [pc, #188]	; (80047d0 <TIM_Base_SetConfig+0x114>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d02b      	beq.n	800476e <TIM_Base_SetConfig+0xb2>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800471c:	d027      	beq.n	800476e <TIM_Base_SetConfig+0xb2>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	4a2c      	ldr	r2, [pc, #176]	; (80047d4 <TIM_Base_SetConfig+0x118>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d023      	beq.n	800476e <TIM_Base_SetConfig+0xb2>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	4a2b      	ldr	r2, [pc, #172]	; (80047d8 <TIM_Base_SetConfig+0x11c>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d01f      	beq.n	800476e <TIM_Base_SetConfig+0xb2>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	4a2a      	ldr	r2, [pc, #168]	; (80047dc <TIM_Base_SetConfig+0x120>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d01b      	beq.n	800476e <TIM_Base_SetConfig+0xb2>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	4a29      	ldr	r2, [pc, #164]	; (80047e0 <TIM_Base_SetConfig+0x124>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d017      	beq.n	800476e <TIM_Base_SetConfig+0xb2>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	4a28      	ldr	r2, [pc, #160]	; (80047e4 <TIM_Base_SetConfig+0x128>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d013      	beq.n	800476e <TIM_Base_SetConfig+0xb2>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	4a27      	ldr	r2, [pc, #156]	; (80047e8 <TIM_Base_SetConfig+0x12c>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d00f      	beq.n	800476e <TIM_Base_SetConfig+0xb2>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	4a26      	ldr	r2, [pc, #152]	; (80047ec <TIM_Base_SetConfig+0x130>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d00b      	beq.n	800476e <TIM_Base_SetConfig+0xb2>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	4a25      	ldr	r2, [pc, #148]	; (80047f0 <TIM_Base_SetConfig+0x134>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d007      	beq.n	800476e <TIM_Base_SetConfig+0xb2>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	4a24      	ldr	r2, [pc, #144]	; (80047f4 <TIM_Base_SetConfig+0x138>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d003      	beq.n	800476e <TIM_Base_SetConfig+0xb2>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	4a23      	ldr	r2, [pc, #140]	; (80047f8 <TIM_Base_SetConfig+0x13c>)
 800476a:	4293      	cmp	r3, r2
 800476c:	d108      	bne.n	8004780 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004774:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	68db      	ldr	r3, [r3, #12]
 800477a:	68fa      	ldr	r2, [r7, #12]
 800477c:	4313      	orrs	r3, r2
 800477e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	695b      	ldr	r3, [r3, #20]
 800478a:	4313      	orrs	r3, r2
 800478c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	68fa      	ldr	r2, [r7, #12]
 8004792:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	689a      	ldr	r2, [r3, #8]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	681a      	ldr	r2, [r3, #0]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	4a0a      	ldr	r2, [pc, #40]	; (80047d0 <TIM_Base_SetConfig+0x114>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d003      	beq.n	80047b4 <TIM_Base_SetConfig+0xf8>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	4a0c      	ldr	r2, [pc, #48]	; (80047e0 <TIM_Base_SetConfig+0x124>)
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d103      	bne.n	80047bc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	691a      	ldr	r2, [r3, #16]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2201      	movs	r2, #1
 80047c0:	615a      	str	r2, [r3, #20]
}
 80047c2:	bf00      	nop
 80047c4:	3714      	adds	r7, #20
 80047c6:	46bd      	mov	sp, r7
 80047c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047cc:	4770      	bx	lr
 80047ce:	bf00      	nop
 80047d0:	40010000 	.word	0x40010000
 80047d4:	40000400 	.word	0x40000400
 80047d8:	40000800 	.word	0x40000800
 80047dc:	40000c00 	.word	0x40000c00
 80047e0:	40010400 	.word	0x40010400
 80047e4:	40014000 	.word	0x40014000
 80047e8:	40014400 	.word	0x40014400
 80047ec:	40014800 	.word	0x40014800
 80047f0:	40001800 	.word	0x40001800
 80047f4:	40001c00 	.word	0x40001c00
 80047f8:	40002000 	.word	0x40002000

080047fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80047fc:	b480      	push	{r7}
 80047fe:	b087      	sub	sp, #28
 8004800:	af00      	add	r7, sp, #0
 8004802:	60f8      	str	r0, [r7, #12]
 8004804:	60b9      	str	r1, [r7, #8]
 8004806:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	6a1b      	ldr	r3, [r3, #32]
 800480c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	6a1b      	ldr	r3, [r3, #32]
 8004812:	f023 0201 	bic.w	r2, r3, #1
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	699b      	ldr	r3, [r3, #24]
 800481e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004826:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	011b      	lsls	r3, r3, #4
 800482c:	693a      	ldr	r2, [r7, #16]
 800482e:	4313      	orrs	r3, r2
 8004830:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004832:	697b      	ldr	r3, [r7, #20]
 8004834:	f023 030a 	bic.w	r3, r3, #10
 8004838:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800483a:	697a      	ldr	r2, [r7, #20]
 800483c:	68bb      	ldr	r3, [r7, #8]
 800483e:	4313      	orrs	r3, r2
 8004840:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	693a      	ldr	r2, [r7, #16]
 8004846:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	697a      	ldr	r2, [r7, #20]
 800484c:	621a      	str	r2, [r3, #32]
}
 800484e:	bf00      	nop
 8004850:	371c      	adds	r7, #28
 8004852:	46bd      	mov	sp, r7
 8004854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004858:	4770      	bx	lr

0800485a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800485a:	b480      	push	{r7}
 800485c:	b087      	sub	sp, #28
 800485e:	af00      	add	r7, sp, #0
 8004860:	60f8      	str	r0, [r7, #12]
 8004862:	60b9      	str	r1, [r7, #8]
 8004864:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	6a1b      	ldr	r3, [r3, #32]
 800486a:	f023 0210 	bic.w	r2, r3, #16
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	699b      	ldr	r3, [r3, #24]
 8004876:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	6a1b      	ldr	r3, [r3, #32]
 800487c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800487e:	697b      	ldr	r3, [r7, #20]
 8004880:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004884:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	031b      	lsls	r3, r3, #12
 800488a:	697a      	ldr	r2, [r7, #20]
 800488c:	4313      	orrs	r3, r2
 800488e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004890:	693b      	ldr	r3, [r7, #16]
 8004892:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004896:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004898:	68bb      	ldr	r3, [r7, #8]
 800489a:	011b      	lsls	r3, r3, #4
 800489c:	693a      	ldr	r2, [r7, #16]
 800489e:	4313      	orrs	r3, r2
 80048a0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	697a      	ldr	r2, [r7, #20]
 80048a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	693a      	ldr	r2, [r7, #16]
 80048ac:	621a      	str	r2, [r3, #32]
}
 80048ae:	bf00      	nop
 80048b0:	371c      	adds	r7, #28
 80048b2:	46bd      	mov	sp, r7
 80048b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b8:	4770      	bx	lr

080048ba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80048ba:	b480      	push	{r7}
 80048bc:	b085      	sub	sp, #20
 80048be:	af00      	add	r7, sp, #0
 80048c0:	6078      	str	r0, [r7, #4]
 80048c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	689b      	ldr	r3, [r3, #8]
 80048c8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048d0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80048d2:	683a      	ldr	r2, [r7, #0]
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	4313      	orrs	r3, r2
 80048d8:	f043 0307 	orr.w	r3, r3, #7
 80048dc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	68fa      	ldr	r2, [r7, #12]
 80048e2:	609a      	str	r2, [r3, #8]
}
 80048e4:	bf00      	nop
 80048e6:	3714      	adds	r7, #20
 80048e8:	46bd      	mov	sp, r7
 80048ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ee:	4770      	bx	lr

080048f0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80048f0:	b480      	push	{r7}
 80048f2:	b087      	sub	sp, #28
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	60f8      	str	r0, [r7, #12]
 80048f8:	60b9      	str	r1, [r7, #8]
 80048fa:	607a      	str	r2, [r7, #4]
 80048fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	689b      	ldr	r3, [r3, #8]
 8004902:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004904:	697b      	ldr	r3, [r7, #20]
 8004906:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800490a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	021a      	lsls	r2, r3, #8
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	431a      	orrs	r2, r3
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	4313      	orrs	r3, r2
 8004918:	697a      	ldr	r2, [r7, #20]
 800491a:	4313      	orrs	r3, r2
 800491c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	697a      	ldr	r2, [r7, #20]
 8004922:	609a      	str	r2, [r3, #8]
}
 8004924:	bf00      	nop
 8004926:	371c      	adds	r7, #28
 8004928:	46bd      	mov	sp, r7
 800492a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492e:	4770      	bx	lr

08004930 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004930:	b480      	push	{r7}
 8004932:	b085      	sub	sp, #20
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
 8004938:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004940:	2b01      	cmp	r3, #1
 8004942:	d101      	bne.n	8004948 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004944:	2302      	movs	r3, #2
 8004946:	e05a      	b.n	80049fe <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2201      	movs	r2, #1
 800494c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2202      	movs	r2, #2
 8004954:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	689b      	ldr	r3, [r3, #8]
 8004966:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800496e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	68fa      	ldr	r2, [r7, #12]
 8004976:	4313      	orrs	r3, r2
 8004978:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	68fa      	ldr	r2, [r7, #12]
 8004980:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	4a21      	ldr	r2, [pc, #132]	; (8004a0c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d022      	beq.n	80049d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004994:	d01d      	beq.n	80049d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	4a1d      	ldr	r2, [pc, #116]	; (8004a10 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d018      	beq.n	80049d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4a1b      	ldr	r2, [pc, #108]	; (8004a14 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d013      	beq.n	80049d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	4a1a      	ldr	r2, [pc, #104]	; (8004a18 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d00e      	beq.n	80049d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4a18      	ldr	r2, [pc, #96]	; (8004a1c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d009      	beq.n	80049d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	4a17      	ldr	r2, [pc, #92]	; (8004a20 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80049c4:	4293      	cmp	r3, r2
 80049c6:	d004      	beq.n	80049d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a15      	ldr	r2, [pc, #84]	; (8004a24 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d10c      	bne.n	80049ec <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80049d8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	68ba      	ldr	r2, [r7, #8]
 80049e0:	4313      	orrs	r3, r2
 80049e2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	68ba      	ldr	r2, [r7, #8]
 80049ea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2201      	movs	r2, #1
 80049f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2200      	movs	r2, #0
 80049f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80049fc:	2300      	movs	r3, #0
}
 80049fe:	4618      	mov	r0, r3
 8004a00:	3714      	adds	r7, #20
 8004a02:	46bd      	mov	sp, r7
 8004a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a08:	4770      	bx	lr
 8004a0a:	bf00      	nop
 8004a0c:	40010000 	.word	0x40010000
 8004a10:	40000400 	.word	0x40000400
 8004a14:	40000800 	.word	0x40000800
 8004a18:	40000c00 	.word	0x40000c00
 8004a1c:	40010400 	.word	0x40010400
 8004a20:	40014000 	.word	0x40014000
 8004a24:	40001800 	.word	0x40001800

08004a28 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b083      	sub	sp, #12
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004a30:	bf00      	nop
 8004a32:	370c      	adds	r7, #12
 8004a34:	46bd      	mov	sp, r7
 8004a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3a:	4770      	bx	lr

08004a3c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	b083      	sub	sp, #12
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004a44:	bf00      	nop
 8004a46:	370c      	adds	r7, #12
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4e:	4770      	bx	lr

08004a50 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8004a50:	b480      	push	{r7}
 8004a52:	b085      	sub	sp, #20
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
 8004a58:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	681a      	ldr	r2, [r3, #0]
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a68:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8004a6a:	68fa      	ldr	r2, [r7, #12]
 8004a6c:	4b20      	ldr	r3, [pc, #128]	; (8004af0 <FSMC_NORSRAM_Init+0xa0>)
 8004a6e:	4013      	ands	r3, r2
 8004a70:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8004a7a:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8004a80:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8004a86:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8004a8c:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 8004a92:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8004a98:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8004a9e:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 8004aa4:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 8004aaa:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8004ab0:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 8004ab6:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 8004abc:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8004abe:	68fa      	ldr	r2, [r7, #12]
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	689b      	ldr	r3, [r3, #8]
 8004ac8:	2b08      	cmp	r3, #8
 8004aca:	d103      	bne.n	8004ad4 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ad2:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	681a      	ldr	r2, [r3, #0]
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	68f9      	ldr	r1, [r7, #12]
 8004adc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8004ae0:	2300      	movs	r3, #0
}
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	3714      	adds	r7, #20
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aec:	4770      	bx	lr
 8004aee:	bf00      	nop
 8004af0:	fff00080 	.word	0xfff00080

08004af4 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8004af4:	b480      	push	{r7}
 8004af6:	b087      	sub	sp, #28
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	60f8      	str	r0, [r7, #12]
 8004afc:	60b9      	str	r1, [r7, #8]
 8004afe:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8004b00:	2300      	movs	r3, #0
 8004b02:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	1c5a      	adds	r2, r3, #1
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b0e:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8004b10:	697b      	ldr	r3, [r7, #20]
 8004b12:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8004b16:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8004b1c:	68bb      	ldr	r3, [r7, #8]
 8004b1e:	685b      	ldr	r3, [r3, #4]
 8004b20:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8004b22:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8004b24:	68bb      	ldr	r3, [r7, #8]
 8004b26:	689b      	ldr	r3, [r3, #8]
 8004b28:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 8004b2a:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	68db      	ldr	r3, [r3, #12]
 8004b30:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 8004b32:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	691b      	ldr	r3, [r3, #16]
 8004b38:	3b01      	subs	r3, #1
 8004b3a:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8004b3c:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 8004b3e:	68bb      	ldr	r3, [r7, #8]
 8004b40:	695b      	ldr	r3, [r3, #20]
 8004b42:	3b02      	subs	r3, #2
 8004b44:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8004b46:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	697a      	ldr	r2, [r7, #20]
 8004b50:	4313      	orrs	r3, r2
 8004b52:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	1c5a      	adds	r2, r3, #1
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	6979      	ldr	r1, [r7, #20]
 8004b5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8004b60:	2300      	movs	r3, #0
}
 8004b62:	4618      	mov	r0, r3
 8004b64:	371c      	adds	r7, #28
 8004b66:	46bd      	mov	sp, r7
 8004b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6c:	4770      	bx	lr
	...

08004b70 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8004b70:	b480      	push	{r7}
 8004b72:	b087      	sub	sp, #28
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	60f8      	str	r0, [r7, #12]
 8004b78:	60b9      	str	r1, [r7, #8]
 8004b7a:	607a      	str	r2, [r7, #4]
 8004b7c:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 8004b7e:	2300      	movs	r3, #0
 8004b80:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004b88:	d122      	bne.n	8004bd0 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	687a      	ldr	r2, [r7, #4]
 8004b8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b92:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8004b94:	697a      	ldr	r2, [r7, #20]
 8004b96:	4b15      	ldr	r3, [pc, #84]	; (8004bec <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8004b98:	4013      	ands	r3, r2
 8004b9a:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8004ba0:	68bb      	ldr	r3, [r7, #8]
 8004ba2:	685b      	ldr	r3, [r3, #4]
 8004ba4:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8004ba6:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8004ba8:	68bb      	ldr	r3, [r7, #8]
 8004baa:	689b      	ldr	r3, [r3, #8]
 8004bac:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 8004bae:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8004bb0:	68bb      	ldr	r3, [r7, #8]
 8004bb2:	68db      	ldr	r3, [r3, #12]
 8004bb4:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 8004bb6:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8004bb8:	68bb      	ldr	r3, [r7, #8]
 8004bba:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8004bbc:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8004bbe:	697a      	ldr	r2, [r7, #20]
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	687a      	ldr	r2, [r7, #4]
 8004bc8:	6979      	ldr	r1, [r7, #20]
 8004bca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8004bce:	e005      	b.n	8004bdc <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	687a      	ldr	r2, [r7, #4]
 8004bd4:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8004bd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8004bdc:	2300      	movs	r3, #0
}
 8004bde:	4618      	mov	r0, r3
 8004be0:	371c      	adds	r7, #28
 8004be2:	46bd      	mov	sp, r7
 8004be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be8:	4770      	bx	lr
 8004bea:	bf00      	nop
 8004bec:	cff00000 	.word	0xcff00000

08004bf0 <__libc_init_array>:
 8004bf0:	b570      	push	{r4, r5, r6, lr}
 8004bf2:	4d0d      	ldr	r5, [pc, #52]	; (8004c28 <__libc_init_array+0x38>)
 8004bf4:	4c0d      	ldr	r4, [pc, #52]	; (8004c2c <__libc_init_array+0x3c>)
 8004bf6:	1b64      	subs	r4, r4, r5
 8004bf8:	10a4      	asrs	r4, r4, #2
 8004bfa:	2600      	movs	r6, #0
 8004bfc:	42a6      	cmp	r6, r4
 8004bfe:	d109      	bne.n	8004c14 <__libc_init_array+0x24>
 8004c00:	4d0b      	ldr	r5, [pc, #44]	; (8004c30 <__libc_init_array+0x40>)
 8004c02:	4c0c      	ldr	r4, [pc, #48]	; (8004c34 <__libc_init_array+0x44>)
 8004c04:	f000 f820 	bl	8004c48 <_init>
 8004c08:	1b64      	subs	r4, r4, r5
 8004c0a:	10a4      	asrs	r4, r4, #2
 8004c0c:	2600      	movs	r6, #0
 8004c0e:	42a6      	cmp	r6, r4
 8004c10:	d105      	bne.n	8004c1e <__libc_init_array+0x2e>
 8004c12:	bd70      	pop	{r4, r5, r6, pc}
 8004c14:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c18:	4798      	blx	r3
 8004c1a:	3601      	adds	r6, #1
 8004c1c:	e7ee      	b.n	8004bfc <__libc_init_array+0xc>
 8004c1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c22:	4798      	blx	r3
 8004c24:	3601      	adds	r6, #1
 8004c26:	e7f2      	b.n	8004c0e <__libc_init_array+0x1e>
 8004c28:	0800bbc0 	.word	0x0800bbc0
 8004c2c:	0800bbc0 	.word	0x0800bbc0
 8004c30:	0800bbc0 	.word	0x0800bbc0
 8004c34:	0800bbc4 	.word	0x0800bbc4

08004c38 <memset>:
 8004c38:	4402      	add	r2, r0
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d100      	bne.n	8004c42 <memset+0xa>
 8004c40:	4770      	bx	lr
 8004c42:	f803 1b01 	strb.w	r1, [r3], #1
 8004c46:	e7f9      	b.n	8004c3c <memset+0x4>

08004c48 <_init>:
 8004c48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c4a:	bf00      	nop
 8004c4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c4e:	bc08      	pop	{r3}
 8004c50:	469e      	mov	lr, r3
 8004c52:	4770      	bx	lr

08004c54 <_fini>:
 8004c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c56:	bf00      	nop
 8004c58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c5a:	bc08      	pop	{r3}
 8004c5c:	469e      	mov	lr, r3
 8004c5e:	4770      	bx	lr
