{
  "module_name": "lpfc_hw4.h",
  "hash_id": "55a995b1d0e20b6a3dce7ba7d126e0ebe84982441c22b1377d1aa54e79e291aa",
  "original_prompt": "Ingested from linux-6.6.14/drivers/scsi/lpfc/lpfc_hw4.h",
  "human_readable_source": " \n\n#include <uapi/scsi/fc/fc_fs.h>\n#include <uapi/scsi/fc/fc_els.h>\n\n \n#define bf_get_be32(name, ptr) \\\n\t((be32_to_cpu((ptr)->name##_WORD) >> name##_SHIFT) & name##_MASK)\n#define bf_get_le32(name, ptr) \\\n\t((le32_to_cpu((ptr)->name##_WORD) >> name##_SHIFT) & name##_MASK)\n#define bf_get(name, ptr) \\\n\t(((ptr)->name##_WORD >> name##_SHIFT) & name##_MASK)\n#define bf_set_le32(name, ptr, value) \\\n\t((ptr)->name##_WORD = cpu_to_le32(((((value) & \\\n\tname##_MASK) << name##_SHIFT) | (le32_to_cpu((ptr)->name##_WORD) & \\\n\t~(name##_MASK << name##_SHIFT)))))\n#define bf_set(name, ptr, value) \\\n\t((ptr)->name##_WORD = ((((value) & name##_MASK) << name##_SHIFT) | \\\n\t\t ((ptr)->name##_WORD & ~(name##_MASK << name##_SHIFT))))\n\n#define get_wqe_reqtag(x)\t(((x)->wqe.words[9] >>  0) & 0xFFFF)\n#define get_wqe_tmo(x)\t\t(((x)->wqe.words[7] >> 24) & 0x00FF)\n\n#define get_job_ulpword(x, y)\t((x)->iocb.un.ulpWord[y])\n\n#define set_job_ulpstatus(x, y)\tbf_set(lpfc_wcqe_c_status, &(x)->wcqe_cmpl, y)\n#define set_job_ulpword4(x, y)\t((&(x)->wcqe_cmpl)->parameter = y)\n\nstruct dma_address {\n\tuint32_t addr_lo;\n\tuint32_t addr_hi;\n};\n\nstruct lpfc_sli_intf {\n\tuint32_t word0;\n#define lpfc_sli_intf_valid_SHIFT\t\t29\n#define lpfc_sli_intf_valid_MASK\t\t0x00000007\n#define lpfc_sli_intf_valid_WORD\t\tword0\n#define LPFC_SLI_INTF_VALID\t\t6\n#define lpfc_sli_intf_sli_hint2_SHIFT\t\t24\n#define lpfc_sli_intf_sli_hint2_MASK\t\t0x0000001F\n#define lpfc_sli_intf_sli_hint2_WORD\t\tword0\n#define LPFC_SLI_INTF_SLI_HINT2_NONE\t0\n#define lpfc_sli_intf_sli_hint1_SHIFT\t\t16\n#define lpfc_sli_intf_sli_hint1_MASK\t\t0x000000FF\n#define lpfc_sli_intf_sli_hint1_WORD\t\tword0\n#define LPFC_SLI_INTF_SLI_HINT1_NONE\t0\n#define LPFC_SLI_INTF_SLI_HINT1_1\t1\n#define LPFC_SLI_INTF_SLI_HINT1_2\t2\n#define lpfc_sli_intf_if_type_SHIFT\t\t12\n#define lpfc_sli_intf_if_type_MASK\t\t0x0000000F\n#define lpfc_sli_intf_if_type_WORD\t\tword0\n#define LPFC_SLI_INTF_IF_TYPE_0\t\t0\n#define LPFC_SLI_INTF_IF_TYPE_1\t\t1\n#define LPFC_SLI_INTF_IF_TYPE_2\t\t2\n#define LPFC_SLI_INTF_IF_TYPE_6\t\t6\n#define lpfc_sli_intf_sli_family_SHIFT\t\t8\n#define lpfc_sli_intf_sli_family_MASK\t\t0x0000000F\n#define lpfc_sli_intf_sli_family_WORD\t\tword0\n#define LPFC_SLI_INTF_FAMILY_BE2\t0x0\n#define LPFC_SLI_INTF_FAMILY_BE3\t0x1\n#define LPFC_SLI_INTF_FAMILY_LNCR_A0\t0xa\n#define LPFC_SLI_INTF_FAMILY_LNCR_B0\t0xb\n#define LPFC_SLI_INTF_FAMILY_G6\t\t0xc\n#define LPFC_SLI_INTF_FAMILY_G7\t\t0xd\n#define LPFC_SLI_INTF_FAMILY_G7P\t0xe\n#define lpfc_sli_intf_slirev_SHIFT\t\t4\n#define lpfc_sli_intf_slirev_MASK\t\t0x0000000F\n#define lpfc_sli_intf_slirev_WORD\t\tword0\n#define LPFC_SLI_INTF_REV_SLI3\t\t3\n#define LPFC_SLI_INTF_REV_SLI4\t\t4\n#define lpfc_sli_intf_func_type_SHIFT\t\t0\n#define lpfc_sli_intf_func_type_MASK\t\t0x00000001\n#define lpfc_sli_intf_func_type_WORD\t\tword0\n#define LPFC_SLI_INTF_IF_TYPE_PHYS\t0\n#define LPFC_SLI_INTF_IF_TYPE_VIRT\t1\n};\n\n#define LPFC_SLI4_MBX_EMBED\ttrue\n#define LPFC_SLI4_MBX_NEMBED\tfalse\n\n#define LPFC_SLI4_MB_WORD_COUNT\t\t64\n#define LPFC_MAX_MQ_PAGE\t\t8\n#define LPFC_MAX_WQ_PAGE_V0\t\t4\n#define LPFC_MAX_WQ_PAGE\t\t8\n#define LPFC_MAX_RQ_PAGE\t\t8\n#define LPFC_MAX_CQ_PAGE\t\t4\n#define LPFC_MAX_EQ_PAGE\t\t8\n\n#define LPFC_VIR_FUNC_MAX       32  \n#define LPFC_PCI_FUNC_MAX        5  \n#define LPFC_VFR_PAGE_SIZE\t0x1000  \n\n \n#define LPFC_ALIGN_16_BYTE\t16\n#define LPFC_ALIGN_64_BYTE\t64\n#define SLI4_PAGE_SIZE\t\t4096\n\n \n#define LPFC_MQ_CQE_BYTE_OFFSET\t256\n#define LPFC_MBX_CMD_HDR_LENGTH 16\n#define LPFC_MBX_ERROR_RANGE\t0x4000\n#define LPFC_BMBX_BIT1_ADDR_HI\t0x2\n#define LPFC_BMBX_BIT1_ADDR_LO\t0\n#define LPFC_RPI_HDR_COUNT\t64\n#define LPFC_HDR_TEMPLATE_SIZE\t4096\n#define LPFC_RPI_ALLOC_ERROR \t0xFFFF\n#define LPFC_FCF_RECORD_WD_CNT\t132\n#define LPFC_ENTIRE_FCF_DATABASE 0\n#define LPFC_DFLT_FCF_INDEX\t 0\n\n \n#define LPFC_VF0\t\t0\n#define LPFC_VF1\t\t1\n#define LPFC_VF2\t\t2\n#define LPFC_VF3\t\t3\n#define LPFC_VF4\t\t4\n#define LPFC_VF5\t\t5\n#define LPFC_VF6\t\t6\n#define LPFC_VF7\t\t7\n#define LPFC_VF8\t\t8\n#define LPFC_VF9\t\t9\n#define LPFC_VF10\t\t10\n#define LPFC_VF11\t\t11\n#define LPFC_VF12\t\t12\n#define LPFC_VF13\t\t13\n#define LPFC_VF14\t\t14\n#define LPFC_VF15\t\t15\n#define LPFC_VF16\t\t16\n#define LPFC_VF17\t\t17\n#define LPFC_VF18\t\t18\n#define LPFC_VF19\t\t19\n#define LPFC_VF20\t\t20\n#define LPFC_VF21\t\t21\n#define LPFC_VF22\t\t22\n#define LPFC_VF23\t\t23\n#define LPFC_VF24\t\t24\n#define LPFC_VF25\t\t25\n#define LPFC_VF26\t\t26\n#define LPFC_VF27\t\t27\n#define LPFC_VF28\t\t28\n#define LPFC_VF29\t\t29\n#define LPFC_VF30\t\t30\n#define LPFC_VF31\t\t31\n\n \n#define LPFC_PCI_FUNC0\t\t0\n#define LPFC_PCI_FUNC1\t\t1\n#define LPFC_PCI_FUNC2\t\t2\n#define LPFC_PCI_FUNC3\t\t3\n#define LPFC_PCI_FUNC4\t\t4\n\n \n#define LPFC_CTL_PDEV_CTL_OFFSET\t0x414\n#define LPFC_CTL_PDEV_CTL_DRST\t\t0x00000001\n#define LPFC_CTL_PDEV_CTL_FRST\t\t0x00000002\n#define LPFC_CTL_PDEV_CTL_DD\t\t0x00000004\n#define LPFC_CTL_PDEV_CTL_LC\t\t0x00000008\n#define LPFC_CTL_PDEV_CTL_FRL_ALL\t0x00\n#define LPFC_CTL_PDEV_CTL_FRL_FC_FCOE\t0x10\n#define LPFC_CTL_PDEV_CTL_FRL_NIC\t0x20\n#define LPFC_CTL_PDEV_CTL_DDL_RAS\t0x1000000\n\n#define LPFC_FW_DUMP_REQUEST    (LPFC_CTL_PDEV_CTL_DD | LPFC_CTL_PDEV_CTL_FRST)\n\n \n#define LPFC_ACT_INTR_CNT\t4\n\n \n#define\tLPFC_FCP_SCHED_BY_HDWQ\t\t0\n#define\tLPFC_FCP_SCHED_BY_CPU\t\t1\n\n \n#define LPFC_NS_QUERY_GID_FT\t0\n#define LPFC_NS_QUERY_GID_PT\t1\n\n \n#define LPFC_DMULT_CONST       651042\n#define LPFC_DMULT_MAX         1023\n\n \n#define LPFC_MIN_IMAX          5000\n#define LPFC_MAX_IMAX          5000000\n#define LPFC_DEF_IMAX          0\n\n#define LPFC_MAX_AUTO_EQ_DELAY 120\n#define LPFC_EQ_DELAY_STEP     15\n#define LPFC_EQD_ISR_TRIGGER   20000\n \n#define LPFC_EQ_DELAY_MSECS    1000\n\n#define LPFC_MIN_CPU_MAP       0\n#define LPFC_MAX_CPU_MAP       1\n#define LPFC_HBA_CPU_MAP       1\n\n \n#define LPFC_MAX_SUPPORTED_PAGES\t8\n\nenum ulp_bde64_word3 {\n\tULP_BDE64_SIZE_MASK\t\t= 0xffffff,\n\n\tULP_BDE64_TYPE_SHIFT\t\t= 24,\n\tULP_BDE64_TYPE_MASK\t\t= (0xff << ULP_BDE64_TYPE_SHIFT),\n\n\t \n\tULP_BDE64_TYPE_BDE_64\t\t= (0x00 << ULP_BDE64_TYPE_SHIFT),\n\t \n\tULP_BDE64_TYPE_BDE_IMMED\t= (0x01 << ULP_BDE64_TYPE_SHIFT),\n\t \n\tULP_BDE64_TYPE_BDE_64P\t\t= (0x02 << ULP_BDE64_TYPE_SHIFT),\n\t \n\tULP_BDE64_TYPE_BDE_64I\t\t= (0x08 << ULP_BDE64_TYPE_SHIFT),\n\t \n\tULP_BDE64_TYPE_BDE_64IP\t\t= (0x0A << ULP_BDE64_TYPE_SHIFT),\n\t \n\tULP_BDE64_TYPE_BLP_64\t\t= (0x40 << ULP_BDE64_TYPE_SHIFT),\n\t \n\tULP_BDE64_TYPE_BLP_64P\t\t= (0x42 << ULP_BDE64_TYPE_SHIFT),\n};\n\nstruct ulp_bde64_le {\n\t__le32 type_size;  \n\t__le32 addr_low;\n\t__le32 addr_high;\n};\n\nstruct ulp_bde64 {\n\tunion ULP_BDE_TUS {\n\t\tuint32_t w;\n\t\tstruct {\n#ifdef __BIG_ENDIAN_BITFIELD\n\t\t\tuint32_t bdeFlags:8;\t \n\t\t\tuint32_t bdeSize:24;\t \n#else\t \n\t\t\tuint32_t bdeSize:24;\t \n\t\t\tuint32_t bdeFlags:8;\t \n#endif\n#define BUFF_TYPE_BDE_64    0x00\t \n#define BUFF_TYPE_BDE_IMMED 0x01\t \n#define BUFF_TYPE_BDE_64P   0x02\t \n#define BUFF_TYPE_BDE_64I   0x08\t \n#define BUFF_TYPE_BDE_64IP  0x0A\t \n#define BUFF_TYPE_BLP_64    0x40\t \n#define BUFF_TYPE_BLP_64P   0x42\t \n\t\t} f;\n\t} tus;\n\tuint32_t addrLow;\n\tuint32_t addrHigh;\n};\n\n \n#define LPFC_MAX_BDE_IMM_SIZE\t64\n\nstruct lpfc_sli4_flags {\n\tuint32_t word0;\n#define lpfc_idx_rsrc_rdy_SHIFT\t\t0\n#define lpfc_idx_rsrc_rdy_MASK\t\t0x00000001\n#define lpfc_idx_rsrc_rdy_WORD\t\tword0\n#define LPFC_IDX_RSRC_RDY\t\t1\n#define lpfc_rpi_rsrc_rdy_SHIFT\t\t1\n#define lpfc_rpi_rsrc_rdy_MASK\t\t0x00000001\n#define lpfc_rpi_rsrc_rdy_WORD\t\tword0\n#define LPFC_RPI_RSRC_RDY\t\t1\n#define lpfc_vpi_rsrc_rdy_SHIFT\t\t2\n#define lpfc_vpi_rsrc_rdy_MASK\t\t0x00000001\n#define lpfc_vpi_rsrc_rdy_WORD\t\tword0\n#define LPFC_VPI_RSRC_RDY\t\t1\n#define lpfc_vfi_rsrc_rdy_SHIFT\t\t3\n#define lpfc_vfi_rsrc_rdy_MASK\t\t0x00000001\n#define lpfc_vfi_rsrc_rdy_WORD\t\tword0\n#define LPFC_VFI_RSRC_RDY\t\t1\n#define lpfc_ftr_ashdr_SHIFT            4\n#define lpfc_ftr_ashdr_MASK             0x00000001\n#define lpfc_ftr_ashdr_WORD             word0\n};\n\nstruct sli4_bls_rsp {\n\tuint32_t word0_rsvd;       \n\tuint32_t word1;\n#define lpfc_abts_orig_SHIFT      0\n#define lpfc_abts_orig_MASK       0x00000001\n#define lpfc_abts_orig_WORD       word1\n#define LPFC_ABTS_UNSOL_RSP       1\n#define LPFC_ABTS_UNSOL_INT       0\n\tuint32_t word2;\n#define lpfc_abts_rxid_SHIFT      0\n#define lpfc_abts_rxid_MASK       0x0000FFFF\n#define lpfc_abts_rxid_WORD       word2\n#define lpfc_abts_oxid_SHIFT      16\n#define lpfc_abts_oxid_MASK       0x0000FFFF\n#define lpfc_abts_oxid_WORD       word2\n\tuint32_t word3;\n#define lpfc_vndr_code_SHIFT\t0\n#define lpfc_vndr_code_MASK\t0x000000FF\n#define lpfc_vndr_code_WORD\tword3\n#define lpfc_rsn_expln_SHIFT\t8\n#define lpfc_rsn_expln_MASK\t0x000000FF\n#define lpfc_rsn_expln_WORD\tword3\n#define lpfc_rsn_code_SHIFT\t16\n#define lpfc_rsn_code_MASK\t0x000000FF\n#define lpfc_rsn_code_WORD\tword3\n\n\tuint32_t word4;\n\tuint32_t word5_rsvd;\t \n};\n\n \nstruct lpfc_eqe {\n\tuint32_t word0;\n#define lpfc_eqe_resource_id_SHIFT\t16\n#define lpfc_eqe_resource_id_MASK\t0x0000FFFF\n#define lpfc_eqe_resource_id_WORD\tword0\n#define lpfc_eqe_minor_code_SHIFT\t4\n#define lpfc_eqe_minor_code_MASK\t0x00000FFF\n#define lpfc_eqe_minor_code_WORD\tword0\n#define lpfc_eqe_major_code_SHIFT\t1\n#define lpfc_eqe_major_code_MASK\t0x00000007\n#define lpfc_eqe_major_code_WORD\tword0\n#define lpfc_eqe_valid_SHIFT\t\t0\n#define lpfc_eqe_valid_MASK\t\t0x00000001\n#define lpfc_eqe_valid_WORD\t\tword0\n};\n\n \nstruct lpfc_cqe {\n\tuint32_t reserved0;\n\tuint32_t reserved1;\n\tuint32_t reserved2;\n\tuint32_t word3;\n#define lpfc_cqe_valid_SHIFT\t\t31\n#define lpfc_cqe_valid_MASK\t\t0x00000001\n#define lpfc_cqe_valid_WORD\t\tword3\n#define lpfc_cqe_code_SHIFT\t\t16\n#define lpfc_cqe_code_MASK\t\t0x000000FF\n#define lpfc_cqe_code_WORD\t\tword3\n};\n\n \n#define CQE_STATUS_SUCCESS\t\t0x0\n#define CQE_STATUS_FCP_RSP_FAILURE\t0x1\n#define CQE_STATUS_REMOTE_STOP\t\t0x2\n#define CQE_STATUS_LOCAL_REJECT\t\t0x3\n#define CQE_STATUS_NPORT_RJT\t\t0x4\n#define CQE_STATUS_FABRIC_RJT\t\t0x5\n#define CQE_STATUS_NPORT_BSY\t\t0x6\n#define CQE_STATUS_FABRIC_BSY\t\t0x7\n#define CQE_STATUS_INTERMED_RSP\t\t0x8\n#define CQE_STATUS_LS_RJT\t\t0x9\n#define CQE_STATUS_CMD_REJECT\t\t0xb\n#define CQE_STATUS_FCP_TGT_LENCHECK\t0xc\n#define CQE_STATUS_NEED_BUFF_ENTRY\t0xf\n#define CQE_STATUS_DI_ERROR\t\t0x16\n\n \n#define CQE_HW_STATUS_NO_ERR\t\t0x0\n#define CQE_HW_STATUS_UNDERRUN\t\t0x1\n#define CQE_HW_STATUS_OVERRUN\t\t0x2\n\n \n#define CQE_CODE_COMPL_WQE\t\t0x1\n#define CQE_CODE_RELEASE_WQE\t\t0x2\n#define CQE_CODE_RECEIVE\t\t0x4\n#define CQE_CODE_XRI_ABORTED\t\t0x5\n#define CQE_CODE_RECEIVE_V1\t\t0x9\n#define CQE_CODE_NVME_ERSP\t\t0xd\n\n \n#define WCQE_PARAM_MASK\t\t0x1FF\n\n \nstruct lpfc_wcqe_complete {\n\tuint32_t word0;\n#define lpfc_wcqe_c_request_tag_SHIFT\t16\n#define lpfc_wcqe_c_request_tag_MASK\t0x0000FFFF\n#define lpfc_wcqe_c_request_tag_WORD\tword0\n#define lpfc_wcqe_c_status_SHIFT\t8\n#define lpfc_wcqe_c_status_MASK\t\t0x000000FF\n#define lpfc_wcqe_c_status_WORD\t\tword0\n#define lpfc_wcqe_c_hw_status_SHIFT\t0\n#define lpfc_wcqe_c_hw_status_MASK\t0x000000FF\n#define lpfc_wcqe_c_hw_status_WORD\tword0\n#define lpfc_wcqe_c_ersp0_SHIFT\t\t0\n#define lpfc_wcqe_c_ersp0_MASK\t\t0x0000FFFF\n#define lpfc_wcqe_c_ersp0_WORD\t\tword0\n\tuint32_t total_data_placed;\n#define lpfc_wcqe_c_cmf_cg_SHIFT\t31\n#define lpfc_wcqe_c_cmf_cg_MASK\t\t0x00000001\n#define lpfc_wcqe_c_cmf_cg_WORD\t\ttotal_data_placed\n#define lpfc_wcqe_c_cmf_bw_SHIFT\t0\n#define lpfc_wcqe_c_cmf_bw_MASK\t\t0x0FFFFFFF\n#define lpfc_wcqe_c_cmf_bw_WORD\t\ttotal_data_placed\n\tuint32_t parameter;\n#define lpfc_wcqe_c_bg_edir_SHIFT\t5\n#define lpfc_wcqe_c_bg_edir_MASK\t0x00000001\n#define lpfc_wcqe_c_bg_edir_WORD\tparameter\n#define lpfc_wcqe_c_bg_tdpv_SHIFT\t3\n#define lpfc_wcqe_c_bg_tdpv_MASK\t0x00000001\n#define lpfc_wcqe_c_bg_tdpv_WORD\tparameter\n#define lpfc_wcqe_c_bg_re_SHIFT\t\t2\n#define lpfc_wcqe_c_bg_re_MASK\t\t0x00000001\n#define lpfc_wcqe_c_bg_re_WORD\t\tparameter\n#define lpfc_wcqe_c_bg_ae_SHIFT\t\t1\n#define lpfc_wcqe_c_bg_ae_MASK\t\t0x00000001\n#define lpfc_wcqe_c_bg_ae_WORD\t\tparameter\n#define lpfc_wcqe_c_bg_ge_SHIFT\t\t0\n#define lpfc_wcqe_c_bg_ge_MASK\t\t0x00000001\n#define lpfc_wcqe_c_bg_ge_WORD\t\tparameter\n\tuint32_t word3;\n#define lpfc_wcqe_c_valid_SHIFT\t\tlpfc_cqe_valid_SHIFT\n#define lpfc_wcqe_c_valid_MASK\t\tlpfc_cqe_valid_MASK\n#define lpfc_wcqe_c_valid_WORD\t\tlpfc_cqe_valid_WORD\n#define lpfc_wcqe_c_xb_SHIFT\t\t28\n#define lpfc_wcqe_c_xb_MASK\t\t0x00000001\n#define lpfc_wcqe_c_xb_WORD\t\tword3\n#define lpfc_wcqe_c_pv_SHIFT\t\t27\n#define lpfc_wcqe_c_pv_MASK\t\t0x00000001\n#define lpfc_wcqe_c_pv_WORD\t\tword3\n#define lpfc_wcqe_c_priority_SHIFT\t24\n#define lpfc_wcqe_c_priority_MASK\t0x00000007\n#define lpfc_wcqe_c_priority_WORD\tword3\n#define lpfc_wcqe_c_code_SHIFT\t\tlpfc_cqe_code_SHIFT\n#define lpfc_wcqe_c_code_MASK\t\tlpfc_cqe_code_MASK\n#define lpfc_wcqe_c_code_WORD\t\tlpfc_cqe_code_WORD\n#define lpfc_wcqe_c_sqhead_SHIFT\t0\n#define lpfc_wcqe_c_sqhead_MASK\t\t0x0000FFFF\n#define lpfc_wcqe_c_sqhead_WORD\t\tword3\n};\n\n \nstruct lpfc_wcqe_release {\n\tuint32_t reserved0;\n\tuint32_t reserved1;\n\tuint32_t word2;\n#define lpfc_wcqe_r_wq_id_SHIFT\t\t16\n#define lpfc_wcqe_r_wq_id_MASK\t\t0x0000FFFF\n#define lpfc_wcqe_r_wq_id_WORD\t\tword2\n#define lpfc_wcqe_r_wqe_index_SHIFT\t0\n#define lpfc_wcqe_r_wqe_index_MASK\t0x0000FFFF\n#define lpfc_wcqe_r_wqe_index_WORD\tword2\n\tuint32_t word3;\n#define lpfc_wcqe_r_valid_SHIFT\t\tlpfc_cqe_valid_SHIFT\n#define lpfc_wcqe_r_valid_MASK\t\tlpfc_cqe_valid_MASK\n#define lpfc_wcqe_r_valid_WORD\t\tlpfc_cqe_valid_WORD\n#define lpfc_wcqe_r_code_SHIFT\t\tlpfc_cqe_code_SHIFT\n#define lpfc_wcqe_r_code_MASK\t\tlpfc_cqe_code_MASK\n#define lpfc_wcqe_r_code_WORD\t\tlpfc_cqe_code_WORD\n};\n\nstruct sli4_wcqe_xri_aborted {\n\tuint32_t word0;\n#define lpfc_wcqe_xa_status_SHIFT\t\t8\n#define lpfc_wcqe_xa_status_MASK\t\t0x000000FF\n#define lpfc_wcqe_xa_status_WORD\t\tword0\n\tuint32_t parameter;\n\tuint32_t word2;\n#define lpfc_wcqe_xa_remote_xid_SHIFT\t16\n#define lpfc_wcqe_xa_remote_xid_MASK\t0x0000FFFF\n#define lpfc_wcqe_xa_remote_xid_WORD\tword2\n#define lpfc_wcqe_xa_xri_SHIFT\t\t0\n#define lpfc_wcqe_xa_xri_MASK\t\t0x0000FFFF\n#define lpfc_wcqe_xa_xri_WORD\t\tword2\n\tuint32_t word3;\n#define lpfc_wcqe_xa_valid_SHIFT\tlpfc_cqe_valid_SHIFT\n#define lpfc_wcqe_xa_valid_MASK\t\tlpfc_cqe_valid_MASK\n#define lpfc_wcqe_xa_valid_WORD\t\tlpfc_cqe_valid_WORD\n#define lpfc_wcqe_xa_ia_SHIFT\t\t30\n#define lpfc_wcqe_xa_ia_MASK\t\t0x00000001\n#define lpfc_wcqe_xa_ia_WORD\t\tword3\n#define CQE_XRI_ABORTED_IA_REMOTE\t0\n#define CQE_XRI_ABORTED_IA_LOCAL\t1\n#define lpfc_wcqe_xa_br_SHIFT\t\t29\n#define lpfc_wcqe_xa_br_MASK\t\t0x00000001\n#define lpfc_wcqe_xa_br_WORD\t\tword3\n#define CQE_XRI_ABORTED_BR_BA_ACC\t0\n#define CQE_XRI_ABORTED_BR_BA_RJT\t1\n#define lpfc_wcqe_xa_eo_SHIFT\t\t28\n#define lpfc_wcqe_xa_eo_MASK\t\t0x00000001\n#define lpfc_wcqe_xa_eo_WORD\t\tword3\n#define CQE_XRI_ABORTED_EO_REMOTE\t0\n#define CQE_XRI_ABORTED_EO_LOCAL\t1\n#define lpfc_wcqe_xa_code_SHIFT\t\tlpfc_cqe_code_SHIFT\n#define lpfc_wcqe_xa_code_MASK\t\tlpfc_cqe_code_MASK\n#define lpfc_wcqe_xa_code_WORD\t\tlpfc_cqe_code_WORD\n};\n\n \nstruct lpfc_rcqe {\n\tuint32_t word0;\n#define lpfc_rcqe_iv_SHIFT\t\t31\n#define lpfc_rcqe_iv_MASK\t\t0x00000001\n#define lpfc_rcqe_iv_WORD\t\tword0\n#define lpfc_rcqe_status_SHIFT\t\t8\n#define lpfc_rcqe_status_MASK\t\t0x000000FF\n#define lpfc_rcqe_status_WORD\t\tword0\n#define FC_STATUS_RQ_SUCCESS\t\t0x10  \n#define FC_STATUS_RQ_BUF_LEN_EXCEEDED \t0x11  \n#define FC_STATUS_INSUFF_BUF_NEED_BUF \t0x12  \n#define FC_STATUS_INSUFF_BUF_FRM_DISC \t0x13  \n#define FC_STATUS_RQ_DMA_FAILURE\t0x14  \n\tuint32_t word1;\n#define lpfc_rcqe_fcf_id_v1_SHIFT\t0\n#define lpfc_rcqe_fcf_id_v1_MASK\t0x0000003F\n#define lpfc_rcqe_fcf_id_v1_WORD\tword1\n\tuint32_t word2;\n#define lpfc_rcqe_length_SHIFT\t\t16\n#define lpfc_rcqe_length_MASK\t\t0x0000FFFF\n#define lpfc_rcqe_length_WORD\t\tword2\n#define lpfc_rcqe_rq_id_SHIFT\t\t6\n#define lpfc_rcqe_rq_id_MASK\t\t0x000003FF\n#define lpfc_rcqe_rq_id_WORD\t\tword2\n#define lpfc_rcqe_fcf_id_SHIFT\t\t0\n#define lpfc_rcqe_fcf_id_MASK\t\t0x0000003F\n#define lpfc_rcqe_fcf_id_WORD\t\tword2\n#define lpfc_rcqe_rq_id_v1_SHIFT\t0\n#define lpfc_rcqe_rq_id_v1_MASK\t\t0x0000FFFF\n#define lpfc_rcqe_rq_id_v1_WORD\t\tword2\n\tuint32_t word3;\n#define lpfc_rcqe_valid_SHIFT\t\tlpfc_cqe_valid_SHIFT\n#define lpfc_rcqe_valid_MASK\t\tlpfc_cqe_valid_MASK\n#define lpfc_rcqe_valid_WORD\t\tlpfc_cqe_valid_WORD\n#define lpfc_rcqe_port_SHIFT\t\t30\n#define lpfc_rcqe_port_MASK\t\t0x00000001\n#define lpfc_rcqe_port_WORD\t\tword3\n#define lpfc_rcqe_hdr_length_SHIFT\t24\n#define lpfc_rcqe_hdr_length_MASK\t0x0000001F\n#define lpfc_rcqe_hdr_length_WORD\tword3\n#define lpfc_rcqe_code_SHIFT\t\tlpfc_cqe_code_SHIFT\n#define lpfc_rcqe_code_MASK\t\tlpfc_cqe_code_MASK\n#define lpfc_rcqe_code_WORD\t\tlpfc_cqe_code_WORD\n#define lpfc_rcqe_eof_SHIFT\t\t8\n#define lpfc_rcqe_eof_MASK\t\t0x000000FF\n#define lpfc_rcqe_eof_WORD\t\tword3\n#define FCOE_EOFn\t0x41\n#define FCOE_EOFt\t0x42\n#define FCOE_EOFni\t0x49\n#define FCOE_EOFa\t0x50\n#define lpfc_rcqe_sof_SHIFT\t\t0\n#define lpfc_rcqe_sof_MASK\t\t0x000000FF\n#define lpfc_rcqe_sof_WORD\t\tword3\n#define FCOE_SOFi2\t0x2d\n#define FCOE_SOFi3\t0x2e\n#define FCOE_SOFn2\t0x35\n#define FCOE_SOFn3\t0x36\n};\n\nstruct lpfc_rqe {\n\tuint32_t address_hi;\n\tuint32_t address_lo;\n};\n\n \nstruct lpfc_bde4 {\n\tuint32_t addr_hi;\n\tuint32_t addr_lo;\n\tuint32_t word2;\n#define lpfc_bde4_last_SHIFT\t\t31\n#define lpfc_bde4_last_MASK\t\t0x00000001\n#define lpfc_bde4_last_WORD\t\tword2\n#define lpfc_bde4_sge_offset_SHIFT\t0\n#define lpfc_bde4_sge_offset_MASK\t0x000003FF\n#define lpfc_bde4_sge_offset_WORD\tword2\n\tuint32_t word3;\n#define lpfc_bde4_length_SHIFT\t\t0\n#define lpfc_bde4_length_MASK\t\t0x000000FF\n#define lpfc_bde4_length_WORD\t\tword3\n};\n\nstruct lpfc_register {\n\tuint32_t word0;\n};\n\n#define LPFC_PORT_SEM_UE_RECOVERABLE    0xE000\n#define LPFC_PORT_SEM_MASK\t\t0xF000\n \n#define LPFC_UERR_STATUS_HI\t\t0x00A4\n#define LPFC_UERR_STATUS_LO\t\t0x00A0\n#define LPFC_UE_MASK_HI\t\t\t0x00AC\n#define LPFC_UE_MASK_LO\t\t\t0x00A8\n\n \n#define LPFC_SLI_INTF\t\t\t0x0058\n#define LPFC_SLI_ASIC_VER\t\t0x009C\n\n#define LPFC_CTL_PORT_SEM_OFFSET\t0x400\n#define lpfc_port_smphr_perr_SHIFT\t31\n#define lpfc_port_smphr_perr_MASK\t0x1\n#define lpfc_port_smphr_perr_WORD\tword0\n#define lpfc_port_smphr_sfi_SHIFT\t30\n#define lpfc_port_smphr_sfi_MASK\t0x1\n#define lpfc_port_smphr_sfi_WORD\tword0\n#define lpfc_port_smphr_nip_SHIFT\t29\n#define lpfc_port_smphr_nip_MASK\t0x1\n#define lpfc_port_smphr_nip_WORD\tword0\n#define lpfc_port_smphr_ipc_SHIFT\t28\n#define lpfc_port_smphr_ipc_MASK\t0x1\n#define lpfc_port_smphr_ipc_WORD\tword0\n#define lpfc_port_smphr_scr1_SHIFT\t27\n#define lpfc_port_smphr_scr1_MASK\t0x1\n#define lpfc_port_smphr_scr1_WORD\tword0\n#define lpfc_port_smphr_scr2_SHIFT\t26\n#define lpfc_port_smphr_scr2_MASK\t0x1\n#define lpfc_port_smphr_scr2_WORD\tword0\n#define lpfc_port_smphr_host_scratch_SHIFT\t16\n#define lpfc_port_smphr_host_scratch_MASK\t0xFF\n#define lpfc_port_smphr_host_scratch_WORD\tword0\n#define lpfc_port_smphr_port_status_SHIFT\t0\n#define lpfc_port_smphr_port_status_MASK\t0xFFFF\n#define lpfc_port_smphr_port_status_WORD\tword0\n\n#define LPFC_POST_STAGE_POWER_ON_RESET\t\t\t0x0000\n#define LPFC_POST_STAGE_AWAITING_HOST_RDY\t\t0x0001\n#define LPFC_POST_STAGE_HOST_RDY\t\t\t0x0002\n#define LPFC_POST_STAGE_BE_RESET\t\t\t0x0003\n#define LPFC_POST_STAGE_SEEPROM_CS_START\t\t0x0100\n#define LPFC_POST_STAGE_SEEPROM_CS_DONE\t\t\t0x0101\n#define LPFC_POST_STAGE_DDR_CONFIG_START\t\t0x0200\n#define LPFC_POST_STAGE_DDR_CONFIG_DONE\t\t\t0x0201\n#define LPFC_POST_STAGE_DDR_CALIBRATE_START\t\t0x0300\n#define LPFC_POST_STAGE_DDR_CALIBRATE_DONE\t\t0x0301\n#define LPFC_POST_STAGE_DDR_TEST_START\t\t\t0x0400\n#define LPFC_POST_STAGE_DDR_TEST_DONE\t\t\t0x0401\n#define LPFC_POST_STAGE_REDBOOT_INIT_START\t\t0x0600\n#define LPFC_POST_STAGE_REDBOOT_INIT_DONE\t\t0x0601\n#define LPFC_POST_STAGE_FW_IMAGE_LOAD_START\t\t0x0700\n#define LPFC_POST_STAGE_FW_IMAGE_LOAD_DONE\t\t0x0701\n#define LPFC_POST_STAGE_ARMFW_START\t\t\t0x0800\n#define LPFC_POST_STAGE_DHCP_QUERY_START\t\t0x0900\n#define LPFC_POST_STAGE_DHCP_QUERY_DONE\t\t\t0x0901\n#define LPFC_POST_STAGE_BOOT_TARGET_DISCOVERY_START\t0x0A00\n#define LPFC_POST_STAGE_BOOT_TARGET_DISCOVERY_DONE\t0x0A01\n#define LPFC_POST_STAGE_RC_OPTION_SET\t\t\t0x0B00\n#define LPFC_POST_STAGE_SWITCH_LINK\t\t\t0x0B01\n#define LPFC_POST_STAGE_SEND_ICDS_MESSAGE\t\t0x0B02\n#define LPFC_POST_STAGE_PERFROM_TFTP\t\t\t0x0B03\n#define LPFC_POST_STAGE_PARSE_XML\t\t\t0x0B04\n#define LPFC_POST_STAGE_DOWNLOAD_IMAGE\t\t\t0x0B05\n#define LPFC_POST_STAGE_FLASH_IMAGE\t\t\t0x0B06\n#define LPFC_POST_STAGE_RC_DONE\t\t\t\t0x0B07\n#define LPFC_POST_STAGE_REBOOT_SYSTEM\t\t\t0x0B08\n#define LPFC_POST_STAGE_MAC_ADDRESS\t\t\t0x0C00\n#define LPFC_POST_STAGE_PORT_READY\t\t\t0xC000\n#define LPFC_POST_STAGE_PORT_UE \t\t\t0xF000\n\n#define LPFC_CTL_PORT_STA_OFFSET\t0x404\n#define lpfc_sliport_status_err_SHIFT\t31\n#define lpfc_sliport_status_err_MASK\t0x1\n#define lpfc_sliport_status_err_WORD\tword0\n#define lpfc_sliport_status_end_SHIFT\t30\n#define lpfc_sliport_status_end_MASK\t0x1\n#define lpfc_sliport_status_end_WORD\tword0\n#define lpfc_sliport_status_oti_SHIFT\t29\n#define lpfc_sliport_status_oti_MASK\t0x1\n#define lpfc_sliport_status_oti_WORD\tword0\n#define lpfc_sliport_status_dip_SHIFT\t25\n#define lpfc_sliport_status_dip_MASK\t0x1\n#define lpfc_sliport_status_dip_WORD\tword0\n#define lpfc_sliport_status_rn_SHIFT\t24\n#define lpfc_sliport_status_rn_MASK\t0x1\n#define lpfc_sliport_status_rn_WORD\tword0\n#define lpfc_sliport_status_rdy_SHIFT\t23\n#define lpfc_sliport_status_rdy_MASK\t0x1\n#define lpfc_sliport_status_rdy_WORD\tword0\n#define lpfc_sliport_status_pldv_SHIFT\t0\n#define lpfc_sliport_status_pldv_MASK\t0x1\n#define lpfc_sliport_status_pldv_WORD\tword0\n#define CFG_PLD\t\t\t\t0x3C\n#define MAX_IF_TYPE_2_RESETS\t\t6\n\n#define LPFC_CTL_PORT_CTL_OFFSET\t0x408\n#define lpfc_sliport_ctrl_end_SHIFT\t30\n#define lpfc_sliport_ctrl_end_MASK\t0x1\n#define lpfc_sliport_ctrl_end_WORD\tword0\n#define LPFC_SLIPORT_LITTLE_ENDIAN 0\n#define LPFC_SLIPORT_BIG_ENDIAN\t   1\n#define lpfc_sliport_ctrl_ip_SHIFT\t27\n#define lpfc_sliport_ctrl_ip_MASK\t0x1\n#define lpfc_sliport_ctrl_ip_WORD\tword0\n#define LPFC_SLIPORT_INIT_PORT\t1\n\n#define LPFC_CTL_PORT_ER1_OFFSET\t0x40C\n#define LPFC_CTL_PORT_ER2_OFFSET\t0x410\n\n#define LPFC_CTL_PORT_EQ_DELAY_OFFSET\t0x418\n#define lpfc_sliport_eqdelay_delay_SHIFT 16\n#define lpfc_sliport_eqdelay_delay_MASK\t0xffff\n#define lpfc_sliport_eqdelay_delay_WORD\tword0\n#define lpfc_sliport_eqdelay_id_SHIFT\t0\n#define lpfc_sliport_eqdelay_id_MASK\t0xfff\n#define lpfc_sliport_eqdelay_id_WORD\tword0\n#define LPFC_SEC_TO_USEC\t\t1000000\n#define LPFC_SEC_TO_MSEC\t\t1000\n#define LPFC_MSECS_TO_SECS(msecs) ((msecs) / 1000)\n\n \n#define LPFC_SLIPORT_IF0_SMPHR\t0x00AC\n\n#define LPFC_IMR_MASK_ALL\t0xFFFFFFFF\n#define LPFC_ISCR_CLEAR_ALL\t0xFFFFFFFF\n\n#define LPFC_HST_ISR0\t\t0x0C18\n#define LPFC_HST_ISR1\t\t0x0C1C\n#define LPFC_HST_ISR2\t\t0x0C20\n#define LPFC_HST_ISR3\t\t0x0C24\n#define LPFC_HST_ISR4\t\t0x0C28\n\n#define LPFC_HST_IMR0\t\t0x0C48\n#define LPFC_HST_IMR1\t\t0x0C4C\n#define LPFC_HST_IMR2\t\t0x0C50\n#define LPFC_HST_IMR3\t\t0x0C54\n#define LPFC_HST_IMR4\t\t0x0C58\n\n#define LPFC_HST_ISCR0\t\t0x0C78\n#define LPFC_HST_ISCR1\t\t0x0C7C\n#define LPFC_HST_ISCR2\t\t0x0C80\n#define LPFC_HST_ISCR3\t\t0x0C84\n#define LPFC_HST_ISCR4\t\t0x0C88\n\n#define LPFC_SLI4_INTR0\t\t\tBIT0\n#define LPFC_SLI4_INTR1\t\t\tBIT1\n#define LPFC_SLI4_INTR2\t\t\tBIT2\n#define LPFC_SLI4_INTR3\t\t\tBIT3\n#define LPFC_SLI4_INTR4\t\t\tBIT4\n#define LPFC_SLI4_INTR5\t\t\tBIT5\n#define LPFC_SLI4_INTR6\t\t\tBIT6\n#define LPFC_SLI4_INTR7\t\t\tBIT7\n#define LPFC_SLI4_INTR8\t\t\tBIT8\n#define LPFC_SLI4_INTR9\t\t\tBIT9\n#define LPFC_SLI4_INTR10\t\tBIT10\n#define LPFC_SLI4_INTR11\t\tBIT11\n#define LPFC_SLI4_INTR12\t\tBIT12\n#define LPFC_SLI4_INTR13\t\tBIT13\n#define LPFC_SLI4_INTR14\t\tBIT14\n#define LPFC_SLI4_INTR15\t\tBIT15\n#define LPFC_SLI4_INTR16\t\tBIT16\n#define LPFC_SLI4_INTR17\t\tBIT17\n#define LPFC_SLI4_INTR18\t\tBIT18\n#define LPFC_SLI4_INTR19\t\tBIT19\n#define LPFC_SLI4_INTR20\t\tBIT20\n#define LPFC_SLI4_INTR21\t\tBIT21\n#define LPFC_SLI4_INTR22\t\tBIT22\n#define LPFC_SLI4_INTR23\t\tBIT23\n#define LPFC_SLI4_INTR24\t\tBIT24\n#define LPFC_SLI4_INTR25\t\tBIT25\n#define LPFC_SLI4_INTR26\t\tBIT26\n#define LPFC_SLI4_INTR27\t\tBIT27\n#define LPFC_SLI4_INTR28\t\tBIT28\n#define LPFC_SLI4_INTR29\t\tBIT29\n#define LPFC_SLI4_INTR30\t\tBIT30\n#define LPFC_SLI4_INTR31\t\tBIT31\n\n \n#define LPFC_ULP0_RQ_DOORBELL\t\t0x00A0\n#define LPFC_ULP1_RQ_DOORBELL\t\t0x00C0\n#define LPFC_IF6_RQ_DOORBELL\t\t0x0080\n#define lpfc_rq_db_list_fm_num_posted_SHIFT\t24\n#define lpfc_rq_db_list_fm_num_posted_MASK\t0x00FF\n#define lpfc_rq_db_list_fm_num_posted_WORD\tword0\n#define lpfc_rq_db_list_fm_index_SHIFT\t\t16\n#define lpfc_rq_db_list_fm_index_MASK\t\t0x00FF\n#define lpfc_rq_db_list_fm_index_WORD\t\tword0\n#define lpfc_rq_db_list_fm_id_SHIFT\t\t0\n#define lpfc_rq_db_list_fm_id_MASK\t\t0xFFFF\n#define lpfc_rq_db_list_fm_id_WORD\t\tword0\n#define lpfc_rq_db_ring_fm_num_posted_SHIFT\t16\n#define lpfc_rq_db_ring_fm_num_posted_MASK\t0x3FFF\n#define lpfc_rq_db_ring_fm_num_posted_WORD\tword0\n#define lpfc_rq_db_ring_fm_id_SHIFT\t\t0\n#define lpfc_rq_db_ring_fm_id_MASK\t\t0xFFFF\n#define lpfc_rq_db_ring_fm_id_WORD\t\tword0\n\n#define LPFC_ULP0_WQ_DOORBELL\t\t0x0040\n#define LPFC_ULP1_WQ_DOORBELL\t\t0x0060\n#define lpfc_wq_db_list_fm_num_posted_SHIFT\t24\n#define lpfc_wq_db_list_fm_num_posted_MASK\t0x00FF\n#define lpfc_wq_db_list_fm_num_posted_WORD\tword0\n#define lpfc_wq_db_list_fm_index_SHIFT\t\t16\n#define lpfc_wq_db_list_fm_index_MASK\t\t0x00FF\n#define lpfc_wq_db_list_fm_index_WORD\t\tword0\n#define lpfc_wq_db_list_fm_id_SHIFT\t\t0\n#define lpfc_wq_db_list_fm_id_MASK\t\t0xFFFF\n#define lpfc_wq_db_list_fm_id_WORD\t\tword0\n#define lpfc_wq_db_ring_fm_num_posted_SHIFT     16\n#define lpfc_wq_db_ring_fm_num_posted_MASK      0x3FFF\n#define lpfc_wq_db_ring_fm_num_posted_WORD      word0\n#define lpfc_wq_db_ring_fm_id_SHIFT             0\n#define lpfc_wq_db_ring_fm_id_MASK              0xFFFF\n#define lpfc_wq_db_ring_fm_id_WORD              word0\n\n#define LPFC_IF6_WQ_DOORBELL\t\t0x0040\n#define lpfc_if6_wq_db_list_fm_num_posted_SHIFT\t24\n#define lpfc_if6_wq_db_list_fm_num_posted_MASK\t0x00FF\n#define lpfc_if6_wq_db_list_fm_num_posted_WORD\tword0\n#define lpfc_if6_wq_db_list_fm_dpp_SHIFT\t23\n#define lpfc_if6_wq_db_list_fm_dpp_MASK\t\t0x0001\n#define lpfc_if6_wq_db_list_fm_dpp_WORD\t\tword0\n#define lpfc_if6_wq_db_list_fm_dpp_id_SHIFT\t16\n#define lpfc_if6_wq_db_list_fm_dpp_id_MASK\t0x001F\n#define lpfc_if6_wq_db_list_fm_dpp_id_WORD\tword0\n#define lpfc_if6_wq_db_list_fm_id_SHIFT\t\t0\n#define lpfc_if6_wq_db_list_fm_id_MASK\t\t0xFFFF\n#define lpfc_if6_wq_db_list_fm_id_WORD\t\tword0\n\n#define LPFC_EQCQ_DOORBELL\t\t0x0120\n#define lpfc_eqcq_doorbell_se_SHIFT\t\t31\n#define lpfc_eqcq_doorbell_se_MASK\t\t0x0001\n#define lpfc_eqcq_doorbell_se_WORD\t\tword0\n#define LPFC_EQCQ_SOLICIT_ENABLE_OFF\t0\n#define LPFC_EQCQ_SOLICIT_ENABLE_ON\t1\n#define lpfc_eqcq_doorbell_arm_SHIFT\t\t29\n#define lpfc_eqcq_doorbell_arm_MASK\t\t0x0001\n#define lpfc_eqcq_doorbell_arm_WORD\t\tword0\n#define lpfc_eqcq_doorbell_num_released_SHIFT\t16\n#define lpfc_eqcq_doorbell_num_released_MASK\t0x1FFF\n#define lpfc_eqcq_doorbell_num_released_WORD\tword0\n#define lpfc_eqcq_doorbell_qt_SHIFT\t\t10\n#define lpfc_eqcq_doorbell_qt_MASK\t\t0x0001\n#define lpfc_eqcq_doorbell_qt_WORD\t\tword0\n#define LPFC_QUEUE_TYPE_COMPLETION\t0\n#define LPFC_QUEUE_TYPE_EVENT\t\t1\n#define lpfc_eqcq_doorbell_eqci_SHIFT\t\t9\n#define lpfc_eqcq_doorbell_eqci_MASK\t\t0x0001\n#define lpfc_eqcq_doorbell_eqci_WORD\t\tword0\n#define lpfc_eqcq_doorbell_cqid_lo_SHIFT\t0\n#define lpfc_eqcq_doorbell_cqid_lo_MASK\t\t0x03FF\n#define lpfc_eqcq_doorbell_cqid_lo_WORD\t\tword0\n#define lpfc_eqcq_doorbell_cqid_hi_SHIFT\t11\n#define lpfc_eqcq_doorbell_cqid_hi_MASK\t\t0x001F\n#define lpfc_eqcq_doorbell_cqid_hi_WORD\t\tword0\n#define lpfc_eqcq_doorbell_eqid_lo_SHIFT\t0\n#define lpfc_eqcq_doorbell_eqid_lo_MASK\t\t0x01FF\n#define lpfc_eqcq_doorbell_eqid_lo_WORD\t\tword0\n#define lpfc_eqcq_doorbell_eqid_hi_SHIFT\t11\n#define lpfc_eqcq_doorbell_eqid_hi_MASK\t\t0x001F\n#define lpfc_eqcq_doorbell_eqid_hi_WORD\t\tword0\n#define LPFC_CQID_HI_FIELD_SHIFT\t\t10\n#define LPFC_EQID_HI_FIELD_SHIFT\t\t9\n\n#define LPFC_IF6_CQ_DOORBELL\t\t\t0x00C0\n#define lpfc_if6_cq_doorbell_se_SHIFT\t\t31\n#define lpfc_if6_cq_doorbell_se_MASK\t\t0x0001\n#define lpfc_if6_cq_doorbell_se_WORD\t\tword0\n#define LPFC_IF6_CQ_SOLICIT_ENABLE_OFF\t\t0\n#define LPFC_IF6_CQ_SOLICIT_ENABLE_ON\t\t1\n#define lpfc_if6_cq_doorbell_arm_SHIFT\t\t29\n#define lpfc_if6_cq_doorbell_arm_MASK\t\t0x0001\n#define lpfc_if6_cq_doorbell_arm_WORD\t\tword0\n#define lpfc_if6_cq_doorbell_num_released_SHIFT\t16\n#define lpfc_if6_cq_doorbell_num_released_MASK\t0x1FFF\n#define lpfc_if6_cq_doorbell_num_released_WORD\tword0\n#define lpfc_if6_cq_doorbell_cqid_SHIFT\t\t0\n#define lpfc_if6_cq_doorbell_cqid_MASK\t\t0xFFFF\n#define lpfc_if6_cq_doorbell_cqid_WORD\t\tword0\n\n#define LPFC_IF6_EQ_DOORBELL\t\t\t0x0120\n#define lpfc_if6_eq_doorbell_io_SHIFT\t\t31\n#define lpfc_if6_eq_doorbell_io_MASK\t\t0x0001\n#define lpfc_if6_eq_doorbell_io_WORD\t\tword0\n#define LPFC_IF6_EQ_INTR_OVERRIDE_OFF\t\t0\n#define LPFC_IF6_EQ_INTR_OVERRIDE_ON\t\t1\n#define lpfc_if6_eq_doorbell_arm_SHIFT\t\t29\n#define lpfc_if6_eq_doorbell_arm_MASK\t\t0x0001\n#define lpfc_if6_eq_doorbell_arm_WORD\t\tword0\n#define lpfc_if6_eq_doorbell_num_released_SHIFT\t16\n#define lpfc_if6_eq_doorbell_num_released_MASK\t0x1FFF\n#define lpfc_if6_eq_doorbell_num_released_WORD\tword0\n#define lpfc_if6_eq_doorbell_eqid_SHIFT\t\t0\n#define lpfc_if6_eq_doorbell_eqid_MASK\t\t0x0FFF\n#define lpfc_if6_eq_doorbell_eqid_WORD\t\tword0\n\n#define LPFC_BMBX\t\t\t0x0160\n#define lpfc_bmbx_addr_SHIFT\t\t2\n#define lpfc_bmbx_addr_MASK\t\t0x3FFFFFFF\n#define lpfc_bmbx_addr_WORD\t\tword0\n#define lpfc_bmbx_hi_SHIFT\t\t1\n#define lpfc_bmbx_hi_MASK\t\t0x0001\n#define lpfc_bmbx_hi_WORD\t\tword0\n#define lpfc_bmbx_rdy_SHIFT\t\t0\n#define lpfc_bmbx_rdy_MASK\t\t0x0001\n#define lpfc_bmbx_rdy_WORD\t\tword0\n\n#define LPFC_MQ_DOORBELL\t\t\t0x0140\n#define LPFC_IF6_MQ_DOORBELL\t\t\t0x0160\n#define lpfc_mq_doorbell_num_posted_SHIFT\t16\n#define lpfc_mq_doorbell_num_posted_MASK\t0x3FFF\n#define lpfc_mq_doorbell_num_posted_WORD\tword0\n#define lpfc_mq_doorbell_id_SHIFT\t\t0\n#define lpfc_mq_doorbell_id_MASK\t\t0xFFFF\n#define lpfc_mq_doorbell_id_WORD\t\tword0\n\nstruct lpfc_sli4_cfg_mhdr {\n\tuint32_t word1;\n#define lpfc_mbox_hdr_emb_SHIFT\t\t0\n#define lpfc_mbox_hdr_emb_MASK\t\t0x00000001\n#define lpfc_mbox_hdr_emb_WORD\t\tword1\n#define lpfc_mbox_hdr_sge_cnt_SHIFT\t3\n#define lpfc_mbox_hdr_sge_cnt_MASK\t0x0000001F\n#define lpfc_mbox_hdr_sge_cnt_WORD\tword1\n\tuint32_t payload_length;\n\tuint32_t tag_lo;\n\tuint32_t tag_hi;\n\tuint32_t reserved5;\n};\n\nunion lpfc_sli4_cfg_shdr {\n\tstruct {\n\t\tuint32_t word6;\n#define lpfc_mbox_hdr_opcode_SHIFT\t0\n#define lpfc_mbox_hdr_opcode_MASK\t0x000000FF\n#define lpfc_mbox_hdr_opcode_WORD\tword6\n#define lpfc_mbox_hdr_subsystem_SHIFT\t8\n#define lpfc_mbox_hdr_subsystem_MASK\t0x000000FF\n#define lpfc_mbox_hdr_subsystem_WORD\tword6\n#define lpfc_mbox_hdr_port_number_SHIFT\t16\n#define lpfc_mbox_hdr_port_number_MASK\t0x000000FF\n#define lpfc_mbox_hdr_port_number_WORD\tword6\n#define lpfc_mbox_hdr_domain_SHIFT\t24\n#define lpfc_mbox_hdr_domain_MASK\t0x000000FF\n#define lpfc_mbox_hdr_domain_WORD\tword6\n\t\tuint32_t timeout;\n\t\tuint32_t request_length;\n\t\tuint32_t word9;\n#define lpfc_mbox_hdr_version_SHIFT\t0\n#define lpfc_mbox_hdr_version_MASK\t0x000000FF\n#define lpfc_mbox_hdr_version_WORD\tword9\n#define lpfc_mbox_hdr_pf_num_SHIFT\t16\n#define lpfc_mbox_hdr_pf_num_MASK\t0x000000FF\n#define lpfc_mbox_hdr_pf_num_WORD\tword9\n#define lpfc_mbox_hdr_vh_num_SHIFT\t24\n#define lpfc_mbox_hdr_vh_num_MASK\t0x000000FF\n#define lpfc_mbox_hdr_vh_num_WORD\tword9\n#define LPFC_Q_CREATE_VERSION_2\t2\n#define LPFC_Q_CREATE_VERSION_1\t1\n#define LPFC_Q_CREATE_VERSION_0\t0\n#define LPFC_OPCODE_VERSION_0\t0\n#define LPFC_OPCODE_VERSION_1\t1\n\t} request;\n\tstruct {\n\t\tuint32_t word6;\n#define lpfc_mbox_hdr_opcode_SHIFT\t\t0\n#define lpfc_mbox_hdr_opcode_MASK\t\t0x000000FF\n#define lpfc_mbox_hdr_opcode_WORD\t\tword6\n#define lpfc_mbox_hdr_subsystem_SHIFT\t\t8\n#define lpfc_mbox_hdr_subsystem_MASK\t\t0x000000FF\n#define lpfc_mbox_hdr_subsystem_WORD\t\tword6\n#define lpfc_mbox_hdr_domain_SHIFT\t\t24\n#define lpfc_mbox_hdr_domain_MASK\t\t0x000000FF\n#define lpfc_mbox_hdr_domain_WORD\t\tword6\n\t\tuint32_t word7;\n#define lpfc_mbox_hdr_status_SHIFT\t\t0\n#define lpfc_mbox_hdr_status_MASK\t\t0x000000FF\n#define lpfc_mbox_hdr_status_WORD\t\tword7\n#define lpfc_mbox_hdr_add_status_SHIFT\t\t8\n#define lpfc_mbox_hdr_add_status_MASK\t\t0x000000FF\n#define lpfc_mbox_hdr_add_status_WORD\t\tword7\n#define LPFC_ADD_STATUS_INCOMPAT_OBJ\t\t0xA2\n#define lpfc_mbox_hdr_add_status_2_SHIFT\t16\n#define lpfc_mbox_hdr_add_status_2_MASK\t\t0x000000FF\n#define lpfc_mbox_hdr_add_status_2_WORD\t\tword7\n#define LPFC_ADD_STATUS_2_INCOMPAT_FLASH\t0x01\n#define LPFC_ADD_STATUS_2_INCORRECT_ASIC\t0x02\n\t\tuint32_t response_length;\n\t\tuint32_t actual_response_length;\n\t} response;\n};\n\n \nstruct mbox_header {\n\tstruct lpfc_sli4_cfg_mhdr cfg_mhdr;\n\tunion  lpfc_sli4_cfg_shdr cfg_shdr;\n};\n\n#define LPFC_EXTENT_LOCAL\t\t0\n#define LPFC_TIMEOUT_DEFAULT\t\t0\n#define LPFC_EXTENT_VERSION_DEFAULT\t0\n\n \n#define LPFC_MBOX_SUBSYSTEM_NA\t\t0x0\n#define LPFC_MBOX_SUBSYSTEM_COMMON\t0x1\n#define LPFC_MBOX_SUBSYSTEM_LOWLEVEL\t0xB\n#define LPFC_MBOX_SUBSYSTEM_FCOE\t0xC\n\n \n\n \n#define HOST_ENDIAN_LOW_WORD0   0xFF3412FF\n#define HOST_ENDIAN_HIGH_WORD1\t0xFF7856FF\n\n \n#define LPFC_MBOX_OPCODE_NA\t\t\t\t0x00\n#define LPFC_MBOX_OPCODE_CQ_CREATE\t\t\t0x0C\n#define LPFC_MBOX_OPCODE_EQ_CREATE\t\t\t0x0D\n#define LPFC_MBOX_OPCODE_MQ_CREATE\t\t\t0x15\n#define LPFC_MBOX_OPCODE_GET_CNTL_ATTRIBUTES\t\t0x20\n#define LPFC_MBOX_OPCODE_NOP\t\t\t\t0x21\n#define LPFC_MBOX_OPCODE_MODIFY_EQ_DELAY\t\t0x29\n#define LPFC_MBOX_OPCODE_MQ_DESTROY\t\t\t0x35\n#define LPFC_MBOX_OPCODE_CQ_DESTROY\t\t\t0x36\n#define LPFC_MBOX_OPCODE_EQ_DESTROY\t\t\t0x37\n#define LPFC_MBOX_OPCODE_QUERY_FW_CFG\t\t\t0x3A\n#define LPFC_MBOX_OPCODE_FUNCTION_RESET\t\t\t0x3D\n#define LPFC_MBOX_OPCODE_SET_PHYSICAL_LINK_CONFIG\t0x3E\n#define LPFC_MBOX_OPCODE_SET_BOOT_CONFIG\t\t0x43\n#define LPFC_MBOX_OPCODE_SET_BEACON_CONFIG              0x45\n#define LPFC_MBOX_OPCODE_GET_BEACON_CONFIG              0x46\n#define LPFC_MBOX_OPCODE_GET_PORT_NAME\t\t\t0x4D\n#define LPFC_MBOX_OPCODE_MQ_CREATE_EXT\t\t\t0x5A\n#define LPFC_MBOX_OPCODE_GET_VPD_DATA\t\t\t0x5B\n#define LPFC_MBOX_OPCODE_SET_HOST_DATA\t\t\t0x5D\n#define LPFC_MBOX_OPCODE_SEND_ACTIVATION\t\t0x73\n#define LPFC_MBOX_OPCODE_RESET_LICENSES\t\t\t0x74\n#define LPFC_MBOX_OPCODE_REG_CONGESTION_BUF\t\t0x8E\n#define LPFC_MBOX_OPCODE_GET_RSRC_EXTENT_INFO\t\t0x9A\n#define LPFC_MBOX_OPCODE_GET_ALLOC_RSRC_EXTENT\t\t0x9B\n#define LPFC_MBOX_OPCODE_ALLOC_RSRC_EXTENT\t\t0x9C\n#define LPFC_MBOX_OPCODE_DEALLOC_RSRC_EXTENT\t\t0x9D\n#define LPFC_MBOX_OPCODE_GET_FUNCTION_CONFIG\t\t0xA0\n#define LPFC_MBOX_OPCODE_GET_PROFILE_CAPACITIES\t\t0xA1\n#define LPFC_MBOX_OPCODE_GET_PROFILE_CONFIG\t\t0xA4\n#define LPFC_MBOX_OPCODE_SET_PROFILE_CONFIG\t\t0xA5\n#define LPFC_MBOX_OPCODE_GET_PROFILE_LIST\t\t0xA6\n#define LPFC_MBOX_OPCODE_SET_ACT_PROFILE\t\t0xA8\n#define LPFC_MBOX_OPCODE_GET_FACTORY_PROFILE_CONFIG\t0xA9\n#define LPFC_MBOX_OPCODE_READ_OBJECT\t\t\t0xAB\n#define LPFC_MBOX_OPCODE_WRITE_OBJECT\t\t\t0xAC\n#define LPFC_MBOX_OPCODE_READ_OBJECT_LIST\t\t0xAD\n#define LPFC_MBOX_OPCODE_DELETE_OBJECT\t\t\t0xAE\n#define LPFC_MBOX_OPCODE_GET_SLI4_PARAMETERS\t\t0xB5\n#define LPFC_MBOX_OPCODE_SET_FEATURES                   0xBF\n\n \n#define LPFC_MBOX_OPCODE_FCOE_WQ_CREATE\t\t\t0x01\n#define LPFC_MBOX_OPCODE_FCOE_WQ_DESTROY\t\t0x02\n#define LPFC_MBOX_OPCODE_FCOE_POST_SGL_PAGES\t\t0x03\n#define LPFC_MBOX_OPCODE_FCOE_REMOVE_SGL_PAGES\t\t0x04\n#define LPFC_MBOX_OPCODE_FCOE_RQ_CREATE\t\t\t0x05\n#define LPFC_MBOX_OPCODE_FCOE_RQ_DESTROY\t\t0x06\n#define LPFC_MBOX_OPCODE_FCOE_READ_FCF_TABLE\t\t0x08\n#define LPFC_MBOX_OPCODE_FCOE_ADD_FCF\t\t\t0x09\n#define LPFC_MBOX_OPCODE_FCOE_DELETE_FCF\t\t0x0A\n#define LPFC_MBOX_OPCODE_FCOE_POST_HDR_TEMPLATE\t\t0x0B\n#define LPFC_MBOX_OPCODE_FCOE_REDISCOVER_FCF\t\t0x10\n#define LPFC_MBOX_OPCODE_FCOE_CQ_CREATE_SET\t\t0x1D\n#define LPFC_MBOX_OPCODE_FCOE_SET_FCLINK_SETTINGS\t0x21\n#define LPFC_MBOX_OPCODE_FCOE_LINK_DIAG_STATE\t\t0x22\n#define LPFC_MBOX_OPCODE_FCOE_LINK_DIAG_LOOPBACK\t0x23\n#define LPFC_MBOX_OPCODE_FCOE_FC_SET_TRUNK_MODE\t\t0x42\n\n \n#define LPFC_MBOX_OPCODE_SET_DIAG_LOG_OPTION\t\t0x37\n\n \nstruct eq_context {\n\tuint32_t word0;\n#define lpfc_eq_context_size_SHIFT\t31\n#define lpfc_eq_context_size_MASK\t0x00000001\n#define lpfc_eq_context_size_WORD\tword0\n#define LPFC_EQE_SIZE_4\t\t\t0x0\n#define LPFC_EQE_SIZE_16\t\t0x1\n#define lpfc_eq_context_valid_SHIFT\t29\n#define lpfc_eq_context_valid_MASK\t0x00000001\n#define lpfc_eq_context_valid_WORD\tword0\n#define lpfc_eq_context_autovalid_SHIFT 28\n#define lpfc_eq_context_autovalid_MASK  0x00000001\n#define lpfc_eq_context_autovalid_WORD  word0\n\tuint32_t word1;\n#define lpfc_eq_context_count_SHIFT\t26\n#define lpfc_eq_context_count_MASK\t0x00000003\n#define lpfc_eq_context_count_WORD\tword1\n#define LPFC_EQ_CNT_256\t\t0x0\n#define LPFC_EQ_CNT_512\t\t0x1\n#define LPFC_EQ_CNT_1024\t0x2\n#define LPFC_EQ_CNT_2048\t0x3\n#define LPFC_EQ_CNT_4096\t0x4\n\tuint32_t word2;\n#define lpfc_eq_context_delay_multi_SHIFT\t13\n#define lpfc_eq_context_delay_multi_MASK\t0x000003FF\n#define lpfc_eq_context_delay_multi_WORD\tword2\n\tuint32_t reserved3;\n};\n\nstruct eq_delay_info {\n\tuint32_t eq_id;\n\tuint32_t phase;\n\tuint32_t delay_multi;\n};\n#define\tLPFC_MAX_EQ_DELAY_EQID_CNT\t8\n\nstruct sgl_page_pairs {\n\tuint32_t sgl_pg0_addr_lo;\n\tuint32_t sgl_pg0_addr_hi;\n\tuint32_t sgl_pg1_addr_lo;\n\tuint32_t sgl_pg1_addr_hi;\n};\n\nstruct lpfc_mbx_post_sgl_pages {\n\tstruct mbox_header header;\n\tuint32_t word0;\n#define lpfc_post_sgl_pages_xri_SHIFT\t0\n#define lpfc_post_sgl_pages_xri_MASK\t0x0000FFFF\n#define lpfc_post_sgl_pages_xri_WORD\tword0\n#define lpfc_post_sgl_pages_xricnt_SHIFT\t16\n#define lpfc_post_sgl_pages_xricnt_MASK\t0x0000FFFF\n#define lpfc_post_sgl_pages_xricnt_WORD\tword0\n\tstruct sgl_page_pairs  sgl_pg_pairs[1];\n};\n\n \nstruct lpfc_mbx_post_uembed_sgl_page1 {\n\tunion  lpfc_sli4_cfg_shdr cfg_shdr;\n\tuint32_t word0;\n\tstruct sgl_page_pairs sgl_pg_pairs;\n};\n\nstruct lpfc_mbx_sge {\n\tuint32_t pa_lo;\n\tuint32_t pa_hi;\n\tuint32_t length;\n};\n\nstruct lpfc_mbx_host_buf {\n\tuint32_t length;\n\tuint32_t pa_lo;\n\tuint32_t pa_hi;\n};\n\nstruct lpfc_mbx_nembed_cmd {\n\tstruct lpfc_sli4_cfg_mhdr cfg_mhdr;\n#define LPFC_SLI4_MBX_SGE_MAX_PAGES\t19\n\tstruct lpfc_mbx_sge sge[LPFC_SLI4_MBX_SGE_MAX_PAGES];\n};\n\nstruct lpfc_mbx_nembed_sge_virt {\n\tvoid *addr[LPFC_SLI4_MBX_SGE_MAX_PAGES];\n};\n\n#define LPFC_MBX_OBJECT_NAME_LEN_DW\t26\nstruct lpfc_mbx_read_object {   \n\tstruct mbox_header header;\n\tunion {\n\t\tstruct {\n\t\t\tuint32_t word0;\n#define lpfc_mbx_rd_object_rlen_SHIFT\t0\n#define lpfc_mbx_rd_object_rlen_MASK\t0x00FFFFFF\n#define lpfc_mbx_rd_object_rlen_WORD\tword0\n\t\t\tuint32_t rd_object_offset;\n\t\t\t__le32 rd_object_name[LPFC_MBX_OBJECT_NAME_LEN_DW];\n#define LPFC_OBJ_NAME_SZ 104    \n\t\t\tuint32_t rd_object_cnt;\n\t\t\tstruct lpfc_mbx_host_buf rd_object_hbuf[4];\n\t\t} request;\n\t\tstruct {\n\t\t\tuint32_t rd_object_actual_rlen;\n\t\t\tuint32_t word1;\n#define lpfc_mbx_rd_object_eof_SHIFT\t31\n#define lpfc_mbx_rd_object_eof_MASK\t0x1\n#define lpfc_mbx_rd_object_eof_WORD\tword1\n\t\t} response;\n\t} u;\n};\n\nstruct lpfc_mbx_eq_create {\n\tstruct mbox_header header;\n\tunion {\n\t\tstruct {\n\t\t\tuint32_t word0;\n#define lpfc_mbx_eq_create_num_pages_SHIFT\t0\n#define lpfc_mbx_eq_create_num_pages_MASK\t0x0000FFFF\n#define lpfc_mbx_eq_create_num_pages_WORD\tword0\n\t\t\tstruct eq_context context;\n\t\t\tstruct dma_address page[LPFC_MAX_EQ_PAGE];\n\t\t} request;\n\t\tstruct {\n\t\t\tuint32_t word0;\n#define lpfc_mbx_eq_create_q_id_SHIFT\t0\n#define lpfc_mbx_eq_create_q_id_MASK\t0x0000FFFF\n#define lpfc_mbx_eq_create_q_id_WORD\tword0\n\t\t} response;\n\t} u;\n};\n\nstruct lpfc_mbx_modify_eq_delay {\n\tstruct mbox_header header;\n\tunion {\n\t\tstruct {\n\t\t\tuint32_t num_eq;\n\t\t\tstruct eq_delay_info eq[LPFC_MAX_EQ_DELAY_EQID_CNT];\n\t\t} request;\n\t\tstruct {\n\t\t\tuint32_t word0;\n\t\t} response;\n\t} u;\n};\n\nstruct lpfc_mbx_eq_destroy {\n\tstruct mbox_header header;\n\tunion {\n\t\tstruct {\n\t\t\tuint32_t word0;\n#define lpfc_mbx_eq_destroy_q_id_SHIFT\t0\n#define lpfc_mbx_eq_destroy_q_id_MASK\t0x0000FFFF\n#define lpfc_mbx_eq_destroy_q_id_WORD\tword0\n\t\t} request;\n\t\tstruct {\n\t\t\tuint32_t word0;\n\t\t} response;\n\t} u;\n};\n\nstruct lpfc_mbx_nop {\n\tstruct mbox_header header;\n\tuint32_t context[2];\n};\n\n\n\nstruct lpfc_mbx_set_ras_fwlog {\n\tstruct mbox_header header;\n\tunion {\n\t\tstruct {\n\t\t\tuint32_t word4;\n#define lpfc_fwlog_enable_SHIFT\t\t0\n#define lpfc_fwlog_enable_MASK\t\t0x00000001\n#define lpfc_fwlog_enable_WORD\t\tword4\n#define lpfc_fwlog_loglvl_SHIFT\t\t8\n#define lpfc_fwlog_loglvl_MASK\t\t0x0000000F\n#define lpfc_fwlog_loglvl_WORD\t\tword4\n#define lpfc_fwlog_ra_SHIFT\t\t15\n#define lpfc_fwlog_ra_WORD\t\t0x00000008\n#define lpfc_fwlog_buffcnt_SHIFT\t16\n#define lpfc_fwlog_buffcnt_MASK\t\t0x000000FF\n#define lpfc_fwlog_buffcnt_WORD\t\tword4\n#define lpfc_fwlog_buffsz_SHIFT\t\t24\n#define lpfc_fwlog_buffsz_MASK\t\t0x000000FF\n#define lpfc_fwlog_buffsz_WORD\t\tword4\n\t\t\tuint32_t word5;\n#define lpfc_fwlog_acqe_SHIFT\t\t0\n#define lpfc_fwlog_acqe_MASK\t\t0x0000FFFF\n#define lpfc_fwlog_acqe_WORD\t\tword5\n#define lpfc_fwlog_cqid_SHIFT\t\t16\n#define lpfc_fwlog_cqid_MASK\t\t0x0000FFFF\n#define lpfc_fwlog_cqid_WORD\t\tword5\n#define LPFC_MAX_FWLOG_PAGE\t16\n\t\t\tstruct dma_address lwpd;\n\t\t\tstruct dma_address buff_fwlog[LPFC_MAX_FWLOG_PAGE];\n\t\t} request;\n\t\tstruct {\n\t\t\tuint32_t word0;\n\t\t} response;\n\t} u;\n};\n\n\nstruct cq_context {\n\tuint32_t word0;\n#define lpfc_cq_context_event_SHIFT\t31\n#define lpfc_cq_context_event_MASK\t0x00000001\n#define lpfc_cq_context_event_WORD\tword0\n#define lpfc_cq_context_valid_SHIFT\t29\n#define lpfc_cq_context_valid_MASK\t0x00000001\n#define lpfc_cq_context_valid_WORD\tword0\n#define lpfc_cq_context_count_SHIFT\t27\n#define lpfc_cq_context_count_MASK\t0x00000003\n#define lpfc_cq_context_count_WORD\tword0\n#define LPFC_CQ_CNT_256\t\t0x0\n#define LPFC_CQ_CNT_512\t\t0x1\n#define LPFC_CQ_CNT_1024\t0x2\n#define LPFC_CQ_CNT_WORD7\t0x3\n#define lpfc_cq_context_autovalid_SHIFT 15\n#define lpfc_cq_context_autovalid_MASK  0x00000001\n#define lpfc_cq_context_autovalid_WORD  word0\n\tuint32_t word1;\n#define lpfc_cq_eq_id_SHIFT\t\t22\t \n#define lpfc_cq_eq_id_MASK\t\t0x000000FF\n#define lpfc_cq_eq_id_WORD\t\tword1\n#define lpfc_cq_eq_id_2_SHIFT\t\t0 \t \n#define lpfc_cq_eq_id_2_MASK\t\t0x0000FFFF\n#define lpfc_cq_eq_id_2_WORD\t\tword1\n\tuint32_t lpfc_cq_context_count;\t\t \n\tuint32_t reserved1;\n};\n\nstruct lpfc_mbx_cq_create {\n\tstruct mbox_header header;\n\tunion {\n\t\tstruct {\n\t\t\tuint32_t word0;\n#define lpfc_mbx_cq_create_page_size_SHIFT\t16\t \n#define lpfc_mbx_cq_create_page_size_MASK\t0x000000FF\n#define lpfc_mbx_cq_create_page_size_WORD\tword0\n#define lpfc_mbx_cq_create_num_pages_SHIFT\t0\n#define lpfc_mbx_cq_create_num_pages_MASK\t0x0000FFFF\n#define lpfc_mbx_cq_create_num_pages_WORD\tword0\n\t\t\tstruct cq_context context;\n\t\t\tstruct dma_address page[LPFC_MAX_CQ_PAGE];\n\t\t} request;\n\t\tstruct {\n\t\t\tuint32_t word0;\n#define lpfc_mbx_cq_create_q_id_SHIFT\t0\n#define lpfc_mbx_cq_create_q_id_MASK\t0x0000FFFF\n#define lpfc_mbx_cq_create_q_id_WORD\tword0\n\t\t} response;\n\t} u;\n};\n\nstruct lpfc_mbx_cq_create_set {\n\tunion  lpfc_sli4_cfg_shdr cfg_shdr;\n\tunion {\n\t\tstruct {\n\t\t\tuint32_t word0;\n#define lpfc_mbx_cq_create_set_page_size_SHIFT\t16\t \n#define lpfc_mbx_cq_create_set_page_size_MASK\t0x000000FF\n#define lpfc_mbx_cq_create_set_page_size_WORD\tword0\n#define lpfc_mbx_cq_create_set_num_pages_SHIFT\t0\n#define lpfc_mbx_cq_create_set_num_pages_MASK\t0x0000FFFF\n#define lpfc_mbx_cq_create_set_num_pages_WORD\tword0\n\t\t\tuint32_t word1;\n#define lpfc_mbx_cq_create_set_evt_SHIFT\t31\n#define lpfc_mbx_cq_create_set_evt_MASK\t\t0x00000001\n#define lpfc_mbx_cq_create_set_evt_WORD\t\tword1\n#define lpfc_mbx_cq_create_set_valid_SHIFT\t29\n#define lpfc_mbx_cq_create_set_valid_MASK\t0x00000001\n#define lpfc_mbx_cq_create_set_valid_WORD\tword1\n#define lpfc_mbx_cq_create_set_cqe_cnt_SHIFT\t27\n#define lpfc_mbx_cq_create_set_cqe_cnt_MASK\t0x00000003\n#define lpfc_mbx_cq_create_set_cqe_cnt_WORD\tword1\n#define lpfc_mbx_cq_create_set_cqe_size_SHIFT\t25\n#define lpfc_mbx_cq_create_set_cqe_size_MASK\t0x00000003\n#define lpfc_mbx_cq_create_set_cqe_size_WORD\tword1\n#define lpfc_mbx_cq_create_set_autovalid_SHIFT\t15\n#define lpfc_mbx_cq_create_set_autovalid_MASK\t0x0000001\n#define lpfc_mbx_cq_create_set_autovalid_WORD\tword1\n#define lpfc_mbx_cq_create_set_nodelay_SHIFT\t14\n#define lpfc_mbx_cq_create_set_nodelay_MASK\t0x00000001\n#define lpfc_mbx_cq_create_set_nodelay_WORD\tword1\n#define lpfc_mbx_cq_create_set_clswm_SHIFT\t12\n#define lpfc_mbx_cq_create_set_clswm_MASK\t0x00000003\n#define lpfc_mbx_cq_create_set_clswm_WORD\tword1\n\t\t\tuint32_t word2;\n#define lpfc_mbx_cq_create_set_arm_SHIFT\t31\n#define lpfc_mbx_cq_create_set_arm_MASK\t\t0x00000001\n#define lpfc_mbx_cq_create_set_arm_WORD\t\tword2\n#define lpfc_mbx_cq_create_set_cq_cnt_SHIFT\t16\n#define lpfc_mbx_cq_create_set_cq_cnt_MASK\t0x00007FFF\n#define lpfc_mbx_cq_create_set_cq_cnt_WORD\tword2\n#define lpfc_mbx_cq_create_set_num_cq_SHIFT\t0\n#define lpfc_mbx_cq_create_set_num_cq_MASK\t0x0000FFFF\n#define lpfc_mbx_cq_create_set_num_cq_WORD\tword2\n\t\t\tuint32_t word3;\n#define lpfc_mbx_cq_create_set_eq_id1_SHIFT\t16\n#define lpfc_mbx_cq_create_set_eq_id1_MASK\t0x0000FFFF\n#define lpfc_mbx_cq_create_set_eq_id1_WORD\tword3\n#define lpfc_mbx_cq_create_set_eq_id0_SHIFT\t0\n#define lpfc_mbx_cq_create_set_eq_id0_MASK\t0x0000FFFF\n#define lpfc_mbx_cq_create_set_eq_id0_WORD\tword3\n\t\t\tuint32_t word4;\n#define lpfc_mbx_cq_create_set_eq_id3_SHIFT\t16\n#define lpfc_mbx_cq_create_set_eq_id3_MASK\t0x0000FFFF\n#define lpfc_mbx_cq_create_set_eq_id3_WORD\tword4\n#define lpfc_mbx_cq_create_set_eq_id2_SHIFT\t0\n#define lpfc_mbx_cq_create_set_eq_id2_MASK\t0x0000FFFF\n#define lpfc_mbx_cq_create_set_eq_id2_WORD\tword4\n\t\t\tuint32_t word5;\n#define lpfc_mbx_cq_create_set_eq_id5_SHIFT\t16\n#define lpfc_mbx_cq_create_set_eq_id5_MASK\t0x0000FFFF\n#define lpfc_mbx_cq_create_set_eq_id5_WORD\tword5\n#define lpfc_mbx_cq_create_set_eq_id4_SHIFT\t0\n#define lpfc_mbx_cq_create_set_eq_id4_MASK\t0x0000FFFF\n#define lpfc_mbx_cq_create_set_eq_id4_WORD\tword5\n\t\t\tuint32_t word6;\n#define lpfc_mbx_cq_create_set_eq_id7_SHIFT\t16\n#define lpfc_mbx_cq_create_set_eq_id7_MASK\t0x0000FFFF\n#define lpfc_mbx_cq_create_set_eq_id7_WORD\tword6\n#define lpfc_mbx_cq_create_set_eq_id6_SHIFT\t0\n#define lpfc_mbx_cq_create_set_eq_id6_MASK\t0x0000FFFF\n#define lpfc_mbx_cq_create_set_eq_id6_WORD\tword6\n\t\t\tuint32_t word7;\n#define lpfc_mbx_cq_create_set_eq_id9_SHIFT\t16\n#define lpfc_mbx_cq_create_set_eq_id9_MASK\t0x0000FFFF\n#define lpfc_mbx_cq_create_set_eq_id9_WORD\tword7\n#define lpfc_mbx_cq_create_set_eq_id8_SHIFT\t0\n#define lpfc_mbx_cq_create_set_eq_id8_MASK\t0x0000FFFF\n#define lpfc_mbx_cq_create_set_eq_id8_WORD\tword7\n\t\t\tuint32_t word8;\n#define lpfc_mbx_cq_create_set_eq_id11_SHIFT\t16\n#define lpfc_mbx_cq_create_set_eq_id11_MASK\t0x0000FFFF\n#define lpfc_mbx_cq_create_set_eq_id11_WORD\tword8\n#define lpfc_mbx_cq_create_set_eq_id10_SHIFT\t0\n#define lpfc_mbx_cq_create_set_eq_id10_MASK\t0x0000FFFF\n#define lpfc_mbx_cq_create_set_eq_id10_WORD\tword8\n\t\t\tuint32_t word9;\n#define lpfc_mbx_cq_create_set_eq_id13_SHIFT\t16\n#define lpfc_mbx_cq_create_set_eq_id13_MASK\t0x0000FFFF\n#define lpfc_mbx_cq_create_set_eq_id13_WORD\tword9\n#define lpfc_mbx_cq_create_set_eq_id12_SHIFT\t0\n#define lpfc_mbx_cq_create_set_eq_id12_MASK\t0x0000FFFF\n#define lpfc_mbx_cq_create_set_eq_id12_WORD\tword9\n\t\t\tuint32_t word10;\n#define lpfc_mbx_cq_create_set_eq_id15_SHIFT\t16\n#define lpfc_mbx_cq_create_set_eq_id15_MASK\t0x0000FFFF\n#define lpfc_mbx_cq_create_set_eq_id15_WORD\tword10\n#define lpfc_mbx_cq_create_set_eq_id14_SHIFT\t0\n#define lpfc_mbx_cq_create_set_eq_id14_MASK\t0x0000FFFF\n#define lpfc_mbx_cq_create_set_eq_id14_WORD\tword10\n\t\t\tstruct dma_address page[1];\n\t\t} request;\n\t\tstruct {\n\t\t\tuint32_t word0;\n#define lpfc_mbx_cq_create_set_num_alloc_SHIFT\t16\n#define lpfc_mbx_cq_create_set_num_alloc_MASK\t0x0000FFFF\n#define lpfc_mbx_cq_create_set_num_alloc_WORD\tword0\n#define lpfc_mbx_cq_create_set_base_id_SHIFT\t0\n#define lpfc_mbx_cq_create_set_base_id_MASK\t0x0000FFFF\n#define lpfc_mbx_cq_create_set_base_id_WORD\tword0\n\t\t} response;\n\t} u;\n};\n\nstruct lpfc_mbx_cq_destroy {\n\tstruct mbox_header header;\n\tunion {\n\t\tstruct {\n\t\t\tuint32_t word0;\n#define lpfc_mbx_cq_destroy_q_id_SHIFT\t0\n#define lpfc_mbx_cq_destroy_q_id_MASK\t0x0000FFFF\n#define lpfc_mbx_cq_destroy_q_id_WORD\tword0\n\t\t} request;\n\t\tstruct {\n\t\t\tuint32_t word0;\n\t\t} response;\n\t} u;\n};\n\nstruct wq_context {\n\tuint32_t reserved0;\n\tuint32_t reserved1;\n\tuint32_t reserved2;\n\tuint32_t reserved3;\n};\n\nstruct lpfc_mbx_wq_create {\n\tstruct mbox_header header;\n\tunion {\n\t\tstruct {\t \n\t\t\tuint32_t word0;\n#define lpfc_mbx_wq_create_num_pages_SHIFT\t0\n#define lpfc_mbx_wq_create_num_pages_MASK\t0x000000FF\n#define lpfc_mbx_wq_create_num_pages_WORD\tword0\n#define lpfc_mbx_wq_create_dua_SHIFT\t\t8\n#define lpfc_mbx_wq_create_dua_MASK\t\t0x00000001\n#define lpfc_mbx_wq_create_dua_WORD\t\tword0\n#define lpfc_mbx_wq_create_cq_id_SHIFT\t\t16\n#define lpfc_mbx_wq_create_cq_id_MASK\t\t0x0000FFFF\n#define lpfc_mbx_wq_create_cq_id_WORD\t\tword0\n\t\t\tstruct dma_address page[LPFC_MAX_WQ_PAGE_V0];\n\t\t\tuint32_t word9;\n#define lpfc_mbx_wq_create_bua_SHIFT\t\t0\n#define lpfc_mbx_wq_create_bua_MASK\t\t0x00000001\n#define lpfc_mbx_wq_create_bua_WORD\t\tword9\n#define lpfc_mbx_wq_create_ulp_num_SHIFT\t8\n#define lpfc_mbx_wq_create_ulp_num_MASK\t\t0x000000FF\n#define lpfc_mbx_wq_create_ulp_num_WORD\t\tword9\n\t\t} request;\n\t\tstruct {\t \n\t\t\tuint32_t word0;\t \n\t\t\tuint32_t word1;\n#define lpfc_mbx_wq_create_page_size_SHIFT\t0\n#define lpfc_mbx_wq_create_page_size_MASK\t0x000000FF\n#define lpfc_mbx_wq_create_page_size_WORD\tword1\n#define LPFC_WQ_PAGE_SIZE_4096\t0x1\n#define lpfc_mbx_wq_create_dpp_req_SHIFT\t15\n#define lpfc_mbx_wq_create_dpp_req_MASK\t\t0x00000001\n#define lpfc_mbx_wq_create_dpp_req_WORD\t\tword1\n#define lpfc_mbx_wq_create_doe_SHIFT\t\t14\n#define lpfc_mbx_wq_create_doe_MASK\t\t0x00000001\n#define lpfc_mbx_wq_create_doe_WORD\t\tword1\n#define lpfc_mbx_wq_create_toe_SHIFT\t\t13\n#define lpfc_mbx_wq_create_toe_MASK\t\t0x00000001\n#define lpfc_mbx_wq_create_toe_WORD\t\tword1\n#define lpfc_mbx_wq_create_wqe_size_SHIFT\t8\n#define lpfc_mbx_wq_create_wqe_size_MASK\t0x0000000F\n#define lpfc_mbx_wq_create_wqe_size_WORD\tword1\n#define LPFC_WQ_WQE_SIZE_64\t0x5\n#define LPFC_WQ_WQE_SIZE_128\t0x6\n#define lpfc_mbx_wq_create_wqe_count_SHIFT\t16\n#define lpfc_mbx_wq_create_wqe_count_MASK\t0x0000FFFF\n#define lpfc_mbx_wq_create_wqe_count_WORD\tword1\n\t\t\tuint32_t word2;\n\t\t\tstruct dma_address page[LPFC_MAX_WQ_PAGE-1];\n\t\t} request_1;\n\t\tstruct {\n\t\t\tuint32_t word0;\n#define lpfc_mbx_wq_create_q_id_SHIFT\t0\n#define lpfc_mbx_wq_create_q_id_MASK\t0x0000FFFF\n#define lpfc_mbx_wq_create_q_id_WORD\tword0\n\t\t\tuint32_t doorbell_offset;\n\t\t\tuint32_t word2;\n#define lpfc_mbx_wq_create_bar_set_SHIFT\t0\n#define lpfc_mbx_wq_create_bar_set_MASK\t\t0x0000FFFF\n#define lpfc_mbx_wq_create_bar_set_WORD\t\tword2\n#define WQ_PCI_BAR_0_AND_1\t0x00\n#define WQ_PCI_BAR_2_AND_3\t0x01\n#define WQ_PCI_BAR_4_AND_5\t0x02\n#define lpfc_mbx_wq_create_db_format_SHIFT\t16\n#define lpfc_mbx_wq_create_db_format_MASK\t0x0000FFFF\n#define lpfc_mbx_wq_create_db_format_WORD\tword2\n\t\t} response;\n\t\tstruct {\n\t\t\tuint32_t word0;\n#define lpfc_mbx_wq_create_dpp_rsp_SHIFT\t31\n#define lpfc_mbx_wq_create_dpp_rsp_MASK\t\t0x00000001\n#define lpfc_mbx_wq_create_dpp_rsp_WORD\t\tword0\n#define lpfc_mbx_wq_create_v1_q_id_SHIFT\t0\n#define lpfc_mbx_wq_create_v1_q_id_MASK\t\t0x0000FFFF\n#define lpfc_mbx_wq_create_v1_q_id_WORD\t\tword0\n\t\t\tuint32_t word1;\n#define lpfc_mbx_wq_create_v1_bar_set_SHIFT\t0\n#define lpfc_mbx_wq_create_v1_bar_set_MASK\t0x0000000F\n#define lpfc_mbx_wq_create_v1_bar_set_WORD\tword1\n\t\t\tuint32_t doorbell_offset;\n\t\t\tuint32_t word3;\n#define lpfc_mbx_wq_create_dpp_id_SHIFT\t\t16\n#define lpfc_mbx_wq_create_dpp_id_MASK\t\t0x0000001F\n#define lpfc_mbx_wq_create_dpp_id_WORD\t\tword3\n#define lpfc_mbx_wq_create_dpp_bar_SHIFT\t0\n#define lpfc_mbx_wq_create_dpp_bar_MASK\t\t0x0000000F\n#define lpfc_mbx_wq_create_dpp_bar_WORD\t\tword3\n\t\t\tuint32_t dpp_offset;\n\t\t} response_1;\n\t} u;\n};\n\nstruct lpfc_mbx_wq_destroy {\n\tstruct mbox_header header;\n\tunion {\n\t\tstruct {\n\t\t\tuint32_t word0;\n#define lpfc_mbx_wq_destroy_q_id_SHIFT\t0\n#define lpfc_mbx_wq_destroy_q_id_MASK\t0x0000FFFF\n#define lpfc_mbx_wq_destroy_q_id_WORD\tword0\n\t\t} request;\n\t\tstruct {\n\t\t\tuint32_t word0;\n\t\t} response;\n\t} u;\n};\n\n#define LPFC_HDR_BUF_SIZE 128\n#define LPFC_DATA_BUF_SIZE 2048\n#define LPFC_NVMET_DATA_BUF_SIZE 128\nstruct rq_context {\n\tuint32_t word0;\n#define lpfc_rq_context_rqe_count_SHIFT\t16\t \n#define lpfc_rq_context_rqe_count_MASK\t0x0000000F\n#define lpfc_rq_context_rqe_count_WORD\tword0\n#define LPFC_RQ_RING_SIZE_512\t\t9\t \n#define LPFC_RQ_RING_SIZE_1024\t\t10\t \n#define LPFC_RQ_RING_SIZE_2048\t\t11\t \n#define LPFC_RQ_RING_SIZE_4096\t\t12\t \n#define lpfc_rq_context_rqe_count_1_SHIFT\t16\t \n#define lpfc_rq_context_rqe_count_1_MASK\t0x0000FFFF\n#define lpfc_rq_context_rqe_count_1_WORD\tword0\n#define lpfc_rq_context_rqe_size_SHIFT\t8\t\t \n#define lpfc_rq_context_rqe_size_MASK\t0x0000000F\n#define lpfc_rq_context_rqe_size_WORD\tword0\n#define LPFC_RQE_SIZE_8\t\t2\n#define LPFC_RQE_SIZE_16\t3\n#define LPFC_RQE_SIZE_32\t4\n#define LPFC_RQE_SIZE_64\t5\n#define LPFC_RQE_SIZE_128\t6\n#define lpfc_rq_context_page_size_SHIFT\t0\t\t \n#define lpfc_rq_context_page_size_MASK\t0x000000FF\n#define lpfc_rq_context_page_size_WORD\tword0\n#define\tLPFC_RQ_PAGE_SIZE_4096\t0x1\n\tuint32_t word1;\n#define lpfc_rq_context_data_size_SHIFT\t16\t\t \n#define lpfc_rq_context_data_size_MASK\t0x0000FFFF\n#define lpfc_rq_context_data_size_WORD\tword1\n#define lpfc_rq_context_hdr_size_SHIFT\t0\t\t \n#define lpfc_rq_context_hdr_size_MASK\t0x0000FFFF\n#define lpfc_rq_context_hdr_size_WORD\tword1\n\tuint32_t word2;\n#define lpfc_rq_context_cq_id_SHIFT\t16\n#define lpfc_rq_context_cq_id_MASK\t0x0000FFFF\n#define lpfc_rq_context_cq_id_WORD\tword2\n#define lpfc_rq_context_buf_size_SHIFT\t0\n#define lpfc_rq_context_buf_size_MASK\t0x0000FFFF\n#define lpfc_rq_context_buf_size_WORD\tword2\n#define lpfc_rq_context_base_cq_SHIFT\t0\t\t \n#define lpfc_rq_context_base_cq_MASK\t0x0000FFFF\n#define lpfc_rq_context_base_cq_WORD\tword2\n\tuint32_t buffer_size;\t\t\t\t \n};\n\nstruct lpfc_mbx_rq_create {\n\tstruct mbox_header header;\n\tunion {\n\t\tstruct {\n\t\t\tuint32_t word0;\n#define lpfc_mbx_rq_create_num_pages_SHIFT\t0\n#define lpfc_mbx_rq_create_num_pages_MASK\t0x0000FFFF\n#define lpfc_mbx_rq_create_num_pages_WORD\tword0\n#define lpfc_mbx_rq_create_dua_SHIFT\t\t16\n#define lpfc_mbx_rq_create_dua_MASK\t\t0x00000001\n#define lpfc_mbx_rq_create_dua_WORD\t\tword0\n#define lpfc_mbx_rq_create_bqu_SHIFT\t\t17\n#define lpfc_mbx_rq_create_bqu_MASK\t\t0x00000001\n#define lpfc_mbx_rq_create_bqu_WORD\t\tword0\n#define lpfc_mbx_rq_create_ulp_num_SHIFT\t24\n#define lpfc_mbx_rq_create_ulp_num_MASK\t\t0x000000FF\n#define lpfc_mbx_rq_create_ulp_num_WORD\t\tword0\n\t\t\tstruct rq_context context;\n\t\t\tstruct dma_address page[LPFC_MAX_RQ_PAGE];\n\t\t} request;\n\t\tstruct {\n\t\t\tuint32_t word0;\n#define lpfc_mbx_rq_create_q_cnt_v2_SHIFT\t16\n#define lpfc_mbx_rq_create_q_cnt_v2_MASK\t0x0000FFFF\n#define lpfc_mbx_rq_create_q_cnt_v2_WORD\tword0\n#define lpfc_mbx_rq_create_q_id_SHIFT\t\t0\n#define lpfc_mbx_rq_create_q_id_MASK\t\t0x0000FFFF\n#define lpfc_mbx_rq_create_q_id_WORD\t\tword0\n\t\t\tuint32_t doorbell_offset;\n\t\t\tuint32_t word2;\n#define lpfc_mbx_rq_create_bar_set_SHIFT\t0\n#define lpfc_mbx_rq_create_bar_set_MASK\t\t0x0000FFFF\n#define lpfc_mbx_rq_create_bar_set_WORD\t\tword2\n#define lpfc_mbx_rq_create_db_format_SHIFT\t16\n#define lpfc_mbx_rq_create_db_format_MASK\t0x0000FFFF\n#define lpfc_mbx_rq_create_db_format_WORD\tword2\n\t\t} response;\n\t} u;\n};\n\nstruct lpfc_mbx_rq_create_v2 {\n\tunion  lpfc_sli4_cfg_shdr cfg_shdr;\n\tunion {\n\t\tstruct {\n\t\t\tuint32_t word0;\n#define lpfc_mbx_rq_create_num_pages_SHIFT\t0\n#define lpfc_mbx_rq_create_num_pages_MASK\t0x0000FFFF\n#define lpfc_mbx_rq_create_num_pages_WORD\tword0\n#define lpfc_mbx_rq_create_rq_cnt_SHIFT\t\t16\n#define lpfc_mbx_rq_create_rq_cnt_MASK\t\t0x000000FF\n#define lpfc_mbx_rq_create_rq_cnt_WORD\t\tword0\n#define lpfc_mbx_rq_create_dua_SHIFT\t\t16\n#define lpfc_mbx_rq_create_dua_MASK\t\t0x00000001\n#define lpfc_mbx_rq_create_dua_WORD\t\tword0\n#define lpfc_mbx_rq_create_bqu_SHIFT\t\t17\n#define lpfc_mbx_rq_create_bqu_MASK\t\t0x00000001\n#define lpfc_mbx_rq_create_bqu_WORD\t\tword0\n#define lpfc_mbx_rq_create_ulp_num_SHIFT\t24\n#define lpfc_mbx_rq_create_ulp_num_MASK\t\t0x000000FF\n#define lpfc_mbx_rq_create_ulp_num_WORD\t\tword0\n#define lpfc_mbx_rq_create_dim_SHIFT\t\t29\n#define lpfc_mbx_rq_create_dim_MASK\t\t0x00000001\n#define lpfc_mbx_rq_create_dim_WORD\t\tword0\n#define lpfc_mbx_rq_create_dfd_SHIFT\t\t30\n#define lpfc_mbx_rq_create_dfd_MASK\t\t0x00000001\n#define lpfc_mbx_rq_create_dfd_WORD\t\tword0\n#define lpfc_mbx_rq_create_dnb_SHIFT\t\t31\n#define lpfc_mbx_rq_create_dnb_MASK\t\t0x00000001\n#define lpfc_mbx_rq_create_dnb_WORD\t\tword0\n\t\t\tstruct rq_context context;\n\t\t\tstruct dma_address page[1];\n\t\t} request;\n\t\tstruct {\n\t\t\tuint32_t word0;\n#define lpfc_mbx_rq_create_q_cnt_v2_SHIFT\t16\n#define lpfc_mbx_rq_create_q_cnt_v2_MASK\t0x0000FFFF\n#define lpfc_mbx_rq_create_q_cnt_v2_WORD\tword0\n#define lpfc_mbx_rq_create_q_id_SHIFT\t\t0\n#define lpfc_mbx_rq_create_q_id_MASK\t\t0x0000FFFF\n#define lpfc_mbx_rq_create_q_id_WORD\t\tword0\n\t\t\tuint32_t doorbell_offset;\n\t\t\tuint32_t word2;\n#define lpfc_mbx_rq_create_bar_set_SHIFT\t0\n#define lpfc_mbx_rq_create_bar_set_MASK\t\t0x0000FFFF\n#define lpfc_mbx_rq_create_bar_set_WORD\t\tword2\n#define lpfc_mbx_rq_create_db_format_SHIFT\t16\n#define lpfc_mbx_rq_create_db_format_MASK\t0x0000FFFF\n#define lpfc_mbx_rq_create_db_format_WORD\tword2\n\t\t} response;\n\t} u;\n};\n\nstruct lpfc_mbx_rq_destroy {\n\tstruct mbox_header header;\n\tunion {\n\t\tstruct {\n\t\t\tuint32_t word0;\n#define lpfc_mbx_rq_destroy_q_id_SHIFT\t0\n#define lpfc_mbx_rq_destroy_q_id_MASK\t0x0000FFFF\n#define lpfc_mbx_rq_destroy_q_id_WORD\tword0\n\t\t} request;\n\t\tstruct {\n\t\t\tuint32_t word0;\n\t\t} response;\n\t} u;\n};\n\nstruct mq_context {\n\tuint32_t word0;\n#define lpfc_mq_context_cq_id_SHIFT\t22 \t \n#define lpfc_mq_context_cq_id_MASK\t0x000003FF\n#define lpfc_mq_context_cq_id_WORD\tword0\n#define lpfc_mq_context_ring_size_SHIFT\t16\n#define lpfc_mq_context_ring_size_MASK\t0x0000000F\n#define lpfc_mq_context_ring_size_WORD\tword0\n#define LPFC_MQ_RING_SIZE_16\t\t0x5\n#define LPFC_MQ_RING_SIZE_32\t\t0x6\n#define LPFC_MQ_RING_SIZE_64\t\t0x7\n#define LPFC_MQ_RING_SIZE_128\t\t0x8\n\tuint32_t word1;\n#define lpfc_mq_context_valid_SHIFT\t31\n#define lpfc_mq_context_valid_MASK\t0x00000001\n#define lpfc_mq_context_valid_WORD\tword1\n\tuint32_t reserved2;\n\tuint32_t reserved3;\n};\n\nstruct lpfc_mbx_mq_create {\n\tstruct mbox_header header;\n\tunion {\n\t\tstruct {\n\t\t\tuint32_t word0;\n#define lpfc_mbx_mq_create_num_pages_SHIFT\t0\n#define lpfc_mbx_mq_create_num_pages_MASK\t0x0000FFFF\n#define lpfc_mbx_mq_create_num_pages_WORD\tword0\n\t\t\tstruct mq_context context;\n\t\t\tstruct dma_address page[LPFC_MAX_MQ_PAGE];\n\t\t} request;\n\t\tstruct {\n\t\t\tuint32_t word0;\n#define lpfc_mbx_mq_create_q_id_SHIFT\t0\n#define lpfc_mbx_mq_create_q_id_MASK\t0x0000FFFF\n#define lpfc_mbx_mq_create_q_id_WORD\tword0\n\t\t} response;\n\t} u;\n};\n\nstruct lpfc_mbx_mq_create_ext {\n\tstruct mbox_header header;\n\tunion {\n\t\tstruct {\n\t\t\tuint32_t word0;\n#define lpfc_mbx_mq_create_ext_num_pages_SHIFT\t0\n#define lpfc_mbx_mq_create_ext_num_pages_MASK\t0x0000FFFF\n#define lpfc_mbx_mq_create_ext_num_pages_WORD\tword0\n#define lpfc_mbx_mq_create_ext_cq_id_SHIFT\t16\t \n#define lpfc_mbx_mq_create_ext_cq_id_MASK\t0x0000FFFF\n#define lpfc_mbx_mq_create_ext_cq_id_WORD\tword0\n\t\t\tuint32_t async_evt_bmap;\n#define lpfc_mbx_mq_create_ext_async_evt_link_SHIFT\tLPFC_TRAILER_CODE_LINK\n#define lpfc_mbx_mq_create_ext_async_evt_link_MASK\t0x00000001\n#define lpfc_mbx_mq_create_ext_async_evt_link_WORD\tasync_evt_bmap\n#define LPFC_EVT_CODE_LINK_NO_LINK\t0x0\n#define LPFC_EVT_CODE_LINK_10_MBIT\t0x1\n#define LPFC_EVT_CODE_LINK_100_MBIT\t0x2\n#define LPFC_EVT_CODE_LINK_1_GBIT\t0x3\n#define LPFC_EVT_CODE_LINK_10_GBIT\t0x4\n#define lpfc_mbx_mq_create_ext_async_evt_fip_SHIFT\tLPFC_TRAILER_CODE_FCOE\n#define lpfc_mbx_mq_create_ext_async_evt_fip_MASK\t0x00000001\n#define lpfc_mbx_mq_create_ext_async_evt_fip_WORD\tasync_evt_bmap\n#define lpfc_mbx_mq_create_ext_async_evt_group5_SHIFT\tLPFC_TRAILER_CODE_GRP5\n#define lpfc_mbx_mq_create_ext_async_evt_group5_MASK\t0x00000001\n#define lpfc_mbx_mq_create_ext_async_evt_group5_WORD\tasync_evt_bmap\n#define lpfc_mbx_mq_create_ext_async_evt_fc_SHIFT\tLPFC_TRAILER_CODE_FC\n#define lpfc_mbx_mq_create_ext_async_evt_fc_MASK\t0x00000001\n#define lpfc_mbx_mq_create_ext_async_evt_fc_WORD\tasync_evt_bmap\n#define LPFC_EVT_CODE_FC_NO_LINK\t0x0\n#define LPFC_EVT_CODE_FC_1_GBAUD\t0x1\n#define LPFC_EVT_CODE_FC_2_GBAUD\t0x2\n#define LPFC_EVT_CODE_FC_4_GBAUD\t0x4\n#define LPFC_EVT_CODE_FC_8_GBAUD\t0x8\n#define LPFC_EVT_CODE_FC_10_GBAUD\t0xA\n#define LPFC_EVT_CODE_FC_16_GBAUD\t0x10\n#define lpfc_mbx_mq_create_ext_async_evt_sli_SHIFT\tLPFC_TRAILER_CODE_SLI\n#define lpfc_mbx_mq_create_ext_async_evt_sli_MASK\t0x00000001\n#define lpfc_mbx_mq_create_ext_async_evt_sli_WORD\tasync_evt_bmap\n\t\t\tstruct mq_context context;\n\t\t\tstruct dma_address page[LPFC_MAX_MQ_PAGE];\n\t\t} request;\n\t\tstruct {\n\t\t\tuint32_t word0;\n#define lpfc_mbx_mq_create_q_id_SHIFT\t0\n#define lpfc_mbx_mq_create_q_id_MASK\t0x0000FFFF\n#define lpfc_mbx_mq_create_q_id_WORD\tword0\n\t\t} response;\n\t} u;\n#define LPFC_ASYNC_EVENT_LINK_STATE\t0x2\n#define LPFC_ASYNC_EVENT_FCF_STATE\t0x4\n#define LPFC_ASYNC_EVENT_GROUP5\t\t0x20\n};\n\nstruct lpfc_mbx_mq_destroy {\n\tstruct mbox_header header;\n\tunion {\n\t\tstruct {\n\t\t\tuint32_t word0;\n#define lpfc_mbx_mq_destroy_q_id_SHIFT\t0\n#define lpfc_mbx_mq_destroy_q_id_MASK\t0x0000FFFF\n#define lpfc_mbx_mq_destroy_q_id_WORD\tword0\n\t\t} request;\n\t\tstruct {\n\t\t\tuint32_t word0;\n\t\t} response;\n\t} u;\n};\n\n \n\n \n#define LPFC_RSC_TYPE_FCOE_VFI\t0x20\n#define LPFC_RSC_TYPE_FCOE_VPI\t0x21\n#define LPFC_RSC_TYPE_FCOE_RPI\t0x22\n#define LPFC_RSC_TYPE_FCOE_XRI\t0x23\n\nstruct lpfc_mbx_get_rsrc_extent_info {\n\tstruct mbox_header header;\n\tunion {\n\t\tstruct {\n\t\t\tuint32_t word4;\n#define lpfc_mbx_get_rsrc_extent_info_type_SHIFT\t0\n#define lpfc_mbx_get_rsrc_extent_info_type_MASK\t\t0x0000FFFF\n#define lpfc_mbx_get_rsrc_extent_info_type_WORD\t\tword4\n\t\t} req;\n\t\tstruct {\n\t\t\tuint32_t word4;\n#define lpfc_mbx_get_rsrc_extent_info_cnt_SHIFT\t\t0\n#define lpfc_mbx_get_rsrc_extent_info_cnt_MASK\t\t0x0000FFFF\n#define lpfc_mbx_get_rsrc_extent_info_cnt_WORD\t\tword4\n#define lpfc_mbx_get_rsrc_extent_info_size_SHIFT\t16\n#define lpfc_mbx_get_rsrc_extent_info_size_MASK\t\t0x0000FFFF\n#define lpfc_mbx_get_rsrc_extent_info_size_WORD\t\tword4\n\t\t} rsp;\n\t} u;\n};\n\nstruct lpfc_mbx_query_fw_config {\n\tstruct mbox_header header;\n\tstruct {\n\t\tuint32_t config_number;\n#define\tLPFC_FC_FCOE\t\t0x00000007\n\t\tuint32_t asic_revision;\n\t\tuint32_t physical_port;\n\t\tuint32_t function_mode;\n#define LPFC_FCOE_INI_MODE\t0x00000040\n#define LPFC_FCOE_TGT_MODE\t0x00000080\n#define LPFC_DUA_MODE\t\t0x00000800\n\t\tuint32_t ulp0_mode;\n#define LPFC_ULP_FCOE_INIT_MODE\t0x00000040\n#define LPFC_ULP_FCOE_TGT_MODE\t0x00000080\n\t\tuint32_t ulp0_nap_words[12];\n\t\tuint32_t ulp1_mode;\n\t\tuint32_t ulp1_nap_words[12];\n\t\tuint32_t function_capabilities;\n\t\tuint32_t cqid_base;\n\t\tuint32_t cqid_tot;\n\t\tuint32_t eqid_base;\n\t\tuint32_t eqid_tot;\n\t\tuint32_t ulp0_nap2_words[2];\n\t\tuint32_t ulp1_nap2_words[2];\n\t} rsp;\n};\n\nstruct lpfc_mbx_set_beacon_config {\n\tstruct mbox_header header;\n\tuint32_t word4;\n#define lpfc_mbx_set_beacon_port_num_SHIFT\t\t0\n#define lpfc_mbx_set_beacon_port_num_MASK\t\t0x0000003F\n#define lpfc_mbx_set_beacon_port_num_WORD\t\tword4\n#define lpfc_mbx_set_beacon_port_type_SHIFT\t\t6\n#define lpfc_mbx_set_beacon_port_type_MASK\t\t0x00000003\n#define lpfc_mbx_set_beacon_port_type_WORD\t\tword4\n#define lpfc_mbx_set_beacon_state_SHIFT\t\t\t8\n#define lpfc_mbx_set_beacon_state_MASK\t\t\t0x000000FF\n#define lpfc_mbx_set_beacon_state_WORD\t\t\tword4\n#define lpfc_mbx_set_beacon_duration_SHIFT\t\t16\n#define lpfc_mbx_set_beacon_duration_MASK\t\t0x000000FF\n#define lpfc_mbx_set_beacon_duration_WORD\t\tword4\n\n \n#define lpfc_mbx_set_beacon_duration_v1_SHIFT\t\t16\n#define lpfc_mbx_set_beacon_duration_v1_MASK\t\t0x0000FFFF\n#define lpfc_mbx_set_beacon_duration_v1_WORD\t\tword4\n\tuint32_t word5;   \n};\n\nstruct lpfc_id_range {\n\tuint32_t word5;\n#define lpfc_mbx_rsrc_id_word4_0_SHIFT\t0\n#define lpfc_mbx_rsrc_id_word4_0_MASK\t0x0000FFFF\n#define lpfc_mbx_rsrc_id_word4_0_WORD\tword5\n#define lpfc_mbx_rsrc_id_word4_1_SHIFT\t16\n#define lpfc_mbx_rsrc_id_word4_1_MASK\t0x0000FFFF\n#define lpfc_mbx_rsrc_id_word4_1_WORD\tword5\n};\n\nstruct lpfc_mbx_set_link_diag_state {\n\tstruct mbox_header header;\n\tunion {\n\t\tstruct {\n\t\t\tuint32_t word0;\n#define lpfc_mbx_set_diag_state_diag_SHIFT\t0\n#define lpfc_mbx_set_diag_state_diag_MASK\t0x00000001\n#define lpfc_mbx_set_diag_state_diag_WORD\tword0\n#define lpfc_mbx_set_diag_state_diag_bit_valid_SHIFT\t2\n#define lpfc_mbx_set_diag_state_diag_bit_valid_MASK\t0x00000001\n#define lpfc_mbx_set_diag_state_diag_bit_valid_WORD\tword0\n#define LPFC_DIAG_STATE_DIAG_BIT_VALID_NO_CHANGE\t0\n#define LPFC_DIAG_STATE_DIAG_BIT_VALID_CHANGE\t\t1\n#define lpfc_mbx_set_diag_state_link_num_SHIFT\t16\n#define lpfc_mbx_set_diag_state_link_num_MASK\t0x0000003F\n#define lpfc_mbx_set_diag_state_link_num_WORD\tword0\n#define lpfc_mbx_set_diag_state_link_type_SHIFT 22\n#define lpfc_mbx_set_diag_state_link_type_MASK\t0x00000003\n#define lpfc_mbx_set_diag_state_link_type_WORD\tword0\n\t\t} req;\n\t\tstruct {\n\t\t\tuint32_t word0;\n\t\t} rsp;\n\t} u;\n};\n\nstruct lpfc_mbx_set_link_diag_loopback {\n\tstruct mbox_header header;\n\tunion {\n\t\tstruct {\n\t\t\tuint32_t word0;\n#define lpfc_mbx_set_diag_lpbk_type_SHIFT\t\t0\n#define lpfc_mbx_set_diag_lpbk_type_MASK\t\t0x00000003\n#define lpfc_mbx_set_diag_lpbk_type_WORD\t\tword0\n#define LPFC_DIAG_LOOPBACK_TYPE_DISABLE\t\t\t0x0\n#define LPFC_DIAG_LOOPBACK_TYPE_INTERNAL\t\t0x1\n#define LPFC_DIAG_LOOPBACK_TYPE_SERDES\t\t\t0x2\n#define LPFC_DIAG_LOOPBACK_TYPE_EXTERNAL_TRUNKED\t0x3\n#define lpfc_mbx_set_diag_lpbk_link_num_SHIFT\t\t16\n#define lpfc_mbx_set_diag_lpbk_link_num_MASK\t\t0x0000003F\n#define lpfc_mbx_set_diag_lpbk_link_num_WORD\t\tword0\n#define lpfc_mbx_set_diag_lpbk_link_type_SHIFT\t\t22\n#define lpfc_mbx_set_diag_lpbk_link_type_MASK\t\t0x00000003\n#define lpfc_mbx_set_diag_lpbk_link_type_WORD\t\tword0\n\t\t} req;\n\t\tstruct {\n\t\t\tuint32_t word0;\n\t\t} rsp;\n\t} u;\n};\n\nstruct lpfc_mbx_run_link_diag_test {\n\tstruct mbox_header header;\n\tunion {\n\t\tstruct {\n\t\t\tuint32_t word0;\n#define lpfc_mbx_run_diag_test_link_num_SHIFT\t16\n#define lpfc_mbx_run_diag_test_link_num_MASK\t0x0000003F\n#define lpfc_mbx_run_diag_test_link_num_WORD\tword0\n#define lpfc_mbx_run_diag_test_link_type_SHIFT\t22\n#define lpfc_mbx_run_diag_test_link_type_MASK\t0x00000003\n#define lpfc_mbx_run_diag_test_link_type_WORD\tword0\n\t\t\tuint32_t word1;\n#define lpfc_mbx_run_diag_test_test_id_SHIFT\t0\n#define lpfc_mbx_run_diag_test_test_id_MASK\t0x0000FFFF\n#define lpfc_mbx_run_diag_test_test_id_WORD\tword1\n#define lpfc_mbx_run_diag_test_loops_SHIFT\t16\n#define lpfc_mbx_run_diag_test_loops_MASK\t0x0000FFFF\n#define lpfc_mbx_run_diag_test_loops_WORD\tword1\n\t\t\tuint32_t word2;\n#define lpfc_mbx_run_diag_test_test_ver_SHIFT\t0\n#define lpfc_mbx_run_diag_test_test_ver_MASK\t0x0000FFFF\n#define lpfc_mbx_run_diag_test_test_ver_WORD\tword2\n#define lpfc_mbx_run_diag_test_err_act_SHIFT\t16\n#define lpfc_mbx_run_diag_test_err_act_MASK\t0x000000FF\n#define lpfc_mbx_run_diag_test_err_act_WORD\tword2\n\t\t} req;\n\t\tstruct {\n\t\t\tuint32_t word0;\n\t\t} rsp;\n\t} u;\n};\n\n \nstruct lpfc_mbx_alloc_rsrc_extents {\n\tstruct mbox_header header;\n\tunion {\n\t\tstruct {\n\t\t\tuint32_t word4;\n#define lpfc_mbx_alloc_rsrc_extents_type_SHIFT\t0\n#define lpfc_mbx_alloc_rsrc_extents_type_MASK\t0x0000FFFF\n#define lpfc_mbx_alloc_rsrc_extents_type_WORD\tword4\n#define lpfc_mbx_alloc_rsrc_extents_cnt_SHIFT\t16\n#define lpfc_mbx_alloc_rsrc_extents_cnt_MASK\t0x0000FFFF\n#define lpfc_mbx_alloc_rsrc_extents_cnt_WORD\tword4\n\t\t} req;\n\t\tstruct {\n\t\t\tuint32_t word4;\n#define lpfc_mbx_rsrc_cnt_SHIFT\t0\n#define lpfc_mbx_rsrc_cnt_MASK\t0x0000FFFF\n#define lpfc_mbx_rsrc_cnt_WORD\tword4\n\t\t\tstruct lpfc_id_range id[53];\n\t\t} rsp;\n\t} u;\n};\n\n \nstruct lpfc_mbx_nembed_rsrc_extent {\n\tunion  lpfc_sli4_cfg_shdr cfg_shdr;\n\tuint32_t word4;\n\tstruct lpfc_id_range id;\n};\n\nstruct lpfc_mbx_dealloc_rsrc_extents {\n\tstruct mbox_header header;\n\tstruct {\n\t\tuint32_t word4;\n#define lpfc_mbx_dealloc_rsrc_extents_type_SHIFT\t0\n#define lpfc_mbx_dealloc_rsrc_extents_type_MASK\t\t0x0000FFFF\n#define lpfc_mbx_dealloc_rsrc_extents_type_WORD\t\tword4\n\t} req;\n\n};\n\n \n\nstruct lpfc_mbx_post_hdr_tmpl {\n\tstruct mbox_header header;\n\tuint32_t word10;\n#define lpfc_mbx_post_hdr_tmpl_rpi_offset_SHIFT  0\n#define lpfc_mbx_post_hdr_tmpl_rpi_offset_MASK   0x0000FFFF\n#define lpfc_mbx_post_hdr_tmpl_rpi_offset_WORD   word10\n#define lpfc_mbx_post_hdr_tmpl_page_cnt_SHIFT   16\n#define lpfc_mbx_post_hdr_tmpl_page_cnt_MASK    0x0000FFFF\n#define lpfc_mbx_post_hdr_tmpl_page_cnt_WORD    word10\n\tuint32_t rpi_paddr_lo;\n\tuint32_t rpi_paddr_hi;\n};\n\nstruct sli4_sge {\t \n\tuint32_t addr_hi;\n\tuint32_t addr_lo;\n\n\tuint32_t word2;\n#define lpfc_sli4_sge_offset_SHIFT\t0\n#define lpfc_sli4_sge_offset_MASK\t0x07FFFFFF\n#define lpfc_sli4_sge_offset_WORD\tword2\n#define lpfc_sli4_sge_type_SHIFT\t27\n#define lpfc_sli4_sge_type_MASK\t\t0x0000000F\n#define lpfc_sli4_sge_type_WORD\t\tword2\n#define LPFC_SGE_TYPE_DATA\t\t0x0\n#define LPFC_SGE_TYPE_DIF\t\t0x4\n#define LPFC_SGE_TYPE_LSP\t\t0x5\n#define LPFC_SGE_TYPE_PEDIF\t\t0x6\n#define LPFC_SGE_TYPE_PESEED\t\t0x7\n#define LPFC_SGE_TYPE_DISEED\t\t0x8\n#define LPFC_SGE_TYPE_ENC\t\t0x9\n#define LPFC_SGE_TYPE_ATM\t\t0xA\n#define LPFC_SGE_TYPE_SKIP\t\t0xC\n#define lpfc_sli4_sge_last_SHIFT\t31  \n#define lpfc_sli4_sge_last_MASK\t\t0x00000001\n#define lpfc_sli4_sge_last_WORD\t\tword2\n\tuint32_t sge_len;\n};\n\nstruct sli4_hybrid_sgl {\n\tstruct list_head list_node;\n\tstruct sli4_sge *dma_sgl;\n\tdma_addr_t dma_phys_sgl;\n};\n\nstruct fcp_cmd_rsp_buf {\n\tstruct list_head list_node;\n\n\t \n\tstruct fcp_cmnd *fcp_cmnd;\n\tstruct fcp_rsp *fcp_rsp;\n\n\t \n\tdma_addr_t fcp_cmd_rsp_dma_handle;\n};\n\nstruct sli4_sge_diseed {\t \n\tuint32_t ref_tag;\n\tuint32_t ref_tag_tran;\n\n\tuint32_t word2;\n#define lpfc_sli4_sge_dif_apptran_SHIFT\t0\n#define lpfc_sli4_sge_dif_apptran_MASK\t0x0000FFFF\n#define lpfc_sli4_sge_dif_apptran_WORD\tword2\n#define lpfc_sli4_sge_dif_af_SHIFT\t24\n#define lpfc_sli4_sge_dif_af_MASK\t0x00000001\n#define lpfc_sli4_sge_dif_af_WORD\tword2\n#define lpfc_sli4_sge_dif_na_SHIFT\t25\n#define lpfc_sli4_sge_dif_na_MASK\t0x00000001\n#define lpfc_sli4_sge_dif_na_WORD\tword2\n#define lpfc_sli4_sge_dif_hi_SHIFT\t26\n#define lpfc_sli4_sge_dif_hi_MASK\t0x00000001\n#define lpfc_sli4_sge_dif_hi_WORD\tword2\n#define lpfc_sli4_sge_dif_type_SHIFT\t27\n#define lpfc_sli4_sge_dif_type_MASK\t0x0000000F\n#define lpfc_sli4_sge_dif_type_WORD\tword2\n#define lpfc_sli4_sge_dif_last_SHIFT\t31  \n#define lpfc_sli4_sge_dif_last_MASK\t0x00000001\n#define lpfc_sli4_sge_dif_last_WORD\tword2\n\tuint32_t word3;\n#define lpfc_sli4_sge_dif_apptag_SHIFT\t0\n#define lpfc_sli4_sge_dif_apptag_MASK\t0x0000FFFF\n#define lpfc_sli4_sge_dif_apptag_WORD\tword3\n#define lpfc_sli4_sge_dif_bs_SHIFT\t16\n#define lpfc_sli4_sge_dif_bs_MASK\t0x00000007\n#define lpfc_sli4_sge_dif_bs_WORD\tword3\n#define lpfc_sli4_sge_dif_ai_SHIFT\t19\n#define lpfc_sli4_sge_dif_ai_MASK\t0x00000001\n#define lpfc_sli4_sge_dif_ai_WORD\tword3\n#define lpfc_sli4_sge_dif_me_SHIFT\t20\n#define lpfc_sli4_sge_dif_me_MASK\t0x00000001\n#define lpfc_sli4_sge_dif_me_WORD\tword3\n#define lpfc_sli4_sge_dif_re_SHIFT\t21\n#define lpfc_sli4_sge_dif_re_MASK\t0x00000001\n#define lpfc_sli4_sge_dif_re_WORD\tword3\n#define lpfc_sli4_sge_dif_ce_SHIFT\t22\n#define lpfc_sli4_sge_dif_ce_MASK\t0x00000001\n#define lpfc_sli4_sge_dif_ce_WORD\tword3\n#define lpfc_sli4_sge_dif_nr_SHIFT\t23\n#define lpfc_sli4_sge_dif_nr_MASK\t0x00000001\n#define lpfc_sli4_sge_dif_nr_WORD\tword3\n#define lpfc_sli4_sge_dif_oprx_SHIFT\t24\n#define lpfc_sli4_sge_dif_oprx_MASK\t0x0000000F\n#define lpfc_sli4_sge_dif_oprx_WORD\tword3\n#define lpfc_sli4_sge_dif_optx_SHIFT\t28\n#define lpfc_sli4_sge_dif_optx_MASK\t0x0000000F\n#define lpfc_sli4_sge_dif_optx_WORD\tword3\n \n};\n\nstruct fcf_record {\n\tuint32_t max_rcv_size;\n\tuint32_t fka_adv_period;\n\tuint32_t fip_priority;\n\tuint32_t word3;\n#define lpfc_fcf_record_mac_0_SHIFT\t\t0\n#define lpfc_fcf_record_mac_0_MASK\t\t0x000000FF\n#define lpfc_fcf_record_mac_0_WORD\t\tword3\n#define lpfc_fcf_record_mac_1_SHIFT\t\t8\n#define lpfc_fcf_record_mac_1_MASK\t\t0x000000FF\n#define lpfc_fcf_record_mac_1_WORD\t\tword3\n#define lpfc_fcf_record_mac_2_SHIFT\t\t16\n#define lpfc_fcf_record_mac_2_MASK\t\t0x000000FF\n#define lpfc_fcf_record_mac_2_WORD\t\tword3\n#define lpfc_fcf_record_mac_3_SHIFT\t\t24\n#define lpfc_fcf_record_mac_3_MASK\t\t0x000000FF\n#define lpfc_fcf_record_mac_3_WORD\t\tword3\n\tuint32_t word4;\n#define lpfc_fcf_record_mac_4_SHIFT\t\t0\n#define lpfc_fcf_record_mac_4_MASK\t\t0x000000FF\n#define lpfc_fcf_record_mac_4_WORD\t\tword4\n#define lpfc_fcf_record_mac_5_SHIFT\t\t8\n#define lpfc_fcf_record_mac_5_MASK\t\t0x000000FF\n#define lpfc_fcf_record_mac_5_WORD\t\tword4\n#define lpfc_fcf_record_fcf_avail_SHIFT\t\t16\n#define lpfc_fcf_record_fcf_avail_MASK\t\t0x000000FF\n#define lpfc_fcf_record_fcf_avail_WORD\t\tword4\n#define lpfc_fcf_record_mac_addr_prov_SHIFT\t24\n#define lpfc_fcf_record_mac_addr_prov_MASK\t0x000000FF\n#define lpfc_fcf_record_mac_addr_prov_WORD\tword4\n#define LPFC_FCF_FPMA           1 \t \n#define LPFC_FCF_SPMA           2        \n\tuint32_t word5;\n#define lpfc_fcf_record_fab_name_0_SHIFT\t0\n#define lpfc_fcf_record_fab_name_0_MASK\t\t0x000000FF\n#define lpfc_fcf_record_fab_name_0_WORD\t\tword5\n#define lpfc_fcf_record_fab_name_1_SHIFT\t8\n#define lpfc_fcf_record_fab_name_1_MASK\t\t0x000000FF\n#define lpfc_fcf_record_fab_name_1_WORD\t\tword5\n#define lpfc_fcf_record_fab_name_2_SHIFT\t16\n#define lpfc_fcf_record_fab_name_2_MASK\t\t0x000000FF\n#define lpfc_fcf_record_fab_name_2_WORD\t\tword5\n#define lpfc_fcf_record_fab_name_3_SHIFT\t24\n#define lpfc_fcf_record_fab_name_3_MASK\t\t0x000000FF\n#define lpfc_fcf_record_fab_name_3_WORD\t\tword5\n\tuint32_t word6;\n#define lpfc_fcf_record_fab_name_4_SHIFT\t0\n#define lpfc_fcf_record_fab_name_4_MASK\t\t0x000000FF\n#define lpfc_fcf_record_fab_name_4_WORD\t\tword6\n#define lpfc_fcf_record_fab_name_5_SHIFT\t8\n#define lpfc_fcf_record_fab_name_5_MASK\t\t0x000000FF\n#define lpfc_fcf_record_fab_name_5_WORD\t\tword6\n#define lpfc_fcf_record_fab_name_6_SHIFT\t16\n#define lpfc_fcf_record_fab_name_6_MASK\t\t0x000000FF\n#define lpfc_fcf_record_fab_name_6_WORD\t\tword6\n#define lpfc_fcf_record_fab_name_7_SHIFT\t24\n#define lpfc_fcf_record_fab_name_7_MASK\t\t0x000000FF\n#define lpfc_fcf_record_fab_name_7_WORD\t\tword6\n\tuint32_t word7;\n#define lpfc_fcf_record_fc_map_0_SHIFT\t\t0\n#define lpfc_fcf_record_fc_map_0_MASK\t\t0x000000FF\n#define lpfc_fcf_record_fc_map_0_WORD\t\tword7\n#define lpfc_fcf_record_fc_map_1_SHIFT\t\t8\n#define lpfc_fcf_record_fc_map_1_MASK\t\t0x000000FF\n#define lpfc_fcf_record_fc_map_1_WORD\t\tword7\n#define lpfc_fcf_record_fc_map_2_SHIFT\t\t16\n#define lpfc_fcf_record_fc_map_2_MASK\t\t0x000000FF\n#define lpfc_fcf_record_fc_map_2_WORD\t\tword7\n#define lpfc_fcf_record_fcf_valid_SHIFT\t\t24\n#define lpfc_fcf_record_fcf_valid_MASK\t\t0x00000001\n#define lpfc_fcf_record_fcf_valid_WORD\t\tword7\n#define lpfc_fcf_record_fcf_fc_SHIFT\t\t25\n#define lpfc_fcf_record_fcf_fc_MASK\t\t0x00000001\n#define lpfc_fcf_record_fcf_fc_WORD\t\tword7\n#define lpfc_fcf_record_fcf_sol_SHIFT\t\t31\n#define lpfc_fcf_record_fcf_sol_MASK\t\t0x00000001\n#define lpfc_fcf_record_fcf_sol_WORD\t\tword7\n\tuint32_t word8;\n#define lpfc_fcf_record_fcf_index_SHIFT\t\t0\n#define lpfc_fcf_record_fcf_index_MASK\t\t0x0000FFFF\n#define lpfc_fcf_record_fcf_index_WORD\t\tword8\n#define lpfc_fcf_record_fcf_state_SHIFT\t\t16\n#define lpfc_fcf_record_fcf_state_MASK\t\t0x0000FFFF\n#define lpfc_fcf_record_fcf_state_WORD\t\tword8\n\tuint8_t vlan_bitmap[512];\n\tuint32_t word137;\n#define lpfc_fcf_record_switch_name_0_SHIFT\t0\n#define lpfc_fcf_record_switch_name_0_MASK\t0x000000FF\n#define lpfc_fcf_record_switch_name_0_WORD\tword137\n#define lpfc_fcf_record_switch_name_1_SHIFT\t8\n#define lpfc_fcf_record_switch_name_1_MASK\t0x000000FF\n#define lpfc_fcf_record_switch_name_1_WORD\tword137\n#define lpfc_fcf_record_switch_name_2_SHIFT\t16\n#define lpfc_fcf_record_switch_name_2_MASK\t0x000000FF\n#define lpfc_fcf_record_switch_name_2_WORD\tword137\n#define lpfc_fcf_record_switch_name_3_SHIFT\t24\n#define lpfc_fcf_record_switch_name_3_MASK\t0x000000FF\n#define lpfc_fcf_record_switch_name_3_WORD\tword137\n\tuint32_t word138;\n#define lpfc_fcf_record_switch_name_4_SHIFT\t0\n#define lpfc_fcf_record_switch_name_4_MASK\t0x000000FF\n#define lpfc_fcf_record_switch_name_4_WORD\tword138\n#define lpfc_fcf_record_switch_name_5_SHIFT\t8\n#define lpfc_fcf_record_switch_name_5_MASK\t0x000000FF\n#define lpfc_fcf_record_switch_name_5_WORD\tword138\n#define lpfc_fcf_record_switch_name_6_SHIFT\t16\n#define lpfc_fcf_record_switch_name_6_MASK\t0x000000FF\n#define lpfc_fcf_record_switch_name_6_WORD\tword138\n#define lpfc_fcf_record_switch_name_7_SHIFT\t24\n#define lpfc_fcf_record_switch_name_7_MASK\t0x000000FF\n#define lpfc_fcf_record_switch_name_7_WORD\tword138\n};\n\nstruct lpfc_mbx_read_fcf_tbl {\n\tunion lpfc_sli4_cfg_shdr cfg_shdr;\n\tunion {\n\t\tstruct {\n\t\t\tuint32_t word10;\n#define lpfc_mbx_read_fcf_tbl_indx_SHIFT\t0\n#define lpfc_mbx_read_fcf_tbl_indx_MASK\t\t0x0000FFFF\n#define lpfc_mbx_read_fcf_tbl_indx_WORD\t\tword10\n\t\t} request;\n\t\tstruct {\n\t\t\tuint32_t eventag;\n\t\t} response;\n\t} u;\n\tuint32_t word11;\n#define lpfc_mbx_read_fcf_tbl_nxt_vindx_SHIFT\t0\n#define lpfc_mbx_read_fcf_tbl_nxt_vindx_MASK\t0x0000FFFF\n#define lpfc_mbx_read_fcf_tbl_nxt_vindx_WORD\tword11\n};\n\nstruct lpfc_mbx_add_fcf_tbl_entry {\n\tunion lpfc_sli4_cfg_shdr cfg_shdr;\n\tuint32_t word10;\n#define lpfc_mbx_add_fcf_tbl_fcfi_SHIFT        0\n#define lpfc_mbx_add_fcf_tbl_fcfi_MASK         0x0000FFFF\n#define lpfc_mbx_add_fcf_tbl_fcfi_WORD         word10\n\tstruct lpfc_mbx_sge fcf_sge;\n};\n\nstruct lpfc_mbx_del_fcf_tbl_entry {\n\tstruct mbox_header header;\n\tuint32_t word10;\n#define lpfc_mbx_del_fcf_tbl_count_SHIFT\t0\n#define lpfc_mbx_del_fcf_tbl_count_MASK\t\t0x0000FFFF\n#define lpfc_mbx_del_fcf_tbl_count_WORD\t\tword10\n#define lpfc_mbx_del_fcf_tbl_index_SHIFT\t16\n#define lpfc_mbx_del_fcf_tbl_index_MASK\t\t0x0000FFFF\n#define lpfc_mbx_del_fcf_tbl_index_WORD\t\tword10\n};\n\nstruct lpfc_mbx_redisc_fcf_tbl {\n\tstruct mbox_header header;\n\tuint32_t word10;\n#define lpfc_mbx_redisc_fcf_count_SHIFT\t\t0\n#define lpfc_mbx_redisc_fcf_count_MASK\t\t0x0000FFFF\n#define lpfc_mbx_redisc_fcf_count_WORD\t\tword10\n\tuint32_t resvd;\n\tuint32_t word12;\n#define lpfc_mbx_redisc_fcf_index_SHIFT\t\t0\n#define lpfc_mbx_redisc_fcf_index_MASK\t\t0x0000FFFF\n#define lpfc_mbx_redisc_fcf_index_WORD\t\tword12\n};\n\n \n#define STATUS_SUCCESS\t\t\t\t\t0x0\n#define STATUS_FAILED \t\t\t\t\t0x1\n#define STATUS_ILLEGAL_REQUEST\t\t\t\t0x2\n#define STATUS_ILLEGAL_FIELD\t\t\t\t0x3\n#define STATUS_INSUFFICIENT_BUFFER \t\t\t0x4\n#define STATUS_UNAUTHORIZED_REQUEST\t\t\t0x5\n#define STATUS_FLASHROM_SAVE_FAILED\t\t\t0x17\n#define STATUS_FLASHROM_RESTORE_FAILED\t\t\t0x18\n#define STATUS_ICCBINDEX_ALLOC_FAILED\t\t\t0x1a\n#define STATUS_IOCTLHANDLE_ALLOC_FAILED \t\t0x1b\n#define STATUS_INVALID_PHY_ADDR_FROM_OSM\t\t0x1c\n#define STATUS_INVALID_PHY_ADDR_LEN_FROM_OSM\t\t0x1d\n#define STATUS_ASSERT_FAILED\t\t\t\t0x1e\n#define STATUS_INVALID_SESSION\t\t\t\t0x1f\n#define STATUS_INVALID_CONNECTION\t\t\t0x20\n#define STATUS_BTL_PATH_EXCEEDS_OSM_LIMIT\t\t0x21\n#define STATUS_BTL_NO_FREE_SLOT_PATH\t\t\t0x24\n#define STATUS_BTL_NO_FREE_SLOT_TGTID\t\t\t0x25\n#define STATUS_OSM_DEVSLOT_NOT_FOUND\t\t\t0x26\n#define STATUS_FLASHROM_READ_FAILED\t\t\t0x27\n#define STATUS_POLL_IOCTL_TIMEOUT\t\t\t0x28\n#define STATUS_ERROR_ACITMAIN\t\t\t\t0x2a\n#define STATUS_REBOOT_REQUIRED\t\t\t\t0x2c\n#define STATUS_FCF_IN_USE\t\t\t\t0x3a\n#define STATUS_FCF_TABLE_EMPTY\t\t\t\t0x43\n\n \n#define ADD_STATUS_OPERATION_ALREADY_ACTIVE\t\t0x67\n#define ADD_STATUS_FW_NOT_SUPPORTED\t\t\t0xEB\n#define ADD_STATUS_INVALID_REQUEST\t\t\t0x4B\n#define ADD_STATUS_INVALID_OBJECT_NAME\t\t\t0xA0\n#define ADD_STATUS_FW_DOWNLOAD_HW_DISABLED              0x58\n\nstruct lpfc_mbx_sli4_config {\n\tstruct mbox_header header;\n};\n\nstruct lpfc_mbx_init_vfi {\n\tuint32_t word1;\n#define lpfc_init_vfi_vr_SHIFT\t\t31\n#define lpfc_init_vfi_vr_MASK\t\t0x00000001\n#define lpfc_init_vfi_vr_WORD\t\tword1\n#define lpfc_init_vfi_vt_SHIFT\t\t30\n#define lpfc_init_vfi_vt_MASK\t\t0x00000001\n#define lpfc_init_vfi_vt_WORD\t\tword1\n#define lpfc_init_vfi_vf_SHIFT\t\t29\n#define lpfc_init_vfi_vf_MASK\t\t0x00000001\n#define lpfc_init_vfi_vf_WORD\t\tword1\n#define lpfc_init_vfi_vp_SHIFT\t\t28\n#define lpfc_init_vfi_vp_MASK\t\t0x00000001\n#define lpfc_init_vfi_vp_WORD\t\tword1\n#define lpfc_init_vfi_vfi_SHIFT\t\t0\n#define lpfc_init_vfi_vfi_MASK\t\t0x0000FFFF\n#define lpfc_init_vfi_vfi_WORD\t\tword1\n\tuint32_t word2;\n#define lpfc_init_vfi_vpi_SHIFT\t\t16\n#define lpfc_init_vfi_vpi_MASK\t\t0x0000FFFF\n#define lpfc_init_vfi_vpi_WORD\t\tword2\n#define lpfc_init_vfi_fcfi_SHIFT\t0\n#define lpfc_init_vfi_fcfi_MASK\t\t0x0000FFFF\n#define lpfc_init_vfi_fcfi_WORD\t\tword2\n\tuint32_t word3;\n#define lpfc_init_vfi_pri_SHIFT\t\t13\n#define lpfc_init_vfi_pri_MASK\t\t0x00000007\n#define lpfc_init_vfi_pri_WORD\t\tword3\n#define lpfc_init_vfi_vf_id_SHIFT\t1\n#define lpfc_init_vfi_vf_id_MASK\t0x00000FFF\n#define lpfc_init_vfi_vf_id_WORD\tword3\n\tuint32_t word4;\n#define lpfc_init_vfi_hop_count_SHIFT\t24\n#define lpfc_init_vfi_hop_count_MASK\t0x000000FF\n#define lpfc_init_vfi_hop_count_WORD\tword4\n};\n#define MBX_VFI_IN_USE\t\t\t0x9F02\n\n\nstruct lpfc_mbx_reg_vfi {\n\tuint32_t word1;\n#define lpfc_reg_vfi_upd_SHIFT\t\t29\n#define lpfc_reg_vfi_upd_MASK\t\t0x00000001\n#define lpfc_reg_vfi_upd_WORD\t\tword1\n#define lpfc_reg_vfi_vp_SHIFT\t\t28\n#define lpfc_reg_vfi_vp_MASK\t\t0x00000001\n#define lpfc_reg_vfi_vp_WORD\t\tword1\n#define lpfc_reg_vfi_vfi_SHIFT\t\t0\n#define lpfc_reg_vfi_vfi_MASK\t\t0x0000FFFF\n#define lpfc_reg_vfi_vfi_WORD\t\tword1\n\tuint32_t word2;\n#define lpfc_reg_vfi_vpi_SHIFT\t\t16\n#define lpfc_reg_vfi_vpi_MASK\t\t0x0000FFFF\n#define lpfc_reg_vfi_vpi_WORD\t\tword2\n#define lpfc_reg_vfi_fcfi_SHIFT\t\t0\n#define lpfc_reg_vfi_fcfi_MASK\t\t0x0000FFFF\n#define lpfc_reg_vfi_fcfi_WORD\t\tword2\n\tuint32_t wwn[2];\n\tstruct ulp_bde64 bde;\n\tuint32_t e_d_tov;\n\tuint32_t r_a_tov;\n\tuint32_t word10;\n#define lpfc_reg_vfi_nport_id_SHIFT\t0\n#define lpfc_reg_vfi_nport_id_MASK\t0x00FFFFFF\n#define lpfc_reg_vfi_nport_id_WORD\tword10\n#define lpfc_reg_vfi_bbcr_SHIFT\t\t27\n#define lpfc_reg_vfi_bbcr_MASK\t\t0x00000001\n#define lpfc_reg_vfi_bbcr_WORD\t\tword10\n#define lpfc_reg_vfi_bbscn_SHIFT\t28\n#define lpfc_reg_vfi_bbscn_MASK\t\t0x0000000F\n#define lpfc_reg_vfi_bbscn_WORD\t\tword10\n};\n\nstruct lpfc_mbx_init_vpi {\n\tuint32_t word1;\n#define lpfc_init_vpi_vfi_SHIFT\t\t16\n#define lpfc_init_vpi_vfi_MASK\t\t0x0000FFFF\n#define lpfc_init_vpi_vfi_WORD\t\tword1\n#define lpfc_init_vpi_vpi_SHIFT\t\t0\n#define lpfc_init_vpi_vpi_MASK\t\t0x0000FFFF\n#define lpfc_init_vpi_vpi_WORD\t\tword1\n};\n\nstruct lpfc_mbx_read_vpi {\n\tuint32_t word1_rsvd;\n\tuint32_t word2;\n#define lpfc_mbx_read_vpi_vnportid_SHIFT\t0\n#define lpfc_mbx_read_vpi_vnportid_MASK\t\t0x00FFFFFF\n#define lpfc_mbx_read_vpi_vnportid_WORD\t\tword2\n\tuint32_t word3_rsvd;\n\tuint32_t word4;\n#define lpfc_mbx_read_vpi_acq_alpa_SHIFT\t0\n#define lpfc_mbx_read_vpi_acq_alpa_MASK\t\t0x000000FF\n#define lpfc_mbx_read_vpi_acq_alpa_WORD\t\tword4\n#define lpfc_mbx_read_vpi_pb_SHIFT\t\t15\n#define lpfc_mbx_read_vpi_pb_MASK\t\t0x00000001\n#define lpfc_mbx_read_vpi_pb_WORD\t\tword4\n#define lpfc_mbx_read_vpi_spec_alpa_SHIFT\t16\n#define lpfc_mbx_read_vpi_spec_alpa_MASK\t0x000000FF\n#define lpfc_mbx_read_vpi_spec_alpa_WORD\tword4\n#define lpfc_mbx_read_vpi_ns_SHIFT\t\t30\n#define lpfc_mbx_read_vpi_ns_MASK\t\t0x00000001\n#define lpfc_mbx_read_vpi_ns_WORD\t\tword4\n#define lpfc_mbx_read_vpi_hl_SHIFT\t\t31\n#define lpfc_mbx_read_vpi_hl_MASK\t\t0x00000001\n#define lpfc_mbx_read_vpi_hl_WORD\t\tword4\n\tuint32_t word5_rsvd;\n\tuint32_t word6;\n#define lpfc_mbx_read_vpi_vpi_SHIFT\t\t0\n#define lpfc_mbx_read_vpi_vpi_MASK\t\t0x0000FFFF\n#define lpfc_mbx_read_vpi_vpi_WORD\t\tword6\n\tuint32_t word7;\n#define lpfc_mbx_read_vpi_mac_0_SHIFT\t\t0\n#define lpfc_mbx_read_vpi_mac_0_MASK\t\t0x000000FF\n#define lpfc_mbx_read_vpi_mac_0_WORD\t\tword7\n#define lpfc_mbx_read_vpi_mac_1_SHIFT\t\t8\n#define lpfc_mbx_read_vpi_mac_1_MASK\t\t0x000000FF\n#define lpfc_mbx_read_vpi_mac_1_WORD\t\tword7\n#define lpfc_mbx_read_vpi_mac_2_SHIFT\t\t16\n#define lpfc_mbx_read_vpi_mac_2_MASK\t\t0x000000FF\n#define lpfc_mbx_read_vpi_mac_2_WORD\t\tword7\n#define lpfc_mbx_read_vpi_mac_3_SHIFT\t\t24\n#define lpfc_mbx_read_vpi_mac_3_MASK\t\t0x000000FF\n#define lpfc_mbx_read_vpi_mac_3_WORD\t\tword7\n\tuint32_t word8;\n#define lpfc_mbx_read_vpi_mac_4_SHIFT\t\t0\n#define lpfc_mbx_read_vpi_mac_4_MASK\t\t0x000000FF\n#define lpfc_mbx_read_vpi_mac_4_WORD\t\tword8\n#define lpfc_mbx_read_vpi_mac_5_SHIFT\t\t8\n#define lpfc_mbx_read_vpi_mac_5_MASK\t\t0x000000FF\n#define lpfc_mbx_read_vpi_mac_5_WORD\t\tword8\n#define lpfc_mbx_read_vpi_vlan_tag_SHIFT\t16\n#define lpfc_mbx_read_vpi_vlan_tag_MASK\t\t0x00000FFF\n#define lpfc_mbx_read_vpi_vlan_tag_WORD\t\tword8\n#define lpfc_mbx_read_vpi_vv_SHIFT\t\t28\n#define lpfc_mbx_read_vpi_vv_MASK\t\t0x0000001\n#define lpfc_mbx_read_vpi_vv_WORD\t\tword8\n};\n\nstruct lpfc_mbx_unreg_vfi {\n\tuint32_t word1_rsvd;\n\tuint32_t word2;\n#define lpfc_unreg_vfi_vfi_SHIFT\t0\n#define lpfc_unreg_vfi_vfi_MASK\t\t0x0000FFFF\n#define lpfc_unreg_vfi_vfi_WORD\t\tword2\n};\n\nstruct lpfc_mbx_resume_rpi {\n\tuint32_t word1;\n#define lpfc_resume_rpi_index_SHIFT\t0\n#define lpfc_resume_rpi_index_MASK\t0x0000FFFF\n#define lpfc_resume_rpi_index_WORD\tword1\n#define lpfc_resume_rpi_ii_SHIFT\t30\n#define lpfc_resume_rpi_ii_MASK\t\t0x00000003\n#define lpfc_resume_rpi_ii_WORD\t\tword1\n#define RESUME_INDEX_RPI\t\t0\n#define RESUME_INDEX_VPI\t\t1\n#define RESUME_INDEX_VFI\t\t2\n#define RESUME_INDEX_FCFI\t\t3\n\tuint32_t event_tag;\n};\n\n#define REG_FCF_INVALID_QID\t0xFFFF\nstruct lpfc_mbx_reg_fcfi {\n\tuint32_t word1;\n#define lpfc_reg_fcfi_info_index_SHIFT\t0\n#define lpfc_reg_fcfi_info_index_MASK\t0x0000FFFF\n#define lpfc_reg_fcfi_info_index_WORD\tword1\n#define lpfc_reg_fcfi_fcfi_SHIFT\t16\n#define lpfc_reg_fcfi_fcfi_MASK\t\t0x0000FFFF\n#define lpfc_reg_fcfi_fcfi_WORD\t\tword1\n\tuint32_t word2;\n#define lpfc_reg_fcfi_rq_id1_SHIFT\t0\n#define lpfc_reg_fcfi_rq_id1_MASK\t0x0000FFFF\n#define lpfc_reg_fcfi_rq_id1_WORD\tword2\n#define lpfc_reg_fcfi_rq_id0_SHIFT\t16\n#define lpfc_reg_fcfi_rq_id0_MASK\t0x0000FFFF\n#define lpfc_reg_fcfi_rq_id0_WORD\tword2\n\tuint32_t word3;\n#define lpfc_reg_fcfi_rq_id3_SHIFT\t0\n#define lpfc_reg_fcfi_rq_id3_MASK\t0x0000FFFF\n#define lpfc_reg_fcfi_rq_id3_WORD\tword3\n#define lpfc_reg_fcfi_rq_id2_SHIFT\t16\n#define lpfc_reg_fcfi_rq_id2_MASK\t0x0000FFFF\n#define lpfc_reg_fcfi_rq_id2_WORD\tword3\n\tuint32_t word4;\n#define lpfc_reg_fcfi_type_match0_SHIFT\t24\n#define lpfc_reg_fcfi_type_match0_MASK\t0x000000FF\n#define lpfc_reg_fcfi_type_match0_WORD\tword4\n#define lpfc_reg_fcfi_type_mask0_SHIFT\t16\n#define lpfc_reg_fcfi_type_mask0_MASK\t0x000000FF\n#define lpfc_reg_fcfi_type_mask0_WORD\tword4\n#define lpfc_reg_fcfi_rctl_match0_SHIFT\t8\n#define lpfc_reg_fcfi_rctl_match0_MASK\t0x000000FF\n#define lpfc_reg_fcfi_rctl_match0_WORD\tword4\n#define lpfc_reg_fcfi_rctl_mask0_SHIFT\t0\n#define lpfc_reg_fcfi_rctl_mask0_MASK\t0x000000FF\n#define lpfc_reg_fcfi_rctl_mask0_WORD\tword4\n\tuint32_t word5;\n#define lpfc_reg_fcfi_type_match1_SHIFT\t24\n#define lpfc_reg_fcfi_type_match1_MASK\t0x000000FF\n#define lpfc_reg_fcfi_type_match1_WORD\tword5\n#define lpfc_reg_fcfi_type_mask1_SHIFT\t16\n#define lpfc_reg_fcfi_type_mask1_MASK\t0x000000FF\n#define lpfc_reg_fcfi_type_mask1_WORD\tword5\n#define lpfc_reg_fcfi_rctl_match1_SHIFT\t8\n#define lpfc_reg_fcfi_rctl_match1_MASK\t0x000000FF\n#define lpfc_reg_fcfi_rctl_match1_WORD\tword5\n#define lpfc_reg_fcfi_rctl_mask1_SHIFT\t0\n#define lpfc_reg_fcfi_rctl_mask1_MASK\t0x000000FF\n#define lpfc_reg_fcfi_rctl_mask1_WORD\tword5\n\tuint32_t word6;\n#define lpfc_reg_fcfi_type_match2_SHIFT\t24\n#define lpfc_reg_fcfi_type_match2_MASK\t0x000000FF\n#define lpfc_reg_fcfi_type_match2_WORD\tword6\n#define lpfc_reg_fcfi_type_mask2_SHIFT\t16\n#define lpfc_reg_fcfi_type_mask2_MASK\t0x000000FF\n#define lpfc_reg_fcfi_type_mask2_WORD\tword6\n#define lpfc_reg_fcfi_rctl_match2_SHIFT\t8\n#define lpfc_reg_fcfi_rctl_match2_MASK\t0x000000FF\n#define lpfc_reg_fcfi_rctl_match2_WORD\tword6\n#define lpfc_reg_fcfi_rctl_mask2_SHIFT\t0\n#define lpfc_reg_fcfi_rctl_mask2_MASK\t0x000000FF\n#define lpfc_reg_fcfi_rctl_mask2_WORD\tword6\n\tuint32_t word7;\n#define lpfc_reg_fcfi_type_match3_SHIFT\t24\n#define lpfc_reg_fcfi_type_match3_MASK\t0x000000FF\n#define lpfc_reg_fcfi_type_match3_WORD\tword7\n#define lpfc_reg_fcfi_type_mask3_SHIFT\t16\n#define lpfc_reg_fcfi_type_mask3_MASK\t0x000000FF\n#define lpfc_reg_fcfi_type_mask3_WORD\tword7\n#define lpfc_reg_fcfi_rctl_match3_SHIFT\t8\n#define lpfc_reg_fcfi_rctl_match3_MASK\t0x000000FF\n#define lpfc_reg_fcfi_rctl_match3_WORD\tword7\n#define lpfc_reg_fcfi_rctl_mask3_SHIFT\t0\n#define lpfc_reg_fcfi_rctl_mask3_MASK\t0x000000FF\n#define lpfc_reg_fcfi_rctl_mask3_WORD\tword7\n\tuint32_t word8;\n#define lpfc_reg_fcfi_mam_SHIFT\t\t13\n#define lpfc_reg_fcfi_mam_MASK\t\t0x00000003\n#define lpfc_reg_fcfi_mam_WORD\t\tword8\n#define LPFC_MAM_BOTH\t\t0\t \n#define LPFC_MAM_SPMA\t\t1\t \n#define LPFC_MAM_FPMA\t\t2\t \n#define lpfc_reg_fcfi_vv_SHIFT\t\t12\n#define lpfc_reg_fcfi_vv_MASK\t\t0x00000001\n#define lpfc_reg_fcfi_vv_WORD\t\tword8\n#define lpfc_reg_fcfi_vlan_tag_SHIFT\t0\n#define lpfc_reg_fcfi_vlan_tag_MASK\t0x00000FFF\n#define lpfc_reg_fcfi_vlan_tag_WORD\tword8\n};\n\nstruct lpfc_mbx_reg_fcfi_mrq {\n\tuint32_t word1;\n#define lpfc_reg_fcfi_mrq_info_index_SHIFT\t0\n#define lpfc_reg_fcfi_mrq_info_index_MASK\t0x0000FFFF\n#define lpfc_reg_fcfi_mrq_info_index_WORD\tword1\n#define lpfc_reg_fcfi_mrq_fcfi_SHIFT\t\t16\n#define lpfc_reg_fcfi_mrq_fcfi_MASK\t\t0x0000FFFF\n#define lpfc_reg_fcfi_mrq_fcfi_WORD\t\tword1\n\tuint32_t word2;\n#define lpfc_reg_fcfi_mrq_rq_id1_SHIFT\t\t0\n#define lpfc_reg_fcfi_mrq_rq_id1_MASK\t\t0x0000FFFF\n#define lpfc_reg_fcfi_mrq_rq_id1_WORD\t\tword2\n#define lpfc_reg_fcfi_mrq_rq_id0_SHIFT\t\t16\n#define lpfc_reg_fcfi_mrq_rq_id0_MASK\t\t0x0000FFFF\n#define lpfc_reg_fcfi_mrq_rq_id0_WORD\t\tword2\n\tuint32_t word3;\n#define lpfc_reg_fcfi_mrq_rq_id3_SHIFT\t\t0\n#define lpfc_reg_fcfi_mrq_rq_id3_MASK\t\t0x0000FFFF\n#define lpfc_reg_fcfi_mrq_rq_id3_WORD\t\tword3\n#define lpfc_reg_fcfi_mrq_rq_id2_SHIFT\t\t16\n#define lpfc_reg_fcfi_mrq_rq_id2_MASK\t\t0x0000FFFF\n#define lpfc_reg_fcfi_mrq_rq_id2_WORD\t\tword3\n\tuint32_t word4;\n#define lpfc_reg_fcfi_mrq_type_match0_SHIFT\t24\n#define lpfc_reg_fcfi_mrq_type_match0_MASK\t0x000000FF\n#define lpfc_reg_fcfi_mrq_type_match0_WORD\tword4\n#define lpfc_reg_fcfi_mrq_type_mask0_SHIFT\t16\n#define lpfc_reg_fcfi_mrq_type_mask0_MASK\t0x000000FF\n#define lpfc_reg_fcfi_mrq_type_mask0_WORD\tword4\n#define lpfc_reg_fcfi_mrq_rctl_match0_SHIFT\t8\n#define lpfc_reg_fcfi_mrq_rctl_match0_MASK\t0x000000FF\n#define lpfc_reg_fcfi_mrq_rctl_match0_WORD\tword4\n#define lpfc_reg_fcfi_mrq_rctl_mask0_SHIFT\t0\n#define lpfc_reg_fcfi_mrq_rctl_mask0_MASK\t0x000000FF\n#define lpfc_reg_fcfi_mrq_rctl_mask0_WORD\tword4\n\tuint32_t word5;\n#define lpfc_reg_fcfi_mrq_type_match1_SHIFT\t24\n#define lpfc_reg_fcfi_mrq_type_match1_MASK\t0x000000FF\n#define lpfc_reg_fcfi_mrq_type_match1_WORD\tword5\n#define lpfc_reg_fcfi_mrq_type_mask1_SHIFT\t16\n#define lpfc_reg_fcfi_mrq_type_mask1_MASK\t0x000000FF\n#define lpfc_reg_fcfi_mrq_type_mask1_WORD\tword5\n#define lpfc_reg_fcfi_mrq_rctl_match1_SHIFT\t8\n#define lpfc_reg_fcfi_mrq_rctl_match1_MASK\t0x000000FF\n#define lpfc_reg_fcfi_mrq_rctl_match1_WORD\tword5\n#define lpfc_reg_fcfi_mrq_rctl_mask1_SHIFT\t0\n#define lpfc_reg_fcfi_mrq_rctl_mask1_MASK\t0x000000FF\n#define lpfc_reg_fcfi_mrq_rctl_mask1_WORD\tword5\n\tuint32_t word6;\n#define lpfc_reg_fcfi_mrq_type_match2_SHIFT\t24\n#define lpfc_reg_fcfi_mrq_type_match2_MASK\t0x000000FF\n#define lpfc_reg_fcfi_mrq_type_match2_WORD\tword6\n#define lpfc_reg_fcfi_mrq_type_mask2_SHIFT\t16\n#define lpfc_reg_fcfi_mrq_type_mask2_MASK\t0x000000FF\n#define lpfc_reg_fcfi_mrq_type_mask2_WORD\tword6\n#define lpfc_reg_fcfi_mrq_rctl_match2_SHIFT\t8\n#define lpfc_reg_fcfi_mrq_rctl_match2_MASK\t0x000000FF\n#define lpfc_reg_fcfi_mrq_rctl_match2_WORD\tword6\n#define lpfc_reg_fcfi_mrq_rctl_mask2_SHIFT\t0\n#define lpfc_reg_fcfi_mrq_rctl_mask2_MASK\t0x000000FF\n#define lpfc_reg_fcfi_mrq_rctl_mask2_WORD\tword6\n\tuint32_t word7;\n#define lpfc_reg_fcfi_mrq_type_match3_SHIFT\t24\n#define lpfc_reg_fcfi_mrq_type_match3_MASK\t0x000000FF\n#define lpfc_reg_fcfi_mrq_type_match3_WORD\tword7\n#define lpfc_reg_fcfi_mrq_type_mask3_SHIFT\t16\n#define lpfc_reg_fcfi_mrq_type_mask3_MASK\t0x000000FF\n#define lpfc_reg_fcfi_mrq_type_mask3_WORD\tword7\n#define lpfc_reg_fcfi_mrq_rctl_match3_SHIFT\t8\n#define lpfc_reg_fcfi_mrq_rctl_match3_MASK\t0x000000FF\n#define lpfc_reg_fcfi_mrq_rctl_match3_WORD\tword7\n#define lpfc_reg_fcfi_mrq_rctl_mask3_SHIFT\t0\n#define lpfc_reg_fcfi_mrq_rctl_mask3_MASK\t0x000000FF\n#define lpfc_reg_fcfi_mrq_rctl_mask3_WORD\tword7\n\tuint32_t word8;\n#define lpfc_reg_fcfi_mrq_ptc7_SHIFT\t\t31\n#define lpfc_reg_fcfi_mrq_ptc7_MASK\t\t0x00000001\n#define lpfc_reg_fcfi_mrq_ptc7_WORD\t\tword8\n#define lpfc_reg_fcfi_mrq_ptc6_SHIFT\t\t30\n#define lpfc_reg_fcfi_mrq_ptc6_MASK\t\t0x00000001\n#define lpfc_reg_fcfi_mrq_ptc6_WORD\t\tword8\n#define lpfc_reg_fcfi_mrq_ptc5_SHIFT\t\t29\n#define lpfc_reg_fcfi_mrq_ptc5_MASK\t\t0x00000001\n#define lpfc_reg_fcfi_mrq_ptc5_WORD\t\tword8\n#define lpfc_reg_fcfi_mrq_ptc4_SHIFT\t\t28\n#define lpfc_reg_fcfi_mrq_ptc4_MASK\t\t0x00000001\n#define lpfc_reg_fcfi_mrq_ptc4_WORD\t\tword8\n#define lpfc_reg_fcfi_mrq_ptc3_SHIFT\t\t27\n#define lpfc_reg_fcfi_mrq_ptc3_MASK\t\t0x00000001\n#define lpfc_reg_fcfi_mrq_ptc3_WORD\t\tword8\n#define lpfc_reg_fcfi_mrq_ptc2_SHIFT\t\t26\n#define lpfc_reg_fcfi_mrq_ptc2_MASK\t\t0x00000001\n#define lpfc_reg_fcfi_mrq_ptc2_WORD\t\tword8\n#define lpfc_reg_fcfi_mrq_ptc1_SHIFT\t\t25\n#define lpfc_reg_fcfi_mrq_ptc1_MASK\t\t0x00000001\n#define lpfc_reg_fcfi_mrq_ptc1_WORD\t\tword8\n#define lpfc_reg_fcfi_mrq_ptc0_SHIFT\t\t24\n#define lpfc_reg_fcfi_mrq_ptc0_MASK\t\t0x00000001\n#define lpfc_reg_fcfi_mrq_ptc0_WORD\t\tword8\n#define lpfc_reg_fcfi_mrq_pt7_SHIFT\t\t23\n#define lpfc_reg_fcfi_mrq_pt7_MASK\t\t0x00000001\n#define lpfc_reg_fcfi_mrq_pt7_WORD\t\tword8\n#define lpfc_reg_fcfi_mrq_pt6_SHIFT\t\t22\n#define lpfc_reg_fcfi_mrq_pt6_MASK\t\t0x00000001\n#define lpfc_reg_fcfi_mrq_pt6_WORD\t\tword8\n#define lpfc_reg_fcfi_mrq_pt5_SHIFT\t\t21\n#define lpfc_reg_fcfi_mrq_pt5_MASK\t\t0x00000001\n#define lpfc_reg_fcfi_mrq_pt5_WORD\t\tword8\n#define lpfc_reg_fcfi_mrq_pt4_SHIFT\t\t20\n#define lpfc_reg_fcfi_mrq_pt4_MASK\t\t0x00000001\n#define lpfc_reg_fcfi_mrq_pt4_WORD\t\tword8\n#define lpfc_reg_fcfi_mrq_pt3_SHIFT\t\t19\n#define lpfc_reg_fcfi_mrq_pt3_MASK\t\t0x00000001\n#define lpfc_reg_fcfi_mrq_pt3_WORD\t\tword8\n#define lpfc_reg_fcfi_mrq_pt2_SHIFT\t\t18\n#define lpfc_reg_fcfi_mrq_pt2_MASK\t\t0x00000001\n#define lpfc_reg_fcfi_mrq_pt2_WORD\t\tword8\n#define lpfc_reg_fcfi_mrq_pt1_SHIFT\t\t17\n#define lpfc_reg_fcfi_mrq_pt1_MASK\t\t0x00000001\n#define lpfc_reg_fcfi_mrq_pt1_WORD\t\tword8\n#define lpfc_reg_fcfi_mrq_pt0_SHIFT\t\t16\n#define lpfc_reg_fcfi_mrq_pt0_MASK\t\t0x00000001\n#define lpfc_reg_fcfi_mrq_pt0_WORD\t\tword8\n#define lpfc_reg_fcfi_mrq_xmv_SHIFT\t\t15\n#define lpfc_reg_fcfi_mrq_xmv_MASK\t\t0x00000001\n#define lpfc_reg_fcfi_mrq_xmv_WORD\t\tword8\n#define lpfc_reg_fcfi_mrq_mode_SHIFT\t\t13\n#define lpfc_reg_fcfi_mrq_mode_MASK\t\t0x00000001\n#define lpfc_reg_fcfi_mrq_mode_WORD\t\tword8\n#define lpfc_reg_fcfi_mrq_vv_SHIFT\t\t12\n#define lpfc_reg_fcfi_mrq_vv_MASK\t\t0x00000001\n#define lpfc_reg_fcfi_mrq_vv_WORD\t\tword8\n#define lpfc_reg_fcfi_mrq_vlan_tag_SHIFT\t0\n#define lpfc_reg_fcfi_mrq_vlan_tag_MASK\t\t0x00000FFF\n#define lpfc_reg_fcfi_mrq_vlan_tag_WORD\t\tword8\n\tuint32_t word9;\n#define lpfc_reg_fcfi_mrq_policy_SHIFT\t\t12\n#define lpfc_reg_fcfi_mrq_policy_MASK\t\t0x0000000F\n#define lpfc_reg_fcfi_mrq_policy_WORD\t\tword9\n#define lpfc_reg_fcfi_mrq_filter_SHIFT\t\t8\n#define lpfc_reg_fcfi_mrq_filter_MASK\t\t0x0000000F\n#define lpfc_reg_fcfi_mrq_filter_WORD\t\tword9\n#define lpfc_reg_fcfi_mrq_npairs_SHIFT\t\t0\n#define lpfc_reg_fcfi_mrq_npairs_MASK\t\t0x000000FF\n#define lpfc_reg_fcfi_mrq_npairs_WORD\t\tword9\n\tuint32_t word10;\n\tuint32_t word11;\n\tuint32_t word12;\n\tuint32_t word13;\n\tuint32_t word14;\n\tuint32_t word15;\n\tuint32_t word16;\n};\n\nstruct lpfc_mbx_unreg_fcfi {\n\tuint32_t word1_rsv;\n\tuint32_t word2;\n#define lpfc_unreg_fcfi_SHIFT\t\t0\n#define lpfc_unreg_fcfi_MASK\t\t0x0000FFFF\n#define lpfc_unreg_fcfi_WORD\t\tword2\n};\n\nstruct lpfc_mbx_read_rev {\n\tuint32_t word1;\n#define lpfc_mbx_rd_rev_sli_lvl_SHIFT  \t\t16\n#define lpfc_mbx_rd_rev_sli_lvl_MASK   \t\t0x0000000F\n#define lpfc_mbx_rd_rev_sli_lvl_WORD   \t\tword1\n#define lpfc_mbx_rd_rev_fcoe_SHIFT\t\t20\n#define lpfc_mbx_rd_rev_fcoe_MASK\t\t0x00000001\n#define lpfc_mbx_rd_rev_fcoe_WORD\t\tword1\n#define lpfc_mbx_rd_rev_cee_ver_SHIFT\t\t21\n#define lpfc_mbx_rd_rev_cee_ver_MASK\t\t0x00000003\n#define lpfc_mbx_rd_rev_cee_ver_WORD\t\tword1\n#define LPFC_PREDCBX_CEE_MODE\t0\n#define LPFC_DCBX_CEE_MODE\t1\n#define lpfc_mbx_rd_rev_vpd_SHIFT\t\t29\n#define lpfc_mbx_rd_rev_vpd_MASK\t\t0x00000001\n#define lpfc_mbx_rd_rev_vpd_WORD\t\tword1\n\tuint32_t first_hw_rev;\n#define LPFC_G7_ASIC_1\t\t\t\t0xd\n\tuint32_t second_hw_rev;\n\tuint32_t word4_rsvd;\n\tuint32_t third_hw_rev;\n\tuint32_t word6;\n#define lpfc_mbx_rd_rev_fcph_low_SHIFT\t\t0\n#define lpfc_mbx_rd_rev_fcph_low_MASK\t\t0x000000FF\n#define lpfc_mbx_rd_rev_fcph_low_WORD\t\tword6\n#define lpfc_mbx_rd_rev_fcph_high_SHIFT\t\t8\n#define lpfc_mbx_rd_rev_fcph_high_MASK\t\t0x000000FF\n#define lpfc_mbx_rd_rev_fcph_high_WORD\t\tword6\n#define lpfc_mbx_rd_rev_ftr_lvl_low_SHIFT\t16\n#define lpfc_mbx_rd_rev_ftr_lvl_low_MASK\t0x000000FF\n#define lpfc_mbx_rd_rev_ftr_lvl_low_WORD\tword6\n#define lpfc_mbx_rd_rev_ftr_lvl_high_SHIFT\t24\n#define lpfc_mbx_rd_rev_ftr_lvl_high_MASK\t0x000000FF\n#define lpfc_mbx_rd_rev_ftr_lvl_high_WORD\tword6\n\tuint32_t word7_rsvd;\n\tuint32_t fw_id_rev;\n\tuint8_t  fw_name[16];\n\tuint32_t ulp_fw_id_rev;\n\tuint8_t  ulp_fw_name[16];\n\tuint32_t word18_47_rsvd[30];\n\tuint32_t word48;\n#define lpfc_mbx_rd_rev_avail_len_SHIFT\t\t0\n#define lpfc_mbx_rd_rev_avail_len_MASK\t\t0x00FFFFFF\n#define lpfc_mbx_rd_rev_avail_len_WORD\t\tword48\n\tuint32_t vpd_paddr_low;\n\tuint32_t vpd_paddr_high;\n\tuint32_t avail_vpd_len;\n\tuint32_t rsvd_52_63[12];\n};\n\nstruct lpfc_mbx_read_config {\n\tuint32_t word1;\n#define lpfc_mbx_rd_conf_extnts_inuse_SHIFT\t31\n#define lpfc_mbx_rd_conf_extnts_inuse_MASK\t0x00000001\n#define lpfc_mbx_rd_conf_extnts_inuse_WORD\tword1\n#define lpfc_mbx_rd_conf_fawwpn_SHIFT\t\t30\n#define lpfc_mbx_rd_conf_fawwpn_MASK\t\t0x00000001\n#define lpfc_mbx_rd_conf_fawwpn_WORD\t\tword1\n#define lpfc_mbx_rd_conf_wcs_SHIFT\t\t28\t \n#define lpfc_mbx_rd_conf_wcs_MASK\t\t0x00000001\n#define lpfc_mbx_rd_conf_wcs_WORD\t\tword1\n#define lpfc_mbx_rd_conf_acs_SHIFT\t\t27\t \n#define lpfc_mbx_rd_conf_acs_MASK\t\t0x00000001\n#define lpfc_mbx_rd_conf_acs_WORD\t\tword1\n\tuint32_t word2;\n#define lpfc_mbx_rd_conf_lnk_numb_SHIFT\t\t0\n#define lpfc_mbx_rd_conf_lnk_numb_MASK\t\t0x0000003F\n#define lpfc_mbx_rd_conf_lnk_numb_WORD\t\tword2\n#define lpfc_mbx_rd_conf_lnk_type_SHIFT\t\t6\n#define lpfc_mbx_rd_conf_lnk_type_MASK\t\t0x00000003\n#define lpfc_mbx_rd_conf_lnk_type_WORD\t\tword2\n#define LPFC_LNK_TYPE_GE\t0\n#define LPFC_LNK_TYPE_FC\t1\n#define lpfc_mbx_rd_conf_lnk_ldv_SHIFT\t\t8\n#define lpfc_mbx_rd_conf_lnk_ldv_MASK\t\t0x00000001\n#define lpfc_mbx_rd_conf_lnk_ldv_WORD\t\tword2\n#define lpfc_mbx_rd_conf_trunk_SHIFT\t\t12\n#define lpfc_mbx_rd_conf_trunk_MASK\t\t0x0000000F\n#define lpfc_mbx_rd_conf_trunk_WORD\t\tword2\n#define lpfc_mbx_rd_conf_pt_SHIFT\t\t20\n#define lpfc_mbx_rd_conf_pt_MASK\t\t0x00000003\n#define lpfc_mbx_rd_conf_pt_WORD\t\tword2\n#define lpfc_mbx_rd_conf_tf_SHIFT\t\t22\n#define lpfc_mbx_rd_conf_tf_MASK\t\t0x00000001\n#define lpfc_mbx_rd_conf_tf_WORD\t\tword2\n#define lpfc_mbx_rd_conf_ptv_SHIFT\t\t23\n#define lpfc_mbx_rd_conf_ptv_MASK\t\t0x00000001\n#define lpfc_mbx_rd_conf_ptv_WORD\t\tword2\n#define lpfc_mbx_rd_conf_topology_SHIFT\t\t24\n#define lpfc_mbx_rd_conf_topology_MASK\t\t0x000000FF\n#define lpfc_mbx_rd_conf_topology_WORD\t\tword2\n\tuint32_t rsvd_3;\n\tuint32_t word4;\n#define lpfc_mbx_rd_conf_e_d_tov_SHIFT\t\t0\n#define lpfc_mbx_rd_conf_e_d_tov_MASK\t\t0x0000FFFF\n#define lpfc_mbx_rd_conf_e_d_tov_WORD\t\tword4\n\tuint32_t rsvd_5;\n\tuint32_t word6;\n#define lpfc_mbx_rd_conf_r_a_tov_SHIFT\t\t0\n#define lpfc_mbx_rd_conf_r_a_tov_MASK\t\t0x0000FFFF\n#define lpfc_mbx_rd_conf_r_a_tov_WORD\t\tword6\n#define lpfc_mbx_rd_conf_link_speed_SHIFT\t16\n#define lpfc_mbx_rd_conf_link_speed_MASK\t0x0000FFFF\n#define lpfc_mbx_rd_conf_link_speed_WORD\tword6\n\tuint32_t rsvd_7;\n\tuint32_t word8;\n#define lpfc_mbx_rd_conf_bbscn_min_SHIFT\t0\n#define lpfc_mbx_rd_conf_bbscn_min_MASK\t\t0x0000000F\n#define lpfc_mbx_rd_conf_bbscn_min_WORD\t\tword8\n#define lpfc_mbx_rd_conf_bbscn_max_SHIFT\t4\n#define lpfc_mbx_rd_conf_bbscn_max_MASK\t\t0x0000000F\n#define lpfc_mbx_rd_conf_bbscn_max_WORD\t\tword8\n#define lpfc_mbx_rd_conf_bbscn_def_SHIFT\t8\n#define lpfc_mbx_rd_conf_bbscn_def_MASK\t\t0x0000000F\n#define lpfc_mbx_rd_conf_bbscn_def_WORD\t\tword8\n\tuint32_t word9;\n#define lpfc_mbx_rd_conf_lmt_SHIFT\t\t0\n#define lpfc_mbx_rd_conf_lmt_MASK\t\t0x0000FFFF\n#define lpfc_mbx_rd_conf_lmt_WORD\t\tword9\n\tuint32_t rsvd_10;\n\tuint32_t rsvd_11;\n\tuint32_t word12;\n#define lpfc_mbx_rd_conf_xri_base_SHIFT\t\t0\n#define lpfc_mbx_rd_conf_xri_base_MASK\t\t0x0000FFFF\n#define lpfc_mbx_rd_conf_xri_base_WORD\t\tword12\n#define lpfc_mbx_rd_conf_xri_count_SHIFT\t16\n#define lpfc_mbx_rd_conf_xri_count_MASK\t\t0x0000FFFF\n#define lpfc_mbx_rd_conf_xri_count_WORD\t\tword12\n\tuint32_t word13;\n#define lpfc_mbx_rd_conf_rpi_base_SHIFT\t\t0\n#define lpfc_mbx_rd_conf_rpi_base_MASK\t\t0x0000FFFF\n#define lpfc_mbx_rd_conf_rpi_base_WORD\t\tword13\n#define lpfc_mbx_rd_conf_rpi_count_SHIFT\t16\n#define lpfc_mbx_rd_conf_rpi_count_MASK\t\t0x0000FFFF\n#define lpfc_mbx_rd_conf_rpi_count_WORD\t\tword13\n\tuint32_t word14;\n#define lpfc_mbx_rd_conf_vpi_base_SHIFT\t\t0\n#define lpfc_mbx_rd_conf_vpi_base_MASK\t\t0x0000FFFF\n#define lpfc_mbx_rd_conf_vpi_base_WORD\t\tword14\n#define lpfc_mbx_rd_conf_vpi_count_SHIFT\t16\n#define lpfc_mbx_rd_conf_vpi_count_MASK\t\t0x0000FFFF\n#define lpfc_mbx_rd_conf_vpi_count_WORD\t\tword14\n\tuint32_t word15;\n#define lpfc_mbx_rd_conf_vfi_base_SHIFT         0\n#define lpfc_mbx_rd_conf_vfi_base_MASK          0x0000FFFF\n#define lpfc_mbx_rd_conf_vfi_base_WORD          word15\n#define lpfc_mbx_rd_conf_vfi_count_SHIFT        16\n#define lpfc_mbx_rd_conf_vfi_count_MASK         0x0000FFFF\n#define lpfc_mbx_rd_conf_vfi_count_WORD         word15\n\tuint32_t word16;\n#define lpfc_mbx_rd_conf_fcfi_count_SHIFT\t16\n#define lpfc_mbx_rd_conf_fcfi_count_MASK\t0x0000FFFF\n#define lpfc_mbx_rd_conf_fcfi_count_WORD\tword16\n\tuint32_t word17;\n#define lpfc_mbx_rd_conf_rq_count_SHIFT\t\t0\n#define lpfc_mbx_rd_conf_rq_count_MASK\t\t0x0000FFFF\n#define lpfc_mbx_rd_conf_rq_count_WORD\t\tword17\n#define lpfc_mbx_rd_conf_eq_count_SHIFT\t\t16\n#define lpfc_mbx_rd_conf_eq_count_MASK\t\t0x0000FFFF\n#define lpfc_mbx_rd_conf_eq_count_WORD\t\tword17\n\tuint32_t word18;\n#define lpfc_mbx_rd_conf_wq_count_SHIFT\t\t0\n#define lpfc_mbx_rd_conf_wq_count_MASK\t\t0x0000FFFF\n#define lpfc_mbx_rd_conf_wq_count_WORD\t\tword18\n#define lpfc_mbx_rd_conf_cq_count_SHIFT\t\t16\n#define lpfc_mbx_rd_conf_cq_count_MASK\t\t0x0000FFFF\n#define lpfc_mbx_rd_conf_cq_count_WORD\t\tword18\n};\n\nstruct lpfc_mbx_request_features {\n\tuint32_t word1;\n#define lpfc_mbx_rq_ftr_qry_SHIFT\t\t0\n#define lpfc_mbx_rq_ftr_qry_MASK\t\t0x00000001\n#define lpfc_mbx_rq_ftr_qry_WORD\t\tword1\n\tuint32_t word2;\n#define lpfc_mbx_rq_ftr_rq_iaab_SHIFT\t\t0\n#define lpfc_mbx_rq_ftr_rq_iaab_MASK\t\t0x00000001\n#define lpfc_mbx_rq_ftr_rq_iaab_WORD\t\tword2\n#define lpfc_mbx_rq_ftr_rq_npiv_SHIFT\t\t1\n#define lpfc_mbx_rq_ftr_rq_npiv_MASK\t\t0x00000001\n#define lpfc_mbx_rq_ftr_rq_npiv_WORD\t\tword2\n#define lpfc_mbx_rq_ftr_rq_dif_SHIFT\t\t2\n#define lpfc_mbx_rq_ftr_rq_dif_MASK\t\t0x00000001\n#define lpfc_mbx_rq_ftr_rq_dif_WORD\t\tword2\n#define lpfc_mbx_rq_ftr_rq_vf_SHIFT\t\t3\n#define lpfc_mbx_rq_ftr_rq_vf_MASK\t\t0x00000001\n#define lpfc_mbx_rq_ftr_rq_vf_WORD\t\tword2\n#define lpfc_mbx_rq_ftr_rq_fcpi_SHIFT\t\t4\n#define lpfc_mbx_rq_ftr_rq_fcpi_MASK\t\t0x00000001\n#define lpfc_mbx_rq_ftr_rq_fcpi_WORD\t\tword2\n#define lpfc_mbx_rq_ftr_rq_fcpt_SHIFT\t\t5\n#define lpfc_mbx_rq_ftr_rq_fcpt_MASK\t\t0x00000001\n#define lpfc_mbx_rq_ftr_rq_fcpt_WORD\t\tword2\n#define lpfc_mbx_rq_ftr_rq_fcpc_SHIFT\t\t6\n#define lpfc_mbx_rq_ftr_rq_fcpc_MASK\t\t0x00000001\n#define lpfc_mbx_rq_ftr_rq_fcpc_WORD\t\tword2\n#define lpfc_mbx_rq_ftr_rq_ifip_SHIFT\t\t7\n#define lpfc_mbx_rq_ftr_rq_ifip_MASK\t\t0x00000001\n#define lpfc_mbx_rq_ftr_rq_ifip_WORD\t\tword2\n#define lpfc_mbx_rq_ftr_rq_iaar_SHIFT\t\t9\n#define lpfc_mbx_rq_ftr_rq_iaar_MASK\t\t0x00000001\n#define lpfc_mbx_rq_ftr_rq_iaar_WORD\t\tword2\n#define lpfc_mbx_rq_ftr_rq_perfh_SHIFT\t\t11\n#define lpfc_mbx_rq_ftr_rq_perfh_MASK\t\t0x00000001\n#define lpfc_mbx_rq_ftr_rq_perfh_WORD\t\tword2\n#define lpfc_mbx_rq_ftr_rq_mrqp_SHIFT\t\t16\n#define lpfc_mbx_rq_ftr_rq_mrqp_MASK\t\t0x00000001\n#define lpfc_mbx_rq_ftr_rq_mrqp_WORD\t\tword2\n#define lpfc_mbx_rq_ftr_rq_ashdr_SHIFT          17\n#define lpfc_mbx_rq_ftr_rq_ashdr_MASK           0x00000001\n#define lpfc_mbx_rq_ftr_rq_ashdr_WORD           word2\n\tuint32_t word3;\n#define lpfc_mbx_rq_ftr_rsp_iaab_SHIFT\t\t0\n#define lpfc_mbx_rq_ftr_rsp_iaab_MASK\t\t0x00000001\n#define lpfc_mbx_rq_ftr_rsp_iaab_WORD\t\tword3\n#define lpfc_mbx_rq_ftr_rsp_npiv_SHIFT\t\t1\n#define lpfc_mbx_rq_ftr_rsp_npiv_MASK\t\t0x00000001\n#define lpfc_mbx_rq_ftr_rsp_npiv_WORD\t\tword3\n#define lpfc_mbx_rq_ftr_rsp_dif_SHIFT\t\t2\n#define lpfc_mbx_rq_ftr_rsp_dif_MASK\t\t0x00000001\n#define lpfc_mbx_rq_ftr_rsp_dif_WORD\t\tword3\n#define lpfc_mbx_rq_ftr_rsp_vf_SHIFT\t\t3\n#define lpfc_mbx_rq_ftr_rsp_vf__MASK\t\t0x00000001\n#define lpfc_mbx_rq_ftr_rsp_vf_WORD\t\tword3\n#define lpfc_mbx_rq_ftr_rsp_fcpi_SHIFT\t\t4\n#define lpfc_mbx_rq_ftr_rsp_fcpi_MASK\t\t0x00000001\n#define lpfc_mbx_rq_ftr_rsp_fcpi_WORD\t\tword3\n#define lpfc_mbx_rq_ftr_rsp_fcpt_SHIFT\t\t5\n#define lpfc_mbx_rq_ftr_rsp_fcpt_MASK\t\t0x00000001\n#define lpfc_mbx_rq_ftr_rsp_fcpt_WORD\t\tword3\n#define lpfc_mbx_rq_ftr_rsp_fcpc_SHIFT\t\t6\n#define lpfc_mbx_rq_ftr_rsp_fcpc_MASK\t\t0x00000001\n#define lpfc_mbx_rq_ftr_rsp_fcpc_WORD\t\tword3\n#define lpfc_mbx_rq_ftr_rsp_ifip_SHIFT\t\t7\n#define lpfc_mbx_rq_ftr_rsp_ifip_MASK\t\t0x00000001\n#define lpfc_mbx_rq_ftr_rsp_ifip_WORD\t\tword3\n#define lpfc_mbx_rq_ftr_rsp_perfh_SHIFT\t\t11\n#define lpfc_mbx_rq_ftr_rsp_perfh_MASK\t\t0x00000001\n#define lpfc_mbx_rq_ftr_rsp_perfh_WORD\t\tword3\n#define lpfc_mbx_rq_ftr_rsp_mrqp_SHIFT\t\t16\n#define lpfc_mbx_rq_ftr_rsp_mrqp_MASK\t\t0x00000001\n#define lpfc_mbx_rq_ftr_rsp_mrqp_WORD\t\tword3\n#define lpfc_mbx_rq_ftr_rsp_ashdr_SHIFT         17\n#define lpfc_mbx_rq_ftr_rsp_ashdr_MASK          0x00000001\n#define lpfc_mbx_rq_ftr_rsp_ashdr_WORD          word3\n};\n\nstruct lpfc_mbx_memory_dump_type3 {\n\tuint32_t word1;\n#define lpfc_mbx_memory_dump_type3_type_SHIFT    0\n#define lpfc_mbx_memory_dump_type3_type_MASK     0x0000000f\n#define lpfc_mbx_memory_dump_type3_type_WORD     word1\n#define lpfc_mbx_memory_dump_type3_link_SHIFT    24\n#define lpfc_mbx_memory_dump_type3_link_MASK     0x000000ff\n#define lpfc_mbx_memory_dump_type3_link_WORD     word1\n\tuint32_t word2;\n#define lpfc_mbx_memory_dump_type3_page_no_SHIFT  0\n#define lpfc_mbx_memory_dump_type3_page_no_MASK   0x0000ffff\n#define lpfc_mbx_memory_dump_type3_page_no_WORD   word2\n#define lpfc_mbx_memory_dump_type3_offset_SHIFT   16\n#define lpfc_mbx_memory_dump_type3_offset_MASK    0x0000ffff\n#define lpfc_mbx_memory_dump_type3_offset_WORD    word2\n\tuint32_t word3;\n#define lpfc_mbx_memory_dump_type3_length_SHIFT  0\n#define lpfc_mbx_memory_dump_type3_length_MASK   0x00ffffff\n#define lpfc_mbx_memory_dump_type3_length_WORD   word3\n\tuint32_t addr_lo;\n\tuint32_t addr_hi;\n\tuint32_t return_len;\n};\n\n#define DMP_PAGE_A0             0xa0\n#define DMP_PAGE_A2             0xa2\n#define DMP_SFF_PAGE_A0_SIZE\t256\n#define DMP_SFF_PAGE_A2_SIZE\t256\n\n#define SFP_WAVELENGTH_LC1310\t1310\n#define SFP_WAVELENGTH_LL1550\t1550\n\n\n \n#define  SFF_PG0_CONNECTOR_UNKNOWN    0x00    \n#define  SFF_PG0_CONNECTOR_SC         0x01    \n#define  SFF_PG0_CONNECTOR_FC_COPPER1 0x02    \n#define  SFF_PG0_CONNECTOR_FC_COPPER2 0x03    \n#define  SFF_PG0_CONNECTOR_BNC        0x04    \n#define  SFF_PG0_CONNECTOR__FC_COAX   0x05    \n#define  SFF_PG0_CONNECTOR_FIBERJACK  0x06    \n#define  SFF_PG0_CONNECTOR_LC         0x07    \n#define  SFF_PG0_CONNECTOR_MT         0x08    \n#define  SFF_PG0_CONNECTOR_MU         0x09    \n#define  SFF_PG0_CONNECTOR_SF         0x0A    \n#define  SFF_PG0_CONNECTOR_OPTICAL_PIGTAIL 0x0B  \n#define  SFF_PG0_CONNECTOR_OPTICAL_PARALLEL 0x0C  \n#define  SFF_PG0_CONNECTOR_HSSDC_II   0x20    \n#define  SFF_PG0_CONNECTOR_COPPER_PIGTAIL 0x21  \n#define  SFF_PG0_CONNECTOR_RJ45       0x22   \n\n \n\n#define SSF_IDENTIFIER\t\t\t0\n#define SSF_EXT_IDENTIFIER\t\t1\n#define SSF_CONNECTOR\t\t\t2\n#define SSF_TRANSCEIVER_CODE_B0\t\t3\n#define SSF_TRANSCEIVER_CODE_B1\t\t4\n#define SSF_TRANSCEIVER_CODE_B2\t\t5\n#define SSF_TRANSCEIVER_CODE_B3\t\t6\n#define SSF_TRANSCEIVER_CODE_B4\t\t7\n#define SSF_TRANSCEIVER_CODE_B5\t\t8\n#define SSF_TRANSCEIVER_CODE_B6\t\t9\n#define SSF_TRANSCEIVER_CODE_B7\t\t10\n#define SSF_ENCODING\t\t\t11\n#define SSF_BR_NOMINAL\t\t\t12\n#define SSF_RATE_IDENTIFIER\t\t13\n#define SSF_LENGTH_9UM_KM\t\t14\n#define SSF_LENGTH_9UM\t\t\t15\n#define SSF_LENGTH_50UM_OM2\t\t16\n#define SSF_LENGTH_62UM_OM1\t\t17\n#define SFF_LENGTH_COPPER\t\t18\n#define SSF_LENGTH_50UM_OM3\t\t19\n#define SSF_VENDOR_NAME\t\t\t20\n#define SSF_TRANSCEIVER2\t\t36\n#define SSF_VENDOR_OUI\t\t\t37\n#define SSF_VENDOR_PN\t\t\t40\n#define SSF_VENDOR_REV\t\t\t56\n#define SSF_WAVELENGTH_B1\t\t60\n#define SSF_WAVELENGTH_B0\t\t61\n#define SSF_CC_BASE\t\t\t63\n#define SSF_OPTIONS_B1\t\t\t64\n#define SSF_OPTIONS_B0\t\t\t65\n#define SSF_BR_MAX\t\t\t66\n#define SSF_BR_MIN\t\t\t67\n#define SSF_VENDOR_SN\t\t\t68\n#define SSF_DATE_CODE\t\t\t84\n#define SSF_MONITORING_TYPEDIAGNOSTIC\t92\n#define SSF_ENHANCED_OPTIONS\t\t93\n#define SFF_8472_COMPLIANCE\t\t94\n#define SSF_CC_EXT\t\t\t95\n#define SSF_A0_VENDOR_SPECIFIC\t\t96\n\n \n\n#define SSF_TEMP_HIGH_ALARM\t\t0\n#define SSF_TEMP_LOW_ALARM\t\t2\n#define SSF_TEMP_HIGH_WARNING\t\t4\n#define SSF_TEMP_LOW_WARNING\t\t6\n#define SSF_VOLTAGE_HIGH_ALARM\t\t8\n#define SSF_VOLTAGE_LOW_ALARM\t\t10\n#define SSF_VOLTAGE_HIGH_WARNING\t12\n#define SSF_VOLTAGE_LOW_WARNING\t\t14\n#define SSF_BIAS_HIGH_ALARM\t\t16\n#define SSF_BIAS_LOW_ALARM\t\t18\n#define SSF_BIAS_HIGH_WARNING\t\t20\n#define SSF_BIAS_LOW_WARNING\t\t22\n#define SSF_TXPOWER_HIGH_ALARM\t\t24\n#define SSF_TXPOWER_LOW_ALARM\t\t26\n#define SSF_TXPOWER_HIGH_WARNING\t28\n#define SSF_TXPOWER_LOW_WARNING\t\t30\n#define SSF_RXPOWER_HIGH_ALARM\t\t32\n#define SSF_RXPOWER_LOW_ALARM\t\t34\n#define SSF_RXPOWER_HIGH_WARNING\t36\n#define SSF_RXPOWER_LOW_WARNING\t\t38\n#define SSF_EXT_CAL_CONSTANTS\t\t56\n#define SSF_CC_DMI\t\t\t95\n#define SFF_TEMPERATURE_B1\t\t96\n#define SFF_TEMPERATURE_B0\t\t97\n#define SFF_VCC_B1\t\t\t98\n#define SFF_VCC_B0\t\t\t99\n#define SFF_TX_BIAS_CURRENT_B1\t\t100\n#define SFF_TX_BIAS_CURRENT_B0\t\t101\n#define SFF_TXPOWER_B1\t\t\t102\n#define SFF_TXPOWER_B0\t\t\t103\n#define SFF_RXPOWER_B1\t\t\t104\n#define SFF_RXPOWER_B0\t\t\t105\n#define SSF_STATUS_CONTROL\t\t110\n#define SSF_ALARM_FLAGS\t\t\t112\n#define SSF_WARNING_FLAGS\t\t116\n#define SSF_EXT_TATUS_CONTROL_B1\t118\n#define SSF_EXT_TATUS_CONTROL_B0\t119\n#define SSF_A2_VENDOR_SPECIFIC\t\t120\n#define SSF_USER_EEPROM\t\t\t128\n#define SSF_VENDOR_CONTROL\t\t148\n\n\n \n\nstruct sff_trasnceiver_codes_byte0 {\n\tuint8_t inifiband:4;\n\tuint8_t teng_ethernet:4;\n};\n\nstruct sff_trasnceiver_codes_byte1 {\n\tuint8_t  sonet:6;\n\tuint8_t  escon:2;\n};\n\nstruct sff_trasnceiver_codes_byte2 {\n\tuint8_t  soNet:8;\n};\n\nstruct sff_trasnceiver_codes_byte3 {\n\tuint8_t ethernet:8;\n};\n\nstruct sff_trasnceiver_codes_byte4 {\n\tuint8_t fc_el_lo:1;\n\tuint8_t fc_lw_laser:1;\n\tuint8_t fc_sw_laser:1;\n\tuint8_t fc_md_distance:1;\n\tuint8_t fc_lg_distance:1;\n\tuint8_t fc_int_distance:1;\n\tuint8_t fc_short_distance:1;\n\tuint8_t fc_vld_distance:1;\n};\n\nstruct sff_trasnceiver_codes_byte5 {\n\tuint8_t reserved1:1;\n\tuint8_t reserved2:1;\n\tuint8_t fc_sfp_active:1;   \n\tuint8_t fc_sfp_passive:1;  \n\tuint8_t fc_lw_laser:1;      \n\tuint8_t fc_sw_laser_sl:1;\n\tuint8_t fc_sw_laser_sn:1;\n\tuint8_t fc_el_hi:1;         \n};\n\nstruct sff_trasnceiver_codes_byte6 {\n\tuint8_t fc_tm_sm:1;       \n\tuint8_t reserved:1;\n\tuint8_t fc_tm_m6:1;        \n\tuint8_t fc_tm_tv:1;       \n\tuint8_t fc_tm_mi:1;       \n\tuint8_t fc_tm_tp:1;       \n\tuint8_t fc_tm_tw:1;       \n};\n\nstruct sff_trasnceiver_codes_byte7 {\n\tuint8_t fc_sp_100MB:1;    \n\tuint8_t speed_chk_ecc:1;\n\tuint8_t fc_sp_200mb:1;    \n\tuint8_t fc_sp_3200MB:1;   \n\tuint8_t fc_sp_400MB:1;    \n\tuint8_t fc_sp_1600MB:1;   \n\tuint8_t fc_sp_800MB:1;    \n\tuint8_t fc_sp_1200MB:1;   \n};\n\n \nstruct user_eeprom {\n\tuint8_t vendor_name[16];\n\tuint8_t vendor_oui[3];\n\tuint8_t vendor_pn[816];\n\tuint8_t vendor_rev[4];\n\tuint8_t vendor_sn[16];\n\tuint8_t datecode[6];\n\tuint8_t lot_code[2];\n\tuint8_t reserved191[57];\n};\n\n#define SLI4_PAGE_ALIGN(addr) (((addr)+((SLI4_PAGE_SIZE)-1)) \\\n\t\t\t       &(~((SLI4_PAGE_SIZE)-1)))\n\nstruct lpfc_sli4_parameters {\n\tuint32_t word0;\n#define cfg_prot_type_SHIFT\t\t\t0\n#define cfg_prot_type_MASK\t\t\t0x000000FF\n#define cfg_prot_type_WORD\t\t\tword0\n\tuint32_t word1;\n#define cfg_ft_SHIFT\t\t\t\t0\n#define cfg_ft_MASK\t\t\t\t0x00000001\n#define cfg_ft_WORD\t\t\t\tword1\n#define cfg_sli_rev_SHIFT\t\t\t4\n#define cfg_sli_rev_MASK\t\t\t0x0000000f\n#define cfg_sli_rev_WORD\t\t\tword1\n#define cfg_sli_family_SHIFT\t\t\t8\n#define cfg_sli_family_MASK\t\t\t0x0000000f\n#define cfg_sli_family_WORD\t\t\tword1\n#define cfg_if_type_SHIFT\t\t\t12\n#define cfg_if_type_MASK\t\t\t0x0000000f\n#define cfg_if_type_WORD\t\t\tword1\n#define cfg_sli_hint_1_SHIFT\t\t\t16\n#define cfg_sli_hint_1_MASK\t\t\t0x000000ff\n#define cfg_sli_hint_1_WORD\t\t\tword1\n#define cfg_sli_hint_2_SHIFT\t\t\t24\n#define cfg_sli_hint_2_MASK\t\t\t0x0000001f\n#define cfg_sli_hint_2_WORD\t\t\tword1\n\tuint32_t word2;\n#define cfg_eqav_SHIFT\t\t\t\t31\n#define cfg_eqav_MASK\t\t\t\t0x00000001\n#define cfg_eqav_WORD\t\t\t\tword2\n\tuint32_t word3;\n\tuint32_t word4;\n#define cfg_cqv_SHIFT\t\t\t\t14\n#define cfg_cqv_MASK\t\t\t\t0x00000003\n#define cfg_cqv_WORD\t\t\t\tword4\n#define cfg_cqpsize_SHIFT\t\t\t16\n#define cfg_cqpsize_MASK\t\t\t0x000000ff\n#define cfg_cqpsize_WORD\t\t\tword4\n#define cfg_cqav_SHIFT\t\t\t\t31\n#define cfg_cqav_MASK\t\t\t\t0x00000001\n#define cfg_cqav_WORD\t\t\t\tword4\n\tuint32_t word5;\n\tuint32_t word6;\n#define cfg_mqv_SHIFT\t\t\t\t14\n#define cfg_mqv_MASK\t\t\t\t0x00000003\n#define cfg_mqv_WORD\t\t\t\tword6\n\tuint32_t word7;\n\tuint32_t word8;\n#define cfg_wqpcnt_SHIFT\t\t\t0\n#define cfg_wqpcnt_MASK\t\t\t\t0x0000000f\n#define cfg_wqpcnt_WORD\t\t\t\tword8\n#define cfg_wqsize_SHIFT\t\t\t8\n#define cfg_wqsize_MASK\t\t\t\t0x0000000f\n#define cfg_wqsize_WORD\t\t\t\tword8\n#define cfg_wqv_SHIFT\t\t\t\t14\n#define cfg_wqv_MASK\t\t\t\t0x00000003\n#define cfg_wqv_WORD\t\t\t\tword8\n#define cfg_wqpsize_SHIFT\t\t\t16\n#define cfg_wqpsize_MASK\t\t\t0x000000ff\n#define cfg_wqpsize_WORD\t\t\tword8\n\tuint32_t word9;\n\tuint32_t word10;\n#define cfg_rqv_SHIFT\t\t\t\t14\n#define cfg_rqv_MASK\t\t\t\t0x00000003\n#define cfg_rqv_WORD\t\t\t\tword10\n\tuint32_t word11;\n#define cfg_rq_db_window_SHIFT\t\t\t28\n#define cfg_rq_db_window_MASK\t\t\t0x0000000f\n#define cfg_rq_db_window_WORD\t\t\tword11\n\tuint32_t word12;\n#define cfg_fcoe_SHIFT\t\t\t\t0\n#define cfg_fcoe_MASK\t\t\t\t0x00000001\n#define cfg_fcoe_WORD\t\t\t\tword12\n#define cfg_ext_SHIFT\t\t\t\t1\n#define cfg_ext_MASK\t\t\t\t0x00000001\n#define cfg_ext_WORD\t\t\t\tword12\n#define cfg_hdrr_SHIFT\t\t\t\t2\n#define cfg_hdrr_MASK\t\t\t\t0x00000001\n#define cfg_hdrr_WORD\t\t\t\tword12\n#define cfg_phwq_SHIFT\t\t\t\t15\n#define cfg_phwq_MASK\t\t\t\t0x00000001\n#define cfg_phwq_WORD\t\t\t\tword12\n#define cfg_oas_SHIFT\t\t\t\t25\n#define cfg_oas_MASK\t\t\t\t0x00000001\n#define cfg_oas_WORD\t\t\t\tword12\n#define cfg_loopbk_scope_SHIFT\t\t\t28\n#define cfg_loopbk_scope_MASK\t\t\t0x0000000f\n#define cfg_loopbk_scope_WORD\t\t\tword12\n\tuint32_t sge_supp_len;\n\tuint32_t word14;\n#define cfg_sgl_page_cnt_SHIFT\t\t\t0\n#define cfg_sgl_page_cnt_MASK\t\t\t0x0000000f\n#define cfg_sgl_page_cnt_WORD\t\t\tword14\n#define cfg_sgl_page_size_SHIFT\t\t\t8\n#define cfg_sgl_page_size_MASK\t\t\t0x000000ff\n#define cfg_sgl_page_size_WORD\t\t\tword14\n#define cfg_sgl_pp_align_SHIFT\t\t\t16\n#define cfg_sgl_pp_align_MASK\t\t\t0x000000ff\n#define cfg_sgl_pp_align_WORD\t\t\tword14\n\tuint32_t word15;\n\tuint32_t word16;\n\tuint32_t word17;\n\tuint32_t word18;\n\tuint32_t word19;\n#define cfg_ext_embed_cb_SHIFT\t\t\t0\n#define cfg_ext_embed_cb_MASK\t\t\t0x00000001\n#define cfg_ext_embed_cb_WORD\t\t\tword19\n#define cfg_mds_diags_SHIFT\t\t\t1\n#define cfg_mds_diags_MASK\t\t\t0x00000001\n#define cfg_mds_diags_WORD\t\t\tword19\n#define cfg_nvme_SHIFT\t\t\t\t3\n#define cfg_nvme_MASK\t\t\t\t0x00000001\n#define cfg_nvme_WORD\t\t\t\tword19\n#define cfg_xib_SHIFT\t\t\t\t4\n#define cfg_xib_MASK\t\t\t\t0x00000001\n#define cfg_xib_WORD\t\t\t\tword19\n#define cfg_xpsgl_SHIFT\t\t\t\t6\n#define cfg_xpsgl_MASK\t\t\t\t0x00000001\n#define cfg_xpsgl_WORD\t\t\t\tword19\n#define cfg_eqdr_SHIFT\t\t\t\t8\n#define cfg_eqdr_MASK\t\t\t\t0x00000001\n#define cfg_eqdr_WORD\t\t\t\tword19\n#define cfg_nosr_SHIFT\t\t\t\t9\n#define cfg_nosr_MASK\t\t\t\t0x00000001\n#define cfg_nosr_WORD\t\t\t\tword19\n#define cfg_bv1s_SHIFT                          10\n#define cfg_bv1s_MASK                           0x00000001\n#define cfg_bv1s_WORD                           word19\n\n#define cfg_nsler_SHIFT                         12\n#define cfg_nsler_MASK                          0x00000001\n#define cfg_nsler_WORD                          word19\n#define cfg_pvl_SHIFT\t\t\t\t13\n#define cfg_pvl_MASK\t\t\t\t0x00000001\n#define cfg_pvl_WORD\t\t\t\tword19\n\n#define cfg_pbde_SHIFT\t\t\t\t20\n#define cfg_pbde_MASK\t\t\t\t0x00000001\n#define cfg_pbde_WORD\t\t\t\tword19\n\n\tuint32_t word20;\n#define cfg_max_tow_xri_SHIFT\t\t\t0\n#define cfg_max_tow_xri_MASK\t\t\t0x0000ffff\n#define cfg_max_tow_xri_WORD\t\t\tword20\n\n\tuint32_t word21;\n#define cfg_mi_ver_SHIFT\t\t\t0\n#define cfg_mi_ver_MASK\t\t\t\t0x0000ffff\n#define cfg_mi_ver_WORD\t\t\t\tword21\n#define cfg_cmf_SHIFT\t\t\t\t24\n#define cfg_cmf_MASK\t\t\t\t0x000000ff\n#define cfg_cmf_WORD\t\t\t\tword21\n\n\tuint32_t mib_size;\n\tuint32_t word23;                         \n\n\tuint32_t word24;\n#define cfg_frag_field_offset_SHIFT\t\t0\n#define cfg_frag_field_offset_MASK\t\t0x0000ffff\n#define cfg_frag_field_offset_WORD\t\tword24\n\n#define cfg_frag_field_size_SHIFT\t\t16\n#define cfg_frag_field_size_MASK\t\t0x0000ffff\n#define cfg_frag_field_size_WORD\t\tword24\n\n\tuint32_t word25;\n#define cfg_sgl_field_offset_SHIFT\t\t0\n#define cfg_sgl_field_offset_MASK\t\t0x0000ffff\n#define cfg_sgl_field_offset_WORD\t\tword25\n\n#define cfg_sgl_field_size_SHIFT\t\t16\n#define cfg_sgl_field_size_MASK\t\t\t0x0000ffff\n#define cfg_sgl_field_size_WORD\t\t\tword25\n\n\tuint32_t word26;\t \n\tuint32_t word27;\t \n#define LPFC_NODELAY_MAX_IO\t\t\t32\n};\n\n#define LPFC_SET_UE_RECOVERY\t\t0x10\n#define LPFC_SET_MDS_DIAGS\t\t0x12\n#define LPFC_SET_DUAL_DUMP\t\t0x1e\n#define LPFC_SET_CGN_SIGNAL\t\t0x1f\n#define LPFC_SET_ENABLE_MI\t\t0x21\n#define LPFC_SET_LD_SIGNAL\t\t0x23\n#define LPFC_SET_ENABLE_CMF\t\t0x24\nstruct lpfc_mbx_set_feature {\n\tstruct mbox_header header;\n\tuint32_t feature;\n\tuint32_t param_len;\n\tuint32_t word6;\n#define lpfc_mbx_set_feature_UER_SHIFT  0\n#define lpfc_mbx_set_feature_UER_MASK   0x00000001\n#define lpfc_mbx_set_feature_UER_WORD   word6\n#define lpfc_mbx_set_feature_mds_SHIFT  2\n#define lpfc_mbx_set_feature_mds_MASK   0x00000001\n#define lpfc_mbx_set_feature_mds_WORD   word6\n#define lpfc_mbx_set_feature_mds_deep_loopbk_SHIFT  1\n#define lpfc_mbx_set_feature_mds_deep_loopbk_MASK   0x00000001\n#define lpfc_mbx_set_feature_mds_deep_loopbk_WORD   word6\n#define lpfc_mbx_set_feature_CGN_warn_freq_SHIFT 0\n#define lpfc_mbx_set_feature_CGN_warn_freq_MASK  0x0000ffff\n#define lpfc_mbx_set_feature_CGN_warn_freq_WORD  word6\n#define lpfc_mbx_set_feature_dd_SHIFT\t\t0\n#define lpfc_mbx_set_feature_dd_MASK\t\t0x00000001\n#define lpfc_mbx_set_feature_dd_WORD\t\tword6\n#define lpfc_mbx_set_feature_ddquery_SHIFT\t1\n#define lpfc_mbx_set_feature_ddquery_MASK\t0x00000001\n#define lpfc_mbx_set_feature_ddquery_WORD\tword6\n#define LPFC_DISABLE_DUAL_DUMP\t\t0\n#define LPFC_ENABLE_DUAL_DUMP\t\t1\n#define LPFC_QUERY_OP_DUAL_DUMP\t\t2\n#define lpfc_mbx_set_feature_cmf_SHIFT\t\t0\n#define lpfc_mbx_set_feature_cmf_MASK\t\t0x00000001\n#define lpfc_mbx_set_feature_cmf_WORD\t\tword6\n#define lpfc_mbx_set_feature_lds_qry_SHIFT\t0\n#define lpfc_mbx_set_feature_lds_qry_MASK\t0x00000001\n#define lpfc_mbx_set_feature_lds_qry_WORD\tword6\n#define LPFC_QUERY_LDS_OP\t\t1\n#define lpfc_mbx_set_feature_mi_SHIFT\t\t0\n#define lpfc_mbx_set_feature_mi_MASK\t\t0x0000ffff\n#define lpfc_mbx_set_feature_mi_WORD\t\tword6\n#define lpfc_mbx_set_feature_milunq_SHIFT\t16\n#define lpfc_mbx_set_feature_milunq_MASK\t0x0000ffff\n#define lpfc_mbx_set_feature_milunq_WORD\tword6\n\tu32 word7;\n#define lpfc_mbx_set_feature_UERP_SHIFT 0\n#define lpfc_mbx_set_feature_UERP_MASK  0x0000ffff\n#define lpfc_mbx_set_feature_UERP_WORD  word7\n#define lpfc_mbx_set_feature_UESR_SHIFT 16\n#define lpfc_mbx_set_feature_UESR_MASK  0x0000ffff\n#define lpfc_mbx_set_feature_UESR_WORD  word7\n#define lpfc_mbx_set_feature_CGN_alarm_freq_SHIFT 0\n#define lpfc_mbx_set_feature_CGN_alarm_freq_MASK  0x0000ffff\n#define lpfc_mbx_set_feature_CGN_alarm_freq_WORD  word7\n\tu32 word8;\n#define lpfc_mbx_set_feature_CGN_acqe_freq_SHIFT 0\n#define lpfc_mbx_set_feature_CGN_acqe_freq_MASK  0x000000ff\n#define lpfc_mbx_set_feature_CGN_acqe_freq_WORD  word8\n\tu32 word9;\n\tu32 word10;\n};\n\n\n#define LPFC_SET_HOST_OS_DRIVER_VERSION    0x2\n#define LPFC_SET_HOST_DATE_TIME\t\t   0x4\n\nstruct lpfc_mbx_set_host_date_time {\n\tuint32_t word6;\n#define lpfc_mbx_set_host_month_WORD\tword6\n#define lpfc_mbx_set_host_month_SHIFT\t16\n#define lpfc_mbx_set_host_month_MASK\t0xFF\n#define lpfc_mbx_set_host_day_WORD\tword6\n#define lpfc_mbx_set_host_day_SHIFT\t8\n#define lpfc_mbx_set_host_day_MASK\t0xFF\n#define lpfc_mbx_set_host_year_WORD\tword6\n#define lpfc_mbx_set_host_year_SHIFT\t0\n#define lpfc_mbx_set_host_year_MASK\t0xFF\n\tuint32_t word7;\n#define lpfc_mbx_set_host_hour_WORD\tword7\n#define lpfc_mbx_set_host_hour_SHIFT\t16\n#define lpfc_mbx_set_host_hour_MASK\t0xFF\n#define lpfc_mbx_set_host_min_WORD\tword7\n#define lpfc_mbx_set_host_min_SHIFT\t8\n#define lpfc_mbx_set_host_min_MASK\t0xFF\n#define lpfc_mbx_set_host_sec_WORD\tword7\n#define lpfc_mbx_set_host_sec_SHIFT     0\n#define lpfc_mbx_set_host_sec_MASK      0xFF\n};\n\nstruct lpfc_mbx_set_host_data {\n#define LPFC_HOST_OS_DRIVER_VERSION_SIZE   48\n\tstruct mbox_header header;\n\tuint32_t param_id;\n\tuint32_t param_len;\n\tunion {\n\t\tuint8_t data[LPFC_HOST_OS_DRIVER_VERSION_SIZE];\n\t\tstruct  lpfc_mbx_set_host_date_time tm;\n\t} un;\n};\n\nstruct lpfc_mbx_set_trunk_mode {\n\tstruct mbox_header header;\n\tuint32_t word0;\n#define lpfc_mbx_set_trunk_mode_WORD      word0\n#define lpfc_mbx_set_trunk_mode_SHIFT     0\n#define lpfc_mbx_set_trunk_mode_MASK      0xFF\n\tuint32_t word1;\n\tuint32_t word2;\n};\n\nstruct lpfc_mbx_get_sli4_parameters {\n\tstruct mbox_header header;\n\tstruct lpfc_sli4_parameters sli4_parameters;\n};\n\nstruct lpfc_mbx_reg_congestion_buf {\n\tstruct mbox_header header;\n\tuint32_t word0;\n#define lpfc_mbx_reg_cgn_buf_type_WORD\t\tword0\n#define lpfc_mbx_reg_cgn_buf_type_SHIFT\t\t0\n#define lpfc_mbx_reg_cgn_buf_type_MASK\t\t0xFF\n#define lpfc_mbx_reg_cgn_buf_cnt_WORD\t\tword0\n#define lpfc_mbx_reg_cgn_buf_cnt_SHIFT\t\t16\n#define lpfc_mbx_reg_cgn_buf_cnt_MASK\t\t0xFF\n\tuint32_t word1;\n\tuint32_t length;\n\tuint32_t addr_lo;\n\tuint32_t addr_hi;\n};\n\nstruct lpfc_rscr_desc_generic {\n#define LPFC_RSRC_DESC_WSIZE\t\t\t22\n\tuint32_t desc[LPFC_RSRC_DESC_WSIZE];\n};\n\nstruct lpfc_rsrc_desc_pcie {\n\tuint32_t word0;\n#define lpfc_rsrc_desc_pcie_type_SHIFT\t\t0\n#define lpfc_rsrc_desc_pcie_type_MASK\t\t0x000000ff\n#define lpfc_rsrc_desc_pcie_type_WORD\t\tword0\n#define LPFC_RSRC_DESC_TYPE_PCIE\t\t0x40\n#define lpfc_rsrc_desc_pcie_length_SHIFT\t8\n#define lpfc_rsrc_desc_pcie_length_MASK\t\t0x000000ff\n#define lpfc_rsrc_desc_pcie_length_WORD\t\tword0\n\tuint32_t word1;\n#define lpfc_rsrc_desc_pcie_pfnum_SHIFT\t\t0\n#define lpfc_rsrc_desc_pcie_pfnum_MASK\t\t0x000000ff\n#define lpfc_rsrc_desc_pcie_pfnum_WORD\t\tword1\n\tuint32_t reserved;\n\tuint32_t word3;\n#define lpfc_rsrc_desc_pcie_sriov_sta_SHIFT\t0\n#define lpfc_rsrc_desc_pcie_sriov_sta_MASK\t0x000000ff\n#define lpfc_rsrc_desc_pcie_sriov_sta_WORD\tword3\n#define lpfc_rsrc_desc_pcie_pf_sta_SHIFT\t8\n#define lpfc_rsrc_desc_pcie_pf_sta_MASK\t\t0x000000ff\n#define lpfc_rsrc_desc_pcie_pf_sta_WORD\t\tword3\n#define lpfc_rsrc_desc_pcie_pf_type_SHIFT\t16\n#define lpfc_rsrc_desc_pcie_pf_type_MASK\t0x000000ff\n#define lpfc_rsrc_desc_pcie_pf_type_WORD\tword3\n\tuint32_t word4;\n#define lpfc_rsrc_desc_pcie_nr_virtfn_SHIFT\t0\n#define lpfc_rsrc_desc_pcie_nr_virtfn_MASK\t0x0000ffff\n#define lpfc_rsrc_desc_pcie_nr_virtfn_WORD\tword4\n};\n\nstruct lpfc_rsrc_desc_fcfcoe {\n\tuint32_t word0;\n#define lpfc_rsrc_desc_fcfcoe_type_SHIFT\t0\n#define lpfc_rsrc_desc_fcfcoe_type_MASK\t\t0x000000ff\n#define lpfc_rsrc_desc_fcfcoe_type_WORD\t\tword0\n#define LPFC_RSRC_DESC_TYPE_FCFCOE\t\t0x43\n#define lpfc_rsrc_desc_fcfcoe_length_SHIFT\t8\n#define lpfc_rsrc_desc_fcfcoe_length_MASK\t0x000000ff\n#define lpfc_rsrc_desc_fcfcoe_length_WORD\tword0\n#define LPFC_RSRC_DESC_TYPE_FCFCOE_V0_RSVD\t0\n#define LPFC_RSRC_DESC_TYPE_FCFCOE_V0_LENGTH\t72\n#define LPFC_RSRC_DESC_TYPE_FCFCOE_V1_LENGTH\t88\n\tuint32_t word1;\n#define lpfc_rsrc_desc_fcfcoe_vfnum_SHIFT\t0\n#define lpfc_rsrc_desc_fcfcoe_vfnum_MASK\t0x000000ff\n#define lpfc_rsrc_desc_fcfcoe_vfnum_WORD\tword1\n#define lpfc_rsrc_desc_fcfcoe_pfnum_SHIFT\t16\n#define lpfc_rsrc_desc_fcfcoe_pfnum_MASK        0x000007ff\n#define lpfc_rsrc_desc_fcfcoe_pfnum_WORD        word1\n\tuint32_t word2;\n#define lpfc_rsrc_desc_fcfcoe_rpi_cnt_SHIFT\t0\n#define lpfc_rsrc_desc_fcfcoe_rpi_cnt_MASK\t0x0000ffff\n#define lpfc_rsrc_desc_fcfcoe_rpi_cnt_WORD\tword2\n#define lpfc_rsrc_desc_fcfcoe_xri_cnt_SHIFT\t16\n#define lpfc_rsrc_desc_fcfcoe_xri_cnt_MASK\t0x0000ffff\n#define lpfc_rsrc_desc_fcfcoe_xri_cnt_WORD\tword2\n\tuint32_t word3;\n#define lpfc_rsrc_desc_fcfcoe_wq_cnt_SHIFT\t0\n#define lpfc_rsrc_desc_fcfcoe_wq_cnt_MASK\t0x0000ffff\n#define lpfc_rsrc_desc_fcfcoe_wq_cnt_WORD\tword3\n#define lpfc_rsrc_desc_fcfcoe_rq_cnt_SHIFT\t16\n#define lpfc_rsrc_desc_fcfcoe_rq_cnt_MASK\t0x0000ffff\n#define lpfc_rsrc_desc_fcfcoe_rq_cnt_WORD\tword3\n\tuint32_t word4;\n#define lpfc_rsrc_desc_fcfcoe_cq_cnt_SHIFT\t0\n#define lpfc_rsrc_desc_fcfcoe_cq_cnt_MASK\t0x0000ffff\n#define lpfc_rsrc_desc_fcfcoe_cq_cnt_WORD\tword4\n#define lpfc_rsrc_desc_fcfcoe_vpi_cnt_SHIFT\t16\n#define lpfc_rsrc_desc_fcfcoe_vpi_cnt_MASK\t0x0000ffff\n#define lpfc_rsrc_desc_fcfcoe_vpi_cnt_WORD\tword4\n\tuint32_t word5;\n#define lpfc_rsrc_desc_fcfcoe_fcfi_cnt_SHIFT\t0\n#define lpfc_rsrc_desc_fcfcoe_fcfi_cnt_MASK\t0x0000ffff\n#define lpfc_rsrc_desc_fcfcoe_fcfi_cnt_WORD\tword5\n#define lpfc_rsrc_desc_fcfcoe_vfi_cnt_SHIFT\t16\n#define lpfc_rsrc_desc_fcfcoe_vfi_cnt_MASK\t0x0000ffff\n#define lpfc_rsrc_desc_fcfcoe_vfi_cnt_WORD\tword5\n\tuint32_t word6;\n\tuint32_t word7;\n\tuint32_t word8;\n\tuint32_t word9;\n\tuint32_t word10;\n\tuint32_t word11;\n\tuint32_t word12;\n\tuint32_t word13;\n#define lpfc_rsrc_desc_fcfcoe_lnk_nr_SHIFT\t0\n#define lpfc_rsrc_desc_fcfcoe_lnk_nr_MASK\t0x0000003f\n#define lpfc_rsrc_desc_fcfcoe_lnk_nr_WORD\tword13\n#define lpfc_rsrc_desc_fcfcoe_lnk_tp_SHIFT      6\n#define lpfc_rsrc_desc_fcfcoe_lnk_tp_MASK\t0x00000003\n#define lpfc_rsrc_desc_fcfcoe_lnk_tp_WORD\tword13\n#define lpfc_rsrc_desc_fcfcoe_lmc_SHIFT\t\t8\n#define lpfc_rsrc_desc_fcfcoe_lmc_MASK\t\t0x00000001\n#define lpfc_rsrc_desc_fcfcoe_lmc_WORD\t\tword13\n#define lpfc_rsrc_desc_fcfcoe_lld_SHIFT\t\t9\n#define lpfc_rsrc_desc_fcfcoe_lld_MASK\t\t0x00000001\n#define lpfc_rsrc_desc_fcfcoe_lld_WORD\t\tword13\n#define lpfc_rsrc_desc_fcfcoe_eq_cnt_SHIFT\t16\n#define lpfc_rsrc_desc_fcfcoe_eq_cnt_MASK\t0x0000ffff\n#define lpfc_rsrc_desc_fcfcoe_eq_cnt_WORD\tword13\n \n\tuint32_t bw_min;\n\tuint32_t bw_max;\n\tuint32_t iops_min;\n\tuint32_t iops_max;\n\tuint32_t reserved[4];\n};\n\nstruct lpfc_func_cfg {\n#define LPFC_RSRC_DESC_MAX_NUM\t\t\t2\n\tuint32_t rsrc_desc_count;\n\tstruct lpfc_rscr_desc_generic desc[LPFC_RSRC_DESC_MAX_NUM];\n};\n\nstruct lpfc_mbx_get_func_cfg {\n\tstruct mbox_header header;\n#define LPFC_CFG_TYPE_PERSISTENT_OVERRIDE\t0x0\n#define LPFC_CFG_TYPE_FACTURY_DEFAULT\t\t0x1\n#define LPFC_CFG_TYPE_CURRENT_ACTIVE\t\t0x2\n\tstruct lpfc_func_cfg func_cfg;\n};\n\nstruct lpfc_prof_cfg {\n#define LPFC_RSRC_DESC_MAX_NUM\t\t\t2\n\tuint32_t rsrc_desc_count;\n\tstruct lpfc_rscr_desc_generic desc[LPFC_RSRC_DESC_MAX_NUM];\n};\n\nstruct lpfc_mbx_get_prof_cfg {\n\tstruct mbox_header header;\n#define LPFC_CFG_TYPE_PERSISTENT_OVERRIDE\t0x0\n#define LPFC_CFG_TYPE_FACTURY_DEFAULT\t\t0x1\n#define LPFC_CFG_TYPE_CURRENT_ACTIVE\t\t0x2\n\tunion {\n\t\tstruct {\n\t\t\tuint32_t word10;\n#define lpfc_mbx_get_prof_cfg_prof_id_SHIFT\t0\n#define lpfc_mbx_get_prof_cfg_prof_id_MASK\t0x000000ff\n#define lpfc_mbx_get_prof_cfg_prof_id_WORD\tword10\n#define lpfc_mbx_get_prof_cfg_prof_tp_SHIFT\t8\n#define lpfc_mbx_get_prof_cfg_prof_tp_MASK\t0x00000003\n#define lpfc_mbx_get_prof_cfg_prof_tp_WORD\tword10\n\t\t} request;\n\t\tstruct {\n\t\t\tstruct lpfc_prof_cfg prof_cfg;\n\t\t} response;\n\t} u;\n};\n\nstruct lpfc_controller_attribute {\n\tuint32_t version_string[8];\n\tuint32_t manufacturer_name[8];\n\tuint32_t supported_modes;\n\tuint32_t word17;\n#define lpfc_cntl_attr_eprom_ver_lo_SHIFT\t0\n#define lpfc_cntl_attr_eprom_ver_lo_MASK\t0x000000ff\n#define lpfc_cntl_attr_eprom_ver_lo_WORD\tword17\n#define lpfc_cntl_attr_eprom_ver_hi_SHIFT\t8\n#define lpfc_cntl_attr_eprom_ver_hi_MASK\t0x000000ff\n#define lpfc_cntl_attr_eprom_ver_hi_WORD\tword17\n#define lpfc_cntl_attr_flash_id_SHIFT\t\t16\n#define lpfc_cntl_attr_flash_id_MASK\t\t0x000000ff\n#define lpfc_cntl_attr_flash_id_WORD\t\tword17\n\tuint32_t mbx_da_struct_ver;\n\tuint32_t ep_fw_da_struct_ver;\n\tuint32_t ncsi_ver_str[3];\n\tuint32_t dflt_ext_timeout;\n\tuint32_t model_number[8];\n\tuint32_t description[16];\n\tuint32_t serial_number[8];\n\tuint32_t ip_ver_str[8];\n\tuint32_t fw_ver_str[8];\n\tuint32_t bios_ver_str[8];\n\tuint32_t redboot_ver_str[8];\n\tuint32_t driver_ver_str[8];\n\tuint32_t flash_fw_ver_str[8];\n\tuint32_t functionality;\n\tuint32_t word105;\n#define lpfc_cntl_attr_max_cbd_len_SHIFT\t0\n#define lpfc_cntl_attr_max_cbd_len_MASK\t\t0x0000ffff\n#define lpfc_cntl_attr_max_cbd_len_WORD\t\tword105\n#define lpfc_cntl_attr_asic_rev_SHIFT\t\t16\n#define lpfc_cntl_attr_asic_rev_MASK\t\t0x000000ff\n#define lpfc_cntl_attr_asic_rev_WORD\t\tword105\n#define lpfc_cntl_attr_gen_guid0_SHIFT\t\t24\n#define lpfc_cntl_attr_gen_guid0_MASK\t\t0x000000ff\n#define lpfc_cntl_attr_gen_guid0_WORD\t\tword105\n\tuint32_t gen_guid1_12[3];\n\tuint32_t word109;\n#define lpfc_cntl_attr_gen_guid13_14_SHIFT\t0\n#define lpfc_cntl_attr_gen_guid13_14_MASK\t0x0000ffff\n#define lpfc_cntl_attr_gen_guid13_14_WORD\tword109\n#define lpfc_cntl_attr_gen_guid15_SHIFT\t\t16\n#define lpfc_cntl_attr_gen_guid15_MASK\t\t0x000000ff\n#define lpfc_cntl_attr_gen_guid15_WORD\t\tword109\n#define lpfc_cntl_attr_hba_port_cnt_SHIFT\t24\n#define lpfc_cntl_attr_hba_port_cnt_MASK\t0x000000ff\n#define lpfc_cntl_attr_hba_port_cnt_WORD\tword109\n\tuint32_t word110;\n#define lpfc_cntl_attr_dflt_lnk_tmo_SHIFT\t0\n#define lpfc_cntl_attr_dflt_lnk_tmo_MASK\t0x0000ffff\n#define lpfc_cntl_attr_dflt_lnk_tmo_WORD\tword110\n#define lpfc_cntl_attr_multi_func_dev_SHIFT\t24\n#define lpfc_cntl_attr_multi_func_dev_MASK\t0x000000ff\n#define lpfc_cntl_attr_multi_func_dev_WORD\tword110\n\tuint32_t word111;\n#define lpfc_cntl_attr_cache_valid_SHIFT\t0\n#define lpfc_cntl_attr_cache_valid_MASK\t\t0x000000ff\n#define lpfc_cntl_attr_cache_valid_WORD\t\tword111\n#define lpfc_cntl_attr_hba_status_SHIFT\t\t8\n#define lpfc_cntl_attr_hba_status_MASK\t\t0x000000ff\n#define lpfc_cntl_attr_hba_status_WORD\t\tword111\n#define lpfc_cntl_attr_max_domain_SHIFT\t\t16\n#define lpfc_cntl_attr_max_domain_MASK\t\t0x000000ff\n#define lpfc_cntl_attr_max_domain_WORD\t\tword111\n#define lpfc_cntl_attr_lnk_numb_SHIFT\t\t24\n#define lpfc_cntl_attr_lnk_numb_MASK\t\t0x0000003f\n#define lpfc_cntl_attr_lnk_numb_WORD\t\tword111\n#define lpfc_cntl_attr_lnk_type_SHIFT\t\t30\n#define lpfc_cntl_attr_lnk_type_MASK\t\t0x00000003\n#define lpfc_cntl_attr_lnk_type_WORD\t\tword111\n\tuint32_t fw_post_status;\n\tuint32_t hba_mtu[8];\n\tuint32_t word121;\n\tuint32_t reserved1[3];\n\tuint32_t word125;\n#define lpfc_cntl_attr_pci_vendor_id_SHIFT\t0\n#define lpfc_cntl_attr_pci_vendor_id_MASK\t0x0000ffff\n#define lpfc_cntl_attr_pci_vendor_id_WORD\tword125\n#define lpfc_cntl_attr_pci_device_id_SHIFT\t16\n#define lpfc_cntl_attr_pci_device_id_MASK\t0x0000ffff\n#define lpfc_cntl_attr_pci_device_id_WORD\tword125\n\tuint32_t word126;\n#define lpfc_cntl_attr_pci_subvdr_id_SHIFT\t0\n#define lpfc_cntl_attr_pci_subvdr_id_MASK\t0x0000ffff\n#define lpfc_cntl_attr_pci_subvdr_id_WORD\tword126\n#define lpfc_cntl_attr_pci_subsys_id_SHIFT\t16\n#define lpfc_cntl_attr_pci_subsys_id_MASK\t0x0000ffff\n#define lpfc_cntl_attr_pci_subsys_id_WORD\tword126\n\tuint32_t word127;\n#define lpfc_cntl_attr_pci_bus_num_SHIFT\t0\n#define lpfc_cntl_attr_pci_bus_num_MASK\t\t0x000000ff\n#define lpfc_cntl_attr_pci_bus_num_WORD\t\tword127\n#define lpfc_cntl_attr_pci_dev_num_SHIFT\t8\n#define lpfc_cntl_attr_pci_dev_num_MASK\t\t0x000000ff\n#define lpfc_cntl_attr_pci_dev_num_WORD\t\tword127\n#define lpfc_cntl_attr_pci_fnc_num_SHIFT\t16\n#define lpfc_cntl_attr_pci_fnc_num_MASK\t\t0x000000ff\n#define lpfc_cntl_attr_pci_fnc_num_WORD\t\tword127\n#define lpfc_cntl_attr_inf_type_SHIFT\t\t24\n#define lpfc_cntl_attr_inf_type_MASK\t\t0x000000ff\n#define lpfc_cntl_attr_inf_type_WORD\t\tword127\n\tuint32_t unique_id[2];\n\tuint32_t word130;\n#define lpfc_cntl_attr_num_netfil_SHIFT\t\t0\n#define lpfc_cntl_attr_num_netfil_MASK\t\t0x000000ff\n#define lpfc_cntl_attr_num_netfil_WORD\t\tword130\n\tuint32_t reserved2[4];\n};\n\nstruct lpfc_mbx_get_cntl_attributes {\n\tunion  lpfc_sli4_cfg_shdr cfg_shdr;\n\tstruct lpfc_controller_attribute cntl_attr;\n};\n\nstruct lpfc_mbx_get_port_name {\n\tstruct mbox_header header;\n\tunion {\n\t\tstruct {\n\t\t\tuint32_t word4;\n#define lpfc_mbx_get_port_name_lnk_type_SHIFT\t0\n#define lpfc_mbx_get_port_name_lnk_type_MASK\t0x00000003\n#define lpfc_mbx_get_port_name_lnk_type_WORD\tword4\n\t\t} request;\n\t\tstruct {\n\t\t\tuint32_t word4;\n#define lpfc_mbx_get_port_name_name0_SHIFT\t0\n#define lpfc_mbx_get_port_name_name0_MASK\t0x000000FF\n#define lpfc_mbx_get_port_name_name0_WORD\tword4\n#define lpfc_mbx_get_port_name_name1_SHIFT\t8\n#define lpfc_mbx_get_port_name_name1_MASK\t0x000000FF\n#define lpfc_mbx_get_port_name_name1_WORD\tword4\n#define lpfc_mbx_get_port_name_name2_SHIFT\t16\n#define lpfc_mbx_get_port_name_name2_MASK\t0x000000FF\n#define lpfc_mbx_get_port_name_name2_WORD\tword4\n#define lpfc_mbx_get_port_name_name3_SHIFT\t24\n#define lpfc_mbx_get_port_name_name3_MASK\t0x000000FF\n#define lpfc_mbx_get_port_name_name3_WORD\tword4\n#define LPFC_LINK_NUMBER_0\t\t\t0\n#define LPFC_LINK_NUMBER_1\t\t\t1\n#define LPFC_LINK_NUMBER_2\t\t\t2\n#define LPFC_LINK_NUMBER_3\t\t\t3\n\t\t} response;\n\t} u;\n};\n\n \n#define MB_CQE_STATUS_SUCCESS\t\t\t0x0\n#define MB_CQE_STATUS_INSUFFICIENT_PRIVILEGES\t0x1\n#define MB_CQE_STATUS_INVALID_PARAMETER\t\t0x2\n#define MB_CQE_STATUS_INSUFFICIENT_RESOURCES\t0x3\n#define MB_CEQ_STATUS_QUEUE_FLUSHING\t\t0x4\n#define MB_CQE_STATUS_DMA_FAILED\t\t0x5\n\n\n#define LPFC_MBX_WR_CONFIG_MAX_BDE\t\t1\nstruct lpfc_mbx_wr_object {\n\tstruct mbox_header header;\n\tunion {\n\t\tstruct {\n\t\t\tuint32_t word4;\n#define lpfc_wr_object_eof_SHIFT\t\t31\n#define lpfc_wr_object_eof_MASK\t\t\t0x00000001\n#define lpfc_wr_object_eof_WORD\t\t\tword4\n#define lpfc_wr_object_eas_SHIFT\t\t29\n#define lpfc_wr_object_eas_MASK\t\t\t0x00000001\n#define lpfc_wr_object_eas_WORD\t\t\tword4\n#define lpfc_wr_object_write_length_SHIFT\t0\n#define lpfc_wr_object_write_length_MASK\t0x00FFFFFF\n#define lpfc_wr_object_write_length_WORD\tword4\n\t\t\tuint32_t write_offset;\n\t\t\tuint32_t object_name[LPFC_MBX_OBJECT_NAME_LEN_DW];\n\t\t\tuint32_t bde_count;\n\t\t\tstruct ulp_bde64 bde[LPFC_MBX_WR_CONFIG_MAX_BDE];\n\t\t} request;\n\t\tstruct {\n\t\t\tuint32_t actual_write_length;\n\t\t\tuint32_t word5;\n#define lpfc_wr_object_change_status_SHIFT\t0\n#define lpfc_wr_object_change_status_MASK\t0x000000FF\n#define lpfc_wr_object_change_status_WORD\tword5\n#define LPFC_CHANGE_STATUS_NO_RESET_NEEDED\t0x00\n#define LPFC_CHANGE_STATUS_PHYS_DEV_RESET\t0x01\n#define LPFC_CHANGE_STATUS_FW_RESET\t\t0x02\n#define LPFC_CHANGE_STATUS_PORT_MIGRATION\t0x04\n#define LPFC_CHANGE_STATUS_PCI_RESET\t\t0x05\n#define lpfc_wr_object_csf_SHIFT\t\t8\n#define lpfc_wr_object_csf_MASK\t\t\t0x00000001\n#define lpfc_wr_object_csf_WORD\t\t\tword5\n\t\t} response;\n\t} u;\n};\n\n \nstruct lpfc_mqe {\n\tuint32_t word0;\n#define lpfc_mqe_status_SHIFT\t\t16\n#define lpfc_mqe_status_MASK\t\t0x0000FFFF\n#define lpfc_mqe_status_WORD\t\tword0\n#define lpfc_mqe_command_SHIFT\t\t8\n#define lpfc_mqe_command_MASK\t\t0x000000FF\n#define lpfc_mqe_command_WORD\t\tword0\n\tunion {\n\t\tuint32_t mb_words[LPFC_SLI4_MB_WORD_COUNT - 1];\n\t\t \n\t\tstruct lpfc_mbx_sli4_config sli4_config;\n\t\tstruct lpfc_mbx_init_vfi init_vfi;\n\t\tstruct lpfc_mbx_reg_vfi reg_vfi;\n\t\tstruct lpfc_mbx_reg_vfi unreg_vfi;\n\t\tstruct lpfc_mbx_init_vpi init_vpi;\n\t\tstruct lpfc_mbx_resume_rpi resume_rpi;\n\t\tstruct lpfc_mbx_read_fcf_tbl read_fcf_tbl;\n\t\tstruct lpfc_mbx_add_fcf_tbl_entry add_fcf_entry;\n\t\tstruct lpfc_mbx_del_fcf_tbl_entry del_fcf_entry;\n\t\tstruct lpfc_mbx_redisc_fcf_tbl redisc_fcf_tbl;\n\t\tstruct lpfc_mbx_reg_fcfi reg_fcfi;\n\t\tstruct lpfc_mbx_reg_fcfi_mrq reg_fcfi_mrq;\n\t\tstruct lpfc_mbx_unreg_fcfi unreg_fcfi;\n\t\tstruct lpfc_mbx_mq_create mq_create;\n\t\tstruct lpfc_mbx_mq_create_ext mq_create_ext;\n\t\tstruct lpfc_mbx_read_object read_object;\n\t\tstruct lpfc_mbx_eq_create eq_create;\n\t\tstruct lpfc_mbx_modify_eq_delay eq_delay;\n\t\tstruct lpfc_mbx_cq_create cq_create;\n\t\tstruct lpfc_mbx_cq_create_set cq_create_set;\n\t\tstruct lpfc_mbx_wq_create wq_create;\n\t\tstruct lpfc_mbx_rq_create rq_create;\n\t\tstruct lpfc_mbx_rq_create_v2 rq_create_v2;\n\t\tstruct lpfc_mbx_mq_destroy mq_destroy;\n\t\tstruct lpfc_mbx_eq_destroy eq_destroy;\n\t\tstruct lpfc_mbx_cq_destroy cq_destroy;\n\t\tstruct lpfc_mbx_wq_destroy wq_destroy;\n\t\tstruct lpfc_mbx_rq_destroy rq_destroy;\n\t\tstruct lpfc_mbx_get_rsrc_extent_info rsrc_extent_info;\n\t\tstruct lpfc_mbx_alloc_rsrc_extents alloc_rsrc_extents;\n\t\tstruct lpfc_mbx_dealloc_rsrc_extents dealloc_rsrc_extents;\n\t\tstruct lpfc_mbx_post_sgl_pages post_sgl_pages;\n\t\tstruct lpfc_mbx_nembed_cmd nembed_cmd;\n\t\tstruct lpfc_mbx_read_rev read_rev;\n\t\tstruct lpfc_mbx_read_vpi read_vpi;\n\t\tstruct lpfc_mbx_read_config rd_config;\n\t\tstruct lpfc_mbx_request_features req_ftrs;\n\t\tstruct lpfc_mbx_post_hdr_tmpl hdr_tmpl;\n\t\tstruct lpfc_mbx_query_fw_config query_fw_cfg;\n\t\tstruct lpfc_mbx_set_beacon_config beacon_config;\n\t\tstruct lpfc_mbx_get_sli4_parameters get_sli4_parameters;\n\t\tstruct lpfc_mbx_reg_congestion_buf reg_congestion_buf;\n\t\tstruct lpfc_mbx_set_link_diag_state link_diag_state;\n\t\tstruct lpfc_mbx_set_link_diag_loopback link_diag_loopback;\n\t\tstruct lpfc_mbx_run_link_diag_test link_diag_test;\n\t\tstruct lpfc_mbx_get_func_cfg get_func_cfg;\n\t\tstruct lpfc_mbx_get_prof_cfg get_prof_cfg;\n\t\tstruct lpfc_mbx_wr_object wr_object;\n\t\tstruct lpfc_mbx_get_port_name get_port_name;\n\t\tstruct lpfc_mbx_set_feature  set_feature;\n\t\tstruct lpfc_mbx_memory_dump_type3 mem_dump_type3;\n\t\tstruct lpfc_mbx_set_host_data set_host_data;\n\t\tstruct lpfc_mbx_set_trunk_mode set_trunk_mode;\n\t\tstruct lpfc_mbx_nop nop;\n\t\tstruct lpfc_mbx_set_ras_fwlog ras_fwlog;\n\t} un;\n};\n\nstruct lpfc_mcqe {\n\tuint32_t word0;\n#define lpfc_mcqe_status_SHIFT\t\t0\n#define lpfc_mcqe_status_MASK\t\t0x0000FFFF\n#define lpfc_mcqe_status_WORD\t\tword0\n#define lpfc_mcqe_ext_status_SHIFT\t16\n#define lpfc_mcqe_ext_status_MASK\t0x0000FFFF\n#define lpfc_mcqe_ext_status_WORD\tword0\n\tuint32_t mcqe_tag0;\n\tuint32_t mcqe_tag1;\n\tuint32_t trailer;\n#define lpfc_trailer_valid_SHIFT\t31\n#define lpfc_trailer_valid_MASK\t\t0x00000001\n#define lpfc_trailer_valid_WORD\t\ttrailer\n#define lpfc_trailer_async_SHIFT\t30\n#define lpfc_trailer_async_MASK\t\t0x00000001\n#define lpfc_trailer_async_WORD\t\ttrailer\n#define lpfc_trailer_hpi_SHIFT\t\t29\n#define lpfc_trailer_hpi_MASK\t\t0x00000001\n#define lpfc_trailer_hpi_WORD\t\ttrailer\n#define lpfc_trailer_completed_SHIFT\t28\n#define lpfc_trailer_completed_MASK\t0x00000001\n#define lpfc_trailer_completed_WORD\ttrailer\n#define lpfc_trailer_consumed_SHIFT\t27\n#define lpfc_trailer_consumed_MASK\t0x00000001\n#define lpfc_trailer_consumed_WORD\ttrailer\n#define lpfc_trailer_type_SHIFT\t\t16\n#define lpfc_trailer_type_MASK\t\t0x000000FF\n#define lpfc_trailer_type_WORD\t\ttrailer\n#define lpfc_trailer_code_SHIFT\t\t8\n#define lpfc_trailer_code_MASK\t\t0x000000FF\n#define lpfc_trailer_code_WORD\t\ttrailer\n#define LPFC_TRAILER_CODE_LINK\t0x1\n#define LPFC_TRAILER_CODE_FCOE\t0x2\n#define LPFC_TRAILER_CODE_DCBX\t0x3\n#define LPFC_TRAILER_CODE_GRP5\t0x5\n#define LPFC_TRAILER_CODE_FC\t0x10\n#define LPFC_TRAILER_CODE_SLI\t0x11\n#define LPFC_TRAILER_CODE_CMSTAT        0x13\n};\n\nstruct lpfc_acqe_link {\n\tuint32_t word0;\n#define lpfc_acqe_link_speed_SHIFT\t\t24\n#define lpfc_acqe_link_speed_MASK\t\t0x000000FF\n#define lpfc_acqe_link_speed_WORD\t\tword0\n#define LPFC_ASYNC_LINK_SPEED_ZERO\t\t0x0\n#define LPFC_ASYNC_LINK_SPEED_10MBPS\t\t0x1\n#define LPFC_ASYNC_LINK_SPEED_100MBPS\t\t0x2\n#define LPFC_ASYNC_LINK_SPEED_1GBPS\t\t0x3\n#define LPFC_ASYNC_LINK_SPEED_10GBPS\t\t0x4\n#define LPFC_ASYNC_LINK_SPEED_20GBPS\t\t0x5\n#define LPFC_ASYNC_LINK_SPEED_25GBPS\t\t0x6\n#define LPFC_ASYNC_LINK_SPEED_40GBPS\t\t0x7\n#define LPFC_ASYNC_LINK_SPEED_100GBPS\t\t0x8\n#define lpfc_acqe_link_duplex_SHIFT\t\t16\n#define lpfc_acqe_link_duplex_MASK\t\t0x000000FF\n#define lpfc_acqe_link_duplex_WORD\t\tword0\n#define LPFC_ASYNC_LINK_DUPLEX_NONE\t\t0x0\n#define LPFC_ASYNC_LINK_DUPLEX_HALF\t\t0x1\n#define LPFC_ASYNC_LINK_DUPLEX_FULL\t\t0x2\n#define lpfc_acqe_link_status_SHIFT\t\t8\n#define lpfc_acqe_link_status_MASK\t\t0x000000FF\n#define lpfc_acqe_link_status_WORD\t\tword0\n#define LPFC_ASYNC_LINK_STATUS_DOWN\t\t0x0\n#define LPFC_ASYNC_LINK_STATUS_UP\t\t0x1\n#define LPFC_ASYNC_LINK_STATUS_LOGICAL_DOWN\t0x2\n#define LPFC_ASYNC_LINK_STATUS_LOGICAL_UP\t0x3\n#define lpfc_acqe_link_type_SHIFT\t\t6\n#define lpfc_acqe_link_type_MASK\t\t0x00000003\n#define lpfc_acqe_link_type_WORD\t\tword0\n#define lpfc_acqe_link_number_SHIFT\t\t0\n#define lpfc_acqe_link_number_MASK\t\t0x0000003F\n#define lpfc_acqe_link_number_WORD\t\tword0\n\tuint32_t word1;\n#define lpfc_acqe_link_fault_SHIFT\t0\n#define lpfc_acqe_link_fault_MASK\t0x000000FF\n#define lpfc_acqe_link_fault_WORD\tword1\n#define LPFC_ASYNC_LINK_FAULT_NONE\t0x0\n#define LPFC_ASYNC_LINK_FAULT_LOCAL\t0x1\n#define LPFC_ASYNC_LINK_FAULT_REMOTE\t0x2\n#define LPFC_ASYNC_LINK_FAULT_LR_LRR\t0x3\n#define lpfc_acqe_logical_link_speed_SHIFT\t16\n#define lpfc_acqe_logical_link_speed_MASK\t0x0000FFFF\n#define lpfc_acqe_logical_link_speed_WORD\tword1\n\tuint32_t event_tag;\n\tuint32_t trailer;\n#define LPFC_LINK_EVENT_TYPE_PHYSICAL\t0x0\n#define LPFC_LINK_EVENT_TYPE_VIRTUAL\t0x1\n};\n\nstruct lpfc_acqe_fip {\n\tuint32_t index;\n\tuint32_t word1;\n#define lpfc_acqe_fip_fcf_count_SHIFT\t\t0\n#define lpfc_acqe_fip_fcf_count_MASK\t\t0x0000FFFF\n#define lpfc_acqe_fip_fcf_count_WORD\t\tword1\n#define lpfc_acqe_fip_event_type_SHIFT\t\t16\n#define lpfc_acqe_fip_event_type_MASK\t\t0x0000FFFF\n#define lpfc_acqe_fip_event_type_WORD\t\tword1\n\tuint32_t event_tag;\n\tuint32_t trailer;\n#define LPFC_FIP_EVENT_TYPE_NEW_FCF\t\t0x1\n#define LPFC_FIP_EVENT_TYPE_FCF_TABLE_FULL\t0x2\n#define LPFC_FIP_EVENT_TYPE_FCF_DEAD\t\t0x3\n#define LPFC_FIP_EVENT_TYPE_CVL\t\t\t0x4\n#define LPFC_FIP_EVENT_TYPE_FCF_PARAM_MOD\t0x5\n};\n\nstruct lpfc_acqe_dcbx {\n\tuint32_t tlv_ttl;\n\tuint32_t reserved;\n\tuint32_t event_tag;\n\tuint32_t trailer;\n};\n\nstruct lpfc_acqe_grp5 {\n\tuint32_t word0;\n#define lpfc_acqe_grp5_type_SHIFT\t\t6\n#define lpfc_acqe_grp5_type_MASK\t\t0x00000003\n#define lpfc_acqe_grp5_type_WORD\t\tword0\n#define lpfc_acqe_grp5_number_SHIFT\t\t0\n#define lpfc_acqe_grp5_number_MASK\t\t0x0000003F\n#define lpfc_acqe_grp5_number_WORD\t\tword0\n\tuint32_t word1;\n#define lpfc_acqe_grp5_llink_spd_SHIFT\t16\n#define lpfc_acqe_grp5_llink_spd_MASK\t0x0000FFFF\n#define lpfc_acqe_grp5_llink_spd_WORD\tword1\n\tuint32_t event_tag;\n\tuint32_t trailer;\n};\n\nextern const char *const trunk_errmsg[];\n\nstruct lpfc_acqe_fc_la {\n\tuint32_t word0;\n#define lpfc_acqe_fc_la_speed_SHIFT\t\t24\n#define lpfc_acqe_fc_la_speed_MASK\t\t0x000000FF\n#define lpfc_acqe_fc_la_speed_WORD\t\tword0\n#define LPFC_FC_LA_SPEED_UNKNOWN\t\t0x0\n#define LPFC_FC_LA_SPEED_1G\t\t0x1\n#define LPFC_FC_LA_SPEED_2G\t\t0x2\n#define LPFC_FC_LA_SPEED_4G\t\t0x4\n#define LPFC_FC_LA_SPEED_8G\t\t0x8\n#define LPFC_FC_LA_SPEED_10G\t\t0xA\n#define LPFC_FC_LA_SPEED_16G\t\t0x10\n#define LPFC_FC_LA_SPEED_32G            0x20\n#define LPFC_FC_LA_SPEED_64G            0x21\n#define LPFC_FC_LA_SPEED_128G           0x22\n#define LPFC_FC_LA_SPEED_256G           0x23\n#define lpfc_acqe_fc_la_topology_SHIFT\t\t16\n#define lpfc_acqe_fc_la_topology_MASK\t\t0x000000FF\n#define lpfc_acqe_fc_la_topology_WORD\t\tword0\n#define LPFC_FC_LA_TOP_UNKOWN\t\t0x0\n#define LPFC_FC_LA_TOP_P2P\t\t0x1\n#define LPFC_FC_LA_TOP_FCAL\t\t0x2\n#define LPFC_FC_LA_TOP_INTERNAL_LOOP\t0x3\n#define LPFC_FC_LA_TOP_SERDES_LOOP\t0x4\n#define lpfc_acqe_fc_la_att_type_SHIFT\t\t8\n#define lpfc_acqe_fc_la_att_type_MASK\t\t0x000000FF\n#define lpfc_acqe_fc_la_att_type_WORD\t\tword0\n#define LPFC_FC_LA_TYPE_LINK_UP\t\t0x1\n#define LPFC_FC_LA_TYPE_LINK_DOWN\t0x2\n#define LPFC_FC_LA_TYPE_NO_HARD_ALPA\t0x3\n#define LPFC_FC_LA_TYPE_MDS_LINK_DOWN\t0x4\n#define LPFC_FC_LA_TYPE_MDS_LOOPBACK\t0x5\n#define LPFC_FC_LA_TYPE_UNEXP_WWPN\t0x6\n#define LPFC_FC_LA_TYPE_TRUNKING_EVENT  0x7\n#define LPFC_FC_LA_TYPE_ACTIVATE_FAIL\t\t0x8\n#define LPFC_FC_LA_TYPE_LINK_RESET_PRTCL_EVT\t0x9\n#define lpfc_acqe_fc_la_port_type_SHIFT\t\t6\n#define lpfc_acqe_fc_la_port_type_MASK\t\t0x00000003\n#define lpfc_acqe_fc_la_port_type_WORD\t\tword0\n#define LPFC_LINK_TYPE_ETHERNET\t\t0x0\n#define LPFC_LINK_TYPE_FC\t\t0x1\n#define lpfc_acqe_fc_la_port_number_SHIFT\t0\n#define lpfc_acqe_fc_la_port_number_MASK\t0x0000003F\n#define lpfc_acqe_fc_la_port_number_WORD\tword0\n\n \n#define lpfc_acqe_fc_la_trunk_link_status_port0_SHIFT\t16\n#define lpfc_acqe_fc_la_trunk_link_status_port0_MASK\t0x0000001\n#define lpfc_acqe_fc_la_trunk_link_status_port0_WORD\tword0\n#define lpfc_acqe_fc_la_trunk_link_status_port1_SHIFT\t17\n#define lpfc_acqe_fc_la_trunk_link_status_port1_MASK\t0x0000001\n#define lpfc_acqe_fc_la_trunk_link_status_port1_WORD\tword0\n#define lpfc_acqe_fc_la_trunk_link_status_port2_SHIFT\t18\n#define lpfc_acqe_fc_la_trunk_link_status_port2_MASK\t0x0000001\n#define lpfc_acqe_fc_la_trunk_link_status_port2_WORD\tword0\n#define lpfc_acqe_fc_la_trunk_link_status_port3_SHIFT\t19\n#define lpfc_acqe_fc_la_trunk_link_status_port3_MASK\t0x0000001\n#define lpfc_acqe_fc_la_trunk_link_status_port3_WORD\tword0\n#define lpfc_acqe_fc_la_trunk_config_port0_SHIFT\t20\n#define lpfc_acqe_fc_la_trunk_config_port0_MASK\t\t0x0000001\n#define lpfc_acqe_fc_la_trunk_config_port0_WORD\t\tword0\n#define lpfc_acqe_fc_la_trunk_config_port1_SHIFT\t21\n#define lpfc_acqe_fc_la_trunk_config_port1_MASK\t\t0x0000001\n#define lpfc_acqe_fc_la_trunk_config_port1_WORD\t\tword0\n#define lpfc_acqe_fc_la_trunk_config_port2_SHIFT\t22\n#define lpfc_acqe_fc_la_trunk_config_port2_MASK\t\t0x0000001\n#define lpfc_acqe_fc_la_trunk_config_port2_WORD\t\tword0\n#define lpfc_acqe_fc_la_trunk_config_port3_SHIFT\t23\n#define lpfc_acqe_fc_la_trunk_config_port3_MASK\t\t0x0000001\n#define lpfc_acqe_fc_la_trunk_config_port3_WORD\t\tword0\n\tuint32_t word1;\n#define lpfc_acqe_fc_la_llink_spd_SHIFT\t\t16\n#define lpfc_acqe_fc_la_llink_spd_MASK\t\t0x0000FFFF\n#define lpfc_acqe_fc_la_llink_spd_WORD\t\tword1\n#define lpfc_acqe_fc_la_fault_SHIFT\t\t0\n#define lpfc_acqe_fc_la_fault_MASK\t\t0x000000FF\n#define lpfc_acqe_fc_la_fault_WORD\t\tword1\n#define lpfc_acqe_fc_la_link_status_SHIFT\t8\n#define lpfc_acqe_fc_la_link_status_MASK\t0x0000007F\n#define lpfc_acqe_fc_la_link_status_WORD\tword1\n#define lpfc_acqe_fc_la_trunk_fault_SHIFT\t\t0\n#define lpfc_acqe_fc_la_trunk_fault_MASK\t\t0x0000000F\n#define lpfc_acqe_fc_la_trunk_fault_WORD\t\tword1\n#define lpfc_acqe_fc_la_trunk_linkmask_SHIFT\t\t4\n#define lpfc_acqe_fc_la_trunk_linkmask_MASK\t\t0x000000F\n#define lpfc_acqe_fc_la_trunk_linkmask_WORD\t\tword1\n#define LPFC_FC_LA_FAULT_NONE\t\t0x0\n#define LPFC_FC_LA_FAULT_LOCAL\t\t0x1\n#define LPFC_FC_LA_FAULT_REMOTE\t\t0x2\n\tuint32_t event_tag;\n\tuint32_t trailer;\n#define LPFC_FC_LA_EVENT_TYPE_FC_LINK\t\t0x1\n#define LPFC_FC_LA_EVENT_TYPE_SHARED_LINK\t0x2\n};\n\nstruct lpfc_acqe_misconfigured_event {\n\tstruct {\n\tuint32_t word0;\n#define lpfc_sli_misconfigured_port0_state_SHIFT\t0\n#define lpfc_sli_misconfigured_port0_state_MASK\t\t0x000000FF\n#define lpfc_sli_misconfigured_port0_state_WORD\t\tword0\n#define lpfc_sli_misconfigured_port1_state_SHIFT\t8\n#define lpfc_sli_misconfigured_port1_state_MASK\t\t0x000000FF\n#define lpfc_sli_misconfigured_port1_state_WORD\t\tword0\n#define lpfc_sli_misconfigured_port2_state_SHIFT\t16\n#define lpfc_sli_misconfigured_port2_state_MASK\t\t0x000000FF\n#define lpfc_sli_misconfigured_port2_state_WORD\t\tword0\n#define lpfc_sli_misconfigured_port3_state_SHIFT\t24\n#define lpfc_sli_misconfigured_port3_state_MASK\t\t0x000000FF\n#define lpfc_sli_misconfigured_port3_state_WORD\t\tword0\n\tuint32_t word1;\n#define lpfc_sli_misconfigured_port0_op_SHIFT\t\t0\n#define lpfc_sli_misconfigured_port0_op_MASK\t\t0x00000001\n#define lpfc_sli_misconfigured_port0_op_WORD\t\tword1\n#define lpfc_sli_misconfigured_port0_severity_SHIFT\t1\n#define lpfc_sli_misconfigured_port0_severity_MASK\t0x00000003\n#define lpfc_sli_misconfigured_port0_severity_WORD\tword1\n#define lpfc_sli_misconfigured_port1_op_SHIFT\t\t8\n#define lpfc_sli_misconfigured_port1_op_MASK\t\t0x00000001\n#define lpfc_sli_misconfigured_port1_op_WORD\t\tword1\n#define lpfc_sli_misconfigured_port1_severity_SHIFT\t9\n#define lpfc_sli_misconfigured_port1_severity_MASK\t0x00000003\n#define lpfc_sli_misconfigured_port1_severity_WORD\tword1\n#define lpfc_sli_misconfigured_port2_op_SHIFT\t\t16\n#define lpfc_sli_misconfigured_port2_op_MASK\t\t0x00000001\n#define lpfc_sli_misconfigured_port2_op_WORD\t\tword1\n#define lpfc_sli_misconfigured_port2_severity_SHIFT\t17\n#define lpfc_sli_misconfigured_port2_severity_MASK\t0x00000003\n#define lpfc_sli_misconfigured_port2_severity_WORD\tword1\n#define lpfc_sli_misconfigured_port3_op_SHIFT\t\t24\n#define lpfc_sli_misconfigured_port3_op_MASK\t\t0x00000001\n#define lpfc_sli_misconfigured_port3_op_WORD\t\tword1\n#define lpfc_sli_misconfigured_port3_severity_SHIFT\t25\n#define lpfc_sli_misconfigured_port3_severity_MASK\t0x00000003\n#define lpfc_sli_misconfigured_port3_severity_WORD\tword1\n\t} theEvent;\n#define LPFC_SLI_EVENT_STATUS_VALID\t\t\t0x00\n#define LPFC_SLI_EVENT_STATUS_NOT_PRESENT\t0x01\n#define LPFC_SLI_EVENT_STATUS_WRONG_TYPE\t0x02\n#define LPFC_SLI_EVENT_STATUS_UNSUPPORTED\t0x03\n#define LPFC_SLI_EVENT_STATUS_UNQUALIFIED\t0x04\n#define LPFC_SLI_EVENT_STATUS_UNCERTIFIED\t0x05\n};\n\nstruct lpfc_acqe_cgn_signal {\n\tu32 word0;\n#define lpfc_warn_acqe_SHIFT\t\t0\n#define lpfc_warn_acqe_MASK\t\t0x7FFFFFFF\n#define lpfc_warn_acqe_WORD\t\tword0\n#define lpfc_imm_acqe_SHIFT\t\t31\n#define lpfc_imm_acqe_MASK\t\t0x1\n#define lpfc_imm_acqe_WORD\t\tword0\n\tu32 alarm_cnt;\n\tu32 word2;\n\tu32 trailer;\n};\n\nstruct lpfc_acqe_sli {\n\tuint32_t event_data1;\n\tuint32_t event_data2;\n\tuint32_t event_data3;\n\tuint32_t trailer;\n#define LPFC_SLI_EVENT_TYPE_PORT_ERROR\t\t0x1\n#define LPFC_SLI_EVENT_TYPE_OVER_TEMP\t\t0x2\n#define LPFC_SLI_EVENT_TYPE_NORM_TEMP\t\t0x3\n#define LPFC_SLI_EVENT_TYPE_NVLOG_POST\t\t0x4\n#define LPFC_SLI_EVENT_TYPE_DIAG_DUMP\t\t0x5\n#define LPFC_SLI_EVENT_TYPE_MISCONFIGURED\t0x9\n#define LPFC_SLI_EVENT_TYPE_REMOTE_DPORT\t0xA\n#define LPFC_SLI_EVENT_TYPE_PORT_PARAMS_CHG\t0xE\n#define LPFC_SLI_EVENT_TYPE_MISCONF_FAWWN\t0xF\n#define LPFC_SLI_EVENT_TYPE_EEPROM_FAILURE\t0x10\n#define LPFC_SLI_EVENT_TYPE_CGN_SIGNAL\t\t0x11\n#define LPFC_SLI_EVENT_TYPE_RD_SIGNAL           0x12\n};\n\n \nstruct lpfc_bmbx_create {\n\tstruct lpfc_mqe mqe;\n\tstruct lpfc_mcqe mcqe;\n};\n\n#define SGL_ALIGN_SZ 64\n#define SGL_PAGE_SIZE 4096\n \n#define NO_XRI  0xffff\n\nstruct wqe_common {\n\tuint32_t word6;\n#define wqe_xri_tag_SHIFT     0\n#define wqe_xri_tag_MASK      0x0000FFFF\n#define wqe_xri_tag_WORD      word6\n#define wqe_ctxt_tag_SHIFT    16\n#define wqe_ctxt_tag_MASK     0x0000FFFF\n#define wqe_ctxt_tag_WORD     word6\n\tuint32_t word7;\n#define wqe_dif_SHIFT         0\n#define wqe_dif_MASK          0x00000003\n#define wqe_dif_WORD          word7\n#define LPFC_WQE_DIF_PASSTHRU\t1\n#define LPFC_WQE_DIF_STRIP\t2\n#define LPFC_WQE_DIF_INSERT\t3\n#define wqe_ct_SHIFT          2\n#define wqe_ct_MASK           0x00000003\n#define wqe_ct_WORD           word7\n#define wqe_status_SHIFT      4\n#define wqe_status_MASK       0x0000000f\n#define wqe_status_WORD       word7\n#define wqe_cmnd_SHIFT        8\n#define wqe_cmnd_MASK         0x000000ff\n#define wqe_cmnd_WORD         word7\n#define wqe_class_SHIFT       16\n#define wqe_class_MASK        0x00000007\n#define wqe_class_WORD        word7\n#define wqe_ar_SHIFT          19\n#define wqe_ar_MASK           0x00000001\n#define wqe_ar_WORD           word7\n#define wqe_ag_SHIFT          wqe_ar_SHIFT\n#define wqe_ag_MASK           wqe_ar_MASK\n#define wqe_ag_WORD           wqe_ar_WORD\n#define wqe_pu_SHIFT          20\n#define wqe_pu_MASK           0x00000003\n#define wqe_pu_WORD           word7\n#define wqe_erp_SHIFT         22\n#define wqe_erp_MASK          0x00000001\n#define wqe_erp_WORD          word7\n#define wqe_conf_SHIFT        wqe_erp_SHIFT\n#define wqe_conf_MASK         wqe_erp_MASK\n#define wqe_conf_WORD         wqe_erp_WORD\n#define wqe_lnk_SHIFT         23\n#define wqe_lnk_MASK          0x00000001\n#define wqe_lnk_WORD          word7\n#define wqe_tmo_SHIFT         24\n#define wqe_tmo_MASK          0x000000ff\n#define wqe_tmo_WORD          word7\n\tuint32_t abort_tag;  \n\tuint32_t word9;\n#define wqe_reqtag_SHIFT      0\n#define wqe_reqtag_MASK       0x0000FFFF\n#define wqe_reqtag_WORD       word9\n#define wqe_temp_rpi_SHIFT    16\n#define wqe_temp_rpi_MASK     0x0000FFFF\n#define wqe_temp_rpi_WORD     word9\n#define wqe_rcvoxid_SHIFT     16\n#define wqe_rcvoxid_MASK      0x0000FFFF\n#define wqe_rcvoxid_WORD      word9\n#define wqe_sof_SHIFT         24\n#define wqe_sof_MASK          0x000000FF\n#define wqe_sof_WORD          word9\n#define wqe_eof_SHIFT         16\n#define wqe_eof_MASK          0x000000FF\n#define wqe_eof_WORD          word9\n\tuint32_t word10;\n#define wqe_ebde_cnt_SHIFT    0\n#define wqe_ebde_cnt_MASK     0x0000000f\n#define wqe_ebde_cnt_WORD     word10\n#define wqe_xchg_SHIFT        4\n#define wqe_xchg_MASK         0x00000001\n#define wqe_xchg_WORD         word10\n#define LPFC_SCSI_XCHG\t      0x0\n#define LPFC_NVME_XCHG\t      0x1\n#define wqe_appid_SHIFT       5\n#define wqe_appid_MASK        0x00000001\n#define wqe_appid_WORD        word10\n#define wqe_oas_SHIFT         6\n#define wqe_oas_MASK          0x00000001\n#define wqe_oas_WORD          word10\n#define wqe_lenloc_SHIFT      7\n#define wqe_lenloc_MASK       0x00000003\n#define wqe_lenloc_WORD       word10\n#define LPFC_WQE_LENLOC_NONE\t\t0\n#define LPFC_WQE_LENLOC_WORD3\t1\n#define LPFC_WQE_LENLOC_WORD12\t2\n#define LPFC_WQE_LENLOC_WORD4\t3\n#define wqe_qosd_SHIFT        9\n#define wqe_qosd_MASK         0x00000001\n#define wqe_qosd_WORD         word10\n#define wqe_xbl_SHIFT         11\n#define wqe_xbl_MASK          0x00000001\n#define wqe_xbl_WORD          word10\n#define wqe_iod_SHIFT         13\n#define wqe_iod_MASK          0x00000001\n#define wqe_iod_WORD          word10\n#define LPFC_WQE_IOD_NONE\t0\n#define LPFC_WQE_IOD_WRITE\t0\n#define LPFC_WQE_IOD_READ\t1\n#define wqe_dbde_SHIFT        14\n#define wqe_dbde_MASK         0x00000001\n#define wqe_dbde_WORD         word10\n#define wqe_wqes_SHIFT        15\n#define wqe_wqes_MASK         0x00000001\n#define wqe_wqes_WORD         word10\n \n#define wqe_wqid_SHIFT        1\n#define wqe_wqid_MASK         0x00007fff\n#define wqe_wqid_WORD         word10\n#define wqe_pri_SHIFT         16\n#define wqe_pri_MASK          0x00000007\n#define wqe_pri_WORD          word10\n#define wqe_pv_SHIFT          19\n#define wqe_pv_MASK           0x00000001\n#define wqe_pv_WORD           word10\n#define wqe_xc_SHIFT          21\n#define wqe_xc_MASK           0x00000001\n#define wqe_xc_WORD           word10\n#define wqe_sr_SHIFT          22\n#define wqe_sr_MASK           0x00000001\n#define wqe_sr_WORD           word10\n#define wqe_ccpe_SHIFT        23\n#define wqe_ccpe_MASK         0x00000001\n#define wqe_ccpe_WORD         word10\n#define wqe_ccp_SHIFT         24\n#define wqe_ccp_MASK          0x000000ff\n#define wqe_ccp_WORD          word10\n\tuint32_t word11;\n#define wqe_cmd_type_SHIFT    0\n#define wqe_cmd_type_MASK     0x0000000f\n#define wqe_cmd_type_WORD     word11\n#define wqe_els_id_SHIFT      4\n#define wqe_els_id_MASK       0x00000007\n#define wqe_els_id_WORD       word11\n#define wqe_irsp_SHIFT        4\n#define wqe_irsp_MASK         0x00000001\n#define wqe_irsp_WORD         word11\n#define wqe_pbde_SHIFT        5\n#define wqe_pbde_MASK         0x00000001\n#define wqe_pbde_WORD         word11\n#define wqe_sup_SHIFT         6\n#define wqe_sup_MASK          0x00000001\n#define wqe_sup_WORD          word11\n#define wqe_ffrq_SHIFT         6\n#define wqe_ffrq_MASK          0x00000001\n#define wqe_ffrq_WORD          word11\n#define wqe_wqec_SHIFT        7\n#define wqe_wqec_MASK         0x00000001\n#define wqe_wqec_WORD         word11\n#define wqe_irsplen_SHIFT     8\n#define wqe_irsplen_MASK      0x0000000f\n#define wqe_irsplen_WORD      word11\n#define wqe_cqid_SHIFT        16\n#define wqe_cqid_MASK         0x0000ffff\n#define wqe_cqid_WORD         word11\n#define LPFC_WQE_CQ_ID_DEFAULT\t0xffff\n};\n\nstruct wqe_did {\n\tuint32_t word5;\n#define wqe_els_did_SHIFT         0\n#define wqe_els_did_MASK          0x00FFFFFF\n#define wqe_els_did_WORD          word5\n#define wqe_xmit_bls_pt_SHIFT         28\n#define wqe_xmit_bls_pt_MASK          0x00000003\n#define wqe_xmit_bls_pt_WORD          word5\n#define wqe_xmit_bls_ar_SHIFT         30\n#define wqe_xmit_bls_ar_MASK          0x00000001\n#define wqe_xmit_bls_ar_WORD          word5\n#define wqe_xmit_bls_xo_SHIFT         31\n#define wqe_xmit_bls_xo_MASK          0x00000001\n#define wqe_xmit_bls_xo_WORD          word5\n};\n\nstruct lpfc_wqe_generic{\n\tstruct ulp_bde64 bde;\n\tuint32_t word3;\n\tuint32_t word4;\n\tuint32_t word5;\n\tstruct wqe_common wqe_com;\n\tuint32_t payload[4];\n};\n\nenum els_request64_wqe_word11 {\n\tLPFC_ELS_ID_DEFAULT,\n\tLPFC_ELS_ID_LOGO,\n\tLPFC_ELS_ID_FDISC,\n\tLPFC_ELS_ID_FLOGI,\n\tLPFC_ELS_ID_PLOGI,\n};\n\nstruct els_request64_wqe {\n\tstruct ulp_bde64 bde;\n\tuint32_t payload_len;\n\tuint32_t word4;\n#define els_req64_sid_SHIFT         0\n#define els_req64_sid_MASK          0x00FFFFFF\n#define els_req64_sid_WORD          word4\n#define els_req64_sp_SHIFT          24\n#define els_req64_sp_MASK           0x00000001\n#define els_req64_sp_WORD           word4\n#define els_req64_vf_SHIFT          25\n#define els_req64_vf_MASK           0x00000001\n#define els_req64_vf_WORD           word4\n\tstruct wqe_did\twqe_dest;\n\tstruct wqe_common wqe_com;  \n\tuint32_t word12;\n#define els_req64_vfid_SHIFT        1\n#define els_req64_vfid_MASK         0x00000FFF\n#define els_req64_vfid_WORD         word12\n#define els_req64_pri_SHIFT         13\n#define els_req64_pri_MASK          0x00000007\n#define els_req64_pri_WORD          word12\n\tuint32_t word13;\n#define els_req64_hopcnt_SHIFT      24\n#define els_req64_hopcnt_MASK       0x000000ff\n#define els_req64_hopcnt_WORD       word13\n\tuint32_t word14;\n\tuint32_t max_response_payload_len;\n};\n\nstruct xmit_els_rsp64_wqe {\n\tstruct ulp_bde64 bde;\n\tuint32_t response_payload_len;\n\tuint32_t word4;\n#define els_rsp64_sid_SHIFT         0\n#define els_rsp64_sid_MASK          0x00FFFFFF\n#define els_rsp64_sid_WORD          word4\n#define els_rsp64_sp_SHIFT          24\n#define els_rsp64_sp_MASK           0x00000001\n#define els_rsp64_sp_WORD           word4\n\tstruct wqe_did wqe_dest;\n\tstruct wqe_common wqe_com;  \n\tuint32_t word12;\n#define wqe_rsp_temp_rpi_SHIFT    0\n#define wqe_rsp_temp_rpi_MASK     0x0000FFFF\n#define wqe_rsp_temp_rpi_WORD     word12\n\tuint32_t rsvd_13_15[3];\n};\n\nstruct xmit_bls_rsp64_wqe {\n\tuint32_t payload0;\n \n#define xmit_bls_rsp64_acc_seq_id_SHIFT        16\n#define xmit_bls_rsp64_acc_seq_id_MASK         0x000000ff\n#define xmit_bls_rsp64_acc_seq_id_WORD         payload0\n#define xmit_bls_rsp64_acc_seq_id_vald_SHIFT   24\n#define xmit_bls_rsp64_acc_seq_id_vald_MASK    0x000000ff\n#define xmit_bls_rsp64_acc_seq_id_vald_WORD    payload0\n \n#define xmit_bls_rsp64_rjt_vspec_SHIFT   0\n#define xmit_bls_rsp64_rjt_vspec_MASK    0x000000ff\n#define xmit_bls_rsp64_rjt_vspec_WORD    payload0\n#define xmit_bls_rsp64_rjt_expc_SHIFT    8\n#define xmit_bls_rsp64_rjt_expc_MASK     0x000000ff\n#define xmit_bls_rsp64_rjt_expc_WORD     payload0\n#define xmit_bls_rsp64_rjt_rsnc_SHIFT    16\n#define xmit_bls_rsp64_rjt_rsnc_MASK     0x000000ff\n#define xmit_bls_rsp64_rjt_rsnc_WORD     payload0\n\tuint32_t word1;\n#define xmit_bls_rsp64_rxid_SHIFT  0\n#define xmit_bls_rsp64_rxid_MASK   0x0000ffff\n#define xmit_bls_rsp64_rxid_WORD   word1\n#define xmit_bls_rsp64_oxid_SHIFT  16\n#define xmit_bls_rsp64_oxid_MASK   0x0000ffff\n#define xmit_bls_rsp64_oxid_WORD   word1\n\tuint32_t word2;\n#define xmit_bls_rsp64_seqcnthi_SHIFT  0\n#define xmit_bls_rsp64_seqcnthi_MASK   0x0000ffff\n#define xmit_bls_rsp64_seqcnthi_WORD   word2\n#define xmit_bls_rsp64_seqcntlo_SHIFT  16\n#define xmit_bls_rsp64_seqcntlo_MASK   0x0000ffff\n#define xmit_bls_rsp64_seqcntlo_WORD   word2\n\tuint32_t rsrvd3;\n\tuint32_t rsrvd4;\n\tstruct wqe_did\twqe_dest;\n\tstruct wqe_common wqe_com;  \n\tuint32_t word12;\n#define xmit_bls_rsp64_temprpi_SHIFT  0\n#define xmit_bls_rsp64_temprpi_MASK   0x0000ffff\n#define xmit_bls_rsp64_temprpi_WORD   word12\n\tuint32_t rsvd_13_15[3];\n};\n\nstruct wqe_rctl_dfctl {\n\tuint32_t word5;\n#define wqe_si_SHIFT 2\n#define wqe_si_MASK  0x000000001\n#define wqe_si_WORD  word5\n#define wqe_la_SHIFT 3\n#define wqe_la_MASK  0x000000001\n#define wqe_la_WORD  word5\n#define wqe_xo_SHIFT\t6\n#define wqe_xo_MASK\t0x000000001\n#define wqe_xo_WORD\tword5\n#define wqe_ls_SHIFT 7\n#define wqe_ls_MASK  0x000000001\n#define wqe_ls_WORD  word5\n#define wqe_dfctl_SHIFT 8\n#define wqe_dfctl_MASK  0x0000000ff\n#define wqe_dfctl_WORD  word5\n#define wqe_type_SHIFT 16\n#define wqe_type_MASK  0x0000000ff\n#define wqe_type_WORD  word5\n#define wqe_rctl_SHIFT 24\n#define wqe_rctl_MASK  0x0000000ff\n#define wqe_rctl_WORD  word5\n};\n\nstruct xmit_seq64_wqe {\n\tstruct ulp_bde64 bde;\n\tuint32_t rsvd3;\n\tuint32_t relative_offset;\n\tstruct wqe_rctl_dfctl wge_ctl;\n\tstruct wqe_common wqe_com;  \n\tuint32_t xmit_len;\n\tuint32_t rsvd_12_15[3];\n};\nstruct xmit_bcast64_wqe {\n\tstruct ulp_bde64 bde;\n\tuint32_t seq_payload_len;\n\tuint32_t rsvd4;\n\tstruct wqe_rctl_dfctl wge_ctl;  \n\tstruct wqe_common wqe_com;      \n\tuint32_t rsvd_12_15[4];\n};\n\nstruct gen_req64_wqe {\n\tstruct ulp_bde64 bde;\n\tuint32_t request_payload_len;\n\tuint32_t relative_offset;\n\tstruct wqe_rctl_dfctl wge_ctl;  \n\tstruct wqe_common wqe_com;      \n\tuint32_t rsvd_12_14[3];\n\tuint32_t max_response_payload_len;\n};\n\n \nstruct lpfc_nvme_prli {\n\tuint32_t word1;\n\t \n#define prli_acc_rsp_code_SHIFT         8\n#define prli_acc_rsp_code_MASK          0x0000000f\n#define prli_acc_rsp_code_WORD          word1\n#define prli_estabImagePair_SHIFT       13\n#define prli_estabImagePair_MASK        0x00000001\n#define prli_estabImagePair_WORD        word1\n#define prli_type_code_ext_SHIFT        16\n#define prli_type_code_ext_MASK         0x000000ff\n#define prli_type_code_ext_WORD         word1\n#define prli_type_code_SHIFT            24\n#define prli_type_code_MASK             0x000000ff\n#define prli_type_code_WORD             word1\n\tuint32_t word_rsvd2;\n\tuint32_t word_rsvd3;\n\n\tuint32_t word4;\n#define prli_fba_SHIFT                  0\n#define prli_fba_MASK                   0x00000001\n#define prli_fba_WORD                   word4\n#define prli_disc_SHIFT                 3\n#define prli_disc_MASK                  0x00000001\n#define prli_disc_WORD                  word4\n#define prli_tgt_SHIFT                  4\n#define prli_tgt_MASK                   0x00000001\n#define prli_tgt_WORD                   word4\n#define prli_init_SHIFT                 5\n#define prli_init_MASK                  0x00000001\n#define prli_init_WORD                  word4\n#define prli_conf_SHIFT                 7\n#define prli_conf_MASK                  0x00000001\n#define prli_conf_WORD                  word4\n#define prli_nsler_SHIFT\t\t8\n#define prli_nsler_MASK\t\t\t0x00000001\n#define prli_nsler_WORD\t\t\tword4\n\tuint32_t word5;\n#define prli_fb_sz_SHIFT                0\n#define prli_fb_sz_MASK                 0x0000ffff\n#define prli_fb_sz_WORD                 word5\n#define LPFC_NVMET_FB_SZ_MAX  65536    \n};\n\nstruct create_xri_wqe {\n\tuint32_t rsrvd[5];            \n\tstruct wqe_did\twqe_dest;   \n\tstruct wqe_common wqe_com;  \n\tuint32_t rsvd_12_15[4];          \n};\n\n#define T_REQUEST_TAG 3\n#define T_XRI_TAG 1\n\nstruct cmf_sync_wqe {\n\tuint32_t rsrvd[3];\n\tuint32_t word3;\n#define\tcmf_sync_interval_SHIFT\t0\n#define\tcmf_sync_interval_MASK\t0x00000ffff\n#define\tcmf_sync_interval_WORD\tword3\n#define\tcmf_sync_afpin_SHIFT\t16\n#define\tcmf_sync_afpin_MASK\t0x000000001\n#define\tcmf_sync_afpin_WORD\tword3\n#define\tcmf_sync_asig_SHIFT\t17\n#define\tcmf_sync_asig_MASK\t0x000000001\n#define\tcmf_sync_asig_WORD\tword3\n#define\tcmf_sync_op_SHIFT\t20\n#define\tcmf_sync_op_MASK\t0x00000000f\n#define\tcmf_sync_op_WORD\tword3\n#define\tcmf_sync_ver_SHIFT\t24\n#define\tcmf_sync_ver_MASK\t0x0000000ff\n#define\tcmf_sync_ver_WORD\tword3\n#define LPFC_CMF_SYNC_VER\t1\n\tuint32_t event_tag;\n\tuint32_t word5;\n#define\tcmf_sync_wsigmax_SHIFT\t0\n#define\tcmf_sync_wsigmax_MASK\t0x00000ffff\n#define\tcmf_sync_wsigmax_WORD\tword5\n#define\tcmf_sync_wsigcnt_SHIFT\t16\n#define\tcmf_sync_wsigcnt_MASK\t0x00000ffff\n#define\tcmf_sync_wsigcnt_WORD\tword5\n\tuint32_t word6;\n\tuint32_t word7;\n#define\tcmf_sync_cmnd_SHIFT\t8\n#define\tcmf_sync_cmnd_MASK\t0x0000000ff\n#define\tcmf_sync_cmnd_WORD\tword7\n\tuint32_t word8;\n\tuint32_t word9;\n#define\tcmf_sync_reqtag_SHIFT\t0\n#define\tcmf_sync_reqtag_MASK\t0x00000ffff\n#define\tcmf_sync_reqtag_WORD\tword9\n#define\tcmf_sync_wfpinmax_SHIFT\t16\n#define\tcmf_sync_wfpinmax_MASK\t0x0000000ff\n#define\tcmf_sync_wfpinmax_WORD\tword9\n#define\tcmf_sync_wfpincnt_SHIFT\t24\n#define\tcmf_sync_wfpincnt_MASK\t0x0000000ff\n#define\tcmf_sync_wfpincnt_WORD\tword9\n\tuint32_t word10;\n#define cmf_sync_qosd_SHIFT\t9\n#define cmf_sync_qosd_MASK\t0x00000001\n#define cmf_sync_qosd_WORD\tword10\n\tuint32_t word11;\n#define cmf_sync_cmd_type_SHIFT\t0\n#define cmf_sync_cmd_type_MASK\t0x0000000f\n#define cmf_sync_cmd_type_WORD\tword11\n#define cmf_sync_wqec_SHIFT\t7\n#define cmf_sync_wqec_MASK\t0x00000001\n#define cmf_sync_wqec_WORD\tword11\n#define cmf_sync_cqid_SHIFT\t16\n#define cmf_sync_cqid_MASK\t0x0000ffff\n#define cmf_sync_cqid_WORD\tword11\n\tuint32_t read_bytes;\n\tuint32_t word13;\n#define cmf_sync_period_SHIFT\t24\n#define cmf_sync_period_MASK\t0x000000ff\n#define cmf_sync_period_WORD\tword13\n\tuint32_t word14;\n\tuint32_t word15;\n};\n\nstruct abort_cmd_wqe {\n\tuint32_t rsrvd[3];\n\tuint32_t word3;\n#define\tabort_cmd_ia_SHIFT  0\n#define\tabort_cmd_ia_MASK  0x000000001\n#define\tabort_cmd_ia_WORD  word3\n#define\tabort_cmd_criteria_SHIFT  8\n#define\tabort_cmd_criteria_MASK  0x0000000ff\n#define\tabort_cmd_criteria_WORD  word3\n\tuint32_t rsrvd4;\n\tuint32_t rsrvd5;\n\tstruct wqe_common wqe_com;      \n\tuint32_t rsvd_12_15[4];          \n};\n\nstruct fcp_iwrite64_wqe {\n\tstruct ulp_bde64 bde;\n\tuint32_t word3;\n#define\tcmd_buff_len_SHIFT  16\n#define\tcmd_buff_len_MASK  0x00000ffff\n#define\tcmd_buff_len_WORD  word3\n#define payload_offset_len_SHIFT 0\n#define payload_offset_len_MASK 0x0000ffff\n#define payload_offset_len_WORD word3\n\tuint32_t total_xfer_len;\n\tuint32_t initial_xfer_len;\n\tstruct wqe_common wqe_com;      \n\tuint32_t rsrvd12;\n\tstruct ulp_bde64 ph_bde;        \n};\n\nstruct fcp_iread64_wqe {\n\tstruct ulp_bde64 bde;\n\tuint32_t word3;\n#define\tcmd_buff_len_SHIFT  16\n#define\tcmd_buff_len_MASK  0x00000ffff\n#define\tcmd_buff_len_WORD  word3\n#define payload_offset_len_SHIFT 0\n#define payload_offset_len_MASK 0x0000ffff\n#define payload_offset_len_WORD word3\n\tuint32_t total_xfer_len;        \n\tuint32_t rsrvd5;                \n\tstruct wqe_common wqe_com;      \n\tuint32_t rsrvd12;\n\tstruct ulp_bde64 ph_bde;        \n};\n\nstruct fcp_icmnd64_wqe {\n\tstruct ulp_bde64 bde;           \n\tuint32_t word3;\n#define\tcmd_buff_len_SHIFT  16\n#define\tcmd_buff_len_MASK  0x00000ffff\n#define\tcmd_buff_len_WORD  word3\n#define payload_offset_len_SHIFT 0\n#define payload_offset_len_MASK 0x0000ffff\n#define payload_offset_len_WORD word3\n\tuint32_t rsrvd4;                \n\tuint32_t rsrvd5;                \n\tstruct wqe_common wqe_com;      \n\tuint32_t rsvd_12_15[4];         \n};\n\nstruct fcp_trsp64_wqe {\n\tstruct ulp_bde64 bde;\n\tuint32_t response_len;\n\tuint32_t rsvd_4_5[2];\n\tstruct wqe_common wqe_com;       \n\tuint32_t rsvd_12_15[4];          \n};\n\nstruct fcp_tsend64_wqe {\n\tstruct ulp_bde64 bde;\n\tuint32_t payload_offset_len;\n\tuint32_t relative_offset;\n\tuint32_t reserved;\n\tstruct wqe_common wqe_com;      \n\tuint32_t fcp_data_len;          \n\tuint32_t rsvd_13_15[3];         \n};\n\nstruct fcp_treceive64_wqe {\n\tstruct ulp_bde64 bde;\n\tuint32_t payload_offset_len;\n\tuint32_t relative_offset;\n\tuint32_t reserved;\n\tstruct wqe_common wqe_com;      \n\tuint32_t fcp_data_len;          \n\tuint32_t rsvd_13_15[3];         \n};\n#define TXRDY_PAYLOAD_LEN      12\n\n#define CMD_SEND_FRAME\t0xE1\n\nstruct send_frame_wqe {\n\tstruct ulp_bde64 bde;           \n\tuint32_t frame_len;             \n\tuint32_t fc_hdr_wd0;            \n\tuint32_t fc_hdr_wd1;            \n\tstruct wqe_common wqe_com;      \n\tuint32_t fc_hdr_wd2;            \n\tuint32_t fc_hdr_wd3;            \n\tuint32_t fc_hdr_wd4;            \n\tuint32_t fc_hdr_wd5;            \n};\n\n#define ELS_RDF_REG_TAG_CNT\t\t4\nstruct lpfc_els_rdf_reg_desc {\n\tstruct fc_df_desc_fpin_reg\treg_desc;\t \n\t__be32\t\t\t\tdesc_tags[ELS_RDF_REG_TAG_CNT];\n\t\t\t\t\t\t\t \n};\n\nstruct lpfc_els_rdf_req {\n\tstruct fc_els_rdf\t\trdf;\t    \n\tstruct lpfc_els_rdf_reg_desc\treg_d1;\t \n};\n\nstruct lpfc_els_rdf_rsp {\n\tstruct fc_els_rdf_resp\t\trdf_resp;   \n\tstruct lpfc_els_rdf_reg_desc\treg_d1;\t \n};\n\nunion lpfc_wqe {\n\tuint32_t words[16];\n\tstruct lpfc_wqe_generic generic;\n\tstruct fcp_icmnd64_wqe fcp_icmd;\n\tstruct fcp_iread64_wqe fcp_iread;\n\tstruct fcp_iwrite64_wqe fcp_iwrite;\n\tstruct abort_cmd_wqe abort_cmd;\n\tstruct cmf_sync_wqe cmf_sync;\n\tstruct create_xri_wqe create_xri;\n\tstruct xmit_bcast64_wqe xmit_bcast64;\n\tstruct xmit_seq64_wqe xmit_sequence;\n\tstruct xmit_bls_rsp64_wqe xmit_bls_rsp;\n\tstruct xmit_els_rsp64_wqe xmit_els_rsp;\n\tstruct els_request64_wqe els_req;\n\tstruct gen_req64_wqe gen_req;\n\tstruct fcp_trsp64_wqe fcp_trsp;\n\tstruct fcp_tsend64_wqe fcp_tsend;\n\tstruct fcp_treceive64_wqe fcp_treceive;\n\tstruct send_frame_wqe send_frame;\n};\n\nunion lpfc_wqe128 {\n\tuint32_t words[32];\n\tstruct lpfc_wqe_generic generic;\n\tstruct fcp_icmnd64_wqe fcp_icmd;\n\tstruct fcp_iread64_wqe fcp_iread;\n\tstruct fcp_iwrite64_wqe fcp_iwrite;\n\tstruct abort_cmd_wqe abort_cmd;\n\tstruct cmf_sync_wqe cmf_sync;\n\tstruct create_xri_wqe create_xri;\n\tstruct xmit_bcast64_wqe xmit_bcast64;\n\tstruct xmit_seq64_wqe xmit_sequence;\n\tstruct xmit_bls_rsp64_wqe xmit_bls_rsp;\n\tstruct xmit_els_rsp64_wqe xmit_els_rsp;\n\tstruct els_request64_wqe els_req;\n\tstruct gen_req64_wqe gen_req;\n\tstruct fcp_trsp64_wqe fcp_trsp;\n\tstruct fcp_tsend64_wqe fcp_tsend;\n\tstruct fcp_treceive64_wqe fcp_treceive;\n\tstruct send_frame_wqe send_frame;\n};\n\n#define MAGIC_NUMBER_G6 0xFEAA0003\n#define MAGIC_NUMBER_G7 0xFEAA0005\n#define MAGIC_NUMBER_G7P 0xFEAA0020\n\nstruct lpfc_grp_hdr {\n\tuint32_t size;\n\tuint32_t magic_number;\n\tuint32_t word2;\n#define lpfc_grp_hdr_file_type_SHIFT\t24\n#define lpfc_grp_hdr_file_type_MASK\t0x000000FF\n#define lpfc_grp_hdr_file_type_WORD\tword2\n#define lpfc_grp_hdr_id_SHIFT\t\t16\n#define lpfc_grp_hdr_id_MASK\t\t0x000000FF\n#define lpfc_grp_hdr_id_WORD\t\tword2\n\tuint8_t rev_name[128];\n\tuint8_t date[12];\n\tuint8_t revision[32];\n};\n\n \n#define FCP_COMMAND\t\t0x0\n#define NVME_READ_CMD\t\t0x0\n#define FCP_COMMAND_DATA_OUT\t0x1\n#define NVME_WRITE_CMD\t\t0x1\n#define COMMAND_DATA_IN\t\t0x0\n#define COMMAND_DATA_OUT\t0x1\n#define FCP_COMMAND_TRECEIVE\t0x2\n#define FCP_COMMAND_TRSP\t0x3\n#define FCP_COMMAND_TSEND\t0x7\n#define OTHER_COMMAND\t\t0x8\n#define CMF_SYNC_COMMAND\t0xA\n#define ELS_COMMAND_NON_FIP\t0xC\n#define ELS_COMMAND_FIP\t\t0xD\n\n#define LPFC_NVME_EMBED_CMD\t0x0\n#define LPFC_NVME_EMBED_WRITE\t0x1\n#define LPFC_NVME_EMBED_READ\t0x2\n\n \n#define CMD_ABORT_XRI_WQE       0x0F\n#define CMD_XMIT_SEQUENCE64_WQE 0x82\n#define CMD_XMIT_BCAST64_WQE    0x84\n#define CMD_ELS_REQUEST64_WQE   0x8A\n#define CMD_XMIT_ELS_RSP64_WQE  0x95\n#define CMD_XMIT_BLS_RSP64_WQE  0x97\n#define CMD_FCP_IWRITE64_WQE    0x98\n#define CMD_FCP_IREAD64_WQE     0x9A\n#define CMD_FCP_ICMND64_WQE     0x9C\n#define CMD_FCP_TSEND64_WQE     0x9F\n#define CMD_FCP_TRECEIVE64_WQE  0xA1\n#define CMD_FCP_TRSP64_WQE      0xA3\n#define CMD_GEN_REQUEST64_WQE   0xC2\n#define CMD_CMF_SYNC_WQE\t0xE8\n\n#define CMD_WQE_MASK            0xff\n\n\n#define LPFC_FW_DUMP\t1\n#define LPFC_FW_RESET\t2\n#define LPFC_DV_RESET\t3\n\n \n#ifndef ELS_DTAG_LNK_FAULT_CAP\n#define ELS_DTAG_LNK_FAULT_CAP        0x0001000D\n#endif\n#ifndef ELS_DTAG_CG_SIGNAL_CAP\n#define ELS_DTAG_CG_SIGNAL_CAP        0x0001000F\n#endif\n\n \n#define FC_FPIN_CONGN_SEVERITY_INIT {\t\t\t\t\\\n\t{ FPIN_CONGN_SEVERITY_WARNING,\t\t\"Warning\" },\t\\\n\t{ FPIN_CONGN_SEVERITY_ERROR,\t\t\"Alarm\" },\t\\\n}\n\n \n#define LPFC_FPIN_WWPN_LINE_SZ  128\n#define LPFC_FPIN_WWPN_LINE_CNT 6\n#define LPFC_FPIN_WWPN_NUM_LINE 6\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}