--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Util\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml SB_MULTIFLIER.twx SB_MULTIFLIER.ncd -o SB_MULTIFLIER.twr
SB_MULTIFLIER.pcf

Design file:              SB_MULTIFLIER.ncd
Physical constraint file: SB_MULTIFLIER.pcf
Device,package,speed:     xc3s200,pq208,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
a<0>        |   14.550(R)|   -1.700(R)|clk_BUFGP         |   0.000|
a<1>        |   14.104(R)|   -2.185(R)|clk_BUFGP         |   0.000|
a<2>        |   14.434(R)|   -2.176(R)|clk_BUFGP         |   0.000|
a<3>        |   14.780(R)|   -1.642(R)|clk_BUFGP         |   0.000|
a<4>        |   15.504(R)|   -2.574(R)|clk_BUFGP         |   0.000|
a<5>        |   14.192(R)|   -3.020(R)|clk_BUFGP         |   0.000|
a<6>        |   15.003(R)|   -3.577(R)|clk_BUFGP         |   0.000|
a<7>        |   14.942(R)|   -3.684(R)|clk_BUFGP         |   0.000|
a<8>        |   14.524(R)|   -3.373(R)|clk_BUFGP         |   0.000|
a<9>        |   14.098(R)|   -3.086(R)|clk_BUFGP         |   0.000|
a<10>       |   14.653(R)|   -3.519(R)|clk_BUFGP         |   0.000|
a<11>       |   14.098(R)|   -3.813(R)|clk_BUFGP         |   0.000|
a<12>       |   14.543(R)|   -3.813(R)|clk_BUFGP         |   0.000|
a<13>       |   14.188(R)|   -3.695(R)|clk_BUFGP         |   0.000|
a<14>       |   14.504(R)|   -4.248(R)|clk_BUFGP         |   0.000|
a<15>       |   15.848(R)|   -4.620(R)|clk_BUFGP         |   0.000|
a<16>       |   13.903(R)|   -4.058(R)|clk_BUFGP         |   0.000|
a<17>       |   16.054(R)|   -5.673(R)|clk_BUFGP         |   0.000|
a<18>       |   15.638(R)|   -4.455(R)|clk_BUFGP         |   0.000|
a<19>       |   16.275(R)|   -5.809(R)|clk_BUFGP         |   0.000|
a<20>       |   15.870(R)|   -4.834(R)|clk_BUFGP         |   0.000|
a<21>       |   15.363(R)|   -4.374(R)|clk_BUFGP         |   0.000|
a<22>       |   15.780(R)|   -5.037(R)|clk_BUFGP         |   0.000|
a<23>       |    5.931(R)|   -1.367(R)|clk_BUFGP         |   0.000|
a<24>       |    6.426(R)|   -1.919(R)|clk_BUFGP         |   0.000|
a<25>       |    6.099(R)|   -1.856(R)|clk_BUFGP         |   0.000|
a<26>       |    6.383(R)|   -2.068(R)|clk_BUFGP         |   0.000|
a<27>       |    6.227(R)|   -2.142(R)|clk_BUFGP         |   0.000|
a<28>       |    5.640(R)|   -1.626(R)|clk_BUFGP         |   0.000|
a<29>       |    4.865(R)|   -1.591(R)|clk_BUFGP         |   0.000|
a<30>       |    3.971(R)|   -1.169(R)|clk_BUFGP         |   0.000|
a<31>       |    3.245(R)|   -1.158(R)|clk_BUFGP         |   0.000|
b<0>        |   15.298(R)|   -3.470(R)|clk_BUFGP         |   0.000|
b<1>        |   16.817(R)|   -4.439(R)|clk_BUFGP         |   0.000|
b<2>        |   14.831(R)|   -3.228(R)|clk_BUFGP         |   0.000|
b<3>        |   16.168(R)|   -3.960(R)|clk_BUFGP         |   0.000|
b<4>        |   15.256(R)|   -4.527(R)|clk_BUFGP         |   0.000|
b<5>        |   15.507(R)|   -4.474(R)|clk_BUFGP         |   0.000|
b<6>        |   15.161(R)|   -4.328(R)|clk_BUFGP         |   0.000|
b<7>        |   15.166(R)|   -4.689(R)|clk_BUFGP         |   0.000|
b<8>        |   15.363(R)|   -4.912(R)|clk_BUFGP         |   0.000|
b<9>        |   14.449(R)|   -4.398(R)|clk_BUFGP         |   0.000|
b<10>       |   14.741(R)|   -5.233(R)|clk_BUFGP         |   0.000|
b<11>       |   14.526(R)|   -4.744(R)|clk_BUFGP         |   0.000|
b<12>       |   14.712(R)|   -5.441(R)|clk_BUFGP         |   0.000|
b<13>       |   14.882(R)|   -5.037(R)|clk_BUFGP         |   0.000|
b<14>       |   15.034(R)|   -4.830(R)|clk_BUFGP         |   0.000|
b<15>       |   14.671(R)|   -5.154(R)|clk_BUFGP         |   0.000|
b<16>       |   14.621(R)|   -5.172(R)|clk_BUFGP         |   0.000|
b<17>       |   16.455(R)|   -4.990(R)|clk_BUFGP         |   0.000|
b<18>       |   17.277(R)|   -4.389(R)|clk_BUFGP         |   0.000|
b<19>       |   16.438(R)|   -4.718(R)|clk_BUFGP         |   0.000|
b<20>       |   16.238(R)|   -4.445(R)|clk_BUFGP         |   0.000|
b<21>       |   15.953(R)|   -4.374(R)|clk_BUFGP         |   0.000|
b<22>       |   16.102(R)|   -4.718(R)|clk_BUFGP         |   0.000|
b<23>       |    6.036(R)|   -1.452(R)|clk_BUFGP         |   0.000|
b<24>       |    5.937(R)|   -1.648(R)|clk_BUFGP         |   0.000|
b<25>       |    6.799(R)|   -2.512(R)|clk_BUFGP         |   0.000|
b<26>       |    5.930(R)|   -1.825(R)|clk_BUFGP         |   0.000|
b<27>       |    5.545(R)|   -1.692(R)|clk_BUFGP         |   0.000|
b<28>       |    5.188(R)|   -1.263(R)|clk_BUFGP         |   0.000|
b<29>       |    4.724(R)|   -1.573(R)|clk_BUFGP         |   0.000|
b<30>       |    3.959(R)|   -1.160(R)|clk_BUFGP         |   0.000|
b<31>       |    2.636(R)|   -0.671(R)|clk_BUFGP         |   0.000|
cnt<0>      |    6.115(R)|   -0.660(R)|clk_BUFGP         |   0.000|
cnt<1>      |    8.226(R)|   -1.430(R)|clk_BUFGP         |   0.000|
cnt<2>      |    7.857(R)|   -1.083(R)|clk_BUFGP         |   0.000|
cnt<3>      |    7.629(R)|   -0.953(R)|clk_BUFGP         |   0.000|
cnt<4>      |    8.295(R)|   -1.452(R)|clk_BUFGP         |   0.000|
cnt<5>      |    8.658(R)|   -1.777(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
overflow    |   10.388(R)|clk_BUFGP         |   0.000|
result<0>   |    9.167(R)|clk_BUFGP         |   0.000|
result<1>   |    9.551(R)|clk_BUFGP         |   0.000|
result<2>   |    9.424(R)|clk_BUFGP         |   0.000|
result<3>   |    9.103(R)|clk_BUFGP         |   0.000|
result<4>   |    9.098(R)|clk_BUFGP         |   0.000|
result<5>   |    9.100(R)|clk_BUFGP         |   0.000|
result<6>   |    9.097(R)|clk_BUFGP         |   0.000|
result<7>   |    9.100(R)|clk_BUFGP         |   0.000|
result<8>   |    9.428(R)|clk_BUFGP         |   0.000|
result<9>   |    9.467(R)|clk_BUFGP         |   0.000|
result<10>  |    9.209(R)|clk_BUFGP         |   0.000|
result<11>  |    9.132(R)|clk_BUFGP         |   0.000|
result<12>  |   10.848(R)|clk_BUFGP         |   0.000|
result<13>  |    9.661(R)|clk_BUFGP         |   0.000|
result<14>  |    9.580(R)|clk_BUFGP         |   0.000|
result<15>  |    9.794(R)|clk_BUFGP         |   0.000|
result<16>  |    9.138(R)|clk_BUFGP         |   0.000|
result<17>  |    8.809(R)|clk_BUFGP         |   0.000|
result<18>  |    9.889(R)|clk_BUFGP         |   0.000|
result<19>  |    9.735(R)|clk_BUFGP         |   0.000|
result<20>  |    9.580(R)|clk_BUFGP         |   0.000|
result<21>  |    9.277(R)|clk_BUFGP         |   0.000|
result<22>  |    8.379(R)|clk_BUFGP         |   0.000|
result<23>  |   10.140(R)|clk_BUFGP         |   0.000|
result<24>  |    9.993(R)|clk_BUFGP         |   0.000|
result<25>  |   10.420(R)|clk_BUFGP         |   0.000|
result<26>  |    9.620(R)|clk_BUFGP         |   0.000|
result<27>  |   10.149(R)|clk_BUFGP         |   0.000|
result<28>  |   10.555(R)|clk_BUFGP         |   0.000|
result<29>  |    9.602(R)|clk_BUFGP         |   0.000|
result<30>  |    9.665(R)|clk_BUFGP         |   0.000|
result<31>  |    7.360(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.160|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Dec 01 01:04:28 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 156 MB



