Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Feb 20 10:30:09 2020
| Host         : THINKPAD-13 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TimerDemo_timing_summary_routed.rpt -pb TimerDemo_timing_summary_routed.pb -rpx TimerDemo_timing_summary_routed.rpx -warn_on_violation
| Design       : TimerDemo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.979        0.000                      0                   65        0.229        0.000                      0                   65        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.979        0.000                      0                   65        0.229        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.979ns  (required time - arrival time)
  Source:                 timer/s_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/s_count_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 0.964ns (20.292%)  route 3.787ns (79.708%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.720     5.323    timer/CLK
    SLICE_X87Y69         FDRE                                         r  timer/s_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y69         FDRE (Prop_fdre_C_Q)         0.419     5.742 r  timer/s_count_reg[9]/Q
                         net (fo=2, routed)           1.226     6.968    timer/s_count[9]
    SLICE_X89Y71         LUT4 (Prop_lut4_I2_O)        0.297     7.265 r  timer/s_count[31]_i_7/O
                         net (fo=1, routed)           0.403     7.668    timer/s_count[31]_i_7_n_0
    SLICE_X89Y72         LUT5 (Prop_lut5_I4_O)        0.124     7.792 r  timer/s_count[31]_i_3/O
                         net (fo=33, routed)          1.338     9.130    timer/s_count[31]_i_3_n_0
    SLICE_X89Y68         LUT4 (Prop_lut4_I1_O)        0.124     9.254 r  timer/s_count[31]_i_1/O
                         net (fo=32, routed)          0.819    10.073    timer/s_count[31]_i_1_n_0
    SLICE_X89Y74         FDRE                                         r  timer/s_count_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.595    15.018    timer/CLK
    SLICE_X89Y74         FDRE                                         r  timer/s_count_reg[26]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X89Y74         FDRE (Setup_fdre_C_CE)      -0.205    15.052    timer/s_count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -10.073    
  -------------------------------------------------------------------
                         slack                                  4.979    

Slack (MET) :             4.979ns  (required time - arrival time)
  Source:                 timer/s_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/s_count_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 0.964ns (20.292%)  route 3.787ns (79.708%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.720     5.323    timer/CLK
    SLICE_X87Y69         FDRE                                         r  timer/s_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y69         FDRE (Prop_fdre_C_Q)         0.419     5.742 r  timer/s_count_reg[9]/Q
                         net (fo=2, routed)           1.226     6.968    timer/s_count[9]
    SLICE_X89Y71         LUT4 (Prop_lut4_I2_O)        0.297     7.265 r  timer/s_count[31]_i_7/O
                         net (fo=1, routed)           0.403     7.668    timer/s_count[31]_i_7_n_0
    SLICE_X89Y72         LUT5 (Prop_lut5_I4_O)        0.124     7.792 r  timer/s_count[31]_i_3/O
                         net (fo=33, routed)          1.338     9.130    timer/s_count[31]_i_3_n_0
    SLICE_X89Y68         LUT4 (Prop_lut4_I1_O)        0.124     9.254 r  timer/s_count[31]_i_1/O
                         net (fo=32, routed)          0.819    10.073    timer/s_count[31]_i_1_n_0
    SLICE_X89Y74         FDRE                                         r  timer/s_count_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.595    15.018    timer/CLK
    SLICE_X89Y74         FDRE                                         r  timer/s_count_reg[27]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X89Y74         FDRE (Setup_fdre_C_CE)      -0.205    15.052    timer/s_count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -10.073    
  -------------------------------------------------------------------
                         slack                                  4.979    

Slack (MET) :             4.979ns  (required time - arrival time)
  Source:                 timer/s_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/s_count_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 0.964ns (20.292%)  route 3.787ns (79.708%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.720     5.323    timer/CLK
    SLICE_X87Y69         FDRE                                         r  timer/s_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y69         FDRE (Prop_fdre_C_Q)         0.419     5.742 r  timer/s_count_reg[9]/Q
                         net (fo=2, routed)           1.226     6.968    timer/s_count[9]
    SLICE_X89Y71         LUT4 (Prop_lut4_I2_O)        0.297     7.265 r  timer/s_count[31]_i_7/O
                         net (fo=1, routed)           0.403     7.668    timer/s_count[31]_i_7_n_0
    SLICE_X89Y72         LUT5 (Prop_lut5_I4_O)        0.124     7.792 r  timer/s_count[31]_i_3/O
                         net (fo=33, routed)          1.338     9.130    timer/s_count[31]_i_3_n_0
    SLICE_X89Y68         LUT4 (Prop_lut4_I1_O)        0.124     9.254 r  timer/s_count[31]_i_1/O
                         net (fo=32, routed)          0.819    10.073    timer/s_count[31]_i_1_n_0
    SLICE_X89Y74         FDRE                                         r  timer/s_count_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.595    15.018    timer/CLK
    SLICE_X89Y74         FDRE                                         r  timer/s_count_reg[28]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X89Y74         FDRE (Setup_fdre_C_CE)      -0.205    15.052    timer/s_count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -10.073    
  -------------------------------------------------------------------
                         slack                                  4.979    

Slack (MET) :             4.979ns  (required time - arrival time)
  Source:                 timer/s_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/s_count_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 0.964ns (20.292%)  route 3.787ns (79.708%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.720     5.323    timer/CLK
    SLICE_X87Y69         FDRE                                         r  timer/s_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y69         FDRE (Prop_fdre_C_Q)         0.419     5.742 r  timer/s_count_reg[9]/Q
                         net (fo=2, routed)           1.226     6.968    timer/s_count[9]
    SLICE_X89Y71         LUT4 (Prop_lut4_I2_O)        0.297     7.265 r  timer/s_count[31]_i_7/O
                         net (fo=1, routed)           0.403     7.668    timer/s_count[31]_i_7_n_0
    SLICE_X89Y72         LUT5 (Prop_lut5_I4_O)        0.124     7.792 r  timer/s_count[31]_i_3/O
                         net (fo=33, routed)          1.338     9.130    timer/s_count[31]_i_3_n_0
    SLICE_X89Y68         LUT4 (Prop_lut4_I1_O)        0.124     9.254 r  timer/s_count[31]_i_1/O
                         net (fo=32, routed)          0.819    10.073    timer/s_count[31]_i_1_n_0
    SLICE_X89Y74         FDRE                                         r  timer/s_count_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.595    15.018    timer/CLK
    SLICE_X89Y74         FDRE                                         r  timer/s_count_reg[29]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X89Y74         FDRE (Setup_fdre_C_CE)      -0.205    15.052    timer/s_count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -10.073    
  -------------------------------------------------------------------
                         slack                                  4.979    

Slack (MET) :             4.979ns  (required time - arrival time)
  Source:                 timer/s_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/s_count_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 0.964ns (20.292%)  route 3.787ns (79.708%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.720     5.323    timer/CLK
    SLICE_X87Y69         FDRE                                         r  timer/s_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y69         FDRE (Prop_fdre_C_Q)         0.419     5.742 r  timer/s_count_reg[9]/Q
                         net (fo=2, routed)           1.226     6.968    timer/s_count[9]
    SLICE_X89Y71         LUT4 (Prop_lut4_I2_O)        0.297     7.265 r  timer/s_count[31]_i_7/O
                         net (fo=1, routed)           0.403     7.668    timer/s_count[31]_i_7_n_0
    SLICE_X89Y72         LUT5 (Prop_lut5_I4_O)        0.124     7.792 r  timer/s_count[31]_i_3/O
                         net (fo=33, routed)          1.338     9.130    timer/s_count[31]_i_3_n_0
    SLICE_X89Y68         LUT4 (Prop_lut4_I1_O)        0.124     9.254 r  timer/s_count[31]_i_1/O
                         net (fo=32, routed)          0.819    10.073    timer/s_count[31]_i_1_n_0
    SLICE_X89Y74         FDRE                                         r  timer/s_count_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.595    15.018    timer/CLK
    SLICE_X89Y74         FDRE                                         r  timer/s_count_reg[30]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X89Y74         FDRE (Setup_fdre_C_CE)      -0.205    15.052    timer/s_count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -10.073    
  -------------------------------------------------------------------
                         slack                                  4.979    

Slack (MET) :             4.979ns  (required time - arrival time)
  Source:                 timer/s_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/s_count_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 0.964ns (20.292%)  route 3.787ns (79.708%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.720     5.323    timer/CLK
    SLICE_X87Y69         FDRE                                         r  timer/s_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y69         FDRE (Prop_fdre_C_Q)         0.419     5.742 r  timer/s_count_reg[9]/Q
                         net (fo=2, routed)           1.226     6.968    timer/s_count[9]
    SLICE_X89Y71         LUT4 (Prop_lut4_I2_O)        0.297     7.265 r  timer/s_count[31]_i_7/O
                         net (fo=1, routed)           0.403     7.668    timer/s_count[31]_i_7_n_0
    SLICE_X89Y72         LUT5 (Prop_lut5_I4_O)        0.124     7.792 r  timer/s_count[31]_i_3/O
                         net (fo=33, routed)          1.338     9.130    timer/s_count[31]_i_3_n_0
    SLICE_X89Y68         LUT4 (Prop_lut4_I1_O)        0.124     9.254 r  timer/s_count[31]_i_1/O
                         net (fo=32, routed)          0.819    10.073    timer/s_count[31]_i_1_n_0
    SLICE_X89Y74         FDRE                                         r  timer/s_count_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.595    15.018    timer/CLK
    SLICE_X89Y74         FDRE                                         r  timer/s_count_reg[31]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X89Y74         FDRE (Setup_fdre_C_CE)      -0.205    15.052    timer/s_count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -10.073    
  -------------------------------------------------------------------
                         slack                                  4.979    

Slack (MET) :             5.122ns  (required time - arrival time)
  Source:                 timer/s_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/s_count_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 0.964ns (20.912%)  route 3.646ns (79.088%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.720     5.323    timer/CLK
    SLICE_X87Y69         FDRE                                         r  timer/s_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y69         FDRE (Prop_fdre_C_Q)         0.419     5.742 r  timer/s_count_reg[9]/Q
                         net (fo=2, routed)           1.226     6.968    timer/s_count[9]
    SLICE_X89Y71         LUT4 (Prop_lut4_I2_O)        0.297     7.265 r  timer/s_count[31]_i_7/O
                         net (fo=1, routed)           0.403     7.668    timer/s_count[31]_i_7_n_0
    SLICE_X89Y72         LUT5 (Prop_lut5_I4_O)        0.124     7.792 r  timer/s_count[31]_i_3/O
                         net (fo=33, routed)          1.338     9.130    timer/s_count[31]_i_3_n_0
    SLICE_X89Y68         LUT4 (Prop_lut4_I1_O)        0.124     9.254 r  timer/s_count[31]_i_1/O
                         net (fo=32, routed)          0.678     9.932    timer/s_count[31]_i_1_n_0
    SLICE_X89Y73         FDRE                                         r  timer/s_count_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.597    15.020    timer/CLK
    SLICE_X89Y73         FDRE                                         r  timer/s_count_reg[22]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X89Y73         FDRE (Setup_fdre_C_CE)      -0.205    15.054    timer/s_count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -9.932    
  -------------------------------------------------------------------
                         slack                                  5.122    

Slack (MET) :             5.122ns  (required time - arrival time)
  Source:                 timer/s_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/s_count_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 0.964ns (20.912%)  route 3.646ns (79.088%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.720     5.323    timer/CLK
    SLICE_X87Y69         FDRE                                         r  timer/s_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y69         FDRE (Prop_fdre_C_Q)         0.419     5.742 r  timer/s_count_reg[9]/Q
                         net (fo=2, routed)           1.226     6.968    timer/s_count[9]
    SLICE_X89Y71         LUT4 (Prop_lut4_I2_O)        0.297     7.265 r  timer/s_count[31]_i_7/O
                         net (fo=1, routed)           0.403     7.668    timer/s_count[31]_i_7_n_0
    SLICE_X89Y72         LUT5 (Prop_lut5_I4_O)        0.124     7.792 r  timer/s_count[31]_i_3/O
                         net (fo=33, routed)          1.338     9.130    timer/s_count[31]_i_3_n_0
    SLICE_X89Y68         LUT4 (Prop_lut4_I1_O)        0.124     9.254 r  timer/s_count[31]_i_1/O
                         net (fo=32, routed)          0.678     9.932    timer/s_count[31]_i_1_n_0
    SLICE_X89Y73         FDRE                                         r  timer/s_count_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.597    15.020    timer/CLK
    SLICE_X89Y73         FDRE                                         r  timer/s_count_reg[23]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X89Y73         FDRE (Setup_fdre_C_CE)      -0.205    15.054    timer/s_count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -9.932    
  -------------------------------------------------------------------
                         slack                                  5.122    

Slack (MET) :             5.122ns  (required time - arrival time)
  Source:                 timer/s_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/s_count_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 0.964ns (20.912%)  route 3.646ns (79.088%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.720     5.323    timer/CLK
    SLICE_X87Y69         FDRE                                         r  timer/s_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y69         FDRE (Prop_fdre_C_Q)         0.419     5.742 r  timer/s_count_reg[9]/Q
                         net (fo=2, routed)           1.226     6.968    timer/s_count[9]
    SLICE_X89Y71         LUT4 (Prop_lut4_I2_O)        0.297     7.265 r  timer/s_count[31]_i_7/O
                         net (fo=1, routed)           0.403     7.668    timer/s_count[31]_i_7_n_0
    SLICE_X89Y72         LUT5 (Prop_lut5_I4_O)        0.124     7.792 r  timer/s_count[31]_i_3/O
                         net (fo=33, routed)          1.338     9.130    timer/s_count[31]_i_3_n_0
    SLICE_X89Y68         LUT4 (Prop_lut4_I1_O)        0.124     9.254 r  timer/s_count[31]_i_1/O
                         net (fo=32, routed)          0.678     9.932    timer/s_count[31]_i_1_n_0
    SLICE_X89Y73         FDRE                                         r  timer/s_count_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.597    15.020    timer/CLK
    SLICE_X89Y73         FDRE                                         r  timer/s_count_reg[24]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X89Y73         FDRE (Setup_fdre_C_CE)      -0.205    15.054    timer/s_count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -9.932    
  -------------------------------------------------------------------
                         slack                                  5.122    

Slack (MET) :             5.122ns  (required time - arrival time)
  Source:                 timer/s_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/s_count_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 0.964ns (20.912%)  route 3.646ns (79.088%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.720     5.323    timer/CLK
    SLICE_X87Y69         FDRE                                         r  timer/s_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y69         FDRE (Prop_fdre_C_Q)         0.419     5.742 r  timer/s_count_reg[9]/Q
                         net (fo=2, routed)           1.226     6.968    timer/s_count[9]
    SLICE_X89Y71         LUT4 (Prop_lut4_I2_O)        0.297     7.265 r  timer/s_count[31]_i_7/O
                         net (fo=1, routed)           0.403     7.668    timer/s_count[31]_i_7_n_0
    SLICE_X89Y72         LUT5 (Prop_lut5_I4_O)        0.124     7.792 r  timer/s_count[31]_i_3/O
                         net (fo=33, routed)          1.338     9.130    timer/s_count[31]_i_3_n_0
    SLICE_X89Y68         LUT4 (Prop_lut4_I1_O)        0.124     9.254 r  timer/s_count[31]_i_1/O
                         net (fo=32, routed)          0.678     9.932    timer/s_count[31]_i_1_n_0
    SLICE_X89Y73         FDRE                                         r  timer/s_count_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.597    15.020    timer/CLK
    SLICE_X89Y73         FDRE                                         r  timer/s_count_reg[25]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X89Y73         FDRE (Setup_fdre_C_CE)      -0.205    15.054    timer/s_count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -9.932    
  -------------------------------------------------------------------
                         slack                                  5.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 timer/s_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/s_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.189ns (54.183%)  route 0.160ns (45.817%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    timer/CLK
    SLICE_X87Y68         FDRE                                         r  timer/s_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDRE (Prop_fdre_C_Q)         0.141     1.660 f  timer/s_count_reg[0]/Q
                         net (fo=35, routed)          0.160     1.820    timer/s_count[0]
    SLICE_X89Y69         LUT4 (Prop_lut4_I2_O)        0.048     1.868 r  timer/s_count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.868    timer/s_count[8]_i_1_n_0
    SLICE_X89Y69         FDRE                                         r  timer/s_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.034    timer/CLK
    SLICE_X89Y69         FDRE                                         r  timer/s_count_reg[8]/C
                         clock pessimism             -0.501     1.532    
    SLICE_X89Y69         FDRE (Hold_fdre_C_D)         0.107     1.639    timer/s_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 timer/s_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/s_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.786%)  route 0.160ns (46.214%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    timer/CLK
    SLICE_X87Y68         FDRE                                         r  timer/s_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDRE (Prop_fdre_C_Q)         0.141     1.660 f  timer/s_count_reg[0]/Q
                         net (fo=35, routed)          0.160     1.820    timer/s_count[0]
    SLICE_X89Y69         LUT4 (Prop_lut4_I2_O)        0.045     1.865 r  timer/s_count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.865    timer/s_count[7]_i_1_n_0
    SLICE_X89Y69         FDRE                                         r  timer/s_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.034    timer/CLK
    SLICE_X89Y69         FDRE                                         r  timer/s_count_reg[7]/C
                         clock pessimism             -0.501     1.532    
    SLICE_X89Y69         FDRE (Hold_fdre_C_D)         0.091     1.623    timer/s_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 timer/s_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/s_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.184ns (42.631%)  route 0.248ns (57.369%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    timer/CLK
    SLICE_X87Y68         FDRE                                         r  timer/s_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDRE (Prop_fdre_C_Q)         0.141     1.660 f  timer/s_count_reg[0]/Q
                         net (fo=35, routed)          0.248     1.908    timer/s_count[0]
    SLICE_X87Y69         LUT4 (Prop_lut4_I2_O)        0.043     1.951 r  timer/s_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.951    timer/s_count[5]_i_1_n_0
    SLICE_X87Y69         FDRE                                         r  timer/s_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.034    timer/CLK
    SLICE_X87Y69         FDRE                                         r  timer/s_count_reg[5]/C
                         clock pessimism             -0.501     1.532    
    SLICE_X87Y69         FDRE (Hold_fdre_C_D)         0.107     1.639    timer/s_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 timer/s_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/s_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.189ns (43.595%)  route 0.245ns (56.405%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    timer/CLK
    SLICE_X87Y68         FDRE                                         r  timer/s_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDRE (Prop_fdre_C_Q)         0.141     1.660 f  timer/s_count_reg[0]/Q
                         net (fo=35, routed)          0.245     1.905    timer/s_count[0]
    SLICE_X89Y70         LUT4 (Prop_lut4_I2_O)        0.048     1.953 r  timer/s_count[12]_i_1/O
                         net (fo=1, routed)           0.000     1.953    timer/s_count[12]_i_1_n_0
    SLICE_X89Y70         FDRE                                         r  timer/s_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.868     2.033    timer/CLK
    SLICE_X89Y70         FDRE                                         r  timer/s_count_reg[12]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X89Y70         FDRE (Hold_fdre_C_D)         0.107     1.638    timer/s_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 timer/s_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/s_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.202%)  route 0.245ns (56.798%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    timer/CLK
    SLICE_X87Y68         FDRE                                         r  timer/s_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDRE (Prop_fdre_C_Q)         0.141     1.660 f  timer/s_count_reg[0]/Q
                         net (fo=35, routed)          0.245     1.905    timer/s_count[0]
    SLICE_X89Y70         LUT4 (Prop_lut4_I2_O)        0.045     1.950 r  timer/s_count[11]_i_1/O
                         net (fo=1, routed)           0.000     1.950    timer/s_count[11]_i_1_n_0
    SLICE_X89Y70         FDRE                                         r  timer/s_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.868     2.033    timer/CLK
    SLICE_X89Y70         FDRE                                         r  timer/s_count_reg[11]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X89Y70         FDRE (Hold_fdre_C_D)         0.091     1.622    timer/s_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 timer/s_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/s_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.896%)  route 0.248ns (57.104%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    timer/CLK
    SLICE_X87Y68         FDRE                                         r  timer/s_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDRE (Prop_fdre_C_Q)         0.141     1.660 f  timer/s_count_reg[0]/Q
                         net (fo=35, routed)          0.248     1.908    timer/s_count[0]
    SLICE_X87Y69         LUT4 (Prop_lut4_I2_O)        0.045     1.953 r  timer/s_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.953    timer/s_count[4]_i_1_n_0
    SLICE_X87Y69         FDRE                                         r  timer/s_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.034    timer/CLK
    SLICE_X87Y69         FDRE                                         r  timer/s_count_reg[4]/C
                         clock pessimism             -0.501     1.532    
    SLICE_X87Y69         FDRE (Hold_fdre_C_D)         0.092     1.624    timer/s_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 timer/s_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/s_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.185ns (37.253%)  route 0.312ns (62.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    timer/CLK
    SLICE_X87Y68         FDRE                                         r  timer/s_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDRE (Prop_fdre_C_Q)         0.141     1.660 f  timer/s_count_reg[0]/Q
                         net (fo=35, routed)          0.312     1.972    timer/s_count[0]
    SLICE_X87Y69         LUT4 (Prop_lut4_I2_O)        0.044     2.016 r  timer/s_count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.016    timer/s_count[9]_i_1_n_0
    SLICE_X87Y69         FDRE                                         r  timer/s_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.034    timer/CLK
    SLICE_X87Y69         FDRE                                         r  timer/s_count_reg[9]/C
                         clock pessimism             -0.501     1.532    
    SLICE_X87Y69         FDRE (Hold_fdre_C_D)         0.107     1.639    timer/s_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 timer/s_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/s_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.189ns (37.304%)  route 0.318ns (62.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    timer/CLK
    SLICE_X87Y68         FDRE                                         r  timer/s_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDRE (Prop_fdre_C_Q)         0.141     1.660 f  timer/s_count_reg[0]/Q
                         net (fo=35, routed)          0.318     1.978    timer/s_count[0]
    SLICE_X89Y71         LUT4 (Prop_lut4_I2_O)        0.048     2.026 r  timer/s_count[15]_i_1/O
                         net (fo=1, routed)           0.000     2.026    timer/s_count[15]_i_1_n_0
    SLICE_X89Y71         FDRE                                         r  timer/s_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.867     2.032    timer/CLK
    SLICE_X89Y71         FDRE                                         r  timer/s_count_reg[15]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X89Y71         FDRE (Hold_fdre_C_D)         0.107     1.637    timer/s_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 timer/s_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/s_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.190ns (37.354%)  route 0.319ns (62.646%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    timer/CLK
    SLICE_X87Y68         FDRE                                         r  timer/s_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDRE (Prop_fdre_C_Q)         0.141     1.660 f  timer/s_count_reg[0]/Q
                         net (fo=35, routed)          0.319     1.979    timer/s_count[0]
    SLICE_X89Y71         LUT4 (Prop_lut4_I2_O)        0.049     2.028 r  timer/s_count[16]_i_1/O
                         net (fo=1, routed)           0.000     2.028    timer/s_count[16]_i_1_n_0
    SLICE_X89Y71         FDRE                                         r  timer/s_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.867     2.032    timer/CLK
    SLICE_X89Y71         FDRE                                         r  timer/s_count_reg[16]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X89Y71         FDRE (Hold_fdre_C_D)         0.107     1.637    timer/s_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 timer/s_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/s_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.379%)  route 0.312ns (62.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    timer/CLK
    SLICE_X87Y68         FDRE                                         r  timer/s_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDRE (Prop_fdre_C_Q)         0.141     1.660 f  timer/s_count_reg[0]/Q
                         net (fo=35, routed)          0.312     1.972    timer/s_count[0]
    SLICE_X87Y69         LUT4 (Prop_lut4_I2_O)        0.045     2.017 r  timer/s_count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.017    timer/s_count[6]_i_1_n_0
    SLICE_X87Y69         FDRE                                         r  timer/s_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.034    timer/CLK
    SLICE_X87Y69         FDRE                                         r  timer/s_count_reg[6]/C
                         clock pessimism             -0.501     1.532    
    SLICE_X87Y69         FDRE (Hold_fdre_C_D)         0.092     1.624    timer/s_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.393    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y68    timer/s_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y71    timer/s_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y70    timer/s_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y70    timer/s_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y71    timer/s_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y71    timer/s_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y71    timer/s_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y71    timer/s_count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y71    timer/s_count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    timer/s_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y70    timer/s_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y70    timer/s_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    timer/s_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    timer/s_count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    timer/s_count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    timer/s_count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    timer/s_count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y72    timer/s_count_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y72    timer/s_count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    timer/s_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    timer/s_count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    timer/s_count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    timer/s_count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    timer/s_count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    timer/s_count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y68    timer/s_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y68    timer/s_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    timer/s_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y70    timer/s_count_reg[11]/C



