// Seed: 51363473
`resetall
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2
);
  logic id_3;
  logic id_4;
  type_11(
      id_2, id_3, id_0, id_3, 1'b0
  );
  logic id_5;
  type_13(
      id_0, 1
  );
  assign id_5 = 1;
endmodule : id_6
