Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan 16 20:07:47 2025
| Host         : LAPTOP-KMG8SJ3F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file thinpad_top_timing_summary_routed.rpt -pb thinpad_top_timing_summary_routed.pb -rpx thinpad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : thinpad_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  32          
TIMING-18  Warning   Missing input or output delay     174         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (33)
6. checking no_output_delay (139)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (139)
---------------------------------
 There are 139 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.055        0.000                      0                 1229        0.141        0.000                      0                 1229        4.000        0.000                       0                   611  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_111M111  {0.000 4.500}        9.000           111.111         
clk_11M0592  {0.000 45.211}       90.422          11.059          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_111M111         4.055        0.000                      0                 1229        0.141        0.000                      0                 1229        4.000        0.000                       0                   611  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_111M111                 
(none)                      clk_111M111   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_111M111
  To Clock:  clk_111M111

Setup :            0  Failing Endpoints,  Worst Slack        4.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.055ns  (required time - arrival time)
  Source:                 multiplier/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            multiplier/temp_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_111M111
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_111M111 rise@9.000ns - clk_111M111 rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 0.945ns (19.320%)  route 3.946ns (80.680%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.672ns = ( 13.672 - 9.000 ) 
    Source Clock Delay      (SCD):    4.956ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.654     4.956    multiplier/clk_main_IBUF_BUFG
    SLICE_X12Y211        FDCE                                         r  multiplier/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y211        FDCE (Prop_fdce_C_Q)         0.398     5.354 r  multiplier/cnt_reg[3]/Q
                         net (fo=6, routed)           0.729     6.082    multiplier/cnt_reg[3]
    SLICE_X11Y211        LUT5 (Prop_lut5_I4_O)        0.232     6.314 r  multiplier/temp[66]_i_3/O
                         net (fo=8, routed)           0.668     6.983    multiplier/temp[66]_i_3_n_0
    SLICE_X8Y205         LUT4 (Prop_lut4_I1_O)        0.105     7.088 r  multiplier/temp[66]_i_5/O
                         net (fo=66, routed)          2.009     9.096    multiplier/temp[66]_i_5_n_0
    SLICE_X4Y218         LUT6 (Prop_lut6_I3_O)        0.105     9.201 r  multiplier/temp[61]_i_2/O
                         net (fo=1, routed)           0.541     9.742    multiplier/temp[61]_i_2_n_0
    SLICE_X9Y218         LUT5 (Prop_lut5_I0_O)        0.105     9.847 r  multiplier/temp[61]_i_1/O
                         net (fo=1, routed)           0.000     9.847    multiplier/temp[61]_i_1_n_0
    SLICE_X9Y218         FDCE                                         r  multiplier/temp_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      9.000     9.000 r  
    K21                                               0.000     9.000 r  clk_main (IN)
                         net (fo=0)                   0.000     9.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328    10.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.533    13.672    multiplier/clk_main_IBUF_BUFG
    SLICE_X9Y218         FDCE                                         r  multiplier/temp_reg[61]/C
                         clock pessimism              0.236    13.908    
                         clock uncertainty           -0.035    13.872    
    SLICE_X9Y218         FDCE (Setup_fdce_C_D)        0.030    13.902    multiplier/temp_reg[61]
  -------------------------------------------------------------------
                         required time                         13.902    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  4.055    

Slack (MET) :             4.133ns  (required time - arrival time)
  Source:                 multiplier/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            multiplier/temp_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_111M111
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_111M111 rise@9.000ns - clk_111M111 rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 1.129ns (23.448%)  route 3.686ns (76.552%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.673ns = ( 13.673 - 9.000 ) 
    Source Clock Delay      (SCD):    4.956ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.654     4.956    multiplier/clk_main_IBUF_BUFG
    SLICE_X12Y211        FDCE                                         r  multiplier/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y211        FDCE (Prop_fdce_C_Q)         0.398     5.354 r  multiplier/cnt_reg[3]/Q
                         net (fo=6, routed)           0.729     6.082    multiplier/cnt_reg[3]
    SLICE_X11Y211        LUT5 (Prop_lut5_I4_O)        0.232     6.314 r  multiplier/temp[66]_i_3/O
                         net (fo=8, routed)           0.712     7.027    multiplier/temp[66]_i_3_n_0
    SLICE_X6Y205         LUT4 (Prop_lut4_I3_O)        0.108     7.135 r  multiplier/temp[66]_i_9/O
                         net (fo=66, routed)          1.602     8.737    multiplier/temp[66]_i_9_n_0
    SLICE_X1Y217         LUT6 (Prop_lut6_I1_O)        0.286     9.023 r  multiplier/temp[55]_i_2/O
                         net (fo=1, routed)           0.643     9.666    multiplier/temp[55]_i_2_n_0
    SLICE_X9Y217         LUT5 (Prop_lut5_I0_O)        0.105     9.771 r  multiplier/temp[55]_i_1/O
                         net (fo=1, routed)           0.000     9.771    multiplier/temp[55]_i_1_n_0
    SLICE_X9Y217         FDCE                                         r  multiplier/temp_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      9.000     9.000 r  
    K21                                               0.000     9.000 r  clk_main (IN)
                         net (fo=0)                   0.000     9.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328    10.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.534    13.673    multiplier/clk_main_IBUF_BUFG
    SLICE_X9Y217         FDCE                                         r  multiplier/temp_reg[55]/C
                         clock pessimism              0.236    13.909    
                         clock uncertainty           -0.035    13.873    
    SLICE_X9Y217         FDCE (Setup_fdce_C_D)        0.030    13.903    multiplier/temp_reg[55]
  -------------------------------------------------------------------
                         required time                         13.903    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                  4.133    

Slack (MET) :             4.136ns  (required time - arrival time)
  Source:                 multiplier/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            multiplier/temp_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_111M111
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_111M111 rise@9.000ns - clk_111M111 rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 0.945ns (19.352%)  route 3.938ns (80.648%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.742ns = ( 13.742 - 9.000 ) 
    Source Clock Delay      (SCD):    4.956ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.654     4.956    multiplier/clk_main_IBUF_BUFG
    SLICE_X12Y211        FDCE                                         r  multiplier/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y211        FDCE (Prop_fdce_C_Q)         0.398     5.354 r  multiplier/cnt_reg[3]/Q
                         net (fo=6, routed)           0.729     6.082    multiplier/cnt_reg[3]
    SLICE_X11Y211        LUT5 (Prop_lut5_I4_O)        0.232     6.314 r  multiplier/temp[66]_i_3/O
                         net (fo=8, routed)           0.668     6.983    multiplier/temp[66]_i_3_n_0
    SLICE_X8Y205         LUT4 (Prop_lut4_I1_O)        0.105     7.088 r  multiplier/temp[66]_i_5/O
                         net (fo=66, routed)          2.201     9.289    multiplier/temp[66]_i_5_n_0
    SLICE_X1Y216         LUT6 (Prop_lut6_I3_O)        0.105     9.394 r  multiplier/temp[53]_i_2/O
                         net (fo=1, routed)           0.340     9.734    multiplier/temp[53]_i_2_n_0
    SLICE_X7Y216         LUT5 (Prop_lut5_I0_O)        0.105     9.839 r  multiplier/temp[53]_i_1/O
                         net (fo=1, routed)           0.000     9.839    multiplier/temp[53]_i_1_n_0
    SLICE_X7Y216         FDCE                                         r  multiplier/temp_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      9.000     9.000 r  
    K21                                               0.000     9.000 r  clk_main (IN)
                         net (fo=0)                   0.000     9.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328    10.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.603    13.742    multiplier/clk_main_IBUF_BUFG
    SLICE_X7Y216         FDCE                                         r  multiplier/temp_reg[53]/C
                         clock pessimism              0.236    13.978    
                         clock uncertainty           -0.035    13.942    
    SLICE_X7Y216         FDCE (Setup_fdce_C_D)        0.032    13.974    multiplier/temp_reg[53]
  -------------------------------------------------------------------
                         required time                         13.974    
                         arrival time                          -9.839    
  -------------------------------------------------------------------
                         slack                                  4.136    

Slack (MET) :             4.193ns  (required time - arrival time)
  Source:                 multiplier/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            multiplier/temp_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_111M111
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_111M111 rise@9.000ns - clk_111M111 rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 1.129ns (23.734%)  route 3.628ns (76.266%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.673ns = ( 13.673 - 9.000 ) 
    Source Clock Delay      (SCD):    4.956ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.654     4.956    multiplier/clk_main_IBUF_BUFG
    SLICE_X12Y211        FDCE                                         r  multiplier/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y211        FDCE (Prop_fdce_C_Q)         0.398     5.354 r  multiplier/cnt_reg[3]/Q
                         net (fo=6, routed)           0.729     6.082    multiplier/cnt_reg[3]
    SLICE_X11Y211        LUT5 (Prop_lut5_I4_O)        0.232     6.314 r  multiplier/temp[66]_i_3/O
                         net (fo=8, routed)           0.712     7.027    multiplier/temp[66]_i_3_n_0
    SLICE_X6Y205         LUT4 (Prop_lut4_I3_O)        0.108     7.135 r  multiplier/temp[66]_i_9/O
                         net (fo=66, routed)          1.747     8.882    multiplier/temp[66]_i_9_n_0
    SLICE_X1Y217         LUT6 (Prop_lut6_I1_O)        0.286     9.168 r  multiplier/temp[57]_i_2/O
                         net (fo=1, routed)           0.439     9.608    multiplier/temp[57]_i_2_n_0
    SLICE_X9Y217         LUT5 (Prop_lut5_I0_O)        0.105     9.713 r  multiplier/temp[57]_i_1/O
                         net (fo=1, routed)           0.000     9.713    multiplier/temp[57]_i_1_n_0
    SLICE_X9Y217         FDCE                                         r  multiplier/temp_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      9.000     9.000 r  
    K21                                               0.000     9.000 r  clk_main (IN)
                         net (fo=0)                   0.000     9.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328    10.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.534    13.673    multiplier/clk_main_IBUF_BUFG
    SLICE_X9Y217         FDCE                                         r  multiplier/temp_reg[57]/C
                         clock pessimism              0.236    13.909    
                         clock uncertainty           -0.035    13.873    
    SLICE_X9Y217         FDCE (Setup_fdce_C_D)        0.032    13.905    multiplier/temp_reg[57]
  -------------------------------------------------------------------
                         required time                         13.905    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  4.193    

Slack (MET) :             4.198ns  (required time - arrival time)
  Source:                 multiplier/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            multiplier/temp_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_111M111
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_111M111 rise@9.000ns - clk_111M111 rise@0.000ns)
  Data Path Delay:        4.755ns  (logic 0.945ns (19.875%)  route 3.810ns (80.125%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.675ns = ( 13.675 - 9.000 ) 
    Source Clock Delay      (SCD):    4.956ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.654     4.956    multiplier/clk_main_IBUF_BUFG
    SLICE_X12Y211        FDCE                                         r  multiplier/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y211        FDCE (Prop_fdce_C_Q)         0.398     5.354 r  multiplier/cnt_reg[3]/Q
                         net (fo=6, routed)           0.729     6.082    multiplier/cnt_reg[3]
    SLICE_X11Y211        LUT5 (Prop_lut5_I4_O)        0.232     6.314 r  multiplier/temp[66]_i_3/O
                         net (fo=8, routed)           0.668     6.983    multiplier/temp[66]_i_3_n_0
    SLICE_X8Y205         LUT4 (Prop_lut4_I1_O)        0.105     7.088 r  multiplier/temp[66]_i_5/O
                         net (fo=66, routed)          1.885     8.973    multiplier/temp[66]_i_5_n_0
    SLICE_X1Y215         LUT6 (Prop_lut6_I3_O)        0.105     9.078 r  multiplier/temp[46]_i_2/O
                         net (fo=1, routed)           0.528     9.606    multiplier/temp[46]_i_2_n_0
    SLICE_X9Y214         LUT5 (Prop_lut5_I0_O)        0.105     9.711 r  multiplier/temp[46]_i_1/O
                         net (fo=1, routed)           0.000     9.711    multiplier/temp[46]_i_1_n_0
    SLICE_X9Y214         FDCE                                         r  multiplier/temp_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      9.000     9.000 r  
    K21                                               0.000     9.000 r  clk_main (IN)
                         net (fo=0)                   0.000     9.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328    10.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.536    13.675    multiplier/clk_main_IBUF_BUFG
    SLICE_X9Y214         FDCE                                         r  multiplier/temp_reg[46]/C
                         clock pessimism              0.236    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X9Y214         FDCE (Setup_fdce_C_D)        0.033    13.908    multiplier/temp_reg[46]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                          -9.711    
  -------------------------------------------------------------------
                         slack                                  4.198    

Slack (MET) :             4.207ns  (required time - arrival time)
  Source:                 multiplier/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            multiplier/temp_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_111M111
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_111M111 rise@9.000ns - clk_111M111 rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 0.945ns (19.641%)  route 3.866ns (80.360%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.742ns = ( 13.742 - 9.000 ) 
    Source Clock Delay      (SCD):    4.956ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.654     4.956    multiplier/clk_main_IBUF_BUFG
    SLICE_X12Y211        FDCE                                         r  multiplier/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y211        FDCE (Prop_fdce_C_Q)         0.398     5.354 r  multiplier/cnt_reg[3]/Q
                         net (fo=6, routed)           0.729     6.082    multiplier/cnt_reg[3]
    SLICE_X11Y211        LUT5 (Prop_lut5_I4_O)        0.232     6.314 r  multiplier/temp[66]_i_3/O
                         net (fo=8, routed)           0.668     6.983    multiplier/temp[66]_i_3_n_0
    SLICE_X8Y205         LUT4 (Prop_lut4_I1_O)        0.105     7.088 r  multiplier/temp[66]_i_5/O
                         net (fo=66, routed)          1.911     8.999    multiplier/temp[66]_i_5_n_0
    SLICE_X6Y216         LUT6 (Prop_lut6_I3_O)        0.105     9.104 r  multiplier/temp[52]_i_2/O
                         net (fo=1, routed)           0.558     9.662    multiplier/temp[52]_i_2_n_0
    SLICE_X7Y216         LUT5 (Prop_lut5_I0_O)        0.105     9.767 r  multiplier/temp[52]_i_1/O
                         net (fo=1, routed)           0.000     9.767    multiplier/temp[52]_i_1_n_0
    SLICE_X7Y216         FDCE                                         r  multiplier/temp_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      9.000     9.000 r  
    K21                                               0.000     9.000 r  clk_main (IN)
                         net (fo=0)                   0.000     9.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328    10.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.603    13.742    multiplier/clk_main_IBUF_BUFG
    SLICE_X7Y216         FDCE                                         r  multiplier/temp_reg[52]/C
                         clock pessimism              0.236    13.978    
                         clock uncertainty           -0.035    13.942    
    SLICE_X7Y216         FDCE (Setup_fdce_C_D)        0.032    13.974    multiplier/temp_reg[52]
  -------------------------------------------------------------------
                         required time                         13.974    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                  4.207    

Slack (MET) :             4.208ns  (required time - arrival time)
  Source:                 multiplier/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            multiplier/temp_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_111M111
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_111M111 rise@9.000ns - clk_111M111 rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 0.945ns (19.922%)  route 3.798ns (80.078%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.675ns = ( 13.675 - 9.000 ) 
    Source Clock Delay      (SCD):    4.956ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.654     4.956    multiplier/clk_main_IBUF_BUFG
    SLICE_X12Y211        FDCE                                         r  multiplier/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y211        FDCE (Prop_fdce_C_Q)         0.398     5.354 r  multiplier/cnt_reg[3]/Q
                         net (fo=6, routed)           0.729     6.082    multiplier/cnt_reg[3]
    SLICE_X11Y211        LUT5 (Prop_lut5_I4_O)        0.232     6.314 r  multiplier/temp[66]_i_3/O
                         net (fo=8, routed)           0.668     6.983    multiplier/temp[66]_i_3_n_0
    SLICE_X8Y205         LUT4 (Prop_lut4_I1_O)        0.105     7.088 r  multiplier/temp[66]_i_5/O
                         net (fo=66, routed)          1.867     8.955    multiplier/temp[66]_i_5_n_0
    SLICE_X6Y214         LUT6 (Prop_lut6_I3_O)        0.105     9.060 r  multiplier/temp[45]_i_2/O
                         net (fo=1, routed)           0.534     9.594    multiplier/temp[45]_i_2_n_0
    SLICE_X9Y214         LUT5 (Prop_lut5_I0_O)        0.105     9.699 r  multiplier/temp[45]_i_1/O
                         net (fo=1, routed)           0.000     9.699    multiplier/temp[45]_i_1_n_0
    SLICE_X9Y214         FDCE                                         r  multiplier/temp_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      9.000     9.000 r  
    K21                                               0.000     9.000 r  clk_main (IN)
                         net (fo=0)                   0.000     9.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328    10.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.536    13.675    multiplier/clk_main_IBUF_BUFG
    SLICE_X9Y214         FDCE                                         r  multiplier/temp_reg[45]/C
                         clock pessimism              0.236    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X9Y214         FDCE (Setup_fdce_C_D)        0.032    13.907    multiplier/temp_reg[45]
  -------------------------------------------------------------------
                         required time                         13.907    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  4.208    

Slack (MET) :             4.225ns  (required time - arrival time)
  Source:                 multiplier/temp_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            multiplier/temp_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_111M111
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_111M111 rise@9.000ns - clk_111M111 rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 1.861ns (39.374%)  route 2.866ns (60.626%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.673ns = ( 13.673 - 9.000 ) 
    Source Clock Delay      (SCD):    4.955ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.653     4.955    multiplier/clk_main_IBUF_BUFG
    SLICE_X12Y213        FDCE                                         r  multiplier/temp_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y213        FDCE (Prop_fdce_C_Q)         0.433     5.388 r  multiplier/temp_reg[41]/Q
                         net (fo=10, routed)          1.575     6.963    multiplier/temp_reg_n_0_[41]
    SLICE_X2Y213         LUT2 (Prop_lut2_I0_O)        0.105     7.068 r  multiplier/temp[40]_i_10/O
                         net (fo=1, routed)           0.000     7.068    multiplier/temp[40]_i_10_n_0
    SLICE_X2Y213         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     7.384 r  multiplier/temp_reg[40]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.384    multiplier/temp_reg[40]_i_4_n_0
    SLICE_X2Y214         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.484 r  multiplier/temp_reg[44]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.484    multiplier/temp_reg[44]_i_4_n_0
    SLICE_X2Y215         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.584 r  multiplier/temp_reg[48]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.584    multiplier/temp_reg[48]_i_4_n_0
    SLICE_X2Y216         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.684 r  multiplier/temp_reg[52]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.684    multiplier/temp_reg[52]_i_4_n_0
    SLICE_X2Y217         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.784 r  multiplier/temp_reg[56]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.784    multiplier/temp_reg[56]_i_4_n_0
    SLICE_X2Y218         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.041 r  multiplier/temp_reg[60]_i_4/O[1]
                         net (fo=1, routed)           0.780     8.822    multiplier/temp_reg[60]_i_4_n_6
    SLICE_X4Y218         LUT6 (Prop_lut6_I4_O)        0.245     9.067 r  multiplier/temp[58]_i_2/O
                         net (fo=1, routed)           0.510     9.576    multiplier/temp[58]_i_2_n_0
    SLICE_X9Y217         LUT5 (Prop_lut5_I0_O)        0.105     9.681 r  multiplier/temp[58]_i_1/O
                         net (fo=1, routed)           0.000     9.681    multiplier/temp[58]_i_1_n_0
    SLICE_X9Y217         FDCE                                         r  multiplier/temp_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      9.000     9.000 r  
    K21                                               0.000     9.000 r  clk_main (IN)
                         net (fo=0)                   0.000     9.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328    10.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.534    13.673    multiplier/clk_main_IBUF_BUFG
    SLICE_X9Y217         FDCE                                         r  multiplier/temp_reg[58]/C
                         clock pessimism              0.236    13.909    
                         clock uncertainty           -0.035    13.873    
    SLICE_X9Y217         FDCE (Setup_fdce_C_D)        0.033    13.906    multiplier/temp_reg[58]
  -------------------------------------------------------------------
                         required time                         13.906    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  4.225    

Slack (MET) :             4.294ns  (required time - arrival time)
  Source:                 multiplier/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            multiplier/temp_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_111M111
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_111M111 rise@9.000ns - clk_111M111 rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 0.945ns (20.293%)  route 3.712ns (79.707%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 13.674 - 9.000 ) 
    Source Clock Delay      (SCD):    4.956ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.654     4.956    multiplier/clk_main_IBUF_BUFG
    SLICE_X12Y211        FDCE                                         r  multiplier/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y211        FDCE (Prop_fdce_C_Q)         0.398     5.354 r  multiplier/cnt_reg[3]/Q
                         net (fo=6, routed)           0.729     6.082    multiplier/cnt_reg[3]
    SLICE_X11Y211        LUT5 (Prop_lut5_I4_O)        0.232     6.314 r  multiplier/temp[66]_i_3/O
                         net (fo=8, routed)           0.668     6.983    multiplier/temp[66]_i_3_n_0
    SLICE_X8Y205         LUT4 (Prop_lut4_I1_O)        0.105     7.088 r  multiplier/temp[66]_i_5/O
                         net (fo=66, routed)          1.647     8.735    multiplier/temp[66]_i_5_n_0
    SLICE_X1Y215         LUT6 (Prop_lut6_I3_O)        0.105     8.840 r  multiplier/temp[49]_i_2/O
                         net (fo=1, routed)           0.668     9.508    multiplier/temp[49]_i_2_n_0
    SLICE_X9Y215         LUT5 (Prop_lut5_I0_O)        0.105     9.613 r  multiplier/temp[49]_i_1/O
                         net (fo=1, routed)           0.000     9.613    multiplier/temp[49]_i_1_n_0
    SLICE_X9Y215         FDCE                                         r  multiplier/temp_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      9.000     9.000 r  
    K21                                               0.000     9.000 r  clk_main (IN)
                         net (fo=0)                   0.000     9.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328    10.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.535    13.674    multiplier/clk_main_IBUF_BUFG
    SLICE_X9Y215         FDCE                                         r  multiplier/temp_reg[49]/C
                         clock pessimism              0.236    13.910    
                         clock uncertainty           -0.035    13.874    
    SLICE_X9Y215         FDCE (Setup_fdce_C_D)        0.032    13.906    multiplier/temp_reg[49]
  -------------------------------------------------------------------
                         required time                         13.906    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                  4.294    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 multiplier/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            multiplier/temp_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_111M111
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_111M111 rise@9.000ns - clk_111M111 rise@0.000ns)
  Data Path Delay:        4.682ns  (logic 0.945ns (20.183%)  route 3.737ns (79.817%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.676ns = ( 13.676 - 9.000 ) 
    Source Clock Delay      (SCD):    4.956ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.654     4.956    multiplier/clk_main_IBUF_BUFG
    SLICE_X12Y211        FDCE                                         r  multiplier/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y211        FDCE (Prop_fdce_C_Q)         0.398     5.354 r  multiplier/cnt_reg[3]/Q
                         net (fo=6, routed)           0.729     6.082    multiplier/cnt_reg[3]
    SLICE_X11Y211        LUT5 (Prop_lut5_I4_O)        0.232     6.314 r  multiplier/temp[66]_i_3/O
                         net (fo=8, routed)           0.668     6.983    multiplier/temp[66]_i_3_n_0
    SLICE_X8Y205         LUT4 (Prop_lut4_I1_O)        0.105     7.088 r  multiplier/temp[66]_i_5/O
                         net (fo=66, routed)          1.872     8.960    multiplier/temp[66]_i_5_n_0
    SLICE_X4Y213         LUT6 (Prop_lut6_I3_O)        0.105     9.065 r  multiplier/temp[39]_i_2/O
                         net (fo=1, routed)           0.468     9.533    multiplier/temp[39]_i_2_n_0
    SLICE_X12Y213        LUT5 (Prop_lut5_I0_O)        0.105     9.638 r  multiplier/temp[39]_i_1/O
                         net (fo=1, routed)           0.000     9.638    multiplier/temp[39]_i_1_n_0
    SLICE_X12Y213        FDCE                                         r  multiplier/temp_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      9.000     9.000 r  
    K21                                               0.000     9.000 r  clk_main (IN)
                         net (fo=0)                   0.000     9.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328    10.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.537    13.676    multiplier/clk_main_IBUF_BUFG
    SLICE_X12Y213        FDCE                                         r  multiplier/temp_reg[39]/C
                         clock pessimism              0.252    13.928    
                         clock uncertainty           -0.035    13.892    
    SLICE_X12Y213        FDCE (Setup_fdce_C_D)        0.076    13.968    multiplier/temp_reg[39]
  -------------------------------------------------------------------
                         required time                         13.968    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                  4.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 multiplier/temp_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            multiplier/result_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_111M111
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_111M111 rise@0.000ns - clk_111M111 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.988%)  route 0.098ns (41.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.707     1.654    multiplier/clk_main_IBUF_BUFG
    SLICE_X9Y215         FDCE                                         r  multiplier/temp_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y215         FDCE (Prop_fdce_C_Q)         0.141     1.795 r  multiplier/temp_reg[47]/Q
                         net (fo=10, routed)          0.098     1.893    multiplier/temp_reg_n_0_[47]
    SLICE_X8Y215         FDRE                                         r  multiplier/result_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.981     2.178    multiplier/clk_main_IBUF_BUFG
    SLICE_X8Y215         FDRE                                         r  multiplier/result_reg[46]/C
                         clock pessimism             -0.511     1.667    
    SLICE_X8Y215         FDRE (Hold_fdre_C_D)         0.085     1.752    multiplier/result_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 multiplier/result_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            multiplier_ctrl/h_temp_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_111M111
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_111M111 rise@0.000ns - clk_111M111 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.734     1.681    multiplier/clk_main_IBUF_BUFG
    SLICE_X5Y214         FDRE                                         r  multiplier/result_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y214         FDRE (Prop_fdre_C_Q)         0.141     1.822 r  multiplier/result_reg[53]/Q
                         net (fo=1, routed)           0.099     1.922    multiplier_ctrl/result[53]
    SLICE_X6Y213         FDRE                                         r  multiplier_ctrl/h_temp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.011     2.208    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X6Y213         FDRE                                         r  multiplier_ctrl/h_temp_reg[21]/C
                         clock pessimism             -0.512     1.696    
    SLICE_X6Y213         FDRE (Hold_fdre_C_D)         0.063     1.759    multiplier_ctrl/h_temp_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 multiplier_ctrl/wdata_base_ram_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            base_ram_ctrl/register_for_writing_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_111M111
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_111M111 rise@0.000ns - clk_111M111 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.737     1.684    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X1Y212         FDRE                                         r  multiplier_ctrl/wdata_base_ram_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y212         FDRE (Prop_fdre_C_Q)         0.141     1.825 r  multiplier_ctrl/wdata_base_ram_reg[15]/Q
                         net (fo=1, routed)           0.108     1.934    base_ram_ctrl/register_for_writing_data_reg[19]_1[15]
    SLICE_X1Y213         FDRE                                         r  base_ram_ctrl/register_for_writing_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.013     2.210    base_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X1Y213         FDRE                                         r  base_ram_ctrl/register_for_writing_data_reg[15]/C
                         clock pessimism             -0.512     1.698    
    SLICE_X1Y213         FDRE (Hold_fdre_C_D)         0.070     1.768    base_ram_ctrl/register_for_writing_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 multiplier_ctrl/addr_ext_ram_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            ext_ram_ctrl/address_to_sram_output_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_111M111
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_111M111 rise@0.000ns - clk_111M111 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.391%)  route 0.118ns (45.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.738     1.685    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X7Y205         FDRE                                         r  multiplier_ctrl/addr_ext_ram_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y205         FDRE (Prop_fdre_C_Q)         0.141     1.826 r  multiplier_ctrl/addr_ext_ram_reg[16]/Q
                         net (fo=2, routed)           0.118     1.944    ext_ram_ctrl/D[14]
    SLICE_X6Y204         FDRE                                         r  ext_ram_ctrl/address_to_sram_output_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.016     2.213    ext_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X6Y204         FDRE                                         r  ext_ram_ctrl/address_to_sram_output_reg[14]/C
                         clock pessimism             -0.512     1.701    
    SLICE_X6Y204         FDRE (Hold_fdre_C_D)         0.076     1.777    ext_ram_ctrl/address_to_sram_output_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 multiplier_ctrl/addr_base_ram_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            base_ram_ctrl/address_to_sram_output_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_111M111
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_111M111 rise@0.000ns - clk_111M111 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.141ns (59.375%)  route 0.096ns (40.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.739     1.686    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X0Y208         FDRE                                         r  multiplier_ctrl/addr_base_ram_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y208         FDRE (Prop_fdre_C_Q)         0.141     1.827 r  multiplier_ctrl/addr_base_ram_reg[18]/Q
                         net (fo=2, routed)           0.096     1.924    base_ram_ctrl/address_to_sram_output_reg[19]_1[16]
    SLICE_X1Y208         FDRE                                         r  base_ram_ctrl/address_to_sram_output_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.017     2.214    base_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X1Y208         FDRE                                         r  base_ram_ctrl/address_to_sram_output_reg[16]/C
                         clock pessimism             -0.515     1.699    
    SLICE_X1Y208         FDRE (Hold_fdre_C_D)         0.057     1.756    base_ram_ctrl/address_to_sram_output_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 multiplier_ctrl/wdata_base_ram_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            base_ram_ctrl/register_for_writing_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_111M111
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_111M111 rise@0.000ns - clk_111M111 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.136%)  route 0.115ns (44.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.737     1.684    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X1Y212         FDRE                                         r  multiplier_ctrl/wdata_base_ram_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y212         FDRE (Prop_fdre_C_Q)         0.141     1.825 r  multiplier_ctrl/wdata_base_ram_reg[10]/Q
                         net (fo=1, routed)           0.115     1.940    base_ram_ctrl/register_for_writing_data_reg[19]_1[10]
    SLICE_X1Y210         FDRE                                         r  base_ram_ctrl/register_for_writing_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.016     2.213    base_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X1Y210         FDRE                                         r  base_ram_ctrl/register_for_writing_data_reg[10]/C
                         clock pessimism             -0.512     1.701    
    SLICE_X1Y210         FDRE (Hold_fdre_C_D)         0.070     1.771    base_ram_ctrl/register_for_writing_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 multiplier/result_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            multiplier_ctrl/h_temp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_111M111
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_111M111 rise@0.000ns - clk_111M111 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.136%)  route 0.115ns (44.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.707     1.654    multiplier/clk_main_IBUF_BUFG
    SLICE_X11Y214        FDRE                                         r  multiplier/result_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y214        FDRE (Prop_fdre_C_Q)         0.141     1.795 r  multiplier/result_reg[42]/Q
                         net (fo=1, routed)           0.115     1.910    multiplier_ctrl/result[42]
    SLICE_X11Y212        FDRE                                         r  multiplier_ctrl/h_temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.983     2.180    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X11Y212        FDRE                                         r  multiplier_ctrl/h_temp_reg[10]/C
                         clock pessimism             -0.510     1.670    
    SLICE_X11Y212        FDRE (Hold_fdre_C_D)         0.070     1.740    multiplier_ctrl/h_temp_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 multiplier_ctrl/addr_ext_ram_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            ext_ram_ctrl/address_to_sram_output_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_111M111
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_111M111 rise@0.000ns - clk_111M111 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.814%)  route 0.121ns (46.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.739     1.686    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X7Y202         FDRE                                         r  multiplier_ctrl/addr_ext_ram_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y202         FDRE (Prop_fdre_C_Q)         0.141     1.827 r  multiplier_ctrl/addr_ext_ram_reg[2]/Q
                         net (fo=2, routed)           0.121     1.948    ext_ram_ctrl/D[0]
    SLICE_X6Y201         FDRE                                         r  ext_ram_ctrl/address_to_sram_output_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.017     2.214    ext_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X6Y201         FDRE                                         r  ext_ram_ctrl/address_to_sram_output_reg[0]/C
                         clock pessimism             -0.512     1.702    
    SLICE_X6Y201         FDRE (Hold_fdre_C_D)         0.075     1.777    ext_ram_ctrl/address_to_sram_output_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 multiplier_ctrl/l_temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            multiplier_ctrl/wdata_ext_ram_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_111M111
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_111M111 rise@0.000ns - clk_111M111 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.336%)  route 0.144ns (43.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.711     1.658    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X9Y206         FDRE                                         r  multiplier_ctrl/l_temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y206         FDRE (Prop_fdre_C_Q)         0.141     1.799 r  multiplier_ctrl/l_temp_reg[10]/Q
                         net (fo=1, routed)           0.144     1.943    multiplier_ctrl/l_temp[10]
    SLICE_X10Y206        LUT3 (Prop_lut3_I2_O)        0.045     1.988 r  multiplier_ctrl/wdata_ext_ram[10]_i_1/O
                         net (fo=1, routed)           0.000     1.988    multiplier_ctrl/p_0_in[10]
    SLICE_X10Y206        FDRE                                         r  multiplier_ctrl/wdata_ext_ram_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.987     2.184    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X10Y206        FDRE                                         r  multiplier_ctrl/wdata_ext_ram_reg[10]/C
                         clock pessimism             -0.488     1.696    
    SLICE_X10Y206        FDRE (Hold_fdre_C_D)         0.120     1.816    multiplier_ctrl/wdata_ext_ram_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 multiplier_ctrl/addr_ext_ram_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            ext_ram_ctrl/address_to_sram_output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_111M111
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_111M111 rise@0.000ns - clk_111M111 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.117%)  route 0.124ns (46.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.738     1.685    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X7Y203         FDRE                                         r  multiplier_ctrl/addr_ext_ram_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y203         FDRE (Prop_fdre_C_Q)         0.141     1.826 r  multiplier_ctrl/addr_ext_ram_reg[7]/Q
                         net (fo=2, routed)           0.124     1.951    ext_ram_ctrl/D[5]
    SLICE_X6Y201         FDRE                                         r  ext_ram_ctrl/address_to_sram_output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.017     2.214    ext_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X6Y201         FDRE                                         r  ext_ram_ctrl/address_to_sram_output_reg[5]/C
                         clock pessimism             -0.512     1.702    
    SLICE_X6Y201         FDRE (Hold_fdre_C_D)         0.076     1.778    ext_ram_ctrl/address_to_sram_output_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_111M111
Waveform(ns):       { 0.000 4.500 }
Period(ns):         9.000
Sources:            { clk_main }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         9.000       7.408      BUFGCTRL_X0Y16  clk_main_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         9.000       8.000      SLICE_X2Y209    base_ram_ctrl/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.000       8.000      SLICE_X2Y208    base_ram_ctrl/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.000       8.000      SLICE_X2Y209    base_ram_ctrl/FSM_sequential_state_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.000       8.000      SLICE_X0Y203    base_ram_ctrl/address_to_sram_output_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.000       8.000      SLICE_X0Y203    base_ram_ctrl/address_to_sram_output_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.000       8.000      SLICE_X0Y202    base_ram_ctrl/address_to_sram_output_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.000       8.000      SLICE_X1Y205    base_ram_ctrl/address_to_sram_output_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.000       8.000      SLICE_X1Y204    base_ram_ctrl/address_to_sram_output_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.000       8.000      SLICE_X1Y204    base_ram_ctrl/address_to_sram_output_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X2Y209    base_ram_ctrl/FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X2Y209    base_ram_ctrl/FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X2Y208    base_ram_ctrl/FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X2Y208    base_ram_ctrl/FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X2Y209    base_ram_ctrl/FSM_sequential_state_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X2Y209    base_ram_ctrl/FSM_sequential_state_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X0Y203    base_ram_ctrl/address_to_sram_output_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X0Y203    base_ram_ctrl/address_to_sram_output_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X0Y203    base_ram_ctrl/address_to_sram_output_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X0Y203    base_ram_ctrl/address_to_sram_output_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X2Y209    base_ram_ctrl/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X2Y209    base_ram_ctrl/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X2Y208    base_ram_ctrl/FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X2Y208    base_ram_ctrl/FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X2Y209    base_ram_ctrl/FSM_sequential_state_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X2Y209    base_ram_ctrl/FSM_sequential_state_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X0Y203    base_ram_ctrl/address_to_sram_output_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X0Y203    base_ram_ctrl/address_to_sram_output_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X0Y203    base_ram_ctrl/address_to_sram_output_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X0Y203    base_ram_ctrl/address_to_sram_output_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_111M111
  To Clock:  

Max Delay           139 Endpoints
Min Delay           139 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ext_ram_ctrl/register_for_splitting_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            ext_ram_data[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.933ns  (logic 3.832ns (27.506%)  route 10.101ns (72.494%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.725     5.027    ext_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X2Y208         FDRE                                         r  ext_ram_ctrl/register_for_splitting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y208         FDRE (Prop_fdre_C_Q)         0.398     5.425 f  ext_ram_ctrl/register_for_splitting_reg/Q
                         net (fo=33, routed)         10.101    15.526    ext_ram_data_TRI[0]
    AA15                 OBUFT (TriStatE_obuft_T_O)
                                                      3.434    18.960 r  ext_ram_data_OBUFT[23]_inst/O
                         net (fo=0)                   0.000    18.960    ext_ram_data[23]
    AA15                                                              r  ext_ram_data[23] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_ram_ctrl/register_for_splitting_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            ext_ram_data[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.826ns  (logic 3.833ns (27.724%)  route 9.993ns (72.276%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.725     5.027    ext_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X2Y208         FDRE                                         r  ext_ram_ctrl/register_for_splitting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y208         FDRE (Prop_fdre_C_Q)         0.398     5.425 f  ext_ram_ctrl/register_for_splitting_reg/Q
                         net (fo=33, routed)          9.993    15.418    ext_ram_data_TRI[0]
    Y15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.435    18.853 r  ext_ram_data_OBUFT[22]_inst/O
                         net (fo=0)                   0.000    18.853    ext_ram_data[22]
    Y15                                                               r  ext_ram_data[22] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_ram_ctrl/register_for_splitting_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            ext_ram_data[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.712ns  (logic 3.836ns (27.976%)  route 9.876ns (72.024%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.725     5.027    ext_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X2Y208         FDRE                                         r  ext_ram_ctrl/register_for_splitting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y208         FDRE (Prop_fdre_C_Q)         0.398     5.425 f  ext_ram_ctrl/register_for_splitting_reg/Q
                         net (fo=33, routed)          9.876    15.301    ext_ram_data_TRI[0]
    AC16                 OBUFT (TriStatE_obuft_T_O)
                                                      3.438    18.739 r  ext_ram_data_OBUFT[21]_inst/O
                         net (fo=0)                   0.000    18.739    ext_ram_data[21]
    AC16                                                              r  ext_ram_data[21] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_ram_ctrl/register_for_splitting_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            ext_ram_data[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.586ns  (logic 3.826ns (28.165%)  route 9.759ns (71.835%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.725     5.027    ext_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X2Y208         FDRE                                         r  ext_ram_ctrl/register_for_splitting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y208         FDRE (Prop_fdre_C_Q)         0.398     5.425 f  ext_ram_ctrl/register_for_splitting_reg/Q
                         net (fo=33, routed)          9.759    15.184    ext_ram_data_TRI[0]
    AB16                 OBUFT (TriStatE_obuft_T_O)
                                                      3.428    18.613 r  ext_ram_data_OBUFT[16]_inst/O
                         net (fo=0)                   0.000    18.613    ext_ram_data[16]
    AB16                                                              r  ext_ram_data[16] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_ram_ctrl/register_for_splitting_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            ext_ram_data[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.371ns  (logic 3.848ns (28.778%)  route 9.523ns (71.222%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.725     5.027    ext_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X2Y208         FDRE                                         r  ext_ram_ctrl/register_for_splitting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y208         FDRE (Prop_fdre_C_Q)         0.398     5.425 f  ext_ram_ctrl/register_for_splitting_reg/Q
                         net (fo=33, routed)          9.523    14.948    ext_ram_data_TRI[0]
    AD17                 OBUFT (TriStatE_obuft_T_O)
                                                      3.450    18.398 r  ext_ram_data_OBUFT[24]_inst/O
                         net (fo=0)                   0.000    18.398    ext_ram_data[24]
    AD17                                                              r  ext_ram_data[24] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_ram_ctrl/register_for_splitting_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            ext_ram_data[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.250ns  (logic 3.843ns (29.008%)  route 9.406ns (70.992%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.725     5.027    ext_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X2Y208         FDRE                                         r  ext_ram_ctrl/register_for_splitting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y208         FDRE (Prop_fdre_C_Q)         0.398     5.425 f  ext_ram_ctrl/register_for_splitting_reg/Q
                         net (fo=33, routed)          9.406    14.831    ext_ram_data_TRI[0]
    AC17                 OBUFT (TriStatE_obuft_T_O)
                                                      3.445    18.277 r  ext_ram_data_OBUFT[25]_inst/O
                         net (fo=0)                   0.000    18.277    ext_ram_data[25]
    AC17                                                              r  ext_ram_data[25] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_ram_ctrl/register_for_splitting_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            ext_ram_data[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.121ns  (logic 3.832ns (29.203%)  route 9.289ns (70.797%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.725     5.027    ext_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X2Y208         FDRE                                         r  ext_ram_ctrl/register_for_splitting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y208         FDRE (Prop_fdre_C_Q)         0.398     5.425 f  ext_ram_ctrl/register_for_splitting_reg/Q
                         net (fo=33, routed)          9.289    14.714    ext_ram_data_TRI[0]
    AB17                 OBUFT (TriStatE_obuft_T_O)
                                                      3.434    18.148 r  ext_ram_data_OBUFT[18]_inst/O
                         net (fo=0)                   0.000    18.148    ext_ram_data[18]
    AB17                                                              r  ext_ram_data[18] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_ram_ctrl/register_for_splitting_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            ext_ram_data[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.840ns  (logic 3.850ns (29.981%)  route 8.991ns (70.019%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.725     5.027    ext_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X2Y208         FDRE                                         r  ext_ram_ctrl/register_for_splitting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y208         FDRE (Prop_fdre_C_Q)         0.398     5.425 f  ext_ram_ctrl/register_for_splitting_reg/Q
                         net (fo=33, routed)          8.991    14.415    ext_ram_data_TRI[0]
    AD18                 OBUFT (TriStatE_obuft_T_O)
                                                      3.452    17.867 r  ext_ram_data_OBUFT[20]_inst/O
                         net (fo=0)                   0.000    17.867    ext_ram_data[20]
    AD18                                                              r  ext_ram_data[20] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_ram_ctrl/register_for_splitting_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            ext_ram_data[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.730ns  (logic 3.847ns (30.222%)  route 8.883ns (69.778%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.725     5.027    ext_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X2Y208         FDRE                                         r  ext_ram_ctrl/register_for_splitting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y208         FDRE (Prop_fdre_C_Q)         0.398     5.425 f  ext_ram_ctrl/register_for_splitting_reg/Q
                         net (fo=33, routed)          8.883    14.307    ext_ram_data_TRI[0]
    AC18                 OBUFT (TriStatE_obuft_T_O)
                                                      3.449    17.757 r  ext_ram_data_OBUFT[19]_inst/O
                         net (fo=0)                   0.000    17.757    ext_ram_data[19]
    AC18                                                              r  ext_ram_data[19] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_ram_ctrl/register_for_splitting_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            ext_ram_data[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.590ns  (logic 3.845ns (30.542%)  route 8.745ns (69.458%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.725     5.027    ext_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X2Y208         FDRE                                         r  ext_ram_ctrl/register_for_splitting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y208         FDRE (Prop_fdre_C_Q)         0.398     5.425 f  ext_ram_ctrl/register_for_splitting_reg/Q
                         net (fo=33, routed)          8.745    14.169    ext_ram_data_TRI[0]
    AC19                 OBUFT (TriStatE_obuft_T_O)
                                                      3.447    17.617 r  ext_ram_data_OBUFT[17]_inst/O
                         net (fo=0)                   0.000    17.617    ext_ram_data[17]
    AC19                                                              r  ext_ram_data[17] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 multiplier_ctrl/clk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.708ns  (logic 1.404ns (82.206%)  route 0.304ns (17.794%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.737     1.684    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X0Y212         FDRE                                         r  multiplier_ctrl/clk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y212         FDRE (Prop_fdre_C_Q)         0.141     1.825 r  multiplier_ctrl/clk_cnt_reg[8]/Q
                         net (fo=4, routed)           0.304     2.129    leds_OBUF[4]
    C22                  OBUF (Prop_obuf_I_O)         1.263     3.392 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.392    leds[4]
    C22                                                               r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplier_ctrl/clk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            leds[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.725ns  (logic 1.389ns (80.497%)  route 0.336ns (19.503%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.736     1.683    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X0Y213         FDRE                                         r  multiplier_ctrl/clk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y213         FDRE (Prop_fdre_C_Q)         0.141     1.824 r  multiplier_ctrl/clk_cnt_reg[14]/Q
                         net (fo=4, routed)           0.336     2.161    leds_OBUF[10]
    D21                  OBUF (Prop_obuf_I_O)         1.248     3.408 r  leds_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.408    leds[10]
    D21                                                               r  leds[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplier_ctrl/clk_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            leds[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.765ns  (logic 1.412ns (80.018%)  route 0.353ns (19.982%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.736     1.683    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X0Y214         FDRE                                         r  multiplier_ctrl/clk_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y214         FDRE (Prop_fdre_C_Q)         0.141     1.824 r  multiplier_ctrl/clk_cnt_reg[17]/Q
                         net (fo=4, routed)           0.353     2.177    leds_OBUF[13]
    A22                  OBUF (Prop_obuf_I_O)         1.271     3.448 r  leds_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.448    leds[13]
    A22                                                               r  leds[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplier_ctrl/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.776ns  (logic 1.395ns (78.535%)  route 0.381ns (21.465%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.737     1.684    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X0Y212         FDRE                                         r  multiplier_ctrl/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y212         FDRE (Prop_fdre_C_Q)         0.141     1.825 r  multiplier_ctrl/clk_cnt_reg[9]/Q
                         net (fo=4, routed)           0.381     2.206    leds_OBUF[5]
    C21                  OBUF (Prop_obuf_I_O)         1.254     3.460 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.460    leds[5]
    C21                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplier_ctrl/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.787ns  (logic 1.414ns (79.093%)  route 0.374ns (20.907%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.737     1.684    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X0Y212         FDRE                                         r  multiplier_ctrl/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y212         FDRE (Prop_fdre_C_Q)         0.141     1.825 r  multiplier_ctrl/clk_cnt_reg[11]/Q
                         net (fo=4, routed)           0.374     2.199    leds_OBUF[7]
    B22                  OBUF (Prop_obuf_I_O)         1.273     3.471 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.471    leds[7]
    B22                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplier_ctrl/clk_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 1.404ns (78.372%)  route 0.388ns (21.628%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.736     1.683    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X0Y214         FDRE                                         r  multiplier_ctrl/clk_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y214         FDRE (Prop_fdre_C_Q)         0.141     1.824 r  multiplier_ctrl/clk_cnt_reg[18]/Q
                         net (fo=4, routed)           0.388     2.212    leds_OBUF[14]
    A20                  OBUF (Prop_obuf_I_O)         1.263     3.475 r  leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.475    leds[14]
    A20                                                               r  leds[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplier_ctrl/clk_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            leds[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.796ns  (logic 1.424ns (79.271%)  route 0.372ns (20.729%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.736     1.683    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X0Y213         FDRE                                         r  multiplier_ctrl/clk_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y213         FDRE (Prop_fdre_C_Q)         0.141     1.824 r  multiplier_ctrl/clk_cnt_reg[13]/Q
                         net (fo=4, routed)           0.372     2.196    leds_OBUF[9]
    A23                  OBUF (Prop_obuf_I_O)         1.283     3.479 r  leds_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.479    leds[9]
    A23                                                               r  leds[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplier_ctrl/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.803ns  (logic 1.383ns (76.705%)  route 0.420ns (23.295%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.738     1.685    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X0Y211         FDRE                                         r  multiplier_ctrl/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y211         FDRE (Prop_fdre_C_Q)         0.141     1.826 r  multiplier_ctrl/clk_cnt_reg[5]/Q
                         net (fo=4, routed)           0.420     2.246    leds_OBUF[1]
    E21                  OBUF (Prop_obuf_I_O)         1.242     3.488 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.488    leds[1]
    E21                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplier_ctrl/clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.805ns  (logic 1.428ns (79.129%)  route 0.377ns (20.871%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.738     1.685    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X0Y211         FDRE                                         r  multiplier_ctrl/clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y211         FDRE (Prop_fdre_C_Q)         0.141     1.826 r  multiplier_ctrl/clk_cnt_reg[6]/Q
                         net (fo=4, routed)           0.377     2.203    leds_OBUF[2]
    A24                  OBUF (Prop_obuf_I_O)         1.287     3.490 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.490    leds[2]
    A24                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplier_ctrl/clk_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            leds[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.817ns  (logic 1.384ns (76.176%)  route 0.433ns (23.824%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.736     1.683    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X0Y214         FDRE                                         r  multiplier_ctrl/clk_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y214         FDRE (Prop_fdre_C_Q)         0.141     1.824 r  multiplier_ctrl/clk_cnt_reg[16]/Q
                         net (fo=4, routed)           0.433     2.257    leds_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         1.243     3.500 r  leds_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.500    leds[12]
    D20                                                               r  leds[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_111M111

Max Delay           570 Endpoints
Min Delay           570 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            multiplier/result_reg[60]/R
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.740ns  (logic 1.537ns (15.784%)  route 8.202ns (84.216%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.742ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  reset_btn_IBUF_inst/O
                         net (fo=412, routed)         6.390     7.801    multiplier_ctrl/SR[0]
    SLICE_X9Y211         LUT2 (Prop_lut2_I1_O)        0.126     7.927 r  multiplier_ctrl/result[63]_i_1/O
                         net (fo=64, routed)          1.813     9.740    multiplier/result_reg[0]_0
    SLICE_X5Y215         FDRE                                         r  multiplier/result_reg[60]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.603     4.742    multiplier/clk_main_IBUF_BUFG
    SLICE_X5Y215         FDRE                                         r  multiplier/result_reg[60]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            multiplier/result_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.631ns  (logic 1.537ns (15.962%)  route 8.094ns (84.038%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  reset_btn_IBUF_inst/O
                         net (fo=412, routed)         6.390     7.801    multiplier_ctrl/SR[0]
    SLICE_X9Y211         LUT2 (Prop_lut2_I1_O)        0.126     7.927 r  multiplier_ctrl/result[63]_i_1/O
                         net (fo=64, routed)          1.705     9.631    multiplier/result_reg[0]_0
    SLICE_X5Y214         FDRE                                         r  multiplier/result_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.604     4.743    multiplier/clk_main_IBUF_BUFG
    SLICE_X5Y214         FDRE                                         r  multiplier/result_reg[53]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            multiplier/result_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.631ns  (logic 1.537ns (15.962%)  route 8.094ns (84.038%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  reset_btn_IBUF_inst/O
                         net (fo=412, routed)         6.390     7.801    multiplier_ctrl/SR[0]
    SLICE_X9Y211         LUT2 (Prop_lut2_I1_O)        0.126     7.927 r  multiplier_ctrl/result[63]_i_1/O
                         net (fo=64, routed)          1.705     9.631    multiplier/result_reg[0]_0
    SLICE_X5Y214         FDRE                                         r  multiplier/result_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.604     4.743    multiplier/clk_main_IBUF_BUFG
    SLICE_X5Y214         FDRE                                         r  multiplier/result_reg[56]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            multiplier/result_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.631ns  (logic 1.537ns (15.962%)  route 8.094ns (84.038%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  reset_btn_IBUF_inst/O
                         net (fo=412, routed)         6.390     7.801    multiplier_ctrl/SR[0]
    SLICE_X9Y211         LUT2 (Prop_lut2_I1_O)        0.126     7.927 r  multiplier_ctrl/result[63]_i_1/O
                         net (fo=64, routed)          1.705     9.631    multiplier/result_reg[0]_0
    SLICE_X5Y214         FDRE                                         r  multiplier/result_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.604     4.743    multiplier/clk_main_IBUF_BUFG
    SLICE_X5Y214         FDRE                                         r  multiplier/result_reg[61]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            multiplier/result_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.631ns  (logic 1.537ns (15.962%)  route 8.094ns (84.038%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  reset_btn_IBUF_inst/O
                         net (fo=412, routed)         6.390     7.801    multiplier_ctrl/SR[0]
    SLICE_X9Y211         LUT2 (Prop_lut2_I1_O)        0.126     7.927 r  multiplier_ctrl/result[63]_i_1/O
                         net (fo=64, routed)          1.705     9.631    multiplier/result_reg[0]_0
    SLICE_X5Y214         FDRE                                         r  multiplier/result_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.604     4.743    multiplier/clk_main_IBUF_BUFG
    SLICE_X5Y214         FDRE                                         r  multiplier/result_reg[63]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            multiplier/result_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.395ns  (logic 1.537ns (16.364%)  route 7.858ns (83.636%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.676ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  reset_btn_IBUF_inst/O
                         net (fo=412, routed)         6.390     7.801    multiplier_ctrl/SR[0]
    SLICE_X9Y211         LUT2 (Prop_lut2_I1_O)        0.126     7.927 r  multiplier_ctrl/result[63]_i_1/O
                         net (fo=64, routed)          1.468     9.395    multiplier/result_reg[0]_0
    SLICE_X8Y213         FDRE                                         r  multiplier/result_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.537     4.676    multiplier/clk_main_IBUF_BUFG
    SLICE_X8Y213         FDRE                                         r  multiplier/result_reg[29]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            multiplier/result_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.395ns  (logic 1.537ns (16.364%)  route 7.858ns (83.636%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.676ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  reset_btn_IBUF_inst/O
                         net (fo=412, routed)         6.390     7.801    multiplier_ctrl/SR[0]
    SLICE_X9Y211         LUT2 (Prop_lut2_I1_O)        0.126     7.927 r  multiplier_ctrl/result[63]_i_1/O
                         net (fo=64, routed)          1.468     9.395    multiplier/result_reg[0]_0
    SLICE_X8Y213         FDRE                                         r  multiplier/result_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.537     4.676    multiplier/clk_main_IBUF_BUFG
    SLICE_X8Y213         FDRE                                         r  multiplier/result_reg[31]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            multiplier/result_reg[46]/R
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.387ns  (logic 1.537ns (16.378%)  route 7.850ns (83.622%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  reset_btn_IBUF_inst/O
                         net (fo=412, routed)         6.390     7.801    multiplier_ctrl/SR[0]
    SLICE_X9Y211         LUT2 (Prop_lut2_I1_O)        0.126     7.927 r  multiplier_ctrl/result[63]_i_1/O
                         net (fo=64, routed)          1.460     9.387    multiplier/result_reg[0]_0
    SLICE_X8Y215         FDRE                                         r  multiplier/result_reg[46]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.535     4.674    multiplier/clk_main_IBUF_BUFG
    SLICE_X8Y215         FDRE                                         r  multiplier/result_reg[46]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            multiplier/result_reg[59]/R
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.387ns  (logic 1.537ns (16.378%)  route 7.850ns (83.622%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  reset_btn_IBUF_inst/O
                         net (fo=412, routed)         6.390     7.801    multiplier_ctrl/SR[0]
    SLICE_X9Y211         LUT2 (Prop_lut2_I1_O)        0.126     7.927 r  multiplier_ctrl/result[63]_i_1/O
                         net (fo=64, routed)          1.460     9.387    multiplier/result_reg[0]_0
    SLICE_X8Y215         FDRE                                         r  multiplier/result_reg[59]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.535     4.674    multiplier/clk_main_IBUF_BUFG
    SLICE_X8Y215         FDRE                                         r  multiplier/result_reg[59]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            multiplier/result_reg[54]/R
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.362ns  (logic 1.537ns (16.422%)  route 7.824ns (83.578%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.676ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  reset_btn_IBUF_inst/O
                         net (fo=412, routed)         6.390     7.801    multiplier_ctrl/SR[0]
    SLICE_X9Y211         LUT2 (Prop_lut2_I1_O)        0.126     7.927 r  multiplier_ctrl/result[63]_i_1/O
                         net (fo=64, routed)          1.435     9.362    multiplier/result_reg[0]_0
    SLICE_X10Y215        FDRE                                         r  multiplier/result_reg[54]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.537     4.676    multiplier/clk_main_IBUF_BUFG
    SLICE_X10Y215        FDRE                                         r  multiplier/result_reg[54]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 base_ram_data[0]
                            (input port)
  Destination:            base_ram_ctrl/register_for_reading_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.289ns  (logic 0.258ns (19.979%)  route 1.032ns (80.021%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 r  base_ram_data[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    base_ram_data_IOBUF[0]_inst/IO
    L24                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  base_ram_data_IOBUF[0]_inst/IBUF/O
                         net (fo=1, routed)           1.032     1.289    base_ram_ctrl/D[0]
    SLICE_X1Y201         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.019     2.216    base_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X1Y201         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[0]/C

Slack:                    inf
  Source:                 base_ram_data[20]
                            (input port)
  Destination:            base_ram_ctrl/register_for_reading_data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.464ns  (logic 0.215ns (14.712%)  route 1.248ns (85.288%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  base_ram_data[20] (INOUT)
                         net (fo=1, unset)            0.000     0.000    base_ram_data_IOBUF[20]_inst/IO
    N19                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  base_ram_data_IOBUF[20]_inst/IBUF/O
                         net (fo=1, routed)           1.248     1.464    base_ram_ctrl/D[20]
    SLICE_X3Y208         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.017     2.214    base_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X3Y208         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[20]/C

Slack:                    inf
  Source:                 base_ram_data[30]
                            (input port)
  Destination:            base_ram_ctrl/register_for_reading_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.483ns  (logic 0.257ns (17.343%)  route 1.225ns (82.657%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M24                                               0.000     0.000 r  base_ram_data[30] (INOUT)
                         net (fo=1, unset)            0.000     0.000    base_ram_data_IOBUF[30]_inst/IO
    M24                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  base_ram_data_IOBUF[30]_inst/IBUF/O
                         net (fo=1, routed)           1.225     1.483    base_ram_ctrl/D[30]
    SLICE_X3Y204         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.018     2.215    base_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X3Y204         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[30]/C

Slack:                    inf
  Source:                 base_ram_data[23]
                            (input port)
  Destination:            base_ram_ctrl/register_for_reading_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.555ns  (logic 0.233ns (14.991%)  route 1.322ns (85.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N21                                               0.000     0.000 r  base_ram_data[23] (INOUT)
                         net (fo=1, unset)            0.000     0.000    base_ram_data_IOBUF[23]_inst/IO
    N21                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  base_ram_data_IOBUF[23]_inst/IBUF/O
                         net (fo=1, routed)           1.322     1.555    base_ram_ctrl/D[23]
    SLICE_X3Y204         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.018     2.215    base_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X3Y204         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[23]/C

Slack:                    inf
  Source:                 base_ram_data[1]
                            (input port)
  Destination:            base_ram_ctrl/register_for_reading_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.568ns  (logic 0.262ns (16.687%)  route 1.306ns (83.313%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L25                                               0.000     0.000 r  base_ram_data[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    base_ram_data_IOBUF[1]_inst/IO
    L25                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  base_ram_data_IOBUF[1]_inst/IBUF/O
                         net (fo=1, routed)           1.306     1.568    base_ram_ctrl/D[1]
    SLICE_X1Y206         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.018     2.215    base_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X1Y206         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[1]/C

Slack:                    inf
  Source:                 base_ram_data[19]
                            (input port)
  Destination:            base_ram_ctrl/register_for_reading_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.583ns  (logic 0.216ns (13.615%)  route 1.368ns (86.385%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  base_ram_data[19] (INOUT)
                         net (fo=1, unset)            0.000     0.000    base_ram_data_IOBUF[19]_inst/IO
    P19                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  base_ram_data_IOBUF[19]_inst/IBUF/O
                         net (fo=1, routed)           1.368     1.583    base_ram_ctrl/D[19]
    SLICE_X3Y208         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.017     2.214    base_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X3Y208         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[19]/C

Slack:                    inf
  Source:                 base_ram_data[16]
                            (input port)
  Destination:            base_ram_ctrl/register_for_reading_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.585ns  (logic 0.225ns (14.212%)  route 1.360ns (85.788%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P21                                               0.000     0.000 r  base_ram_data[16] (INOUT)
                         net (fo=1, unset)            0.000     0.000    base_ram_data_IOBUF[16]_inst/IO
    P21                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  base_ram_data_IOBUF[16]_inst/IBUF/O
                         net (fo=1, routed)           1.360     1.585    base_ram_ctrl/D[16]
    SLICE_X1Y206         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.018     2.215    base_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X1Y206         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[16]/C

Slack:                    inf
  Source:                 base_ram_data[17]
                            (input port)
  Destination:            base_ram_ctrl/register_for_reading_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.614ns  (logic 0.244ns (15.098%)  route 1.370ns (84.902%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  base_ram_data[17] (INOUT)
                         net (fo=1, unset)            0.000     0.000    base_ram_data_IOBUF[17]_inst/IO
    M21                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  base_ram_data_IOBUF[17]_inst/IBUF/O
                         net (fo=1, routed)           1.370     1.614    base_ram_ctrl/D[17]
    SLICE_X5Y205         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.016     2.213    base_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X5Y205         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[17]/C

Slack:                    inf
  Source:                 base_ram_data[29]
                            (input port)
  Destination:            base_ram_ctrl/register_for_reading_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.618ns  (logic 0.248ns (15.356%)  route 1.370ns (84.644%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N23                                               0.000     0.000 r  base_ram_data[29] (INOUT)
                         net (fo=1, unset)            0.000     0.000    base_ram_data_IOBUF[29]_inst/IO
    N23                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  base_ram_data_IOBUF[29]_inst/IBUF/O
                         net (fo=1, routed)           1.370     1.618    base_ram_ctrl/D[29]
    SLICE_X5Y205         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.016     2.213    base_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X5Y205         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[29]/C

Slack:                    inf
  Source:                 base_ram_data[21]
                            (input port)
  Destination:            base_ram_ctrl/register_for_reading_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_111M111  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.637ns  (logic 0.241ns (14.752%)  route 1.396ns (85.248%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  base_ram_data[21] (INOUT)
                         net (fo=1, unset)            0.000     0.000    base_ram_data_IOBUF[21]_inst/IO
    M20                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  base_ram_data_IOBUF[21]_inst/IBUF/O
                         net (fo=1, routed)           1.396     1.637    base_ram_ctrl/D[21]
    SLICE_X5Y204         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_111M111 rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.016     2.213    base_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X5Y204         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[21]/C





