Source Block: oh/emmu/hdl/emmu.v@83:95@HdlStmAssign
   /*****************************/
   /*MMU WRITE LOGIC            */
   /*****************************/

   //write controls
   assign mi_wr_vec[5:0] = (mi_en & mi_we & ~mi_addr[2]) ? 6'b001111 :
	                   (mi_en & mi_we & mi_addr[2])  ? 6'b110000 :
			                                   6'b000000 ;

   //write data
   assign mi_wr_data[63:0] = {mi_din[31:0], mi_din[31:0]};

   //todo: implement readback? worth it?

Diff Content:
- 88    assign mi_wr_vec[5:0] = (mi_en & mi_we & ~mi_addr[2]) ? 6'b001111 :
- 89 	                   (mi_en & mi_we & mi_addr[2])  ? 6'b110000 :
- 90 			                                   6'b000000 ;
+ 90    assign mem_wem[MW-1:0] = ~reg_dstaddr[2] ? {{(MW-32){1'b0}},32'hFFFFFFFF} :
+ 90                                               {{(MW-32){1'b0}},32'h00000000};
+ 90    assign mem_write       = reg_access & 
+ 90 			    reg_write  &
+ 90 			    (reg_dstaddr[15]==BID);//RX=1,TX=0

Clone Blocks:
Clone Blocks 1:
oh/emmu/hdl/emmu.v@88:98
   assign mi_wr_vec[5:0] = (mi_en & mi_we & ~mi_addr[2]) ? 6'b001111 :
	                   (mi_en & mi_we & mi_addr[2])  ? 6'b110000 :
			                                   6'b000000 ;

   //write data
   assign mi_wr_data[63:0] = {mi_din[31:0], mi_din[31:0]};

   //todo: implement readback? worth it?
   assign mi_dout[DW-1:0] = 'b0;

   /*****************************/

