
ECSE_444_FinalProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c304  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ad0  0800c4c4  0800c4c4  0000d4c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cf94  0800cf94  0000e0ac  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800cf94  0800cf94  0000df94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cf9c  0800cf9c  0000e0ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cf9c  0800cf9c  0000df9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800cfa0  0800cfa0  0000dfa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000ac  20000000  0800cfa4  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ee0  200000ac  0800d050  0000e0ac  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000f8c  0800d050  0000ef8c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e0ac  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024d78  00000000  00000000  0000e0dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000047de  00000000  00000000  00032e54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c58  00000000  00000000  00037638  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015f0  00000000  00000000  00039290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f93d  00000000  00000000  0003a880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023184  00000000  00000000  0006a1bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011bd04  00000000  00000000  0008d341  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b8  00000000  00000000  001a9045  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000818c  00000000  00000000  001a9100  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  001b128c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    000000fa  00000000  00000000  001b12e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000010  00000000  00000000  001b13df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200000ac 	.word	0x200000ac
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800c4ac 	.word	0x0800c4ac

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200000b0 	.word	0x200000b0
 80001fc:	0800c4ac 	.word	0x0800c4ac

08000200 <strcmp>:
 8000200:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000204:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000208:	2a01      	cmp	r2, #1
 800020a:	bf28      	it	cs
 800020c:	429a      	cmpcs	r2, r3
 800020e:	d0f7      	beq.n	8000200 <strcmp>
 8000210:	1ad0      	subs	r0, r2, r3
 8000212:	4770      	bx	lr

08000214 <strlen>:
 8000214:	4603      	mov	r3, r0
 8000216:	f813 2b01 	ldrb.w	r2, [r3], #1
 800021a:	2a00      	cmp	r2, #0
 800021c:	d1fb      	bne.n	8000216 <strlen+0x2>
 800021e:	1a18      	subs	r0, r3, r0
 8000220:	3801      	subs	r0, #1
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295
 80002e4:	f000 b988 	b.w	80005f8 <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	468e      	mov	lr, r1
 8000308:	4604      	mov	r4, r0
 800030a:	4688      	mov	r8, r1
 800030c:	2b00      	cmp	r3, #0
 800030e:	d14a      	bne.n	80003a6 <__udivmoddi4+0xa6>
 8000310:	428a      	cmp	r2, r1
 8000312:	4617      	mov	r7, r2
 8000314:	d962      	bls.n	80003dc <__udivmoddi4+0xdc>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	b14e      	cbz	r6, 8000330 <__udivmoddi4+0x30>
 800031c:	f1c6 0320 	rsb	r3, r6, #32
 8000320:	fa01 f806 	lsl.w	r8, r1, r6
 8000324:	fa20 f303 	lsr.w	r3, r0, r3
 8000328:	40b7      	lsls	r7, r6
 800032a:	ea43 0808 	orr.w	r8, r3, r8
 800032e:	40b4      	lsls	r4, r6
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	fa1f fc87 	uxth.w	ip, r7
 8000338:	fbb8 f1fe 	udiv	r1, r8, lr
 800033c:	0c23      	lsrs	r3, r4, #16
 800033e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000342:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000346:	fb01 f20c 	mul.w	r2, r1, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0x62>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f101 30ff 	add.w	r0, r1, #4294967295
 8000354:	f080 80ea 	bcs.w	800052c <__udivmoddi4+0x22c>
 8000358:	429a      	cmp	r2, r3
 800035a:	f240 80e7 	bls.w	800052c <__udivmoddi4+0x22c>
 800035e:	3902      	subs	r1, #2
 8000360:	443b      	add	r3, r7
 8000362:	1a9a      	subs	r2, r3, r2
 8000364:	b2a3      	uxth	r3, r4
 8000366:	fbb2 f0fe 	udiv	r0, r2, lr
 800036a:	fb0e 2210 	mls	r2, lr, r0, r2
 800036e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000372:	fb00 fc0c 	mul.w	ip, r0, ip
 8000376:	459c      	cmp	ip, r3
 8000378:	d909      	bls.n	800038e <__udivmoddi4+0x8e>
 800037a:	18fb      	adds	r3, r7, r3
 800037c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000380:	f080 80d6 	bcs.w	8000530 <__udivmoddi4+0x230>
 8000384:	459c      	cmp	ip, r3
 8000386:	f240 80d3 	bls.w	8000530 <__udivmoddi4+0x230>
 800038a:	443b      	add	r3, r7
 800038c:	3802      	subs	r0, #2
 800038e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000392:	eba3 030c 	sub.w	r3, r3, ip
 8000396:	2100      	movs	r1, #0
 8000398:	b11d      	cbz	r5, 80003a2 <__udivmoddi4+0xa2>
 800039a:	40f3      	lsrs	r3, r6
 800039c:	2200      	movs	r2, #0
 800039e:	e9c5 3200 	strd	r3, r2, [r5]
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d905      	bls.n	80003b6 <__udivmoddi4+0xb6>
 80003aa:	b10d      	cbz	r5, 80003b0 <__udivmoddi4+0xb0>
 80003ac:	e9c5 0100 	strd	r0, r1, [r5]
 80003b0:	2100      	movs	r1, #0
 80003b2:	4608      	mov	r0, r1
 80003b4:	e7f5      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003b6:	fab3 f183 	clz	r1, r3
 80003ba:	2900      	cmp	r1, #0
 80003bc:	d146      	bne.n	800044c <__udivmoddi4+0x14c>
 80003be:	4573      	cmp	r3, lr
 80003c0:	d302      	bcc.n	80003c8 <__udivmoddi4+0xc8>
 80003c2:	4282      	cmp	r2, r0
 80003c4:	f200 8105 	bhi.w	80005d2 <__udivmoddi4+0x2d2>
 80003c8:	1a84      	subs	r4, r0, r2
 80003ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ce:	2001      	movs	r0, #1
 80003d0:	4690      	mov	r8, r2
 80003d2:	2d00      	cmp	r5, #0
 80003d4:	d0e5      	beq.n	80003a2 <__udivmoddi4+0xa2>
 80003d6:	e9c5 4800 	strd	r4, r8, [r5]
 80003da:	e7e2      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003dc:	2a00      	cmp	r2, #0
 80003de:	f000 8090 	beq.w	8000502 <__udivmoddi4+0x202>
 80003e2:	fab2 f682 	clz	r6, r2
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	f040 80a4 	bne.w	8000534 <__udivmoddi4+0x234>
 80003ec:	1a8a      	subs	r2, r1, r2
 80003ee:	0c03      	lsrs	r3, r0, #16
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	b280      	uxth	r0, r0
 80003f6:	b2bc      	uxth	r4, r7
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000402:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000406:	fb04 f20c 	mul.w	r2, r4, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d907      	bls.n	800041e <__udivmoddi4+0x11e>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000414:	d202      	bcs.n	800041c <__udivmoddi4+0x11c>
 8000416:	429a      	cmp	r2, r3
 8000418:	f200 80e0 	bhi.w	80005dc <__udivmoddi4+0x2dc>
 800041c:	46c4      	mov	ip, r8
 800041e:	1a9b      	subs	r3, r3, r2
 8000420:	fbb3 f2fe 	udiv	r2, r3, lr
 8000424:	fb0e 3312 	mls	r3, lr, r2, r3
 8000428:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800042c:	fb02 f404 	mul.w	r4, r2, r4
 8000430:	429c      	cmp	r4, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x144>
 8000434:	18fb      	adds	r3, r7, r3
 8000436:	f102 30ff 	add.w	r0, r2, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x142>
 800043c:	429c      	cmp	r4, r3
 800043e:	f200 80ca 	bhi.w	80005d6 <__udivmoddi4+0x2d6>
 8000442:	4602      	mov	r2, r0
 8000444:	1b1b      	subs	r3, r3, r4
 8000446:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800044a:	e7a5      	b.n	8000398 <__udivmoddi4+0x98>
 800044c:	f1c1 0620 	rsb	r6, r1, #32
 8000450:	408b      	lsls	r3, r1
 8000452:	fa22 f706 	lsr.w	r7, r2, r6
 8000456:	431f      	orrs	r7, r3
 8000458:	fa0e f401 	lsl.w	r4, lr, r1
 800045c:	fa20 f306 	lsr.w	r3, r0, r6
 8000460:	fa2e fe06 	lsr.w	lr, lr, r6
 8000464:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000468:	4323      	orrs	r3, r4
 800046a:	fa00 f801 	lsl.w	r8, r0, r1
 800046e:	fa1f fc87 	uxth.w	ip, r7
 8000472:	fbbe f0f9 	udiv	r0, lr, r9
 8000476:	0c1c      	lsrs	r4, r3, #16
 8000478:	fb09 ee10 	mls	lr, r9, r0, lr
 800047c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000480:	fb00 fe0c 	mul.w	lr, r0, ip
 8000484:	45a6      	cmp	lr, r4
 8000486:	fa02 f201 	lsl.w	r2, r2, r1
 800048a:	d909      	bls.n	80004a0 <__udivmoddi4+0x1a0>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000492:	f080 809c 	bcs.w	80005ce <__udivmoddi4+0x2ce>
 8000496:	45a6      	cmp	lr, r4
 8000498:	f240 8099 	bls.w	80005ce <__udivmoddi4+0x2ce>
 800049c:	3802      	subs	r0, #2
 800049e:	443c      	add	r4, r7
 80004a0:	eba4 040e 	sub.w	r4, r4, lr
 80004a4:	fa1f fe83 	uxth.w	lr, r3
 80004a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ac:	fb09 4413 	mls	r4, r9, r3, r4
 80004b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004b8:	45a4      	cmp	ip, r4
 80004ba:	d908      	bls.n	80004ce <__udivmoddi4+0x1ce>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f103 3eff 	add.w	lr, r3, #4294967295
 80004c2:	f080 8082 	bcs.w	80005ca <__udivmoddi4+0x2ca>
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d97f      	bls.n	80005ca <__udivmoddi4+0x2ca>
 80004ca:	3b02      	subs	r3, #2
 80004cc:	443c      	add	r4, r7
 80004ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004d2:	eba4 040c 	sub.w	r4, r4, ip
 80004d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004da:	4564      	cmp	r4, ip
 80004dc:	4673      	mov	r3, lr
 80004de:	46e1      	mov	r9, ip
 80004e0:	d362      	bcc.n	80005a8 <__udivmoddi4+0x2a8>
 80004e2:	d05f      	beq.n	80005a4 <__udivmoddi4+0x2a4>
 80004e4:	b15d      	cbz	r5, 80004fe <__udivmoddi4+0x1fe>
 80004e6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ea:	eb64 0409 	sbc.w	r4, r4, r9
 80004ee:	fa04 f606 	lsl.w	r6, r4, r6
 80004f2:	fa22 f301 	lsr.w	r3, r2, r1
 80004f6:	431e      	orrs	r6, r3
 80004f8:	40cc      	lsrs	r4, r1
 80004fa:	e9c5 6400 	strd	r6, r4, [r5]
 80004fe:	2100      	movs	r1, #0
 8000500:	e74f      	b.n	80003a2 <__udivmoddi4+0xa2>
 8000502:	fbb1 fcf2 	udiv	ip, r1, r2
 8000506:	0c01      	lsrs	r1, r0, #16
 8000508:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800050c:	b280      	uxth	r0, r0
 800050e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000512:	463b      	mov	r3, r7
 8000514:	4638      	mov	r0, r7
 8000516:	463c      	mov	r4, r7
 8000518:	46b8      	mov	r8, r7
 800051a:	46be      	mov	lr, r7
 800051c:	2620      	movs	r6, #32
 800051e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000522:	eba2 0208 	sub.w	r2, r2, r8
 8000526:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800052a:	e766      	b.n	80003fa <__udivmoddi4+0xfa>
 800052c:	4601      	mov	r1, r0
 800052e:	e718      	b.n	8000362 <__udivmoddi4+0x62>
 8000530:	4610      	mov	r0, r2
 8000532:	e72c      	b.n	800038e <__udivmoddi4+0x8e>
 8000534:	f1c6 0220 	rsb	r2, r6, #32
 8000538:	fa2e f302 	lsr.w	r3, lr, r2
 800053c:	40b7      	lsls	r7, r6
 800053e:	40b1      	lsls	r1, r6
 8000540:	fa20 f202 	lsr.w	r2, r0, r2
 8000544:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000548:	430a      	orrs	r2, r1
 800054a:	fbb3 f8fe 	udiv	r8, r3, lr
 800054e:	b2bc      	uxth	r4, r7
 8000550:	fb0e 3318 	mls	r3, lr, r8, r3
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb08 f904 	mul.w	r9, r8, r4
 800055e:	40b0      	lsls	r0, r6
 8000560:	4589      	cmp	r9, r1
 8000562:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000566:	b280      	uxth	r0, r0
 8000568:	d93e      	bls.n	80005e8 <__udivmoddi4+0x2e8>
 800056a:	1879      	adds	r1, r7, r1
 800056c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000570:	d201      	bcs.n	8000576 <__udivmoddi4+0x276>
 8000572:	4589      	cmp	r9, r1
 8000574:	d81f      	bhi.n	80005b6 <__udivmoddi4+0x2b6>
 8000576:	eba1 0109 	sub.w	r1, r1, r9
 800057a:	fbb1 f9fe 	udiv	r9, r1, lr
 800057e:	fb09 f804 	mul.w	r8, r9, r4
 8000582:	fb0e 1119 	mls	r1, lr, r9, r1
 8000586:	b292      	uxth	r2, r2
 8000588:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800058c:	4542      	cmp	r2, r8
 800058e:	d229      	bcs.n	80005e4 <__udivmoddi4+0x2e4>
 8000590:	18ba      	adds	r2, r7, r2
 8000592:	f109 31ff 	add.w	r1, r9, #4294967295
 8000596:	d2c4      	bcs.n	8000522 <__udivmoddi4+0x222>
 8000598:	4542      	cmp	r2, r8
 800059a:	d2c2      	bcs.n	8000522 <__udivmoddi4+0x222>
 800059c:	f1a9 0102 	sub.w	r1, r9, #2
 80005a0:	443a      	add	r2, r7
 80005a2:	e7be      	b.n	8000522 <__udivmoddi4+0x222>
 80005a4:	45f0      	cmp	r8, lr
 80005a6:	d29d      	bcs.n	80004e4 <__udivmoddi4+0x1e4>
 80005a8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b0:	3801      	subs	r0, #1
 80005b2:	46e1      	mov	r9, ip
 80005b4:	e796      	b.n	80004e4 <__udivmoddi4+0x1e4>
 80005b6:	eba7 0909 	sub.w	r9, r7, r9
 80005ba:	4449      	add	r1, r9
 80005bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c4:	fb09 f804 	mul.w	r8, r9, r4
 80005c8:	e7db      	b.n	8000582 <__udivmoddi4+0x282>
 80005ca:	4673      	mov	r3, lr
 80005cc:	e77f      	b.n	80004ce <__udivmoddi4+0x1ce>
 80005ce:	4650      	mov	r0, sl
 80005d0:	e766      	b.n	80004a0 <__udivmoddi4+0x1a0>
 80005d2:	4608      	mov	r0, r1
 80005d4:	e6fd      	b.n	80003d2 <__udivmoddi4+0xd2>
 80005d6:	443b      	add	r3, r7
 80005d8:	3a02      	subs	r2, #2
 80005da:	e733      	b.n	8000444 <__udivmoddi4+0x144>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	443b      	add	r3, r7
 80005e2:	e71c      	b.n	800041e <__udivmoddi4+0x11e>
 80005e4:	4649      	mov	r1, r9
 80005e6:	e79c      	b.n	8000522 <__udivmoddi4+0x222>
 80005e8:	eba1 0109 	sub.w	r1, r1, r9
 80005ec:	46c4      	mov	ip, r8
 80005ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80005f2:	fb09 f804 	mul.w	r8, r9, r4
 80005f6:	e7c4      	b.n	8000582 <__udivmoddi4+0x282>

080005f8 <__aeabi_idiv0>:
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop

080005fc <transmit_char>:
/**
 * Transmission and reception macros
 */

#ifndef USE_ITM
	static void transmit_char(char ch){
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b082      	sub	sp, #8
 8000600:	af00      	add	r7, sp, #0
 8000602:	4603      	mov	r3, r0
 8000604:	71fb      	strb	r3, [r7, #7]
		HAL_UART_Transmit(&UART_HANDLE, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000606:	1df9      	adds	r1, r7, #7
 8000608:	f04f 33ff 	mov.w	r3, #4294967295
 800060c:	2201      	movs	r2, #1
 800060e:	4803      	ldr	r0, [pc, #12]	@ (800061c <transmit_char+0x20>)
 8000610:	f009 fe22 	bl	800a258 <HAL_UART_Transmit>
	}
 8000614:	bf00      	nop
 8000616:	3708      	adds	r7, #8
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}
 800061c:	20000328 	.word	0x20000328

08000620 <receive_char>:
	static char receive_char(){
 8000620:	b580      	push	{r7, lr}
 8000622:	b082      	sub	sp, #8
 8000624:	af00      	add	r7, sp, #0
		char ch;
		HAL_UART_Receive(&UART_HANDLE, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000626:	1df9      	adds	r1, r7, #7
 8000628:	f04f 33ff 	mov.w	r3, #4294967295
 800062c:	2201      	movs	r2, #1
 800062e:	4804      	ldr	r0, [pc, #16]	@ (8000640 <receive_char+0x20>)
 8000630:	f009 fea0 	bl	800a374 <HAL_UART_Receive>
		return ch;
 8000634:	79fb      	ldrb	r3, [r7, #7]
	}
 8000636:	4618      	mov	r0, r3
 8000638:	3708      	adds	r7, #8
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	20000328 	.word	0x20000328

08000644 <__io_putchar>:
/**
 * @brief PUTCHAR_PROTOTYPE function, called from printf
 * @param ch 	: Char to be written to console
 * @return
 */
PUTCHAR_PROTOTYPE{
 8000644:	b580      	push	{r7, lr}
 8000646:	b082      	sub	sp, #8
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]

	transmit_char((char) ch);
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	b2db      	uxtb	r3, r3
 8000650:	4618      	mov	r0, r3
 8000652:	f7ff ffd3 	bl	80005fc <transmit_char>

	return 0;
 8000656:	2300      	movs	r3, #0
}
 8000658:	4618      	mov	r0, r3
 800065a:	3708      	adds	r7, #8
 800065c:	46bd      	mov	sp, r7
 800065e:	bd80      	pop	{r7, pc}

08000660 <__io_getchar>:
/**
 * @brief GETCHAR_PROTOTYPE function, called from scanf
 * @return read out character
 */
GETCHAR_PROTOTYPE{
 8000660:	b580      	push	{r7, lr}
 8000662:	b082      	sub	sp, #8
 8000664:	af00      	add	r7, sp, #0
	char ch;

	ch = receive_char();
 8000666:	f7ff ffdb 	bl	8000620 <receive_char>
 800066a:	4603      	mov	r3, r0
 800066c:	71fb      	strb	r3, [r7, #7]
	transmit_char(ch);
 800066e:	79fb      	ldrb	r3, [r7, #7]
 8000670:	4618      	mov	r0, r3
 8000672:	f7ff ffc3 	bl	80005fc <transmit_char>

	return (int)ch;
 8000676:	79fb      	ldrb	r3, [r7, #7]
}
 8000678:	4618      	mov	r0, r3
 800067a:	3708      	adds	r7, #8
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}

08000680 <getDistance>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint16_t getDistance(uint32_t time) {
 8000680:	b480      	push	{r7}
 8000682:	b085      	sub	sp, #20
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
	float speed_of_sound = 0.0343f; // in centimeters per microsecond
 8000688:	4b0f      	ldr	r3, [pc, #60]	@ (80006c8 <getDistance+0x48>)
 800068a:	60fb      	str	r3, [r7, #12]
	uint16_t distance = ((float)time * speed_of_sound) / 2.0f + 0.5f; // divide by 2 due to round trip, +0.5f to round to nearest int
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	ee07 3a90 	vmov	s15, r3
 8000692:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000696:	edd7 7a03 	vldr	s15, [r7, #12]
 800069a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800069e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80006a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80006a6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80006aa:	ee77 7a87 	vadd.f32	s15, s15, s14
 80006ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80006b2:	ee17 3a90 	vmov	r3, s15
 80006b6:	817b      	strh	r3, [r7, #10]
	return distance;
 80006b8:	897b      	ldrh	r3, [r7, #10]
}
 80006ba:	4618      	mov	r0, r3
 80006bc:	3714      	adds	r7, #20
 80006be:	46bd      	mov	sp, r7
 80006c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c4:	4770      	bx	lr
 80006c6:	bf00      	nop
 80006c8:	3d0c7e28 	.word	0x3d0c7e28

080006cc <WIFI_Init_main>:

static void WIFI_Init_main(){
 80006cc:	b580      	push	{r7, lr}
 80006ce:	af00      	add	r7, sp, #0

	hwifi.handle = &hspi3;
 80006d0:	4b13      	ldr	r3, [pc, #76]	@ (8000720 <WIFI_Init_main+0x54>)
 80006d2:	4a14      	ldr	r2, [pc, #80]	@ (8000724 <WIFI_Init_main+0x58>)
 80006d4:	601a      	str	r2, [r3, #0]
	hwifi.ssid = ssid;
 80006d6:	4b12      	ldr	r3, [pc, #72]	@ (8000720 <WIFI_Init_main+0x54>)
 80006d8:	4a13      	ldr	r2, [pc, #76]	@ (8000728 <WIFI_Init_main+0x5c>)
 80006da:	605a      	str	r2, [r3, #4]
	hwifi.passphrase = passphrase;
 80006dc:	4b10      	ldr	r3, [pc, #64]	@ (8000720 <WIFI_Init_main+0x54>)
 80006de:	4a13      	ldr	r2, [pc, #76]	@ (800072c <WIFI_Init_main+0x60>)
 80006e0:	609a      	str	r2, [r3, #8]
	hwifi.securityType = WPA_MIXED;
 80006e2:	4b0f      	ldr	r3, [pc, #60]	@ (8000720 <WIFI_Init_main+0x54>)
 80006e4:	2203      	movs	r2, #3
 80006e6:	731a      	strb	r2, [r3, #12]
	hwifi.DHCP = SET;
 80006e8:	4b0d      	ldr	r3, [pc, #52]	@ (8000720 <WIFI_Init_main+0x54>)
 80006ea:	2201      	movs	r2, #1
 80006ec:	735a      	strb	r2, [r3, #13]
	hwifi.ipStatus = IP_V4;
 80006ee:	4b0c      	ldr	r3, [pc, #48]	@ (8000720 <WIFI_Init_main+0x54>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	739a      	strb	r2, [r3, #14]
	hwifi.transportProtocol = WIFI_TCP_PROTOCOL;
 80006f4:	4b0a      	ldr	r3, [pc, #40]	@ (8000720 <WIFI_Init_main+0x54>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	73da      	strb	r2, [r3, #15]
	hwifi.port = 8080;
 80006fa:	4b09      	ldr	r3, [pc, #36]	@ (8000720 <WIFI_Init_main+0x54>)
 80006fc:	f641 7290 	movw	r2, #8080	@ 0x1f90
 8000700:	821a      	strh	r2, [r3, #16]
	snprintf(hwifi.remoteIpAddress, sizeof(hwifi.remoteIpAddress), "%s", remoteIpAddress);
 8000702:	4b0b      	ldr	r3, [pc, #44]	@ (8000730 <WIFI_Init_main+0x64>)
 8000704:	4a0b      	ldr	r2, [pc, #44]	@ (8000734 <WIFI_Init_main+0x68>)
 8000706:	2120      	movs	r1, #32
 8000708:	480b      	ldr	r0, [pc, #44]	@ (8000738 <WIFI_Init_main+0x6c>)
 800070a:	f00a fe35 	bl	800b378 <sniprintf>
	hwifi.remotePort = 8080;
 800070e:	4b04      	ldr	r3, [pc, #16]	@ (8000720 <WIFI_Init_main+0x54>)
 8000710:	f641 7290 	movw	r2, #8080	@ 0x1f90
 8000714:	825a      	strh	r2, [r3, #18]

	WIFI_Init(&hwifi);
 8000716:	4802      	ldr	r0, [pc, #8]	@ (8000720 <WIFI_Init_main+0x54>)
 8000718:	f002 f8d0 	bl	80028bc <WIFI_Init>
}
 800071c:	bf00      	nop
 800071e:	bd80      	pop	{r7, pc}
 8000720:	2000043c 	.word	0x2000043c
 8000724:	200001e0 	.word	0x200001e0
 8000728:	20000008 	.word	0x20000008
 800072c:	20000014 	.word	0x20000014
 8000730:	20000024 	.word	0x20000024
 8000734:	0800c4c4 	.word	0x0800c4c4
 8000738:	20000461 	.word	0x20000461

0800073c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b08e      	sub	sp, #56	@ 0x38
 8000740:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000742:	f002 fca1 	bl	8003088 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000746:	f000 f9eb 	bl	8000b20 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800074a:	f000 fcfb 	bl	8001144 <MX_GPIO_Init>
  MX_DMA_Init();
 800074e:	f000 fccf 	bl	80010f0 <MX_DMA_Init>
  MX_TIM3_Init();
 8000752:	f000 fbbb 	bl	8000ecc <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8000756:	f000 fc7f 	bl	8001058 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 800075a:	f000 fb1d 	bl	8000d98 <MX_TIM2_Init>
  MX_I2C2_Init();
 800075e:	f000 fa65 	bl	8000c2c <MX_I2C2_Init>
  MX_OCTOSPI1_Init();
 8000762:	f000 faa3 	bl	8000cac <MX_OCTOSPI1_Init>
  MX_SPI3_Init();
 8000766:	f000 fad9 	bl	8000d1c <MX_SPI3_Init>
  MX_DAC1_Init();
 800076a:	f000 fa2b 	bl	8000bc4 <MX_DAC1_Init>
  MX_TIM4_Init();
 800076e:	f000 fc25 	bl	8000fbc <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_1);
 8000772:	2100      	movs	r1, #0
 8000774:	4897      	ldr	r0, [pc, #604]	@ (80009d4 <main+0x298>)
 8000776:	f008 f853 	bl	8008820 <HAL_TIM_IC_Start>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 800077a:	2104      	movs	r1, #4
 800077c:	4895      	ldr	r0, [pc, #596]	@ (80009d4 <main+0x298>)
 800077e:	f008 f94b 	bl	8008a18 <HAL_TIM_IC_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8000782:	2108      	movs	r1, #8
 8000784:	4894      	ldr	r0, [pc, #592]	@ (80009d8 <main+0x29c>)
 8000786:	f007 fee3 	bl	8008550 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start(&htim4);
 800078a:	4894      	ldr	r0, [pc, #592]	@ (80009dc <main+0x2a0>)
 800078c:	f007 fe16 	bl	80083bc <HAL_TIM_Base_Start>

  BSP_TSENSOR_Init();
 8000790:	f001 fc04 	bl	8001f9c <BSP_TSENSOR_Init>
  BSP_QSPI_Init();
 8000794:	f000 ffb8 	bl	8001708 <BSP_QSPI_Init>

  sprintf(output, "Initializing\r\n");
 8000798:	4991      	ldr	r1, [pc, #580]	@ (80009e0 <main+0x2a4>)
 800079a:	4892      	ldr	r0, [pc, #584]	@ (80009e4 <main+0x2a8>)
 800079c:	f00a fe22 	bl	800b3e4 <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*) output, strlen(output), 10000);
 80007a0:	4890      	ldr	r0, [pc, #576]	@ (80009e4 <main+0x2a8>)
 80007a2:	f7ff fd37 	bl	8000214 <strlen>
 80007a6:	4603      	mov	r3, r0
 80007a8:	b29a      	uxth	r2, r3
 80007aa:	f242 7310 	movw	r3, #10000	@ 0x2710
 80007ae:	498d      	ldr	r1, [pc, #564]	@ (80009e4 <main+0x2a8>)
 80007b0:	488d      	ldr	r0, [pc, #564]	@ (80009e8 <main+0x2ac>)
 80007b2:	f009 fd51 	bl	800a258 <HAL_UART_Transmit>



  // WiFi
  WIFI_Init_main();
 80007b6:	f7ff ff89 	bl	80006cc <WIFI_Init_main>
  WIFI_StatusTypeDef status = WIFI_JoinNetwork(&hwifi);
 80007ba:	488c      	ldr	r0, [pc, #560]	@ (80009ec <main+0x2b0>)
 80007bc:	f002 f956 	bl	8002a6c <WIFI_JoinNetwork>
 80007c0:	4603      	mov	r3, r0
 80007c2:	75fb      	strb	r3, [r7, #23]
  if (status != WIFI_OK) {
 80007c4:	7dfb      	ldrb	r3, [r7, #23]
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d010      	beq.n	80007ec <main+0xb0>
  	  sprintf(output, "Wi-Fi connection FAILED!\r\n");
 80007ca:	4989      	ldr	r1, [pc, #548]	@ (80009f0 <main+0x2b4>)
 80007cc:	4885      	ldr	r0, [pc, #532]	@ (80009e4 <main+0x2a8>)
 80007ce:	f00a fe09 	bl	800b3e4 <siprintf>
  	  HAL_UART_Transmit(&huart1, (uint8_t*) output, strlen(output), 10000);
 80007d2:	4884      	ldr	r0, [pc, #528]	@ (80009e4 <main+0x2a8>)
 80007d4:	f7ff fd1e 	bl	8000214 <strlen>
 80007d8:	4603      	mov	r3, r0
 80007da:	b29a      	uxth	r2, r3
 80007dc:	f242 7310 	movw	r3, #10000	@ 0x2710
 80007e0:	4980      	ldr	r1, [pc, #512]	@ (80009e4 <main+0x2a8>)
 80007e2:	4881      	ldr	r0, [pc, #516]	@ (80009e8 <main+0x2ac>)
 80007e4:	f009 fd38 	bl	800a258 <HAL_UART_Transmit>
      while (1);
 80007e8:	bf00      	nop
 80007ea:	e7fd      	b.n	80007e8 <main+0xac>
  }
  sprintf(output, "Wi-Fi connected successfully!\r\n");
 80007ec:	4981      	ldr	r1, [pc, #516]	@ (80009f4 <main+0x2b8>)
 80007ee:	487d      	ldr	r0, [pc, #500]	@ (80009e4 <main+0x2a8>)
 80007f0:	f00a fdf8 	bl	800b3e4 <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*) output, strlen(output), 10000);
 80007f4:	487b      	ldr	r0, [pc, #492]	@ (80009e4 <main+0x2a8>)
 80007f6:	f7ff fd0d 	bl	8000214 <strlen>
 80007fa:	4603      	mov	r3, r0
 80007fc:	b29a      	uxth	r2, r3
 80007fe:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000802:	4978      	ldr	r1, [pc, #480]	@ (80009e4 <main+0x2a8>)
 8000804:	4878      	ldr	r0, [pc, #480]	@ (80009e8 <main+0x2ac>)
 8000806:	f009 fd27 	bl	800a258 <HAL_UART_Transmit>

  sprintf(output, "IP: %s\r\n", hwifi.ipAddress);
 800080a:	4a7b      	ldr	r2, [pc, #492]	@ (80009f8 <main+0x2bc>)
 800080c:	497b      	ldr	r1, [pc, #492]	@ (80009fc <main+0x2c0>)
 800080e:	4875      	ldr	r0, [pc, #468]	@ (80009e4 <main+0x2a8>)
 8000810:	f00a fde8 	bl	800b3e4 <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*)output, strlen(output), 1000);
 8000814:	4873      	ldr	r0, [pc, #460]	@ (80009e4 <main+0x2a8>)
 8000816:	f7ff fcfd 	bl	8000214 <strlen>
 800081a:	4603      	mov	r3, r0
 800081c:	b29a      	uxth	r2, r3
 800081e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000822:	4970      	ldr	r1, [pc, #448]	@ (80009e4 <main+0x2a8>)
 8000824:	4870      	ldr	r0, [pc, #448]	@ (80009e8 <main+0x2ac>)
 8000826:	f009 fd17 	bl	800a258 <HAL_UART_Transmit>

  WIFI_SetupSocket(&hwifi);
 800082a:	4870      	ldr	r0, [pc, #448]	@ (80009ec <main+0x2b0>)
 800082c:	f002 fa5a 	bl	8002ce4 <WIFI_SetupSocket>
  }*/




  BSP_QSPI_Erase_Block(writeAddress); // Collecting baseline data for comparison
 8000830:	4b73      	ldr	r3, [pc, #460]	@ (8000a00 <main+0x2c4>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	4618      	mov	r0, r3
 8000836:	f001 f8bd 	bl	80019b4 <BSP_QSPI_Erase_Block>

  //speaker sound array initializtion
  for (int i = 0; i < 19; i ++) { //note C4
 800083a:	2300      	movs	r3, #0
 800083c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800083e:	e02f      	b.n	80008a0 <main+0x164>
  				  c[i] = (uint16_t) ( (arm_sin_f32( (float)sin_Value / 76.0f * 2.0f * PI ) + 1.0f) * 2000.0f );
 8000840:	4b70      	ldr	r3, [pc, #448]	@ (8000a04 <main+0x2c8>)
 8000842:	881b      	ldrh	r3, [r3, #0]
 8000844:	ee07 3a90 	vmov	s15, r3
 8000848:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800084c:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8000a08 <main+0x2cc>
 8000850:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000854:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000858:	ed9f 7a6c 	vldr	s14, [pc, #432]	@ 8000a0c <main+0x2d0>
 800085c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000860:	eeb0 0a67 	vmov.f32	s0, s15
 8000864:	f00a fc6e 	bl	800b144 <arm_sin_f32>
 8000868:	eef0 7a40 	vmov.f32	s15, s0
 800086c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000870:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000874:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8000a10 <main+0x2d4>
 8000878:	ee67 7a87 	vmul.f32	s15, s15, s14
 800087c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000880:	ee17 3a90 	vmov	r3, s15
 8000884:	b299      	uxth	r1, r3
 8000886:	4a63      	ldr	r2, [pc, #396]	@ (8000a14 <main+0x2d8>)
 8000888:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800088a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  				  sin_Value += 4;
 800088e:	4b5d      	ldr	r3, [pc, #372]	@ (8000a04 <main+0x2c8>)
 8000890:	881b      	ldrh	r3, [r3, #0]
 8000892:	3304      	adds	r3, #4
 8000894:	b29a      	uxth	r2, r3
 8000896:	4b5b      	ldr	r3, [pc, #364]	@ (8000a04 <main+0x2c8>)
 8000898:	801a      	strh	r2, [r3, #0]
  for (int i = 0; i < 19; i ++) { //note C4
 800089a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800089c:	3301      	adds	r3, #1
 800089e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80008a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80008a2:	2b12      	cmp	r3, #18
 80008a4:	ddcc      	ble.n	8000840 <main+0x104>
  		}


  ScanPoint baselineData;
  for (int i = 0; i < sweepDegree; i += 2) {
 80008a6:	2300      	movs	r3, #0
 80008a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80008aa:	e029      	b.n	8000900 <main+0x1c4>

	  if(state == DISPLAY) {
 80008ac:	4b5a      	ldr	r3, [pc, #360]	@ (8000a18 <main+0x2dc>)
 80008ae:	781b      	ldrb	r3, [r3, #0]
 80008b0:	b2db      	uxtb	r3, r3
 80008b2:	2b01      	cmp	r3, #1
 80008b4:	d109      	bne.n	80008ca <main+0x18e>
		  uint16_t x_cm = getDistance(micro_sec);
 80008b6:	4b59      	ldr	r3, [pc, #356]	@ (8000a1c <main+0x2e0>)
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	4618      	mov	r0, r3
 80008bc:	f7ff fee0 	bl	8000680 <getDistance>
 80008c0:	4603      	mov	r3, r0
 80008c2:	817b      	strh	r3, [r7, #10]
		  baselineData.distance = x_cm;
 80008c4:	897b      	ldrh	r3, [r7, #10]
 80008c6:	80fb      	strh	r3, [r7, #6]
 80008c8:	e002      	b.n	80008d0 <main+0x194>
	  } else {
		  baselineData.distance = (uint16_t) 60000; // Not getting the correct distance
 80008ca:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80008ce:	80fb      	strh	r3, [r7, #6]
	  }
	  baselineData.angle = (uint16_t) i;
 80008d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80008d2:	b29b      	uxth	r3, r3
 80008d4:	80bb      	strh	r3, [r7, #4]

	  stepDeg(2);
 80008d6:	2002      	movs	r0, #2
 80008d8:	f000 fd98 	bl	800140c <stepDeg>
	  HAL_Delay(10);
 80008dc:	200a      	movs	r0, #10
 80008de:	f002 fc47 	bl	8003170 <HAL_Delay>

	  BSP_QSPI_Write((uint8_t*)&baselineData, writeAddress, sizeof(baselineData)); // Write to FLASH
 80008e2:	4b47      	ldr	r3, [pc, #284]	@ (8000a00 <main+0x2c4>)
 80008e4:	6819      	ldr	r1, [r3, #0]
 80008e6:	1d3b      	adds	r3, r7, #4
 80008e8:	2204      	movs	r2, #4
 80008ea:	4618      	mov	r0, r3
 80008ec:	f000 ffdc 	bl	80018a8 <BSP_QSPI_Write>
	  writeAddress += sizeof(baselineData);
 80008f0:	4b43      	ldr	r3, [pc, #268]	@ (8000a00 <main+0x2c4>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	3304      	adds	r3, #4
 80008f6:	4a42      	ldr	r2, [pc, #264]	@ (8000a00 <main+0x2c4>)
 80008f8:	6013      	str	r3, [r2, #0]
  for (int i = 0; i < sweepDegree; i += 2) {
 80008fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80008fc:	3302      	adds	r3, #2
 80008fe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000900:	4b47      	ldr	r3, [pc, #284]	@ (8000a20 <main+0x2e4>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000906:	429a      	cmp	r2, r3
 8000908:	dbd0      	blt.n	80008ac <main+0x170>
  }

  for (int i = 0; i < sweepDegree; i += 2) { // Returning to the origin
 800090a:	2300      	movs	r3, #0
 800090c:	627b      	str	r3, [r7, #36]	@ 0x24
 800090e:	e009      	b.n	8000924 <main+0x1e8>
	  stepDeg(-2);
 8000910:	f06f 0001 	mvn.w	r0, #1
 8000914:	f000 fd7a 	bl	800140c <stepDeg>
	  HAL_Delay(10);
 8000918:	200a      	movs	r0, #10
 800091a:	f002 fc29 	bl	8003170 <HAL_Delay>
  for (int i = 0; i < sweepDegree; i += 2) { // Returning to the origin
 800091e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000920:	3302      	adds	r3, #2
 8000922:	627b      	str	r3, [r7, #36]	@ 0x24
 8000924:	4b3e      	ldr	r3, [pc, #248]	@ (8000a20 <main+0x2e4>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800092a:	429a      	cmp	r2, r3
 800092c:	dbf0      	blt.n	8000910 <main+0x1d4>
  }

  ScanPoint readData; // Read the baseline data from flash
  for (uint32_t readAddress = 0x0; readAddress < writeAddress; readAddress += sizeof(readData)) {
 800092e:	2300      	movs	r3, #0
 8000930:	623b      	str	r3, [r7, #32]
 8000932:	e008      	b.n	8000946 <main+0x20a>
	  BSP_QSPI_Read((uint8_t*)&readData, readAddress, sizeof(readData));
 8000934:	463b      	mov	r3, r7
 8000936:	2204      	movs	r2, #4
 8000938:	6a39      	ldr	r1, [r7, #32]
 800093a:	4618      	mov	r0, r3
 800093c:	f000 ff62 	bl	8001804 <BSP_QSPI_Read>
  for (uint32_t readAddress = 0x0; readAddress < writeAddress; readAddress += sizeof(readData)) {
 8000940:	6a3b      	ldr	r3, [r7, #32]
 8000942:	3304      	adds	r3, #4
 8000944:	623b      	str	r3, [r7, #32]
 8000946:	4b2e      	ldr	r3, [pc, #184]	@ (8000a00 <main+0x2c4>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	6a3a      	ldr	r2, [r7, #32]
 800094c:	429a      	cmp	r2, r3
 800094e:	d3f1      	bcc.n	8000934 <main+0x1f8>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  temp = BSP_TSENSOR_ReadTemp();
 8000950:	f001 fb40 	bl	8001fd4 <BSP_TSENSOR_ReadTemp>
 8000954:	eef0 7a40 	vmov.f32	s15, s0
 8000958:	4b32      	ldr	r3, [pc, #200]	@ (8000a24 <main+0x2e8>)
 800095a:	edc3 7a00 	vstr	s15, [r3]
		  if (temp >= 10 && s == 0) { //hasn't start
 800095e:	4b31      	ldr	r3, [pc, #196]	@ (8000a24 <main+0x2e8>)
 8000960:	edd3 7a00 	vldr	s15, [r3]
 8000964:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8000968:	eef4 7ac7 	vcmpe.f32	s15, s14
 800096c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000970:	db14      	blt.n	800099c <main+0x260>
 8000972:	4b2d      	ldr	r3, [pc, #180]	@ (8000a28 <main+0x2ec>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	2b00      	cmp	r3, #0
 8000978:	d110      	bne.n	800099c <main+0x260>
			 s=1;
 800097a:	4b2b      	ldr	r3, [pc, #172]	@ (8000a28 <main+0x2ec>)
 800097c:	2201      	movs	r2, #1
 800097e:	601a      	str	r2, [r3, #0]
			 HAL_StatusTypeDef ss = HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)c, 19, DAC_ALIGN_12B_R);
 8000980:	2300      	movs	r3, #0
 8000982:	9300      	str	r3, [sp, #0]
 8000984:	2313      	movs	r3, #19
 8000986:	4a23      	ldr	r2, [pc, #140]	@ (8000a14 <main+0x2d8>)
 8000988:	2100      	movs	r1, #0
 800098a:	4828      	ldr	r0, [pc, #160]	@ (8000a2c <main+0x2f0>)
 800098c:	f002 fd48 	bl	8003420 <HAL_DAC_Start_DMA>
 8000990:	4603      	mov	r3, r0
 8000992:	75bb      	strb	r3, [r7, #22]
			 s=1;
 8000994:	4b24      	ldr	r3, [pc, #144]	@ (8000a28 <main+0x2ec>)
 8000996:	2201      	movs	r2, #1
 8000998:	601a      	str	r2, [r3, #0]
		  if (temp >= 10 && s == 0) { //hasn't start
 800099a:	e013      	b.n	80009c4 <main+0x288>
		  }
		  else if (temp < 10) {
 800099c:	4b21      	ldr	r3, [pc, #132]	@ (8000a24 <main+0x2e8>)
 800099e:	edd3 7a00 	vldr	s15, [r3]
 80009a2:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80009a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80009aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009ae:	d509      	bpl.n	80009c4 <main+0x288>
			  s=0;
 80009b0:	4b1d      	ldr	r3, [pc, #116]	@ (8000a28 <main+0x2ec>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	601a      	str	r2, [r3, #0]
			  //turn off DMA and the speaker
			 s=0;
 80009b6:	4b1c      	ldr	r3, [pc, #112]	@ (8000a28 <main+0x2ec>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	601a      	str	r2, [r3, #0]
			 HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 80009bc:	2100      	movs	r1, #0
 80009be:	481b      	ldr	r0, [pc, #108]	@ (8000a2c <main+0x2f0>)
 80009c0:	f002 fdfa 	bl	80035b8 <HAL_DAC_Stop_DMA>
		  }

	  if (clockwise) {
 80009c4:	4b1a      	ldr	r3, [pc, #104]	@ (8000a30 <main+0x2f4>)
 80009c6:	781b      	ldrb	r3, [r3, #0]
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d065      	beq.n	8000a98 <main+0x35c>
		  for (int i = 0; i < sweepDegree; i += 2) {
 80009cc:	2300      	movs	r3, #0
 80009ce:	61fb      	str	r3, [r7, #28]
 80009d0:	e059      	b.n	8000a86 <main+0x34a>
 80009d2:	bf00      	nop
 80009d4:	20000244 	.word	0x20000244
 80009d8:	20000290 	.word	0x20000290
 80009dc:	200002dc 	.word	0x200002dc
 80009e0:	0800c4c8 	.word	0x0800c4c8
 80009e4:	200003f8 	.word	0x200003f8
 80009e8:	20000328 	.word	0x20000328
 80009ec:	2000043c 	.word	0x2000043c
 80009f0:	0800c4d8 	.word	0x0800c4d8
 80009f4:	0800c4f4 	.word	0x0800c4f4
 80009f8:	20000450 	.word	0x20000450
 80009fc:	0800c514 	.word	0x0800c514
 8000a00:	20000438 	.word	0x20000438
 8000a04:	200003c0 	.word	0x200003c0
 8000a08:	42980000 	.word	0x42980000
 8000a0c:	40490fdb 	.word	0x40490fdb
 8000a10:	44fa0000 	.word	0x44fa0000
 8000a14:	200003c4 	.word	0x200003c4
 8000a18:	200003f0 	.word	0x200003f0
 8000a1c:	200003f4 	.word	0x200003f4
 8000a20:	20000000 	.word	0x20000000
 8000a24:	200003bc 	.word	0x200003bc
 8000a28:	200003ec 	.word	0x200003ec
 8000a2c:	200000c8 	.word	0x200000c8
 8000a30:	20000004 	.word	0x20000004
			  if (state == DISPLAY) {
 8000a34:	4b33      	ldr	r3, [pc, #204]	@ (8000b04 <main+0x3c8>)
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	b2db      	uxtb	r3, r3
 8000a3a:	2b01      	cmp	r3, #1
 8000a3c:	d11a      	bne.n	8000a74 <main+0x338>
				  int x_cm = getDistance(micro_sec);
 8000a3e:	4b32      	ldr	r3, [pc, #200]	@ (8000b08 <main+0x3cc>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	4618      	mov	r0, r3
 8000a44:	f7ff fe1c 	bl	8000680 <getDistance>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	60fb      	str	r3, [r7, #12]
				  sprintf(output, "Distance read at angle %d: %d cm\r\n", i, x_cm);
 8000a4c:	68fb      	ldr	r3, [r7, #12]
 8000a4e:	69fa      	ldr	r2, [r7, #28]
 8000a50:	492e      	ldr	r1, [pc, #184]	@ (8000b0c <main+0x3d0>)
 8000a52:	482f      	ldr	r0, [pc, #188]	@ (8000b10 <main+0x3d4>)
 8000a54:	f00a fcc6 	bl	800b3e4 <siprintf>
				  HAL_UART_Transmit(&huart1, (uint8_t*) output, strlen(output), 10000);
 8000a58:	482d      	ldr	r0, [pc, #180]	@ (8000b10 <main+0x3d4>)
 8000a5a:	f7ff fbdb 	bl	8000214 <strlen>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	b29a      	uxth	r2, r3
 8000a62:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000a66:	492a      	ldr	r1, [pc, #168]	@ (8000b10 <main+0x3d4>)
 8000a68:	482a      	ldr	r0, [pc, #168]	@ (8000b14 <main+0x3d8>)
 8000a6a:	f009 fbf5 	bl	800a258 <HAL_UART_Transmit>
				  state = MEASURE;
 8000a6e:	4b25      	ldr	r3, [pc, #148]	@ (8000b04 <main+0x3c8>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	701a      	strb	r2, [r3, #0]
			  }
			  stepDeg(2);
 8000a74:	2002      	movs	r0, #2
 8000a76:	f000 fcc9 	bl	800140c <stepDeg>
			  HAL_Delay(10);
 8000a7a:	200a      	movs	r0, #10
 8000a7c:	f002 fb78 	bl	8003170 <HAL_Delay>
		  for (int i = 0; i < sweepDegree; i += 2) {
 8000a80:	69fb      	ldr	r3, [r7, #28]
 8000a82:	3302      	adds	r3, #2
 8000a84:	61fb      	str	r3, [r7, #28]
 8000a86:	4b24      	ldr	r3, [pc, #144]	@ (8000b18 <main+0x3dc>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	69fa      	ldr	r2, [r7, #28]
 8000a8c:	429a      	cmp	r2, r3
 8000a8e:	dbd1      	blt.n	8000a34 <main+0x2f8>
		  }
		  clockwise = 0;
 8000a90:	4b22      	ldr	r3, [pc, #136]	@ (8000b1c <main+0x3e0>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	701a      	strb	r2, [r3, #0]
 8000a96:	e75b      	b.n	8000950 <main+0x214>
	  } else {
		  for (int i = sweepDegree; i > 0; i -= 2) {
 8000a98:	4b1f      	ldr	r3, [pc, #124]	@ (8000b18 <main+0x3dc>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	61bb      	str	r3, [r7, #24]
 8000a9e:	e029      	b.n	8000af4 <main+0x3b8>
			  if (state == DISPLAY) {
 8000aa0:	4b18      	ldr	r3, [pc, #96]	@ (8000b04 <main+0x3c8>)
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	b2db      	uxtb	r3, r3
 8000aa6:	2b01      	cmp	r3, #1
 8000aa8:	d11a      	bne.n	8000ae0 <main+0x3a4>
				  int x_cm = getDistance(micro_sec);
 8000aaa:	4b17      	ldr	r3, [pc, #92]	@ (8000b08 <main+0x3cc>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f7ff fde6 	bl	8000680 <getDistance>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	613b      	str	r3, [r7, #16]
				  sprintf(output, "Distance read at angle %d: %d cm\r\n", i, x_cm);
 8000ab8:	693b      	ldr	r3, [r7, #16]
 8000aba:	69ba      	ldr	r2, [r7, #24]
 8000abc:	4913      	ldr	r1, [pc, #76]	@ (8000b0c <main+0x3d0>)
 8000abe:	4814      	ldr	r0, [pc, #80]	@ (8000b10 <main+0x3d4>)
 8000ac0:	f00a fc90 	bl	800b3e4 <siprintf>
				  HAL_UART_Transmit(&huart1, (uint8_t*) output, strlen(output), 10000);
 8000ac4:	4812      	ldr	r0, [pc, #72]	@ (8000b10 <main+0x3d4>)
 8000ac6:	f7ff fba5 	bl	8000214 <strlen>
 8000aca:	4603      	mov	r3, r0
 8000acc:	b29a      	uxth	r2, r3
 8000ace:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000ad2:	490f      	ldr	r1, [pc, #60]	@ (8000b10 <main+0x3d4>)
 8000ad4:	480f      	ldr	r0, [pc, #60]	@ (8000b14 <main+0x3d8>)
 8000ad6:	f009 fbbf 	bl	800a258 <HAL_UART_Transmit>
				  state = MEASURE;
 8000ada:	4b0a      	ldr	r3, [pc, #40]	@ (8000b04 <main+0x3c8>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	701a      	strb	r2, [r3, #0]
			  }
			  stepDeg(-2);
 8000ae0:	f06f 0001 	mvn.w	r0, #1
 8000ae4:	f000 fc92 	bl	800140c <stepDeg>
			  HAL_Delay(10);
 8000ae8:	200a      	movs	r0, #10
 8000aea:	f002 fb41 	bl	8003170 <HAL_Delay>
		  for (int i = sweepDegree; i > 0; i -= 2) {
 8000aee:	69bb      	ldr	r3, [r7, #24]
 8000af0:	3b02      	subs	r3, #2
 8000af2:	61bb      	str	r3, [r7, #24]
 8000af4:	69bb      	ldr	r3, [r7, #24]
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	dcd2      	bgt.n	8000aa0 <main+0x364>
		  }
		  clockwise = 1;
 8000afa:	4b08      	ldr	r3, [pc, #32]	@ (8000b1c <main+0x3e0>)
 8000afc:	2201      	movs	r2, #1
 8000afe:	701a      	strb	r2, [r3, #0]
	  temp = BSP_TSENSOR_ReadTemp();
 8000b00:	e726      	b.n	8000950 <main+0x214>
 8000b02:	bf00      	nop
 8000b04:	200003f0 	.word	0x200003f0
 8000b08:	200003f4 	.word	0x200003f4
 8000b0c:	0800c520 	.word	0x0800c520
 8000b10:	200003f8 	.word	0x200003f8
 8000b14:	20000328 	.word	0x20000328
 8000b18:	20000000 	.word	0x20000000
 8000b1c:	20000004 	.word	0x20000004

08000b20 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b096      	sub	sp, #88	@ 0x58
 8000b24:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b26:	f107 0314 	add.w	r3, r7, #20
 8000b2a:	2244      	movs	r2, #68	@ 0x44
 8000b2c:	2100      	movs	r1, #0
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f00a fcbd 	bl	800b4ae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b34:	463b      	mov	r3, r7
 8000b36:	2200      	movs	r2, #0
 8000b38:	601a      	str	r2, [r3, #0]
 8000b3a:	605a      	str	r2, [r3, #4]
 8000b3c:	609a      	str	r2, [r3, #8]
 8000b3e:	60da      	str	r2, [r3, #12]
 8000b40:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000b42:	2000      	movs	r0, #0
 8000b44:	f005 f822 	bl	8005b8c <HAL_PWREx_ControlVoltageScaling>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d001      	beq.n	8000b52 <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000b4e:	f000 fbc7 	bl	80012e0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000b52:	2310      	movs	r3, #16
 8000b54:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000b56:	2301      	movs	r3, #1
 8000b58:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000b5e:	2360      	movs	r3, #96	@ 0x60
 8000b60:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b62:	2302      	movs	r3, #2
 8000b64:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000b66:	2301      	movs	r3, #1
 8000b68:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000b6a:	2301      	movs	r3, #1
 8000b6c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000b6e:	233c      	movs	r3, #60	@ 0x3c
 8000b70:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b72:	2302      	movs	r3, #2
 8000b74:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000b76:	2302      	movs	r3, #2
 8000b78:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000b7a:	2302      	movs	r3, #2
 8000b7c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b7e:	f107 0314 	add.w	r3, r7, #20
 8000b82:	4618      	mov	r0, r3
 8000b84:	f005 f8a6 	bl	8005cd4 <HAL_RCC_OscConfig>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d001      	beq.n	8000b92 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000b8e:	f000 fba7 	bl	80012e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b92:	230f      	movs	r3, #15
 8000b94:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b96:	2303      	movs	r3, #3
 8000b98:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000ba6:	463b      	mov	r3, r7
 8000ba8:	2105      	movs	r1, #5
 8000baa:	4618      	mov	r0, r3
 8000bac:	f005 fcac 	bl	8006508 <HAL_RCC_ClockConfig>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d001      	beq.n	8000bba <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000bb6:	f000 fb93 	bl	80012e0 <Error_Handler>
  }
}
 8000bba:	bf00      	nop
 8000bbc:	3758      	adds	r7, #88	@ 0x58
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}
	...

08000bc4 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b08a      	sub	sp, #40	@ 0x28
 8000bc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000bca:	463b      	mov	r3, r7
 8000bcc:	2228      	movs	r2, #40	@ 0x28
 8000bce:	2100      	movs	r1, #0
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f00a fc6c 	bl	800b4ae <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000bd6:	4b13      	ldr	r3, [pc, #76]	@ (8000c24 <MX_DAC1_Init+0x60>)
 8000bd8:	4a13      	ldr	r2, [pc, #76]	@ (8000c28 <MX_DAC1_Init+0x64>)
 8000bda:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000bdc:	4811      	ldr	r0, [pc, #68]	@ (8000c24 <MX_DAC1_Init+0x60>)
 8000bde:	f002 fbfc 	bl	80033da <HAL_DAC_Init>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d001      	beq.n	8000bec <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000be8:	f000 fb7a 	bl	80012e0 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000bec:	2300      	movs	r3, #0
 8000bee:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T4_TRGO;
 8000bf0:	230e      	movs	r3, #14
 8000bf2:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8000bf4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000bf8:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000c02:	2300      	movs	r3, #0
 8000c04:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000c06:	463b      	mov	r3, r7
 8000c08:	2200      	movs	r2, #0
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	4805      	ldr	r0, [pc, #20]	@ (8000c24 <MX_DAC1_Init+0x60>)
 8000c0e:	f002 fd37 	bl	8003680 <HAL_DAC_ConfigChannel>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d001      	beq.n	8000c1c <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 8000c18:	f000 fb62 	bl	80012e0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000c1c:	bf00      	nop
 8000c1e:	3728      	adds	r7, #40	@ 0x28
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	200000c8 	.word	0x200000c8
 8000c28:	40007400 	.word	0x40007400

08000c2c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000c30:	4b1b      	ldr	r3, [pc, #108]	@ (8000ca0 <MX_I2C2_Init+0x74>)
 8000c32:	4a1c      	ldr	r2, [pc, #112]	@ (8000ca4 <MX_I2C2_Init+0x78>)
 8000c34:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x30A175AB;
 8000c36:	4b1a      	ldr	r3, [pc, #104]	@ (8000ca0 <MX_I2C2_Init+0x74>)
 8000c38:	4a1b      	ldr	r2, [pc, #108]	@ (8000ca8 <MX_I2C2_Init+0x7c>)
 8000c3a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000c3c:	4b18      	ldr	r3, [pc, #96]	@ (8000ca0 <MX_I2C2_Init+0x74>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c42:	4b17      	ldr	r3, [pc, #92]	@ (8000ca0 <MX_I2C2_Init+0x74>)
 8000c44:	2201      	movs	r2, #1
 8000c46:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c48:	4b15      	ldr	r3, [pc, #84]	@ (8000ca0 <MX_I2C2_Init+0x74>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000c4e:	4b14      	ldr	r3, [pc, #80]	@ (8000ca0 <MX_I2C2_Init+0x74>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000c54:	4b12      	ldr	r3, [pc, #72]	@ (8000ca0 <MX_I2C2_Init+0x74>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c5a:	4b11      	ldr	r3, [pc, #68]	@ (8000ca0 <MX_I2C2_Init+0x74>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c60:	4b0f      	ldr	r3, [pc, #60]	@ (8000ca0 <MX_I2C2_Init+0x74>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000c66:	480e      	ldr	r0, [pc, #56]	@ (8000ca0 <MX_I2C2_Init+0x74>)
 8000c68:	f003 fc85 	bl	8004576 <HAL_I2C_Init>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d001      	beq.n	8000c76 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000c72:	f000 fb35 	bl	80012e0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000c76:	2100      	movs	r1, #0
 8000c78:	4809      	ldr	r0, [pc, #36]	@ (8000ca0 <MX_I2C2_Init+0x74>)
 8000c7a:	f004 fa37 	bl	80050ec <HAL_I2CEx_ConfigAnalogFilter>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d001      	beq.n	8000c88 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000c84:	f000 fb2c 	bl	80012e0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4805      	ldr	r0, [pc, #20]	@ (8000ca0 <MX_I2C2_Init+0x74>)
 8000c8c:	f004 fa79 	bl	8005182 <HAL_I2CEx_ConfigDigitalFilter>
 8000c90:	4603      	mov	r3, r0
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d001      	beq.n	8000c9a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000c96:	f000 fb23 	bl	80012e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000c9a:	bf00      	nop
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	bf00      	nop
 8000ca0:	2000013c 	.word	0x2000013c
 8000ca4:	40005800 	.word	0x40005800
 8000ca8:	30a175ab 	.word	0x30a175ab

08000cac <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 8000cb0:	4b18      	ldr	r3, [pc, #96]	@ (8000d14 <MX_OCTOSPI1_Init+0x68>)
 8000cb2:	4a19      	ldr	r2, [pc, #100]	@ (8000d18 <MX_OCTOSPI1_Init+0x6c>)
 8000cb4:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 8000cb6:	4b17      	ldr	r3, [pc, #92]	@ (8000d14 <MX_OCTOSPI1_Init+0x68>)
 8000cb8:	2201      	movs	r2, #1
 8000cba:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8000cbc:	4b15      	ldr	r3, [pc, #84]	@ (8000d14 <MX_OCTOSPI1_Init+0x68>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MICRON;
 8000cc2:	4b14      	ldr	r3, [pc, #80]	@ (8000d14 <MX_OCTOSPI1_Init+0x68>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 8000cc8:	4b12      	ldr	r3, [pc, #72]	@ (8000d14 <MX_OCTOSPI1_Init+0x68>)
 8000cca:	2220      	movs	r2, #32
 8000ccc:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 8000cce:	4b11      	ldr	r3, [pc, #68]	@ (8000d14 <MX_OCTOSPI1_Init+0x68>)
 8000cd0:	2201      	movs	r2, #1
 8000cd2:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8000cd4:	4b0f      	ldr	r3, [pc, #60]	@ (8000d14 <MX_OCTOSPI1_Init+0x68>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8000cda:	4b0e      	ldr	r3, [pc, #56]	@ (8000d14 <MX_OCTOSPI1_Init+0x68>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	61da      	str	r2, [r3, #28]
  hospi1.Init.ClockPrescaler = 1;
 8000ce0:	4b0c      	ldr	r3, [pc, #48]	@ (8000d14 <MX_OCTOSPI1_Init+0x68>)
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	621a      	str	r2, [r3, #32]
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8000ce6:	4b0b      	ldr	r3, [pc, #44]	@ (8000d14 <MX_OCTOSPI1_Init+0x68>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 8000cec:	4b09      	ldr	r3, [pc, #36]	@ (8000d14 <MX_OCTOSPI1_Init+0x68>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.ChipSelectBoundary = 0;
 8000cf2:	4b08      	ldr	r3, [pc, #32]	@ (8000d14 <MX_OCTOSPI1_Init+0x68>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 8000cf8:	4b06      	ldr	r3, [pc, #24]	@ (8000d14 <MX_OCTOSPI1_Init+0x68>)
 8000cfa:	2208      	movs	r2, #8
 8000cfc:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 8000cfe:	4805      	ldr	r0, [pc, #20]	@ (8000d14 <MX_OCTOSPI1_Init+0x68>)
 8000d00:	f004 fa8c 	bl	800521c <HAL_OSPI_Init>
 8000d04:	4603      	mov	r3, r0
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d001      	beq.n	8000d0e <MX_OCTOSPI1_Init+0x62>
  {
    Error_Handler();
 8000d0a:	f000 fae9 	bl	80012e0 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 8000d0e:	bf00      	nop
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	bf00      	nop
 8000d14:	20000190 	.word	0x20000190
 8000d18:	a0001000 	.word	0xa0001000

08000d1c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000d20:	4b1b      	ldr	r3, [pc, #108]	@ (8000d90 <MX_SPI3_Init+0x74>)
 8000d22:	4a1c      	ldr	r2, [pc, #112]	@ (8000d94 <MX_SPI3_Init+0x78>)
 8000d24:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000d26:	4b1a      	ldr	r3, [pc, #104]	@ (8000d90 <MX_SPI3_Init+0x74>)
 8000d28:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000d2c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000d2e:	4b18      	ldr	r3, [pc, #96]	@ (8000d90 <MX_SPI3_Init+0x74>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8000d34:	4b16      	ldr	r3, [pc, #88]	@ (8000d90 <MX_SPI3_Init+0x74>)
 8000d36:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 8000d3a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d3c:	4b14      	ldr	r3, [pc, #80]	@ (8000d90 <MX_SPI3_Init+0x74>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d42:	4b13      	ldr	r3, [pc, #76]	@ (8000d90 <MX_SPI3_Init+0x74>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000d48:	4b11      	ldr	r3, [pc, #68]	@ (8000d90 <MX_SPI3_Init+0x74>)
 8000d4a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000d4e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000d50:	4b0f      	ldr	r3, [pc, #60]	@ (8000d90 <MX_SPI3_Init+0x74>)
 8000d52:	2218      	movs	r2, #24
 8000d54:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d56:	4b0e      	ldr	r3, [pc, #56]	@ (8000d90 <MX_SPI3_Init+0x74>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d5c:	4b0c      	ldr	r3, [pc, #48]	@ (8000d90 <MX_SPI3_Init+0x74>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d62:	4b0b      	ldr	r3, [pc, #44]	@ (8000d90 <MX_SPI3_Init+0x74>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000d68:	4b09      	ldr	r3, [pc, #36]	@ (8000d90 <MX_SPI3_Init+0x74>)
 8000d6a:	2207      	movs	r2, #7
 8000d6c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000d6e:	4b08      	ldr	r3, [pc, #32]	@ (8000d90 <MX_SPI3_Init+0x74>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000d74:	4b06      	ldr	r3, [pc, #24]	@ (8000d90 <MX_SPI3_Init+0x74>)
 8000d76:	2208      	movs	r2, #8
 8000d78:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000d7a:	4805      	ldr	r0, [pc, #20]	@ (8000d90 <MX_SPI3_Init+0x74>)
 8000d7c:	f006 fb9a 	bl	80074b4 <HAL_SPI_Init>
 8000d80:	4603      	mov	r3, r0
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d001      	beq.n	8000d8a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000d86:	f000 faab 	bl	80012e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000d8a:	bf00      	nop
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	200001e0 	.word	0x200001e0
 8000d94:	40003c00 	.word	0x40003c00

08000d98 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b090      	sub	sp, #64	@ 0x40
 8000d9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d9e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000da2:	2200      	movs	r2, #0
 8000da4:	601a      	str	r2, [r3, #0]
 8000da6:	605a      	str	r2, [r3, #4]
 8000da8:	609a      	str	r2, [r3, #8]
 8000daa:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000dac:	f107 031c 	add.w	r3, r7, #28
 8000db0:	2200      	movs	r2, #0
 8000db2:	601a      	str	r2, [r3, #0]
 8000db4:	605a      	str	r2, [r3, #4]
 8000db6:	609a      	str	r2, [r3, #8]
 8000db8:	60da      	str	r2, [r3, #12]
 8000dba:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dbc:	f107 0310 	add.w	r3, r7, #16
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	601a      	str	r2, [r3, #0]
 8000dc4:	605a      	str	r2, [r3, #4]
 8000dc6:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000dc8:	463b      	mov	r3, r7
 8000dca:	2200      	movs	r2, #0
 8000dcc:	601a      	str	r2, [r3, #0]
 8000dce:	605a      	str	r2, [r3, #4]
 8000dd0:	609a      	str	r2, [r3, #8]
 8000dd2:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000dd4:	4b3c      	ldr	r3, [pc, #240]	@ (8000ec8 <MX_TIM2_Init+0x130>)
 8000dd6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000dda:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 119;
 8000ddc:	4b3a      	ldr	r3, [pc, #232]	@ (8000ec8 <MX_TIM2_Init+0x130>)
 8000dde:	2277      	movs	r2, #119	@ 0x77
 8000de0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000de2:	4b39      	ldr	r3, [pc, #228]	@ (8000ec8 <MX_TIM2_Init+0x130>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000de8:	4b37      	ldr	r3, [pc, #220]	@ (8000ec8 <MX_TIM2_Init+0x130>)
 8000dea:	f04f 32ff 	mov.w	r2, #4294967295
 8000dee:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000df0:	4b35      	ldr	r3, [pc, #212]	@ (8000ec8 <MX_TIM2_Init+0x130>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000df6:	4b34      	ldr	r3, [pc, #208]	@ (8000ec8 <MX_TIM2_Init+0x130>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000dfc:	4832      	ldr	r0, [pc, #200]	@ (8000ec8 <MX_TIM2_Init+0x130>)
 8000dfe:	f007 fa85 	bl	800830c <HAL_TIM_Base_Init>
 8000e02:	4603      	mov	r3, r0
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d001      	beq.n	8000e0c <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8000e08:	f000 fa6a 	bl	80012e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e0c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e10:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000e12:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000e16:	4619      	mov	r1, r3
 8000e18:	482b      	ldr	r0, [pc, #172]	@ (8000ec8 <MX_TIM2_Init+0x130>)
 8000e1a:	f008 f9ff 	bl	800921c <HAL_TIM_ConfigClockSource>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d001      	beq.n	8000e28 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8000e24:	f000 fa5c 	bl	80012e0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000e28:	4827      	ldr	r0, [pc, #156]	@ (8000ec8 <MX_TIM2_Init+0x130>)
 8000e2a:	f007 fc97 	bl	800875c <HAL_TIM_IC_Init>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d001      	beq.n	8000e38 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8000e34:	f000 fa54 	bl	80012e0 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8000e38:	2304      	movs	r3, #4
 8000e3a:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8000e3c:	2350      	movs	r3, #80	@ 0x50
 8000e3e:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000e40:	2300      	movs	r3, #0
 8000e42:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerFilter = 0;
 8000e44:	2300      	movs	r3, #0
 8000e46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8000e48:	f107 031c 	add.w	r3, r7, #28
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	481e      	ldr	r0, [pc, #120]	@ (8000ec8 <MX_TIM2_Init+0x130>)
 8000e50:	f008 faad 	bl	80093ae <HAL_TIM_SlaveConfigSynchro>
 8000e54:	4603      	mov	r3, r0
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d001      	beq.n	8000e5e <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 8000e5a:	f000 fa41 	bl	80012e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e62:	2300      	movs	r3, #0
 8000e64:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000e66:	f107 0310 	add.w	r3, r7, #16
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	4816      	ldr	r0, [pc, #88]	@ (8000ec8 <MX_TIM2_Init+0x130>)
 8000e6e:	f009 f8fd 	bl	800a06c <HAL_TIMEx_MasterConfigSynchronization>
 8000e72:	4603      	mov	r3, r0
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d001      	beq.n	8000e7c <MX_TIM2_Init+0xe4>
  {
    Error_Handler();
 8000e78:	f000 fa32 	bl	80012e0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000e80:	2301      	movs	r3, #1
 8000e82:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000e84:	2300      	movs	r3, #0
 8000e86:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000e8c:	463b      	mov	r3, r7
 8000e8e:	2200      	movs	r2, #0
 8000e90:	4619      	mov	r1, r3
 8000e92:	480d      	ldr	r0, [pc, #52]	@ (8000ec8 <MX_TIM2_Init+0x130>)
 8000e94:	f008 f811 	bl	8008eba <HAL_TIM_IC_ConfigChannel>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d001      	beq.n	8000ea2 <MX_TIM2_Init+0x10a>
  {
    Error_Handler();
 8000e9e:	f000 fa1f 	bl	80012e0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8000ea2:	2302      	movs	r3, #2
 8000ea4:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8000ea6:	2302      	movs	r3, #2
 8000ea8:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000eaa:	463b      	mov	r3, r7
 8000eac:	2204      	movs	r2, #4
 8000eae:	4619      	mov	r1, r3
 8000eb0:	4805      	ldr	r0, [pc, #20]	@ (8000ec8 <MX_TIM2_Init+0x130>)
 8000eb2:	f008 f802 	bl	8008eba <HAL_TIM_IC_ConfigChannel>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d001      	beq.n	8000ec0 <MX_TIM2_Init+0x128>
  {
    Error_Handler();
 8000ebc:	f000 fa10 	bl	80012e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000ec0:	bf00      	nop
 8000ec2:	3740      	adds	r7, #64	@ 0x40
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	20000244 	.word	0x20000244

08000ecc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b08e      	sub	sp, #56	@ 0x38
 8000ed0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ed2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	601a      	str	r2, [r3, #0]
 8000eda:	605a      	str	r2, [r3, #4]
 8000edc:	609a      	str	r2, [r3, #8]
 8000ede:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ee0:	f107 031c 	add.w	r3, r7, #28
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	601a      	str	r2, [r3, #0]
 8000ee8:	605a      	str	r2, [r3, #4]
 8000eea:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000eec:	463b      	mov	r3, r7
 8000eee:	2200      	movs	r2, #0
 8000ef0:	601a      	str	r2, [r3, #0]
 8000ef2:	605a      	str	r2, [r3, #4]
 8000ef4:	609a      	str	r2, [r3, #8]
 8000ef6:	60da      	str	r2, [r3, #12]
 8000ef8:	611a      	str	r2, [r3, #16]
 8000efa:	615a      	str	r2, [r3, #20]
 8000efc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000efe:	4b2d      	ldr	r3, [pc, #180]	@ (8000fb4 <MX_TIM3_Init+0xe8>)
 8000f00:	4a2d      	ldr	r2, [pc, #180]	@ (8000fb8 <MX_TIM3_Init+0xec>)
 8000f02:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 239;
 8000f04:	4b2b      	ldr	r3, [pc, #172]	@ (8000fb4 <MX_TIM3_Init+0xe8>)
 8000f06:	22ef      	movs	r2, #239	@ 0xef
 8000f08:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f0a:	4b2a      	ldr	r3, [pc, #168]	@ (8000fb4 <MX_TIM3_Init+0xe8>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49999;
 8000f10:	4b28      	ldr	r3, [pc, #160]	@ (8000fb4 <MX_TIM3_Init+0xe8>)
 8000f12:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8000f16:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f18:	4b26      	ldr	r3, [pc, #152]	@ (8000fb4 <MX_TIM3_Init+0xe8>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000f1e:	4b25      	ldr	r3, [pc, #148]	@ (8000fb4 <MX_TIM3_Init+0xe8>)
 8000f20:	2280      	movs	r2, #128	@ 0x80
 8000f22:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000f24:	4823      	ldr	r0, [pc, #140]	@ (8000fb4 <MX_TIM3_Init+0xe8>)
 8000f26:	f007 f9f1 	bl	800830c <HAL_TIM_Base_Init>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d001      	beq.n	8000f34 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000f30:	f000 f9d6 	bl	80012e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f34:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f38:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000f3a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f3e:	4619      	mov	r1, r3
 8000f40:	481c      	ldr	r0, [pc, #112]	@ (8000fb4 <MX_TIM3_Init+0xe8>)
 8000f42:	f008 f96b 	bl	800921c <HAL_TIM_ConfigClockSource>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d001      	beq.n	8000f50 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8000f4c:	f000 f9c8 	bl	80012e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000f50:	4818      	ldr	r0, [pc, #96]	@ (8000fb4 <MX_TIM3_Init+0xe8>)
 8000f52:	f007 fa9b 	bl	800848c <HAL_TIM_PWM_Init>
 8000f56:	4603      	mov	r3, r0
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d001      	beq.n	8000f60 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000f5c:	f000 f9c0 	bl	80012e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f60:	2300      	movs	r3, #0
 8000f62:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f64:	2300      	movs	r3, #0
 8000f66:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000f68:	f107 031c 	add.w	r3, r7, #28
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	4811      	ldr	r0, [pc, #68]	@ (8000fb4 <MX_TIM3_Init+0xe8>)
 8000f70:	f009 f87c 	bl	800a06c <HAL_TIMEx_MasterConfigSynchronization>
 8000f74:	4603      	mov	r3, r0
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d001      	beq.n	8000f7e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000f7a:	f000 f9b1 	bl	80012e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f7e:	2360      	movs	r3, #96	@ 0x60
 8000f80:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 10;
 8000f82:	230a      	movs	r3, #10
 8000f84:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f86:	2300      	movs	r3, #0
 8000f88:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000f8e:	463b      	mov	r3, r7
 8000f90:	2208      	movs	r2, #8
 8000f92:	4619      	mov	r1, r3
 8000f94:	4807      	ldr	r0, [pc, #28]	@ (8000fb4 <MX_TIM3_Init+0xe8>)
 8000f96:	f008 f82d 	bl	8008ff4 <HAL_TIM_PWM_ConfigChannel>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d001      	beq.n	8000fa4 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8000fa0:	f000 f99e 	bl	80012e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000fa4:	4803      	ldr	r0, [pc, #12]	@ (8000fb4 <MX_TIM3_Init+0xe8>)
 8000fa6:	f001 fa55 	bl	8002454 <HAL_TIM_MspPostInit>

}
 8000faa:	bf00      	nop
 8000fac:	3738      	adds	r7, #56	@ 0x38
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	20000290 	.word	0x20000290
 8000fb8:	40000400 	.word	0x40000400

08000fbc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b088      	sub	sp, #32
 8000fc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fc2:	f107 0310 	add.w	r3, r7, #16
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	601a      	str	r2, [r3, #0]
 8000fca:	605a      	str	r2, [r3, #4]
 8000fcc:	609a      	str	r2, [r3, #8]
 8000fce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fd0:	1d3b      	adds	r3, r7, #4
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	601a      	str	r2, [r3, #0]
 8000fd6:	605a      	str	r2, [r3, #4]
 8000fd8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000fda:	4b1d      	ldr	r3, [pc, #116]	@ (8001050 <MX_TIM4_Init+0x94>)
 8000fdc:	4a1d      	ldr	r2, [pc, #116]	@ (8001054 <MX_TIM4_Init+0x98>)
 8000fde:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000fe0:	4b1b      	ldr	r3, [pc, #108]	@ (8001050 <MX_TIM4_Init+0x94>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fe6:	4b1a      	ldr	r3, [pc, #104]	@ (8001050 <MX_TIM4_Init+0x94>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 6000;
 8000fec:	4b18      	ldr	r3, [pc, #96]	@ (8001050 <MX_TIM4_Init+0x94>)
 8000fee:	f241 7270 	movw	r2, #6000	@ 0x1770
 8000ff2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ff4:	4b16      	ldr	r3, [pc, #88]	@ (8001050 <MX_TIM4_Init+0x94>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ffa:	4b15      	ldr	r3, [pc, #84]	@ (8001050 <MX_TIM4_Init+0x94>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001000:	4813      	ldr	r0, [pc, #76]	@ (8001050 <MX_TIM4_Init+0x94>)
 8001002:	f007 f983 	bl	800830c <HAL_TIM_Base_Init>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d001      	beq.n	8001010 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 800100c:	f000 f968 	bl	80012e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001010:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001014:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001016:	f107 0310 	add.w	r3, r7, #16
 800101a:	4619      	mov	r1, r3
 800101c:	480c      	ldr	r0, [pc, #48]	@ (8001050 <MX_TIM4_Init+0x94>)
 800101e:	f008 f8fd 	bl	800921c <HAL_TIM_ConfigClockSource>
 8001022:	4603      	mov	r3, r0
 8001024:	2b00      	cmp	r3, #0
 8001026:	d001      	beq.n	800102c <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001028:	f000 f95a 	bl	80012e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800102c:	2320      	movs	r3, #32
 800102e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001030:	2300      	movs	r3, #0
 8001032:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001034:	1d3b      	adds	r3, r7, #4
 8001036:	4619      	mov	r1, r3
 8001038:	4805      	ldr	r0, [pc, #20]	@ (8001050 <MX_TIM4_Init+0x94>)
 800103a:	f009 f817 	bl	800a06c <HAL_TIMEx_MasterConfigSynchronization>
 800103e:	4603      	mov	r3, r0
 8001040:	2b00      	cmp	r3, #0
 8001042:	d001      	beq.n	8001048 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001044:	f000 f94c 	bl	80012e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001048:	bf00      	nop
 800104a:	3720      	adds	r7, #32
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	200002dc 	.word	0x200002dc
 8001054:	40000800 	.word	0x40000800

08001058 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800105c:	4b22      	ldr	r3, [pc, #136]	@ (80010e8 <MX_USART1_UART_Init+0x90>)
 800105e:	4a23      	ldr	r2, [pc, #140]	@ (80010ec <MX_USART1_UART_Init+0x94>)
 8001060:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001062:	4b21      	ldr	r3, [pc, #132]	@ (80010e8 <MX_USART1_UART_Init+0x90>)
 8001064:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001068:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800106a:	4b1f      	ldr	r3, [pc, #124]	@ (80010e8 <MX_USART1_UART_Init+0x90>)
 800106c:	2200      	movs	r2, #0
 800106e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001070:	4b1d      	ldr	r3, [pc, #116]	@ (80010e8 <MX_USART1_UART_Init+0x90>)
 8001072:	2200      	movs	r2, #0
 8001074:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001076:	4b1c      	ldr	r3, [pc, #112]	@ (80010e8 <MX_USART1_UART_Init+0x90>)
 8001078:	2200      	movs	r2, #0
 800107a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800107c:	4b1a      	ldr	r3, [pc, #104]	@ (80010e8 <MX_USART1_UART_Init+0x90>)
 800107e:	220c      	movs	r2, #12
 8001080:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001082:	4b19      	ldr	r3, [pc, #100]	@ (80010e8 <MX_USART1_UART_Init+0x90>)
 8001084:	2200      	movs	r2, #0
 8001086:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001088:	4b17      	ldr	r3, [pc, #92]	@ (80010e8 <MX_USART1_UART_Init+0x90>)
 800108a:	2200      	movs	r2, #0
 800108c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800108e:	4b16      	ldr	r3, [pc, #88]	@ (80010e8 <MX_USART1_UART_Init+0x90>)
 8001090:	2200      	movs	r2, #0
 8001092:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001094:	4b14      	ldr	r3, [pc, #80]	@ (80010e8 <MX_USART1_UART_Init+0x90>)
 8001096:	2200      	movs	r2, #0
 8001098:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800109a:	4b13      	ldr	r3, [pc, #76]	@ (80010e8 <MX_USART1_UART_Init+0x90>)
 800109c:	2200      	movs	r2, #0
 800109e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80010a0:	4811      	ldr	r0, [pc, #68]	@ (80010e8 <MX_USART1_UART_Init+0x90>)
 80010a2:	f009 f889 	bl	800a1b8 <HAL_UART_Init>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80010ac:	f000 f918 	bl	80012e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010b0:	2100      	movs	r1, #0
 80010b2:	480d      	ldr	r0, [pc, #52]	@ (80010e8 <MX_USART1_UART_Init+0x90>)
 80010b4:	f009 ff7c 	bl	800afb0 <HAL_UARTEx_SetTxFifoThreshold>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80010be:	f000 f90f 	bl	80012e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010c2:	2100      	movs	r1, #0
 80010c4:	4808      	ldr	r0, [pc, #32]	@ (80010e8 <MX_USART1_UART_Init+0x90>)
 80010c6:	f009 ffb1 	bl	800b02c <HAL_UARTEx_SetRxFifoThreshold>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80010d0:	f000 f906 	bl	80012e0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80010d4:	4804      	ldr	r0, [pc, #16]	@ (80010e8 <MX_USART1_UART_Init+0x90>)
 80010d6:	f009 ff32 	bl	800af3e <HAL_UARTEx_DisableFifoMode>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d001      	beq.n	80010e4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80010e0:	f000 f8fe 	bl	80012e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80010e4:	bf00      	nop
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	20000328 	.word	0x20000328
 80010ec:	40013800 	.word	0x40013800

080010f0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80010f6:	4b12      	ldr	r3, [pc, #72]	@ (8001140 <MX_DMA_Init+0x50>)
 80010f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80010fa:	4a11      	ldr	r2, [pc, #68]	@ (8001140 <MX_DMA_Init+0x50>)
 80010fc:	f043 0304 	orr.w	r3, r3, #4
 8001100:	6493      	str	r3, [r2, #72]	@ 0x48
 8001102:	4b0f      	ldr	r3, [pc, #60]	@ (8001140 <MX_DMA_Init+0x50>)
 8001104:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001106:	f003 0304 	and.w	r3, r3, #4
 800110a:	607b      	str	r3, [r7, #4]
 800110c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800110e:	4b0c      	ldr	r3, [pc, #48]	@ (8001140 <MX_DMA_Init+0x50>)
 8001110:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001112:	4a0b      	ldr	r2, [pc, #44]	@ (8001140 <MX_DMA_Init+0x50>)
 8001114:	f043 0301 	orr.w	r3, r3, #1
 8001118:	6493      	str	r3, [r2, #72]	@ 0x48
 800111a:	4b09      	ldr	r3, [pc, #36]	@ (8001140 <MX_DMA_Init+0x50>)
 800111c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800111e:	f003 0301 	and.w	r3, r3, #1
 8001122:	603b      	str	r3, [r7, #0]
 8001124:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001126:	2200      	movs	r2, #0
 8001128:	2100      	movs	r1, #0
 800112a:	200b      	movs	r0, #11
 800112c:	f002 f91f 	bl	800336e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001130:	200b      	movs	r0, #11
 8001132:	f002 f938 	bl	80033a6 <HAL_NVIC_EnableIRQ>

}
 8001136:	bf00      	nop
 8001138:	3708      	adds	r7, #8
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	40021000 	.word	0x40021000

08001144 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b08a      	sub	sp, #40	@ 0x28
 8001148:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800114a:	f107 0314 	add.w	r3, r7, #20
 800114e:	2200      	movs	r2, #0
 8001150:	601a      	str	r2, [r3, #0]
 8001152:	605a      	str	r2, [r3, #4]
 8001154:	609a      	str	r2, [r3, #8]
 8001156:	60da      	str	r2, [r3, #12]
 8001158:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800115a:	4b4c      	ldr	r3, [pc, #304]	@ (800128c <MX_GPIO_Init+0x148>)
 800115c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800115e:	4a4b      	ldr	r2, [pc, #300]	@ (800128c <MX_GPIO_Init+0x148>)
 8001160:	f043 0301 	orr.w	r3, r3, #1
 8001164:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001166:	4b49      	ldr	r3, [pc, #292]	@ (800128c <MX_GPIO_Init+0x148>)
 8001168:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800116a:	f003 0301 	and.w	r3, r3, #1
 800116e:	613b      	str	r3, [r7, #16]
 8001170:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001172:	4b46      	ldr	r3, [pc, #280]	@ (800128c <MX_GPIO_Init+0x148>)
 8001174:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001176:	4a45      	ldr	r2, [pc, #276]	@ (800128c <MX_GPIO_Init+0x148>)
 8001178:	f043 0302 	orr.w	r3, r3, #2
 800117c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800117e:	4b43      	ldr	r3, [pc, #268]	@ (800128c <MX_GPIO_Init+0x148>)
 8001180:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001182:	f003 0302 	and.w	r3, r3, #2
 8001186:	60fb      	str	r3, [r7, #12]
 8001188:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800118a:	4b40      	ldr	r3, [pc, #256]	@ (800128c <MX_GPIO_Init+0x148>)
 800118c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800118e:	4a3f      	ldr	r2, [pc, #252]	@ (800128c <MX_GPIO_Init+0x148>)
 8001190:	f043 0310 	orr.w	r3, r3, #16
 8001194:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001196:	4b3d      	ldr	r3, [pc, #244]	@ (800128c <MX_GPIO_Init+0x148>)
 8001198:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800119a:	f003 0310 	and.w	r3, r3, #16
 800119e:	60bb      	str	r3, [r7, #8]
 80011a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011a2:	4b3a      	ldr	r3, [pc, #232]	@ (800128c <MX_GPIO_Init+0x148>)
 80011a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011a6:	4a39      	ldr	r2, [pc, #228]	@ (800128c <MX_GPIO_Init+0x148>)
 80011a8:	f043 0304 	orr.w	r3, r3, #4
 80011ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011ae:	4b37      	ldr	r3, [pc, #220]	@ (800128c <MX_GPIO_Init+0x148>)
 80011b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011b2:	f003 0304 	and.w	r3, r3, #4
 80011b6:	607b      	str	r3, [r7, #4]
 80011b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, IN1_Pin|IN2_Pin|IN3_Pin|IN4_Pin, GPIO_PIN_RESET);
 80011ba:	2200      	movs	r2, #0
 80011bc:	210f      	movs	r1, #15
 80011be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011c2:	f003 f99d 	bl	8004500 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, WIFI_RESET_Pin|WIFI_NSS_Pin, GPIO_PIN_RESET);
 80011c6:	2200      	movs	r2, #0
 80011c8:	f240 1101 	movw	r1, #257	@ 0x101
 80011cc:	4830      	ldr	r0, [pc, #192]	@ (8001290 <MX_GPIO_Init+0x14c>)
 80011ce:	f003 f997 	bl	8004500 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 80011d2:	2200      	movs	r2, #0
 80011d4:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 80011d8:	482e      	ldr	r0, [pc, #184]	@ (8001294 <MX_GPIO_Init+0x150>)
 80011da:	f003 f991 	bl	8004500 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : IN1_Pin IN2_Pin IN3_Pin IN4_Pin */
  GPIO_InitStruct.Pin = IN1_Pin|IN2_Pin|IN3_Pin|IN4_Pin;
 80011de:	230f      	movs	r3, #15
 80011e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011e2:	2301      	movs	r3, #1
 80011e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e6:	2300      	movs	r3, #0
 80011e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ea:	2300      	movs	r3, #0
 80011ec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ee:	f107 0314 	add.w	r3, r7, #20
 80011f2:	4619      	mov	r1, r3
 80011f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011f8:	f002 fee6 	bl	8003fc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : WIFI_RESET_Pin WIFI_NSS_Pin */
  GPIO_InitStruct.Pin = WIFI_RESET_Pin|WIFI_NSS_Pin;
 80011fc:	f240 1301 	movw	r3, #257	@ 0x101
 8001200:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001202:	2301      	movs	r3, #1
 8001204:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001206:	2300      	movs	r3, #0
 8001208:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800120a:	2300      	movs	r3, #0
 800120c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800120e:	f107 0314 	add.w	r3, r7, #20
 8001212:	4619      	mov	r1, r3
 8001214:	481e      	ldr	r0, [pc, #120]	@ (8001290 <MX_GPIO_Init+0x14c>)
 8001216:	f002 fed7 	bl	8003fc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE10 PE11 PE12 PE13
                           PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 800121a:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 800121e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001220:	2302      	movs	r3, #2
 8001222:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001224:	2300      	movs	r3, #0
 8001226:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001228:	2303      	movs	r3, #3
 800122a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 800122c:	230a      	movs	r3, #10
 800122e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001230:	f107 0314 	add.w	r3, r7, #20
 8001234:	4619      	mov	r1, r3
 8001236:	4816      	ldr	r0, [pc, #88]	@ (8001290 <MX_GPIO_Init+0x14c>)
 8001238:	f002 fec6 	bl	8003fc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800123c:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001240:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001242:	2301      	movs	r3, #1
 8001244:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001246:	2300      	movs	r3, #0
 8001248:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800124a:	2300      	movs	r3, #0
 800124c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800124e:	f107 0314 	add.w	r3, r7, #20
 8001252:	4619      	mov	r1, r3
 8001254:	480f      	ldr	r0, [pc, #60]	@ (8001294 <MX_GPIO_Init+0x150>)
 8001256:	f002 feb7 	bl	8003fc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : WIFI_CMD_DATA_READY_Pin */
  GPIO_InitStruct.Pin = WIFI_CMD_DATA_READY_Pin;
 800125a:	2302      	movs	r3, #2
 800125c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800125e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001262:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001264:	2300      	movs	r3, #0
 8001266:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(WIFI_CMD_DATA_READY_GPIO_Port, &GPIO_InitStruct);
 8001268:	f107 0314 	add.w	r3, r7, #20
 800126c:	4619      	mov	r1, r3
 800126e:	4808      	ldr	r0, [pc, #32]	@ (8001290 <MX_GPIO_Init+0x14c>)
 8001270:	f002 feaa 	bl	8003fc8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001274:	2200      	movs	r2, #0
 8001276:	2100      	movs	r1, #0
 8001278:	2007      	movs	r0, #7
 800127a:	f002 f878 	bl	800336e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800127e:	2007      	movs	r0, #7
 8001280:	f002 f891 	bl	80033a6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001284:	bf00      	nop
 8001286:	3728      	adds	r7, #40	@ 0x28
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	40021000 	.word	0x40021000
 8001290:	48001000 	.word	0x48001000
 8001294:	48000400 	.word	0x48000400

08001298 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8001298:	b480      	push	{r7}
 800129a:	b083      	sub	sp, #12
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
	if (htim->Channel!=HAL_TIM_ACTIVE_CHANNEL_2) {
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	7f1b      	ldrb	r3, [r3, #28]
 80012a4:	2b02      	cmp	r3, #2
 80012a6:	d111      	bne.n	80012cc <HAL_TIM_IC_CaptureCallback+0x34>
		return;
	}
	if ((htim->Instance == TIM2) && (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)) {
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80012b0:	d10d      	bne.n	80012ce <HAL_TIM_IC_CaptureCallback+0x36>
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	7f1b      	ldrb	r3, [r3, #28]
 80012b6:	2b02      	cmp	r3, #2
 80012b8:	d109      	bne.n	80012ce <HAL_TIM_IC_CaptureCallback+0x36>
		micro_sec = TIM2->CCR2;
 80012ba:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80012be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80012c0:	4a05      	ldr	r2, [pc, #20]	@ (80012d8 <HAL_TIM_IC_CaptureCallback+0x40>)
 80012c2:	6013      	str	r3, [r2, #0]
		state = DISPLAY;
 80012c4:	4b05      	ldr	r3, [pc, #20]	@ (80012dc <HAL_TIM_IC_CaptureCallback+0x44>)
 80012c6:	2201      	movs	r2, #1
 80012c8:	701a      	strb	r2, [r3, #0]
 80012ca:	e000      	b.n	80012ce <HAL_TIM_IC_CaptureCallback+0x36>
		return;
 80012cc:	bf00      	nop
	}
}
 80012ce:	370c      	adds	r7, #12
 80012d0:	46bd      	mov	sp, r7
 80012d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d6:	4770      	bx	lr
 80012d8:	200003f4 	.word	0x200003f4
 80012dc:	200003f0 	.word	0x200003f0

080012e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012e4:	b672      	cpsid	i
}
 80012e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012e8:	bf00      	nop
 80012ea:	e7fd      	b.n	80012e8 <Error_Handler+0x8>

080012ec <stepMotor>:
#include "motor.h"
#include "main.h"

const uint32_t seq_bit = 0b10011000110001000110001000110001;

void stepMotor(int step) {
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b086      	sub	sp, #24
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
	uint32_t step_bit = (seq_bit >> step * 4) & 0b1111;
 80012f4:	4a15      	ldr	r2, [pc, #84]	@ (800134c <stepMotor+0x60>)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	009b      	lsls	r3, r3, #2
 80012fa:	fa22 f303 	lsr.w	r3, r2, r3
 80012fe:	f003 030f 	and.w	r3, r3, #15
 8001302:	60fb      	str	r3, [r7, #12]
	uint8_t pin = 0b0001;
 8001304:	2301      	movs	r3, #1
 8001306:	75fb      	strb	r3, [r7, #23]
	for (uint32_t i = 0; i < 4; i++) {
 8001308:	2300      	movs	r3, #0
 800130a:	613b      	str	r3, [r7, #16]
 800130c:	e015      	b.n	800133a <stepMotor+0x4e>
		uint32_t pin_state = (step_bit >> i) & 0b1;
 800130e:	68fa      	ldr	r2, [r7, #12]
 8001310:	693b      	ldr	r3, [r7, #16]
 8001312:	fa22 f303 	lsr.w	r3, r2, r3
 8001316:	f003 0301 	and.w	r3, r3, #1
 800131a:	60bb      	str	r3, [r7, #8]
		HAL_GPIO_WritePin(GPIOA, pin, pin_state);
 800131c:	7dfb      	ldrb	r3, [r7, #23]
 800131e:	b29b      	uxth	r3, r3
 8001320:	68ba      	ldr	r2, [r7, #8]
 8001322:	b2d2      	uxtb	r2, r2
 8001324:	4619      	mov	r1, r3
 8001326:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800132a:	f003 f8e9 	bl	8004500 <HAL_GPIO_WritePin>
		pin = pin << 1;
 800132e:	7dfb      	ldrb	r3, [r7, #23]
 8001330:	005b      	lsls	r3, r3, #1
 8001332:	75fb      	strb	r3, [r7, #23]
	for (uint32_t i = 0; i < 4; i++) {
 8001334:	693b      	ldr	r3, [r7, #16]
 8001336:	3301      	adds	r3, #1
 8001338:	613b      	str	r3, [r7, #16]
 800133a:	693b      	ldr	r3, [r7, #16]
 800133c:	2b03      	cmp	r3, #3
 800133e:	d9e6      	bls.n	800130e <stepMotor+0x22>
	}
}
 8001340:	bf00      	nop
 8001342:	bf00      	nop
 8001344:	3718      	adds	r7, #24
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	98c46231 	.word	0x98c46231

08001350 <stepForward>:

void stepForward(int steps) {
 8001350:	b580      	push	{r7, lr}
 8001352:	b084      	sub	sp, #16
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  for (int i = 0; i < steps; i++) {
 8001358:	2300      	movs	r3, #0
 800135a:	60fb      	str	r3, [r7, #12]
 800135c:	e010      	b.n	8001380 <stepForward+0x30>
    stepMotor(i % 8);
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	425a      	negs	r2, r3
 8001362:	f003 0307 	and.w	r3, r3, #7
 8001366:	f002 0207 	and.w	r2, r2, #7
 800136a:	bf58      	it	pl
 800136c:	4253      	negpl	r3, r2
 800136e:	4618      	mov	r0, r3
 8001370:	f7ff ffbc 	bl	80012ec <stepMotor>
    HAL_Delay(2);
 8001374:	2002      	movs	r0, #2
 8001376:	f001 fefb 	bl	8003170 <HAL_Delay>
  for (int i = 0; i < steps; i++) {
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	3301      	adds	r3, #1
 800137e:	60fb      	str	r3, [r7, #12]
 8001380:	68fa      	ldr	r2, [r7, #12]
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	429a      	cmp	r2, r3
 8001386:	dbea      	blt.n	800135e <stepForward+0xe>
  }
}
 8001388:	bf00      	nop
 800138a:	bf00      	nop
 800138c:	3710      	adds	r7, #16
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}

08001392 <stepBackward>:

void stepBackward(int steps) {
 8001392:	b580      	push	{r7, lr}
 8001394:	b084      	sub	sp, #16
 8001396:	af00      	add	r7, sp, #0
 8001398:	6078      	str	r0, [r7, #4]
  for (int i = 0; i < steps; i++) {
 800139a:	2300      	movs	r3, #0
 800139c:	60fb      	str	r3, [r7, #12]
 800139e:	e012      	b.n	80013c6 <stepBackward+0x34>
    stepMotor(7 - (i % 8));
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	425a      	negs	r2, r3
 80013a4:	f003 0307 	and.w	r3, r3, #7
 80013a8:	f002 0207 	and.w	r2, r2, #7
 80013ac:	bf58      	it	pl
 80013ae:	4253      	negpl	r3, r2
 80013b0:	f1c3 0307 	rsb	r3, r3, #7
 80013b4:	4618      	mov	r0, r3
 80013b6:	f7ff ff99 	bl	80012ec <stepMotor>
    HAL_Delay(2);
 80013ba:	2002      	movs	r0, #2
 80013bc:	f001 fed8 	bl	8003170 <HAL_Delay>
  for (int i = 0; i < steps; i++) {
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	3301      	adds	r3, #1
 80013c4:	60fb      	str	r3, [r7, #12]
 80013c6:	68fa      	ldr	r2, [r7, #12]
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	429a      	cmp	r2, r3
 80013cc:	dbe8      	blt.n	80013a0 <stepBackward+0xe>
  }
}
 80013ce:	bf00      	nop
 80013d0:	bf00      	nop
 80013d2:	3710      	adds	r7, #16
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}

080013d8 <absoluteValue>:

float absoluteValue(float x) {
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	ed87 0a01 	vstr	s0, [r7, #4]
	if (x > 0) return x;
 80013e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80013e6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013ee:	dd02      	ble.n	80013f6 <absoluteValue+0x1e>
 80013f0:	edd7 7a01 	vldr	s15, [r7, #4]
 80013f4:	e003      	b.n	80013fe <absoluteValue+0x26>
	else return -x;
 80013f6:	edd7 7a01 	vldr	s15, [r7, #4]
 80013fa:	eef1 7a67 	vneg.f32	s15, s15
}
 80013fe:	eeb0 0a67 	vmov.f32	s0, s15
 8001402:	370c      	adds	r7, #12
 8001404:	46bd      	mov	sp, r7
 8001406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140a:	4770      	bx	lr

0800140c <stepDeg>:

void stepDeg(int deg) {
 800140c:	b580      	push	{r7, lr}
 800140e:	b084      	sub	sp, #16
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
	int steps = (int)(absoluteValue(deg) / 360 * 4096);
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	ee07 3a90 	vmov	s15, r3
 800141a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800141e:	eeb0 0a67 	vmov.f32	s0, s15
 8001422:	f7ff ffd9 	bl	80013d8 <absoluteValue>
 8001426:	eeb0 7a40 	vmov.f32	s14, s0
 800142a:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 8001460 <stepDeg+0x54>
 800142e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001432:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8001464 <stepDeg+0x58>
 8001436:	ee67 7a87 	vmul.f32	s15, s15, s14
 800143a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800143e:	ee17 3a90 	vmov	r3, s15
 8001442:	60fb      	str	r3, [r7, #12]
	if (deg > 0) {
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	2b00      	cmp	r3, #0
 8001448:	dd03      	ble.n	8001452 <stepDeg+0x46>
		stepForward(steps);
 800144a:	68f8      	ldr	r0, [r7, #12]
 800144c:	f7ff ff80 	bl	8001350 <stepForward>
	} else {
		stepBackward(steps);
	}
}
 8001450:	e002      	b.n	8001458 <stepDeg+0x4c>
		stepBackward(steps);
 8001452:	68f8      	ldr	r0, [r7, #12]
 8001454:	f7ff ff9d 	bl	8001392 <stepBackward>
}
 8001458:	bf00      	nop
 800145a:	3710      	adds	r7, #16
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}
 8001460:	43b40000 	.word	0x43b40000
 8001464:	45800000 	.word	0x45800000

08001468 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b08a      	sub	sp, #40	@ 0x28
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8001470:	4b27      	ldr	r3, [pc, #156]	@ (8001510 <I2Cx_MspInit+0xa8>)
 8001472:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001474:	4a26      	ldr	r2, [pc, #152]	@ (8001510 <I2Cx_MspInit+0xa8>)
 8001476:	f043 0302 	orr.w	r3, r3, #2
 800147a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800147c:	4b24      	ldr	r3, [pc, #144]	@ (8001510 <I2Cx_MspInit+0xa8>)
 800147e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001480:	f003 0302 	and.w	r3, r3, #2
 8001484:	613b      	str	r3, [r7, #16]
 8001486:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8001488:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800148c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800148e:	2312      	movs	r3, #18
 8001490:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8001492:	2301      	movs	r3, #1
 8001494:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001496:	2303      	movs	r3, #3
 8001498:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 800149a:	2304      	movs	r3, #4
 800149c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800149e:	f107 0314 	add.w	r3, r7, #20
 80014a2:	4619      	mov	r1, r3
 80014a4:	481b      	ldr	r0, [pc, #108]	@ (8001514 <I2Cx_MspInit+0xac>)
 80014a6:	f002 fd8f 	bl	8003fc8 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80014aa:	f107 0314 	add.w	r3, r7, #20
 80014ae:	4619      	mov	r1, r3
 80014b0:	4818      	ldr	r0, [pc, #96]	@ (8001514 <I2Cx_MspInit+0xac>)
 80014b2:	f002 fd89 	bl	8003fc8 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 80014b6:	4b16      	ldr	r3, [pc, #88]	@ (8001510 <I2Cx_MspInit+0xa8>)
 80014b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014ba:	4a15      	ldr	r2, [pc, #84]	@ (8001510 <I2Cx_MspInit+0xa8>)
 80014bc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80014c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80014c2:	4b13      	ldr	r3, [pc, #76]	@ (8001510 <I2Cx_MspInit+0xa8>)
 80014c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80014ca:	60fb      	str	r3, [r7, #12]
 80014cc:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 80014ce:	4b10      	ldr	r3, [pc, #64]	@ (8001510 <I2Cx_MspInit+0xa8>)
 80014d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014d2:	4a0f      	ldr	r2, [pc, #60]	@ (8001510 <I2Cx_MspInit+0xa8>)
 80014d4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80014d8:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 80014da:	4b0d      	ldr	r3, [pc, #52]	@ (8001510 <I2Cx_MspInit+0xa8>)
 80014dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014de:	4a0c      	ldr	r2, [pc, #48]	@ (8001510 <I2Cx_MspInit+0xa8>)
 80014e0:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80014e4:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 80014e6:	2200      	movs	r2, #0
 80014e8:	210f      	movs	r1, #15
 80014ea:	2021      	movs	r0, #33	@ 0x21
 80014ec:	f001 ff3f 	bl	800336e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 80014f0:	2021      	movs	r0, #33	@ 0x21
 80014f2:	f001 ff58 	bl	80033a6 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 80014f6:	2200      	movs	r2, #0
 80014f8:	210f      	movs	r1, #15
 80014fa:	2022      	movs	r0, #34	@ 0x22
 80014fc:	f001 ff37 	bl	800336e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8001500:	2022      	movs	r0, #34	@ 0x22
 8001502:	f001 ff50 	bl	80033a6 <HAL_NVIC_EnableIRQ>
}
 8001506:	bf00      	nop
 8001508:	3728      	adds	r7, #40	@ 0x28
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	40021000 	.word	0x40021000
 8001514:	48000400 	.word	0x48000400

08001518 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	4a12      	ldr	r2, [pc, #72]	@ (800156c <I2Cx_Init+0x54>)
 8001524:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	4a11      	ldr	r2, [pc, #68]	@ (8001570 <I2Cx_Init+0x58>)
 800152a:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	2200      	movs	r2, #0
 8001530:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2201      	movs	r2, #1
 8001536:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	2200      	movs	r2, #0
 800153c:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	2200      	movs	r2, #0
 8001542:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2200      	movs	r2, #0
 8001548:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	2200      	movs	r2, #0
 800154e:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 8001550:	6878      	ldr	r0, [r7, #4]
 8001552:	f7ff ff89 	bl	8001468 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8001556:	6878      	ldr	r0, [r7, #4]
 8001558:	f003 f80d 	bl	8004576 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 800155c:	2100      	movs	r1, #0
 800155e:	6878      	ldr	r0, [r7, #4]
 8001560:	f003 fdc4 	bl	80050ec <HAL_I2CEx_ConfigAnalogFilter>
}
 8001564:	bf00      	nop
 8001566:	3708      	adds	r7, #8
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}
 800156c:	40005800 	.word	0x40005800
 8001570:	00702681 	.word	0x00702681

08001574 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b08a      	sub	sp, #40	@ 0x28
 8001578:	af04      	add	r7, sp, #16
 800157a:	60f8      	str	r0, [r7, #12]
 800157c:	4608      	mov	r0, r1
 800157e:	4611      	mov	r1, r2
 8001580:	461a      	mov	r2, r3
 8001582:	4603      	mov	r3, r0
 8001584:	72fb      	strb	r3, [r7, #11]
 8001586:	460b      	mov	r3, r1
 8001588:	813b      	strh	r3, [r7, #8]
 800158a:	4613      	mov	r3, r2
 800158c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800158e:	2300      	movs	r3, #0
 8001590:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001592:	7afb      	ldrb	r3, [r7, #11]
 8001594:	b299      	uxth	r1, r3
 8001596:	88f8      	ldrh	r0, [r7, #6]
 8001598:	893a      	ldrh	r2, [r7, #8]
 800159a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800159e:	9302      	str	r3, [sp, #8]
 80015a0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80015a2:	9301      	str	r3, [sp, #4]
 80015a4:	6a3b      	ldr	r3, [r7, #32]
 80015a6:	9300      	str	r3, [sp, #0]
 80015a8:	4603      	mov	r3, r0
 80015aa:	68f8      	ldr	r0, [r7, #12]
 80015ac:	f003 f9c2 	bl	8004934 <HAL_I2C_Mem_Read>
 80015b0:	4603      	mov	r3, r0
 80015b2:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80015b4:	7dfb      	ldrb	r3, [r7, #23]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d004      	beq.n	80015c4 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 80015ba:	7afb      	ldrb	r3, [r7, #11]
 80015bc:	4619      	mov	r1, r3
 80015be:	68f8      	ldr	r0, [r7, #12]
 80015c0:	f000 f832 	bl	8001628 <I2Cx_Error>
  }
  return status;
 80015c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	3718      	adds	r7, #24
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}

080015ce <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 80015ce:	b580      	push	{r7, lr}
 80015d0:	b08a      	sub	sp, #40	@ 0x28
 80015d2:	af04      	add	r7, sp, #16
 80015d4:	60f8      	str	r0, [r7, #12]
 80015d6:	4608      	mov	r0, r1
 80015d8:	4611      	mov	r1, r2
 80015da:	461a      	mov	r2, r3
 80015dc:	4603      	mov	r3, r0
 80015de:	72fb      	strb	r3, [r7, #11]
 80015e0:	460b      	mov	r3, r1
 80015e2:	813b      	strh	r3, [r7, #8]
 80015e4:	4613      	mov	r3, r2
 80015e6:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80015e8:	2300      	movs	r3, #0
 80015ea:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80015ec:	7afb      	ldrb	r3, [r7, #11]
 80015ee:	b299      	uxth	r1, r3
 80015f0:	88f8      	ldrh	r0, [r7, #6]
 80015f2:	893a      	ldrh	r2, [r7, #8]
 80015f4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015f8:	9302      	str	r3, [sp, #8]
 80015fa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80015fc:	9301      	str	r3, [sp, #4]
 80015fe:	6a3b      	ldr	r3, [r7, #32]
 8001600:	9300      	str	r3, [sp, #0]
 8001602:	4603      	mov	r3, r0
 8001604:	68f8      	ldr	r0, [r7, #12]
 8001606:	f003 f881 	bl	800470c <HAL_I2C_Mem_Write>
 800160a:	4603      	mov	r3, r0
 800160c:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 800160e:	7dfb      	ldrb	r3, [r7, #23]
 8001610:	2b00      	cmp	r3, #0
 8001612:	d004      	beq.n	800161e <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8001614:	7afb      	ldrb	r3, [r7, #11]
 8001616:	4619      	mov	r1, r3
 8001618:	68f8      	ldr	r0, [r7, #12]
 800161a:	f000 f805 	bl	8001628 <I2Cx_Error>
  }
  return status;
 800161e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001620:	4618      	mov	r0, r3
 8001622:	3718      	adds	r7, #24
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}

08001628 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
 8001630:	460b      	mov	r3, r1
 8001632:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8001634:	6878      	ldr	r0, [r7, #4]
 8001636:	f003 f839 	bl	80046ac <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 800163a:	6878      	ldr	r0, [r7, #4]
 800163c:	f7ff ff6c 	bl	8001518 <I2Cx_Init>
}
 8001640:	bf00      	nop
 8001642:	3708      	adds	r7, #8
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}

08001648 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 800164c:	4802      	ldr	r0, [pc, #8]	@ (8001658 <SENSOR_IO_Init+0x10>)
 800164e:	f7ff ff63 	bl	8001518 <I2Cx_Init>
}
 8001652:	bf00      	nop
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	20000590 	.word	0x20000590

0800165c <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af02      	add	r7, sp, #8
 8001662:	4603      	mov	r3, r0
 8001664:	71fb      	strb	r3, [r7, #7]
 8001666:	460b      	mov	r3, r1
 8001668:	71bb      	strb	r3, [r7, #6]
 800166a:	4613      	mov	r3, r2
 800166c:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 800166e:	79bb      	ldrb	r3, [r7, #6]
 8001670:	b29a      	uxth	r2, r3
 8001672:	79f9      	ldrb	r1, [r7, #7]
 8001674:	2301      	movs	r3, #1
 8001676:	9301      	str	r3, [sp, #4]
 8001678:	1d7b      	adds	r3, r7, #5
 800167a:	9300      	str	r3, [sp, #0]
 800167c:	2301      	movs	r3, #1
 800167e:	4803      	ldr	r0, [pc, #12]	@ (800168c <SENSOR_IO_Write+0x30>)
 8001680:	f7ff ffa5 	bl	80015ce <I2Cx_WriteMultiple>
}
 8001684:	bf00      	nop
 8001686:	3708      	adds	r7, #8
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}
 800168c:	20000590 	.word	0x20000590

08001690 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b086      	sub	sp, #24
 8001694:	af02      	add	r7, sp, #8
 8001696:	4603      	mov	r3, r0
 8001698:	460a      	mov	r2, r1
 800169a:	71fb      	strb	r3, [r7, #7]
 800169c:	4613      	mov	r3, r2
 800169e:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 80016a0:	2300      	movs	r3, #0
 80016a2:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 80016a4:	79bb      	ldrb	r3, [r7, #6]
 80016a6:	b29a      	uxth	r2, r3
 80016a8:	79f9      	ldrb	r1, [r7, #7]
 80016aa:	2301      	movs	r3, #1
 80016ac:	9301      	str	r3, [sp, #4]
 80016ae:	f107 030f 	add.w	r3, r7, #15
 80016b2:	9300      	str	r3, [sp, #0]
 80016b4:	2301      	movs	r3, #1
 80016b6:	4804      	ldr	r0, [pc, #16]	@ (80016c8 <SENSOR_IO_Read+0x38>)
 80016b8:	f7ff ff5c 	bl	8001574 <I2Cx_ReadMultiple>

  return read_value;
 80016bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80016be:	4618      	mov	r0, r3
 80016c0:	3710      	adds	r7, #16
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	20000590 	.word	0x20000590

080016cc <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b084      	sub	sp, #16
 80016d0:	af02      	add	r7, sp, #8
 80016d2:	603a      	str	r2, [r7, #0]
 80016d4:	461a      	mov	r2, r3
 80016d6:	4603      	mov	r3, r0
 80016d8:	71fb      	strb	r3, [r7, #7]
 80016da:	460b      	mov	r3, r1
 80016dc:	71bb      	strb	r3, [r7, #6]
 80016de:	4613      	mov	r3, r2
 80016e0:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 80016e2:	79bb      	ldrb	r3, [r7, #6]
 80016e4:	b29a      	uxth	r2, r3
 80016e6:	79f9      	ldrb	r1, [r7, #7]
 80016e8:	88bb      	ldrh	r3, [r7, #4]
 80016ea:	9301      	str	r3, [sp, #4]
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	9300      	str	r3, [sp, #0]
 80016f0:	2301      	movs	r3, #1
 80016f2:	4804      	ldr	r0, [pc, #16]	@ (8001704 <SENSOR_IO_ReadMultiple+0x38>)
 80016f4:	f7ff ff3e 	bl	8001574 <I2Cx_ReadMultiple>
 80016f8:	4603      	mov	r3, r0
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	3708      	adds	r7, #8
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	20000590 	.word	0x20000590

08001708 <BSP_QSPI_Init>:
/**
  * @brief  Initializes the QSPI interface.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Init(void)
{ 
 8001708:	b580      	push	{r7, lr}
 800170a:	b084      	sub	sp, #16
 800170c:	af00      	add	r7, sp, #0
  OSPIHandle.Instance = OCTOSPI1;
 800170e:	4b3b      	ldr	r3, [pc, #236]	@ (80017fc <BSP_QSPI_Init+0xf4>)
 8001710:	4a3b      	ldr	r2, [pc, #236]	@ (8001800 <BSP_QSPI_Init+0xf8>)
 8001712:	601a      	str	r2, [r3, #0]

  /* Call the DeInit function to reset the driver */
  if (HAL_OSPI_DeInit(&OSPIHandle) != HAL_OK)
 8001714:	4839      	ldr	r0, [pc, #228]	@ (80017fc <BSP_QSPI_Init+0xf4>)
 8001716:	f003 fe2b 	bl	8005370 <HAL_OSPI_DeInit>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d001      	beq.n	8001724 <BSP_QSPI_Init+0x1c>
  {
    return QSPI_ERROR;
 8001720:	2301      	movs	r3, #1
 8001722:	e067      	b.n	80017f4 <BSP_QSPI_Init+0xec>
  }
        
  /* System level initialization */
  BSP_QSPI_MspInit();
 8001724:	f000 f990 	bl	8001a48 <BSP_QSPI_MspInit>
  
  /* QSPI initialization */
  OSPIHandle.Init.FifoThreshold         = 4;
 8001728:	4b34      	ldr	r3, [pc, #208]	@ (80017fc <BSP_QSPI_Init+0xf4>)
 800172a:	2204      	movs	r2, #4
 800172c:	605a      	str	r2, [r3, #4]
  OSPIHandle.Init.DualQuad              = HAL_OSPI_DUALQUAD_DISABLE;
 800172e:	4b33      	ldr	r3, [pc, #204]	@ (80017fc <BSP_QSPI_Init+0xf4>)
 8001730:	2200      	movs	r2, #0
 8001732:	609a      	str	r2, [r3, #8]
  OSPIHandle.Init.MemoryType            = HAL_OSPI_MEMTYPE_MACRONIX;
 8001734:	4b31      	ldr	r3, [pc, #196]	@ (80017fc <BSP_QSPI_Init+0xf4>)
 8001736:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800173a:	60da      	str	r2, [r3, #12]
 800173c:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8001740:	60bb      	str	r3, [r7, #8]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001742:	68bb      	ldr	r3, [r7, #8]
 8001744:	fa93 f3a3 	rbit	r3, r3
 8001748:	607b      	str	r3, [r7, #4]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	60fb      	str	r3, [r7, #12]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d101      	bne.n	8001758 <BSP_QSPI_Init+0x50>
  {
    return 32U;
 8001754:	2320      	movs	r3, #32
 8001756:	e003      	b.n	8001760 <BSP_QSPI_Init+0x58>
  }
  return __builtin_clz(value);
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	fab3 f383 	clz	r3, r3
 800175e:	b2db      	uxtb	r3, r3
  OSPIHandle.Init.DeviceSize            = POSITION_VAL(MX25R6435F_FLASH_SIZE);
 8001760:	461a      	mov	r2, r3
 8001762:	4b26      	ldr	r3, [pc, #152]	@ (80017fc <BSP_QSPI_Init+0xf4>)
 8001764:	611a      	str	r2, [r3, #16]
  OSPIHandle.Init.ChipSelectHighTime    = 1;
 8001766:	4b25      	ldr	r3, [pc, #148]	@ (80017fc <BSP_QSPI_Init+0xf4>)
 8001768:	2201      	movs	r2, #1
 800176a:	615a      	str	r2, [r3, #20]
  OSPIHandle.Init.FreeRunningClock      = HAL_OSPI_FREERUNCLK_DISABLE;
 800176c:	4b23      	ldr	r3, [pc, #140]	@ (80017fc <BSP_QSPI_Init+0xf4>)
 800176e:	2200      	movs	r2, #0
 8001770:	619a      	str	r2, [r3, #24]
  OSPIHandle.Init.ClockMode             = HAL_OSPI_CLOCK_MODE_0;
 8001772:	4b22      	ldr	r3, [pc, #136]	@ (80017fc <BSP_QSPI_Init+0xf4>)
 8001774:	2200      	movs	r2, #0
 8001776:	61da      	str	r2, [r3, #28]
  OSPIHandle.Init.ClockPrescaler        = 4; /* QSPI clock = 110MHz / ClockPrescaler = 27.5 MHz */
 8001778:	4b20      	ldr	r3, [pc, #128]	@ (80017fc <BSP_QSPI_Init+0xf4>)
 800177a:	2204      	movs	r2, #4
 800177c:	621a      	str	r2, [r3, #32]
  OSPIHandle.Init.SampleShifting        = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 800177e:	4b1f      	ldr	r3, [pc, #124]	@ (80017fc <BSP_QSPI_Init+0xf4>)
 8001780:	2200      	movs	r2, #0
 8001782:	625a      	str	r2, [r3, #36]	@ 0x24
  OSPIHandle.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_ENABLE;
 8001784:	4b1d      	ldr	r3, [pc, #116]	@ (80017fc <BSP_QSPI_Init+0xf4>)
 8001786:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800178a:	629a      	str	r2, [r3, #40]	@ 0x28
  OSPIHandle.Init.ChipSelectBoundary    = 0;
 800178c:	4b1b      	ldr	r3, [pc, #108]	@ (80017fc <BSP_QSPI_Init+0xf4>)
 800178e:	2200      	movs	r2, #0
 8001790:	62da      	str	r2, [r3, #44]	@ 0x2c
  OSPIHandle.Init.DelayBlockBypass      = HAL_OSPI_DELAY_BLOCK_USED;
 8001792:	4b1a      	ldr	r3, [pc, #104]	@ (80017fc <BSP_QSPI_Init+0xf4>)
 8001794:	2200      	movs	r2, #0
 8001796:	631a      	str	r2, [r3, #48]	@ 0x30

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 8001798:	4818      	ldr	r0, [pc, #96]	@ (80017fc <BSP_QSPI_Init+0xf4>)
 800179a:	f003 fd3f 	bl	800521c <HAL_OSPI_Init>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d001      	beq.n	80017a8 <BSP_QSPI_Init+0xa0>
  {
    return QSPI_ERROR;
 80017a4:	2301      	movs	r3, #1
 80017a6:	e025      	b.n	80017f4 <BSP_QSPI_Init+0xec>
  }

  /* QSPI memory reset */
  if (QSPI_ResetMemory(&OSPIHandle) != QSPI_OK)
 80017a8:	4814      	ldr	r0, [pc, #80]	@ (80017fc <BSP_QSPI_Init+0xf4>)
 80017aa:	f000 f98d 	bl	8001ac8 <QSPI_ResetMemory>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d001      	beq.n	80017b8 <BSP_QSPI_Init+0xb0>
  {
    return QSPI_NOT_SUPPORTED;
 80017b4:	2304      	movs	r3, #4
 80017b6:	e01d      	b.n	80017f4 <BSP_QSPI_Init+0xec>
  }
 
  /* QSPI quad enable */
  if (QSPI_QuadMode(&OSPIHandle, QSPI_QUAD_ENABLE) != QSPI_OK)
 80017b8:	2101      	movs	r1, #1
 80017ba:	4810      	ldr	r0, [pc, #64]	@ (80017fc <BSP_QSPI_Init+0xf4>)
 80017bc:	f000 fa72 	bl	8001ca4 <QSPI_QuadMode>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d001      	beq.n	80017ca <BSP_QSPI_Init+0xc2>
  {
    return QSPI_ERROR;
 80017c6:	2301      	movs	r3, #1
 80017c8:	e014      	b.n	80017f4 <BSP_QSPI_Init+0xec>
  }
 
  /* High performance mode enable */
  if (QSPI_HighPerfMode(&OSPIHandle, QSPI_HIGH_PERF_ENABLE) != QSPI_OK)
 80017ca:	2101      	movs	r1, #1
 80017cc:	480b      	ldr	r0, [pc, #44]	@ (80017fc <BSP_QSPI_Init+0xf4>)
 80017ce:	f000 fb15 	bl	8001dfc <QSPI_HighPerfMode>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d001      	beq.n	80017dc <BSP_QSPI_Init+0xd4>
  {
    return QSPI_ERROR;
 80017d8:	2301      	movs	r3, #1
 80017da:	e00b      	b.n	80017f4 <BSP_QSPI_Init+0xec>
  }
  
  /* Re-configure the clock for the high performance mode */
  OSPIHandle.Init.ClockPrescaler = 2; /* QSPI clock = 110MHz / ClockPrescaler = 55 MHz */
 80017dc:	4b07      	ldr	r3, [pc, #28]	@ (80017fc <BSP_QSPI_Init+0xf4>)
 80017de:	2202      	movs	r2, #2
 80017e0:	621a      	str	r2, [r3, #32]

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 80017e2:	4806      	ldr	r0, [pc, #24]	@ (80017fc <BSP_QSPI_Init+0xf4>)
 80017e4:	f003 fd1a 	bl	800521c <HAL_OSPI_Init>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d001      	beq.n	80017f2 <BSP_QSPI_Init+0xea>
  {
    return QSPI_ERROR;
 80017ee:	2301      	movs	r3, #1
 80017f0:	e000      	b.n	80017f4 <BSP_QSPI_Init+0xec>
  }

  return QSPI_OK;
 80017f2:	2300      	movs	r3, #0
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	3710      	adds	r7, #16
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	200005e4 	.word	0x200005e4
 8001800:	a0001000 	.word	0xa0001000

08001804 <BSP_QSPI_Read>:
  * @param  ReadAddr : Read start address
  * @param  Size     : Size of data to read    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Read(uint8_t* pData, uint32_t ReadAddr, uint32_t Size)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b098      	sub	sp, #96	@ 0x60
 8001808:	af00      	add	r7, sp, #0
 800180a:	60f8      	str	r0, [r7, #12]
 800180c:	60b9      	str	r1, [r7, #8]
 800180e:	607a      	str	r2, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the read command */
  sCommand.OperationType         = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001810:	2300      	movs	r3, #0
 8001812:	613b      	str	r3, [r7, #16]
  sCommand.FlashId               = HAL_OSPI_FLASH_ID_1;
 8001814:	2300      	movs	r3, #0
 8001816:	617b      	str	r3, [r7, #20]
  sCommand.Instruction           = QUAD_INOUT_READ_CMD;
 8001818:	23eb      	movs	r3, #235	@ 0xeb
 800181a:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode       = HAL_OSPI_INSTRUCTION_1_LINE;
 800181c:	2301      	movs	r3, #1
 800181e:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize       = HAL_OSPI_INSTRUCTION_8_BITS;
 8001820:	2300      	movs	r3, #0
 8001822:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode    = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001824:	2300      	movs	r3, #0
 8001826:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Address               = ReadAddr;
 8001828:	68bb      	ldr	r3, [r7, #8]
 800182a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressMode           = HAL_OSPI_ADDRESS_4_LINES;
 800182c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001830:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AddressSize           = HAL_OSPI_ADDRESS_24_BITS;
 8001832:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001836:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.AddressDtrMode        = HAL_OSPI_ADDRESS_DTR_DISABLE;
 8001838:	2300      	movs	r3, #0
 800183a:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AlternateBytes        = MX25R6435F_ALT_BYTES_NO_PE_MODE;
 800183c:	23aa      	movs	r3, #170	@ 0xaa
 800183e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sCommand.AlternateBytesMode    = HAL_OSPI_ALTERNATE_BYTES_4_LINES;
 8001840:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8001844:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesSize    = HAL_OSPI_ALTERNATE_BYTES_8_BITS;
 8001846:	2300      	movs	r3, #0
 8001848:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.AlternateBytesDtrMode = HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE;
 800184a:	2300      	movs	r3, #0
 800184c:	647b      	str	r3, [r7, #68]	@ 0x44
  sCommand.DataMode              = HAL_OSPI_DATA_4_LINES;
 800184e:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8001852:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.NbData                = Size;
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataDtrMode           = HAL_OSPI_DATA_DTR_DISABLE;
 8001858:	2300      	movs	r3, #0
 800185a:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles           = MX25R6435F_DUMMY_CYCLES_READ_QUAD;
 800185c:	2304      	movs	r3, #4
 800185e:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.DQSMode               = HAL_OSPI_DQS_DISABLE;
 8001860:	2300      	movs	r3, #0
 8001862:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode              = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001864:	2300      	movs	r3, #0
 8001866:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
  /* Configure the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001868:	f107 0310 	add.w	r3, r7, #16
 800186c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001870:	4619      	mov	r1, r3
 8001872:	480c      	ldr	r0, [pc, #48]	@ (80018a4 <BSP_QSPI_Read+0xa0>)
 8001874:	f003 fda3 	bl	80053be <HAL_OSPI_Command>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d001      	beq.n	8001882 <BSP_QSPI_Read+0x7e>
  {
    return QSPI_ERROR;
 800187e:	2301      	movs	r3, #1
 8001880:	e00b      	b.n	800189a <BSP_QSPI_Read+0x96>
  }
  
  /* Reception of the data */
  if (HAL_OSPI_Receive(&OSPIHandle, pData, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001882:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001886:	68f9      	ldr	r1, [r7, #12]
 8001888:	4806      	ldr	r0, [pc, #24]	@ (80018a4 <BSP_QSPI_Read+0xa0>)
 800188a:	f003 fe8c 	bl	80055a6 <HAL_OSPI_Receive>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d001      	beq.n	8001898 <BSP_QSPI_Read+0x94>
  {
    return QSPI_ERROR;
 8001894:	2301      	movs	r3, #1
 8001896:	e000      	b.n	800189a <BSP_QSPI_Read+0x96>
  }

  return QSPI_OK;
 8001898:	2300      	movs	r3, #0
}
 800189a:	4618      	mov	r0, r3
 800189c:	3760      	adds	r7, #96	@ 0x60
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	200005e4 	.word	0x200005e4

080018a8 <BSP_QSPI_Write>:
  * @param  WriteAddr : Write start address
  * @param  Size      : Size of data to write    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Write(uint8_t* pData, uint32_t WriteAddr, uint32_t Size)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b09c      	sub	sp, #112	@ 0x70
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	60f8      	str	r0, [r7, #12]
 80018b0:	60b9      	str	r1, [r7, #8]
 80018b2:	607a      	str	r2, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  uint32_t end_addr, current_size, current_addr;

  /* Calculation of the size between the write address and the end of the page */
  current_size = MX25R6435F_PAGE_SIZE - (WriteAddr % MX25R6435F_PAGE_SIZE);
 80018b4:	68bb      	ldr	r3, [r7, #8]
 80018b6:	b2db      	uxtb	r3, r3
 80018b8:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 80018bc:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size)
 80018be:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	429a      	cmp	r2, r3
 80018c4:	d901      	bls.n	80018ca <BSP_QSPI_Write+0x22>
  {
    current_size = Size;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  }

  /* Initialize the address variables */
  current_addr = WriteAddr;
 80018ca:	68bb      	ldr	r3, [r7, #8]
 80018cc:	66bb      	str	r3, [r7, #104]	@ 0x68
  end_addr = WriteAddr + Size;
 80018ce:	68ba      	ldr	r2, [r7, #8]
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	4413      	add	r3, r2
 80018d4:	667b      	str	r3, [r7, #100]	@ 0x64

  /* Initialize the program command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 80018d6:	2300      	movs	r3, #0
 80018d8:	617b      	str	r3, [r7, #20]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 80018da:	2300      	movs	r3, #0
 80018dc:	61bb      	str	r3, [r7, #24]
  sCommand.Instruction        = QUAD_PAGE_PROG_CMD;
 80018de:	2338      	movs	r3, #56	@ 0x38
 80018e0:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 80018e2:	2301      	movs	r3, #1
 80018e4:	623b      	str	r3, [r7, #32]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 80018e6:	2300      	movs	r3, #0
 80018e8:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80018ea:	2300      	movs	r3, #0
 80018ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_4_LINES;
 80018ee:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80018f2:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 80018f4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018f8:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 80018fa:	2300      	movs	r3, #0
 80018fc:	63bb      	str	r3, [r7, #56]	@ 0x38
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 80018fe:	2300      	movs	r3, #0
 8001900:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DataMode           = HAL_OSPI_DATA_4_LINES;
 8001902:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8001906:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8001908:	2300      	movs	r3, #0
 800190a:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.DummyCycles        = 0;
 800190c:	2300      	movs	r3, #0
 800190e:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001910:	2300      	movs	r3, #0
 8001912:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001914:	2300      	movs	r3, #0
 8001916:	663b      	str	r3, [r7, #96]	@ 0x60
  
  /* Perform the write page by page */
  do
  {
    sCommand.Address = current_addr;
 8001918:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800191a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.NbData  = current_size;
 800191c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800191e:	653b      	str	r3, [r7, #80]	@ 0x50

    /* Enable write operations */
    if (QSPI_WriteEnable(&OSPIHandle) != QSPI_OK)
 8001920:	4823      	ldr	r0, [pc, #140]	@ (80019b0 <BSP_QSPI_Write+0x108>)
 8001922:	f000 f918 	bl	8001b56 <QSPI_WriteEnable>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d001      	beq.n	8001930 <BSP_QSPI_Write+0x88>
    {
      return QSPI_ERROR;
 800192c:	2301      	movs	r3, #1
 800192e:	e03b      	b.n	80019a8 <BSP_QSPI_Write+0x100>
    }
    
    /* Configure the command */
    if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001930:	f107 0314 	add.w	r3, r7, #20
 8001934:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001938:	4619      	mov	r1, r3
 800193a:	481d      	ldr	r0, [pc, #116]	@ (80019b0 <BSP_QSPI_Write+0x108>)
 800193c:	f003 fd3f 	bl	80053be <HAL_OSPI_Command>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d001      	beq.n	800194a <BSP_QSPI_Write+0xa2>
    {
      return QSPI_ERROR;
 8001946:	2301      	movs	r3, #1
 8001948:	e02e      	b.n	80019a8 <BSP_QSPI_Write+0x100>
    }
    
    /* Transmission of the data */
    if (HAL_OSPI_Transmit(&OSPIHandle, pData, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800194a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800194e:	68f9      	ldr	r1, [r7, #12]
 8001950:	4817      	ldr	r0, [pc, #92]	@ (80019b0 <BSP_QSPI_Write+0x108>)
 8001952:	f003 fdb5 	bl	80054c0 <HAL_OSPI_Transmit>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d001      	beq.n	8001960 <BSP_QSPI_Write+0xb8>
    {
      return QSPI_ERROR;
 800195c:	2301      	movs	r3, #1
 800195e:	e023      	b.n	80019a8 <BSP_QSPI_Write+0x100>
    }
    
    /* Configure automatic polling mode to wait for end of program */  
    if (QSPI_AutoPollingMemReady(&OSPIHandle, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001960:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001964:	4812      	ldr	r0, [pc, #72]	@ (80019b0 <BSP_QSPI_Write+0x108>)
 8001966:	f000 f952 	bl	8001c0e <QSPI_AutoPollingMemReady>
 800196a:	4603      	mov	r3, r0
 800196c:	2b00      	cmp	r3, #0
 800196e:	d001      	beq.n	8001974 <BSP_QSPI_Write+0xcc>
    {
      return QSPI_ERROR;
 8001970:	2301      	movs	r3, #1
 8001972:	e019      	b.n	80019a8 <BSP_QSPI_Write+0x100>
    }
    
    /* Update the address and size variables for next page programming */
    current_addr += current_size;
 8001974:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8001976:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001978:	4413      	add	r3, r2
 800197a:	66bb      	str	r3, [r7, #104]	@ 0x68
    pData += current_size;
 800197c:	68fa      	ldr	r2, [r7, #12]
 800197e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001980:	4413      	add	r3, r2
 8001982:	60fb      	str	r3, [r7, #12]
    current_size = ((current_addr + MX25R6435F_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : MX25R6435F_PAGE_SIZE;
 8001984:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001986:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800198a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800198c:	429a      	cmp	r2, r3
 800198e:	d203      	bcs.n	8001998 <BSP_QSPI_Write+0xf0>
 8001990:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001992:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001994:	1ad3      	subs	r3, r2, r3
 8001996:	e001      	b.n	800199c <BSP_QSPI_Write+0xf4>
 8001998:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800199c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  } while (current_addr < end_addr);
 800199e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80019a0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80019a2:	429a      	cmp	r2, r3
 80019a4:	d3b8      	bcc.n	8001918 <BSP_QSPI_Write+0x70>
  
  return QSPI_OK;
 80019a6:	2300      	movs	r3, #0
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	3770      	adds	r7, #112	@ 0x70
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	200005e4 	.word	0x200005e4

080019b4 <BSP_QSPI_Erase_Block>:
  * @brief  Erases the specified block of the QSPI memory. 
  * @param  BlockAddress : Block address to erase  
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Erase_Block(uint32_t BlockAddress)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b096      	sub	sp, #88	@ 0x58
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the erase command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 80019bc:	2300      	movs	r3, #0
 80019be:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 80019c0:	2300      	movs	r3, #0
 80019c2:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = BLOCK_ERASE_CMD;
 80019c4:	23d8      	movs	r3, #216	@ 0xd8
 80019c6:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 80019c8:	2301      	movs	r3, #1
 80019ca:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 80019cc:	2300      	movs	r3, #0
 80019ce:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80019d0:	2300      	movs	r3, #0
 80019d2:	61fb      	str	r3, [r7, #28]
  sCommand.Address            = BlockAddress;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_1_LINE;
 80019d8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80019dc:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 80019de:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 80019e4:	2300      	movs	r3, #0
 80019e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 80019e8:	2300      	movs	r3, #0
 80019ea:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 80019ec:	2300      	movs	r3, #0
 80019ee:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DummyCycles        = 0;
 80019f0:	2300      	movs	r3, #0
 80019f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 80019f4:	2300      	movs	r3, #0
 80019f6:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 80019f8:	2300      	movs	r3, #0
 80019fa:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Enable write operations */
  if (QSPI_WriteEnable(&OSPIHandle) != QSPI_OK)
 80019fc:	4811      	ldr	r0, [pc, #68]	@ (8001a44 <BSP_QSPI_Erase_Block+0x90>)
 80019fe:	f000 f8aa 	bl	8001b56 <QSPI_WriteEnable>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d001      	beq.n	8001a0c <BSP_QSPI_Erase_Block+0x58>
  {
    return QSPI_ERROR;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	e017      	b.n	8001a3c <BSP_QSPI_Erase_Block+0x88>
  }

  /* Send the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001a0c:	f107 0308 	add.w	r3, r7, #8
 8001a10:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a14:	4619      	mov	r1, r3
 8001a16:	480b      	ldr	r0, [pc, #44]	@ (8001a44 <BSP_QSPI_Erase_Block+0x90>)
 8001a18:	f003 fcd1 	bl	80053be <HAL_OSPI_Command>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <BSP_QSPI_Erase_Block+0x72>
  {
    return QSPI_ERROR;
 8001a22:	2301      	movs	r3, #1
 8001a24:	e00a      	b.n	8001a3c <BSP_QSPI_Erase_Block+0x88>
  }
  
  /* Configure automatic polling mode to wait for end of erase */  
  if (QSPI_AutoPollingMemReady(&OSPIHandle, MX25R6435F_BLOCK_ERASE_MAX_TIME) != QSPI_OK)
 8001a26:	f640 51ac 	movw	r1, #3500	@ 0xdac
 8001a2a:	4806      	ldr	r0, [pc, #24]	@ (8001a44 <BSP_QSPI_Erase_Block+0x90>)
 8001a2c:	f000 f8ef 	bl	8001c0e <QSPI_AutoPollingMemReady>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d001      	beq.n	8001a3a <BSP_QSPI_Erase_Block+0x86>
  {
    return QSPI_ERROR;
 8001a36:	2301      	movs	r3, #1
 8001a38:	e000      	b.n	8001a3c <BSP_QSPI_Erase_Block+0x88>
  }

  return QSPI_OK;
 8001a3a:	2300      	movs	r3, #0
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	3758      	adds	r7, #88	@ 0x58
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	200005e4 	.word	0x200005e4

08001a48 <BSP_QSPI_MspInit>:
/**
  * @brief  Initializes the QSPI MSP.
  * @retval None
  */
__weak void BSP_QSPI_MspInit(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b088      	sub	sp, #32
 8001a4c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the QuadSPI memory interface clock */
  __HAL_RCC_OSPI1_CLK_ENABLE();
 8001a4e:	4b1c      	ldr	r3, [pc, #112]	@ (8001ac0 <BSP_QSPI_MspInit+0x78>)
 8001a50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a52:	4a1b      	ldr	r2, [pc, #108]	@ (8001ac0 <BSP_QSPI_MspInit+0x78>)
 8001a54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a58:	6513      	str	r3, [r2, #80]	@ 0x50
 8001a5a:	4b19      	ldr	r3, [pc, #100]	@ (8001ac0 <BSP_QSPI_MspInit+0x78>)
 8001a5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a62:	60bb      	str	r3, [r7, #8]
 8001a64:	68bb      	ldr	r3, [r7, #8]

  /* Reset the QuadSPI memory interface */
  __HAL_RCC_OSPI1_FORCE_RESET();
 8001a66:	4b16      	ldr	r3, [pc, #88]	@ (8001ac0 <BSP_QSPI_MspInit+0x78>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6a:	4a15      	ldr	r2, [pc, #84]	@ (8001ac0 <BSP_QSPI_MspInit+0x78>)
 8001a6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a70:	6313      	str	r3, [r2, #48]	@ 0x30
  __HAL_RCC_OSPI1_RELEASE_RESET();
 8001a72:	4b13      	ldr	r3, [pc, #76]	@ (8001ac0 <BSP_QSPI_MspInit+0x78>)
 8001a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a76:	4a12      	ldr	r2, [pc, #72]	@ (8001ac0 <BSP_QSPI_MspInit+0x78>)
 8001a78:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001a7c:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable GPIO clocks */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a7e:	4b10      	ldr	r3, [pc, #64]	@ (8001ac0 <BSP_QSPI_MspInit+0x78>)
 8001a80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a82:	4a0f      	ldr	r2, [pc, #60]	@ (8001ac0 <BSP_QSPI_MspInit+0x78>)
 8001a84:	f043 0310 	orr.w	r3, r3, #16
 8001a88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a8a:	4b0d      	ldr	r3, [pc, #52]	@ (8001ac0 <BSP_QSPI_MspInit+0x78>)
 8001a8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a8e:	f003 0310 	and.w	r3, r3, #16
 8001a92:	607b      	str	r3, [r7, #4]
 8001a94:	687b      	ldr	r3, [r7, #4]

  /* QSPI CLK, CS, D0, D1, D2 and D3 GPIO pins configuration  */
  GPIO_InitStruct.Pin       = GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 |\
 8001a96:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 8001a9a:	60fb      	str	r3, [r7, #12]
                              GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8001a9c:	2302      	movs	r3, #2
 8001a9e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aa4:	2303      	movs	r3, #3
 8001aa6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8001aa8:	230a      	movs	r3, #10
 8001aaa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001aac:	f107 030c 	add.w	r3, r7, #12
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	4804      	ldr	r0, [pc, #16]	@ (8001ac4 <BSP_QSPI_MspInit+0x7c>)
 8001ab4:	f002 fa88 	bl	8003fc8 <HAL_GPIO_Init>
}
 8001ab8:	bf00      	nop
 8001aba:	3720      	adds	r7, #32
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	40021000 	.word	0x40021000
 8001ac4:	48001000 	.word	0x48001000

08001ac8 <QSPI_ResetMemory>:
  * @brief  This function reset the QSPI memory.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_ResetMemory(OSPI_HandleTypeDef *hospi)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b096      	sub	sp, #88	@ 0x58
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the reset enable command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = RESET_ENABLE_CMD;
 8001ad8:	2366      	movs	r3, #102	@ 0x66
 8001ada:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001adc:	2301      	movs	r3, #1
 8001ade:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	61fb      	str	r3, [r7, #28]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001aec:	2300      	movs	r3, #0
 8001aee:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8001af0:	2300      	movs	r3, #0
 8001af2:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DummyCycles        = 0;
 8001af4:	2300      	movs	r3, #0
 8001af6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001af8:	2300      	movs	r3, #0
 8001afa:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001afc:	2300      	movs	r3, #0
 8001afe:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Send the command */
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001b00:	f107 0308 	add.w	r3, r7, #8
 8001b04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b08:	4619      	mov	r1, r3
 8001b0a:	6878      	ldr	r0, [r7, #4]
 8001b0c:	f003 fc57 	bl	80053be <HAL_OSPI_Command>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d001      	beq.n	8001b1a <QSPI_ResetMemory+0x52>
  {
    return QSPI_ERROR;
 8001b16:	2301      	movs	r3, #1
 8001b18:	e019      	b.n	8001b4e <QSPI_ResetMemory+0x86>
  }

  /* Send the reset memory command */
  sCommand.Instruction = RESET_MEMORY_CMD;
 8001b1a:	2399      	movs	r3, #153	@ 0x99
 8001b1c:	613b      	str	r3, [r7, #16]
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001b1e:	f107 0308 	add.w	r3, r7, #8
 8001b22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b26:	4619      	mov	r1, r3
 8001b28:	6878      	ldr	r0, [r7, #4]
 8001b2a:	f003 fc48 	bl	80053be <HAL_OSPI_Command>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d001      	beq.n	8001b38 <QSPI_ResetMemory+0x70>
  {
    return QSPI_ERROR;
 8001b34:	2301      	movs	r3, #1
 8001b36:	e00a      	b.n	8001b4e <QSPI_ResetMemory+0x86>
  }

  /* Configure automatic polling mode to wait the memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001b38:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001b3c:	6878      	ldr	r0, [r7, #4]
 8001b3e:	f000 f866 	bl	8001c0e <QSPI_AutoPollingMemReady>
 8001b42:	4603      	mov	r3, r0
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d001      	beq.n	8001b4c <QSPI_ResetMemory+0x84>
  {
    return QSPI_ERROR;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	e000      	b.n	8001b4e <QSPI_ResetMemory+0x86>
  }

  return QSPI_OK;
 8001b4c:	2300      	movs	r3, #0
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3758      	adds	r7, #88	@ 0x58
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}

08001b56 <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(OSPI_HandleTypeDef *hospi)
{
 8001b56:	b580      	push	{r7, lr}
 8001b58:	b09c      	sub	sp, #112	@ 0x70
 8001b5a:	af00      	add	r7, sp, #0
 8001b5c:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Enable write operations */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001b62:	2300      	movs	r3, #0
 8001b64:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Instruction        = WRITE_ENABLE_CMD;
 8001b66:	2306      	movs	r3, #6
 8001b68:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001b72:	2300      	movs	r3, #0
 8001b74:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001b76:	2300      	movs	r3, #0
 8001b78:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.DummyCycles        = 0;
 8001b82:	2300      	movs	r3, #0
 8001b84:	667b      	str	r3, [r7, #100]	@ 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001b86:	2300      	movs	r3, #0
 8001b88:	66bb      	str	r3, [r7, #104]	@ 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001b8e:	f107 0320 	add.w	r3, r7, #32
 8001b92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b96:	4619      	mov	r1, r3
 8001b98:	6878      	ldr	r0, [r7, #4]
 8001b9a:	f003 fc10 	bl	80053be <HAL_OSPI_Command>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d001      	beq.n	8001ba8 <QSPI_WriteEnable+0x52>
  {
    return QSPI_ERROR;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	e02e      	b.n	8001c06 <QSPI_WriteEnable+0xb0>
  }
  
  /* Configure automatic polling mode to wait for write enabling */  
  sConfig.Match         = MX25R6435F_SR_WEL;
 8001ba8:	2302      	movs	r3, #2
 8001baa:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WEL;
 8001bac:	2302      	movs	r3, #2
 8001bae:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 8001bb4:	2310      	movs	r3, #16
 8001bb6:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 8001bb8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001bbc:	61bb      	str	r3, [r7, #24]

  sCommand.Instruction  = READ_STATUS_REG_CMD;
 8001bbe:	2305      	movs	r3, #5
 8001bc0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.DataMode     = HAL_OSPI_DATA_1_LINE;
 8001bc2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001bc6:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.NbData       = 1;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.DataDtrMode  = HAL_OSPI_DATA_DTR_DISABLE;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	663b      	str	r3, [r7, #96]	@ 0x60

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001bd0:	f107 0320 	add.w	r3, r7, #32
 8001bd4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bd8:	4619      	mov	r1, r3
 8001bda:	6878      	ldr	r0, [r7, #4]
 8001bdc:	f003 fbef 	bl	80053be <HAL_OSPI_Command>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d001      	beq.n	8001bea <QSPI_WriteEnable+0x94>
  {
    return QSPI_ERROR;
 8001be6:	2301      	movs	r3, #1
 8001be8:	e00d      	b.n	8001c06 <QSPI_WriteEnable+0xb0>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001bea:	f107 030c 	add.w	r3, r7, #12
 8001bee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	6878      	ldr	r0, [r7, #4]
 8001bf6:	f003 fd79 	bl	80056ec <HAL_OSPI_AutoPolling>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d001      	beq.n	8001c04 <QSPI_WriteEnable+0xae>
  {
    return QSPI_ERROR;
 8001c00:	2301      	movs	r3, #1
 8001c02:	e000      	b.n	8001c06 <QSPI_WriteEnable+0xb0>
  }

  return QSPI_OK;
 8001c04:	2300      	movs	r3, #0
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	3770      	adds	r7, #112	@ 0x70
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}

08001c0e <QSPI_AutoPollingMemReady>:
  * @param  hospi   : QSPI handle
  * @param  Timeout : Timeout for auto-polling
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8001c0e:	b580      	push	{r7, lr}
 8001c10:	b09c      	sub	sp, #112	@ 0x70
 8001c12:	af00      	add	r7, sp, #0
 8001c14:	6078      	str	r0, [r7, #4]
 8001c16:	6039      	str	r1, [r7, #0]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Configure automatic polling mode to wait for memory ready */  
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8001c20:	2305      	movs	r3, #5
 8001c22:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001c24:	2301      	movs	r3, #1
 8001c26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001c30:	2300      	movs	r3, #0
 8001c32:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001c34:	2300      	movs	r3, #0
 8001c36:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8001c38:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001c3c:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.NbData             = 1;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8001c42:	2300      	movs	r3, #0
 8001c44:	663b      	str	r3, [r7, #96]	@ 0x60
  sCommand.DummyCycles        = 0;
 8001c46:	2300      	movs	r3, #0
 8001c48:	667b      	str	r3, [r7, #100]	@ 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	66bb      	str	r3, [r7, #104]	@ 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	66fb      	str	r3, [r7, #108]	@ 0x6c

  sConfig.Match         = 0;
 8001c52:	2300      	movs	r3, #0
 8001c54:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WIP;
 8001c56:	2301      	movs	r3, #1
 8001c58:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 8001c5e:	2310      	movs	r3, #16
 8001c60:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 8001c62:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001c66:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001c68:	f107 0320 	add.w	r3, r7, #32
 8001c6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c70:	4619      	mov	r1, r3
 8001c72:	6878      	ldr	r0, [r7, #4]
 8001c74:	f003 fba3 	bl	80053be <HAL_OSPI_Command>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d001      	beq.n	8001c82 <QSPI_AutoPollingMemReady+0x74>
  {
    return QSPI_ERROR;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	e00c      	b.n	8001c9c <QSPI_AutoPollingMemReady+0x8e>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, Timeout) != HAL_OK)
 8001c82:	f107 030c 	add.w	r3, r7, #12
 8001c86:	683a      	ldr	r2, [r7, #0]
 8001c88:	4619      	mov	r1, r3
 8001c8a:	6878      	ldr	r0, [r7, #4]
 8001c8c:	f003 fd2e 	bl	80056ec <HAL_OSPI_AutoPolling>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d001      	beq.n	8001c9a <QSPI_AutoPollingMemReady+0x8c>
  {
    return QSPI_ERROR;
 8001c96:	2301      	movs	r3, #1
 8001c98:	e000      	b.n	8001c9c <QSPI_AutoPollingMemReady+0x8e>
  }

  return QSPI_OK;
 8001c9a:	2300      	movs	r3, #0
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	3770      	adds	r7, #112	@ 0x70
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}

08001ca4 <QSPI_QuadMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_QUAD_ENABLE or QSPI_QUAD_DISABLE mode  
  * @retval None
  */
static uint8_t QSPI_QuadMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b098      	sub	sp, #96	@ 0x60
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
 8001cac:	460b      	mov	r3, r1
 8001cae:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg;

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8001cb8:	2305      	movs	r3, #5
 8001cba:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001cbc:	2301      	movs	r3, #1
 8001cbe:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8001cd0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001cd4:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles        = 0;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.NbData             = 1;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	65fb      	str	r3, [r7, #92]	@ 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001cea:	f107 0310 	add.w	r3, r7, #16
 8001cee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	6878      	ldr	r0, [r7, #4]
 8001cf6:	f003 fb62 	bl	80053be <HAL_OSPI_Command>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d001      	beq.n	8001d04 <QSPI_QuadMode+0x60>
  {
    return QSPI_ERROR;
 8001d00:	2301      	movs	r3, #1
 8001d02:	e077      	b.n	8001df4 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001d04:	f107 030f 	add.w	r3, r7, #15
 8001d08:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	6878      	ldr	r0, [r7, #4]
 8001d10:	f003 fc49 	bl	80055a6 <HAL_OSPI_Receive>
 8001d14:	4603      	mov	r3, r0
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d001      	beq.n	8001d1e <QSPI_QuadMode+0x7a>
  {
    return QSPI_ERROR;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	e06a      	b.n	8001df4 <QSPI_QuadMode+0x150>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 8001d1e:	6878      	ldr	r0, [r7, #4]
 8001d20:	f7ff ff19 	bl	8001b56 <QSPI_WriteEnable>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d001      	beq.n	8001d2e <QSPI_QuadMode+0x8a>
  {
    return QSPI_ERROR;
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	e062      	b.n	8001df4 <QSPI_QuadMode+0x150>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_QUAD_ENABLE)
 8001d2e:	78fb      	ldrb	r3, [r7, #3]
 8001d30:	2b01      	cmp	r3, #1
 8001d32:	d105      	bne.n	8001d40 <QSPI_QuadMode+0x9c>
  {
    SET_BIT(reg, MX25R6435F_SR_QE);
 8001d34:	7bfb      	ldrb	r3, [r7, #15]
 8001d36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001d3a:	b2db      	uxtb	r3, r3
 8001d3c:	73fb      	strb	r3, [r7, #15]
 8001d3e:	e004      	b.n	8001d4a <QSPI_QuadMode+0xa6>
  }
  else
  {
    CLEAR_BIT(reg, MX25R6435F_SR_QE);
 8001d40:	7bfb      	ldrb	r3, [r7, #15]
 8001d42:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001d46:	b2db      	uxtb	r3, r3
 8001d48:	73fb      	strb	r3, [r7, #15]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001d4e:	f107 0310 	add.w	r3, r7, #16
 8001d52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d56:	4619      	mov	r1, r3
 8001d58:	6878      	ldr	r0, [r7, #4]
 8001d5a:	f003 fb30 	bl	80053be <HAL_OSPI_Command>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d001      	beq.n	8001d68 <QSPI_QuadMode+0xc4>
  {
    return QSPI_ERROR;
 8001d64:	2301      	movs	r3, #1
 8001d66:	e045      	b.n	8001df4 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Transmit(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001d68:	f107 030f 	add.w	r3, r7, #15
 8001d6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d70:	4619      	mov	r1, r3
 8001d72:	6878      	ldr	r0, [r7, #4]
 8001d74:	f003 fba4 	bl	80054c0 <HAL_OSPI_Transmit>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d001      	beq.n	8001d82 <QSPI_QuadMode+0xde>
  {
    return QSPI_ERROR;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	e038      	b.n	8001df4 <QSPI_QuadMode+0x150>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001d82:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001d86:	6878      	ldr	r0, [r7, #4]
 8001d88:	f7ff ff41 	bl	8001c0e <QSPI_AutoPollingMemReady>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d001      	beq.n	8001d96 <QSPI_QuadMode+0xf2>
  {
    return QSPI_ERROR;
 8001d92:	2301      	movs	r3, #1
 8001d94:	e02e      	b.n	8001df4 <QSPI_QuadMode+0x150>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_STATUS_REG_CMD;
 8001d96:	2305      	movs	r3, #5
 8001d98:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001d9a:	f107 0310 	add.w	r3, r7, #16
 8001d9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001da2:	4619      	mov	r1, r3
 8001da4:	6878      	ldr	r0, [r7, #4]
 8001da6:	f003 fb0a 	bl	80053be <HAL_OSPI_Command>
 8001daa:	4603      	mov	r3, r0
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d001      	beq.n	8001db4 <QSPI_QuadMode+0x110>
  {
    return QSPI_ERROR;
 8001db0:	2301      	movs	r3, #1
 8001db2:	e01f      	b.n	8001df4 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001db4:	f107 030f 	add.w	r3, r7, #15
 8001db8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	6878      	ldr	r0, [r7, #4]
 8001dc0:	f003 fbf1 	bl	80055a6 <HAL_OSPI_Receive>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d001      	beq.n	8001dce <QSPI_QuadMode+0x12a>
  {
    return QSPI_ERROR;
 8001dca:	2301      	movs	r3, #1
 8001dcc:	e012      	b.n	8001df4 <QSPI_QuadMode+0x150>
  }
  
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 8001dce:	7bfb      	ldrb	r3, [r7, #15]
 8001dd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d102      	bne.n	8001dde <QSPI_QuadMode+0x13a>
 8001dd8:	78fb      	ldrb	r3, [r7, #3]
 8001dda:	2b01      	cmp	r3, #1
 8001ddc:	d007      	beq.n	8001dee <QSPI_QuadMode+0x14a>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 8001dde:	7bfb      	ldrb	r3, [r7, #15]
 8001de0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d004      	beq.n	8001df2 <QSPI_QuadMode+0x14e>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 8001de8:	78fb      	ldrb	r3, [r7, #3]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d101      	bne.n	8001df2 <QSPI_QuadMode+0x14e>
  {
    return QSPI_ERROR;
 8001dee:	2301      	movs	r3, #1
 8001df0:	e000      	b.n	8001df4 <QSPI_QuadMode+0x150>
  }

  return QSPI_OK;
 8001df2:	2300      	movs	r3, #0
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	3760      	adds	r7, #96	@ 0x60
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}

08001dfc <QSPI_HighPerfMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_HIGH_PERF_ENABLE or QSPI_HIGH_PERF_DISABLE high performance mode    
  * @retval None
  */
static uint8_t QSPI_HighPerfMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b098      	sub	sp, #96	@ 0x60
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
 8001e04:	460b      	mov	r3, r1
 8001e06:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg[3];

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8001e10:	2305      	movs	r3, #5
 8001e12:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001e14:	2301      	movs	r3, #1
 8001e16:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001e20:	2300      	movs	r3, #0
 8001e22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001e24:	2300      	movs	r3, #0
 8001e26:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8001e28:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001e2c:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles        = 0;
 8001e32:	2300      	movs	r3, #0
 8001e34:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.NbData             = 1;
 8001e36:	2301      	movs	r3, #1
 8001e38:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	65fb      	str	r3, [r7, #92]	@ 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001e42:	f107 0310 	add.w	r3, r7, #16
 8001e46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	6878      	ldr	r0, [r7, #4]
 8001e4e:	f003 fab6 	bl	80053be <HAL_OSPI_Command>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d001      	beq.n	8001e5c <QSPI_HighPerfMode+0x60>
  {
    return QSPI_ERROR;
 8001e58:	2301      	movs	r3, #1
 8001e5a:	e09a      	b.n	8001f92 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001e5c:	f107 030c 	add.w	r3, r7, #12
 8001e60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e64:	4619      	mov	r1, r3
 8001e66:	6878      	ldr	r0, [r7, #4]
 8001e68:	f003 fb9d 	bl	80055a6 <HAL_OSPI_Receive>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d001      	beq.n	8001e76 <QSPI_HighPerfMode+0x7a>
  {
    return QSPI_ERROR;
 8001e72:	2301      	movs	r3, #1
 8001e74:	e08d      	b.n	8001f92 <QSPI_HighPerfMode+0x196>
  }

  /* Read configuration registers */
  sCommand.Instruction = READ_CFG_REG_CMD;
 8001e76:	2315      	movs	r3, #21
 8001e78:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 8001e7a:	2302      	movs	r3, #2
 8001e7c:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001e7e:	f107 0310 	add.w	r3, r7, #16
 8001e82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e86:	4619      	mov	r1, r3
 8001e88:	6878      	ldr	r0, [r7, #4]
 8001e8a:	f003 fa98 	bl	80053be <HAL_OSPI_Command>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d001      	beq.n	8001e98 <QSPI_HighPerfMode+0x9c>
  {
    return QSPI_ERROR;
 8001e94:	2301      	movs	r3, #1
 8001e96:	e07c      	b.n	8001f92 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[1]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001e98:	f107 030c 	add.w	r3, r7, #12
 8001e9c:	3301      	adds	r3, #1
 8001e9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ea2:	4619      	mov	r1, r3
 8001ea4:	6878      	ldr	r0, [r7, #4]
 8001ea6:	f003 fb7e 	bl	80055a6 <HAL_OSPI_Receive>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d001      	beq.n	8001eb4 <QSPI_HighPerfMode+0xb8>
  {
    return QSPI_ERROR;
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	e06e      	b.n	8001f92 <QSPI_HighPerfMode+0x196>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 8001eb4:	6878      	ldr	r0, [r7, #4]
 8001eb6:	f7ff fe4e 	bl	8001b56 <QSPI_WriteEnable>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d001      	beq.n	8001ec4 <QSPI_HighPerfMode+0xc8>
  {
    return QSPI_ERROR;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	e066      	b.n	8001f92 <QSPI_HighPerfMode+0x196>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_HIGH_PERF_ENABLE)
 8001ec4:	78fb      	ldrb	r3, [r7, #3]
 8001ec6:	2b01      	cmp	r3, #1
 8001ec8:	d105      	bne.n	8001ed6 <QSPI_HighPerfMode+0xda>
  {
    SET_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 8001eca:	7bbb      	ldrb	r3, [r7, #14]
 8001ecc:	f043 0302 	orr.w	r3, r3, #2
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	73bb      	strb	r3, [r7, #14]
 8001ed4:	e004      	b.n	8001ee0 <QSPI_HighPerfMode+0xe4>
  }
  else
  {
    CLEAR_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 8001ed6:	7bbb      	ldrb	r3, [r7, #14]
 8001ed8:	f023 0302 	bic.w	r3, r3, #2
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	73bb      	strb	r3, [r7, #14]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 8001ee0:	2301      	movs	r3, #1
 8001ee2:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 3;
 8001ee4:	2303      	movs	r3, #3
 8001ee6:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001ee8:	f107 0310 	add.w	r3, r7, #16
 8001eec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	6878      	ldr	r0, [r7, #4]
 8001ef4:	f003 fa63 	bl	80053be <HAL_OSPI_Command>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d001      	beq.n	8001f02 <QSPI_HighPerfMode+0x106>
  {
    return QSPI_ERROR;
 8001efe:	2301      	movs	r3, #1
 8001f00:	e047      	b.n	8001f92 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Transmit(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001f02:	f107 030c 	add.w	r3, r7, #12
 8001f06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f0a:	4619      	mov	r1, r3
 8001f0c:	6878      	ldr	r0, [r7, #4]
 8001f0e:	f003 fad7 	bl	80054c0 <HAL_OSPI_Transmit>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d001      	beq.n	8001f1c <QSPI_HighPerfMode+0x120>
  {
    return QSPI_ERROR;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	e03a      	b.n	8001f92 <QSPI_HighPerfMode+0x196>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001f1c:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001f20:	6878      	ldr	r0, [r7, #4]
 8001f22:	f7ff fe74 	bl	8001c0e <QSPI_AutoPollingMemReady>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d001      	beq.n	8001f30 <QSPI_HighPerfMode+0x134>
  {
    return QSPI_ERROR;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	e030      	b.n	8001f92 <QSPI_HighPerfMode+0x196>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_CFG_REG_CMD;
 8001f30:	2315      	movs	r3, #21
 8001f32:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 8001f34:	2302      	movs	r3, #2
 8001f36:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001f38:	f107 0310 	add.w	r3, r7, #16
 8001f3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f40:	4619      	mov	r1, r3
 8001f42:	6878      	ldr	r0, [r7, #4]
 8001f44:	f003 fa3b 	bl	80053be <HAL_OSPI_Command>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d001      	beq.n	8001f52 <QSPI_HighPerfMode+0x156>
  {
    return QSPI_ERROR;
 8001f4e:	2301      	movs	r3, #1
 8001f50:	e01f      	b.n	8001f92 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001f52:	f107 030c 	add.w	r3, r7, #12
 8001f56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	6878      	ldr	r0, [r7, #4]
 8001f5e:	f003 fb22 	bl	80055a6 <HAL_OSPI_Receive>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d001      	beq.n	8001f6c <QSPI_HighPerfMode+0x170>
  {
    return QSPI_ERROR;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	e012      	b.n	8001f92 <QSPI_HighPerfMode+0x196>
  }
  
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 8001f6c:	7b7b      	ldrb	r3, [r7, #13]
 8001f6e:	f003 0302 	and.w	r3, r3, #2
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d102      	bne.n	8001f7c <QSPI_HighPerfMode+0x180>
 8001f76:	78fb      	ldrb	r3, [r7, #3]
 8001f78:	2b01      	cmp	r3, #1
 8001f7a:	d007      	beq.n	8001f8c <QSPI_HighPerfMode+0x190>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 8001f7c:	7b7b      	ldrb	r3, [r7, #13]
 8001f7e:	f003 0302 	and.w	r3, r3, #2
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d004      	beq.n	8001f90 <QSPI_HighPerfMode+0x194>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 8001f86:	78fb      	ldrb	r3, [r7, #3]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d101      	bne.n	8001f90 <QSPI_HighPerfMode+0x194>
  {
    return QSPI_ERROR;
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	e000      	b.n	8001f92 <QSPI_HighPerfMode+0x196>
  }

  return QSPI_OK;
 8001f90:	2300      	movs	r3, #0
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	3760      	adds	r7, #96	@ 0x60
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
	...

08001f9c <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
  uint8_t ret = TSENSOR_ERROR;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	71fb      	strb	r3, [r7, #7]

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 8001fa6:	4b09      	ldr	r3, [pc, #36]	@ (8001fcc <BSP_TSENSOR_Init+0x30>)
 8001fa8:	4a09      	ldr	r2, [pc, #36]	@ (8001fd0 <BSP_TSENSOR_Init+0x34>)
 8001faa:	601a      	str	r2, [r3, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 8001fac:	f7ff fb4c 	bl	8001648 <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 8001fb0:	4b06      	ldr	r3, [pc, #24]	@ (8001fcc <BSP_TSENSOR_Init+0x30>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	2100      	movs	r1, #0
 8001fb8:	20be      	movs	r0, #190	@ 0xbe
 8001fba:	4798      	blx	r3

  ret = TSENSOR_OK;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 8001fc0:	79fb      	ldrb	r3, [r7, #7]
}
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	3708      	adds	r7, #8
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	20000634 	.word	0x20000634
 8001fd0:	20000038 	.word	0x20000038

08001fd4 <BSP_TSENSOR_ReadTemp>:
/**
  * @brief  Read Temperature register of TS751.
  * @retval STTS751 measured temperature value.
  */
float BSP_TSENSOR_ReadTemp(void)
{ 
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	af00      	add	r7, sp, #0
  return tsensor_drv->ReadTemp(TSENSOR_I2C_ADDRESS);
 8001fd8:	4b04      	ldr	r3, [pc, #16]	@ (8001fec <BSP_TSENSOR_ReadTemp+0x18>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	68db      	ldr	r3, [r3, #12]
 8001fde:	20be      	movs	r0, #190	@ 0xbe
 8001fe0:	4798      	blx	r3
 8001fe2:	eef0 7a40 	vmov.f32	s15, s0
}
 8001fe6:	eeb0 0a67 	vmov.f32	s0, s15
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	20000634 	.word	0x20000634

08001ff0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b083      	sub	sp, #12
 8001ff4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ff6:	4b0f      	ldr	r3, [pc, #60]	@ (8002034 <HAL_MspInit+0x44>)
 8001ff8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ffa:	4a0e      	ldr	r2, [pc, #56]	@ (8002034 <HAL_MspInit+0x44>)
 8001ffc:	f043 0301 	orr.w	r3, r3, #1
 8002000:	6613      	str	r3, [r2, #96]	@ 0x60
 8002002:	4b0c      	ldr	r3, [pc, #48]	@ (8002034 <HAL_MspInit+0x44>)
 8002004:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002006:	f003 0301 	and.w	r3, r3, #1
 800200a:	607b      	str	r3, [r7, #4]
 800200c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800200e:	4b09      	ldr	r3, [pc, #36]	@ (8002034 <HAL_MspInit+0x44>)
 8002010:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002012:	4a08      	ldr	r2, [pc, #32]	@ (8002034 <HAL_MspInit+0x44>)
 8002014:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002018:	6593      	str	r3, [r2, #88]	@ 0x58
 800201a:	4b06      	ldr	r3, [pc, #24]	@ (8002034 <HAL_MspInit+0x44>)
 800201c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800201e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002022:	603b      	str	r3, [r7, #0]
 8002024:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002026:	bf00      	nop
 8002028:	370c      	adds	r7, #12
 800202a:	46bd      	mov	sp, r7
 800202c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002030:	4770      	bx	lr
 8002032:	bf00      	nop
 8002034:	40021000 	.word	0x40021000

08002038 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b08a      	sub	sp, #40	@ 0x28
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002040:	f107 0314 	add.w	r3, r7, #20
 8002044:	2200      	movs	r2, #0
 8002046:	601a      	str	r2, [r3, #0]
 8002048:	605a      	str	r2, [r3, #4]
 800204a:	609a      	str	r2, [r3, #8]
 800204c:	60da      	str	r2, [r3, #12]
 800204e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a2b      	ldr	r2, [pc, #172]	@ (8002104 <HAL_DAC_MspInit+0xcc>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d14f      	bne.n	80020fa <HAL_DAC_MspInit+0xc2>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800205a:	4b2b      	ldr	r3, [pc, #172]	@ (8002108 <HAL_DAC_MspInit+0xd0>)
 800205c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800205e:	4a2a      	ldr	r2, [pc, #168]	@ (8002108 <HAL_DAC_MspInit+0xd0>)
 8002060:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002064:	6593      	str	r3, [r2, #88]	@ 0x58
 8002066:	4b28      	ldr	r3, [pc, #160]	@ (8002108 <HAL_DAC_MspInit+0xd0>)
 8002068:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800206a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800206e:	613b      	str	r3, [r7, #16]
 8002070:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002072:	4b25      	ldr	r3, [pc, #148]	@ (8002108 <HAL_DAC_MspInit+0xd0>)
 8002074:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002076:	4a24      	ldr	r2, [pc, #144]	@ (8002108 <HAL_DAC_MspInit+0xd0>)
 8002078:	f043 0301 	orr.w	r3, r3, #1
 800207c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800207e:	4b22      	ldr	r3, [pc, #136]	@ (8002108 <HAL_DAC_MspInit+0xd0>)
 8002080:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002082:	f003 0301 	and.w	r3, r3, #1
 8002086:	60fb      	str	r3, [r7, #12]
 8002088:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800208a:	2310      	movs	r3, #16
 800208c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800208e:	2303      	movs	r3, #3
 8002090:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002092:	2300      	movs	r3, #0
 8002094:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002096:	f107 0314 	add.w	r3, r7, #20
 800209a:	4619      	mov	r1, r3
 800209c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020a0:	f001 ff92 	bl	8003fc8 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 80020a4:	4b19      	ldr	r3, [pc, #100]	@ (800210c <HAL_DAC_MspInit+0xd4>)
 80020a6:	4a1a      	ldr	r2, [pc, #104]	@ (8002110 <HAL_DAC_MspInit+0xd8>)
 80020a8:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 80020aa:	4b18      	ldr	r3, [pc, #96]	@ (800210c <HAL_DAC_MspInit+0xd4>)
 80020ac:	2206      	movs	r2, #6
 80020ae:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80020b0:	4b16      	ldr	r3, [pc, #88]	@ (800210c <HAL_DAC_MspInit+0xd4>)
 80020b2:	2210      	movs	r2, #16
 80020b4:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80020b6:	4b15      	ldr	r3, [pc, #84]	@ (800210c <HAL_DAC_MspInit+0xd4>)
 80020b8:	2200      	movs	r2, #0
 80020ba:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80020bc:	4b13      	ldr	r3, [pc, #76]	@ (800210c <HAL_DAC_MspInit+0xd4>)
 80020be:	2280      	movs	r2, #128	@ 0x80
 80020c0:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80020c2:	4b12      	ldr	r3, [pc, #72]	@ (800210c <HAL_DAC_MspInit+0xd4>)
 80020c4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80020c8:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80020ca:	4b10      	ldr	r3, [pc, #64]	@ (800210c <HAL_DAC_MspInit+0xd4>)
 80020cc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80020d0:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 80020d2:	4b0e      	ldr	r3, [pc, #56]	@ (800210c <HAL_DAC_MspInit+0xd4>)
 80020d4:	2220      	movs	r2, #32
 80020d6:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80020d8:	4b0c      	ldr	r3, [pc, #48]	@ (800210c <HAL_DAC_MspInit+0xd4>)
 80020da:	2200      	movs	r2, #0
 80020dc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80020de:	480b      	ldr	r0, [pc, #44]	@ (800210c <HAL_DAC_MspInit+0xd4>)
 80020e0:	f001 fca4 	bl	8003a2c <HAL_DMA_Init>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d001      	beq.n	80020ee <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 80020ea:	f7ff f8f9 	bl	80012e0 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	4a06      	ldr	r2, [pc, #24]	@ (800210c <HAL_DAC_MspInit+0xd4>)
 80020f2:	609a      	str	r2, [r3, #8]
 80020f4:	4a05      	ldr	r2, [pc, #20]	@ (800210c <HAL_DAC_MspInit+0xd4>)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 80020fa:	bf00      	nop
 80020fc:	3728      	adds	r7, #40	@ 0x28
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	40007400 	.word	0x40007400
 8002108:	40021000 	.word	0x40021000
 800210c:	200000dc 	.word	0x200000dc
 8002110:	40020008 	.word	0x40020008

08002114 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b0ae      	sub	sp, #184	@ 0xb8
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800211c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002120:	2200      	movs	r2, #0
 8002122:	601a      	str	r2, [r3, #0]
 8002124:	605a      	str	r2, [r3, #4]
 8002126:	609a      	str	r2, [r3, #8]
 8002128:	60da      	str	r2, [r3, #12]
 800212a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800212c:	f107 0310 	add.w	r3, r7, #16
 8002130:	2294      	movs	r2, #148	@ 0x94
 8002132:	2100      	movs	r1, #0
 8002134:	4618      	mov	r0, r3
 8002136:	f009 f9ba 	bl	800b4ae <memset>
  if(hi2c->Instance==I2C2)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a21      	ldr	r2, [pc, #132]	@ (80021c4 <HAL_I2C_MspInit+0xb0>)
 8002140:	4293      	cmp	r3, r2
 8002142:	d13b      	bne.n	80021bc <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002144:	2380      	movs	r3, #128	@ 0x80
 8002146:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8002148:	2300      	movs	r3, #0
 800214a:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800214c:	f107 0310 	add.w	r3, r7, #16
 8002150:	4618      	mov	r0, r3
 8002152:	f004 fc97 	bl	8006a84 <HAL_RCCEx_PeriphCLKConfig>
 8002156:	4603      	mov	r3, r0
 8002158:	2b00      	cmp	r3, #0
 800215a:	d001      	beq.n	8002160 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800215c:	f7ff f8c0 	bl	80012e0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002160:	4b19      	ldr	r3, [pc, #100]	@ (80021c8 <HAL_I2C_MspInit+0xb4>)
 8002162:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002164:	4a18      	ldr	r2, [pc, #96]	@ (80021c8 <HAL_I2C_MspInit+0xb4>)
 8002166:	f043 0302 	orr.w	r3, r3, #2
 800216a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800216c:	4b16      	ldr	r3, [pc, #88]	@ (80021c8 <HAL_I2C_MspInit+0xb4>)
 800216e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002170:	f003 0302 	and.w	r3, r3, #2
 8002174:	60fb      	str	r3, [r7, #12]
 8002176:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002178:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800217c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002180:	2312      	movs	r3, #18
 8002182:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002186:	2300      	movs	r3, #0
 8002188:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800218c:	2303      	movs	r3, #3
 800218e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002192:	2304      	movs	r3, #4
 8002194:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002198:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800219c:	4619      	mov	r1, r3
 800219e:	480b      	ldr	r0, [pc, #44]	@ (80021cc <HAL_I2C_MspInit+0xb8>)
 80021a0:	f001 ff12 	bl	8003fc8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80021a4:	4b08      	ldr	r3, [pc, #32]	@ (80021c8 <HAL_I2C_MspInit+0xb4>)
 80021a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021a8:	4a07      	ldr	r2, [pc, #28]	@ (80021c8 <HAL_I2C_MspInit+0xb4>)
 80021aa:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80021ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80021b0:	4b05      	ldr	r3, [pc, #20]	@ (80021c8 <HAL_I2C_MspInit+0xb4>)
 80021b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021b4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80021b8:	60bb      	str	r3, [r7, #8]
 80021ba:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 80021bc:	bf00      	nop
 80021be:	37b8      	adds	r7, #184	@ 0xb8
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	40005800 	.word	0x40005800
 80021c8:	40021000 	.word	0x40021000
 80021cc:	48000400 	.word	0x48000400

080021d0 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b082      	sub	sp, #8
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a0b      	ldr	r2, [pc, #44]	@ (800220c <HAL_I2C_MspDeInit+0x3c>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d10f      	bne.n	8002202 <HAL_I2C_MspDeInit+0x32>
  {
    /* USER CODE BEGIN I2C2_MspDeInit 0 */

    /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 80021e2:	4b0b      	ldr	r3, [pc, #44]	@ (8002210 <HAL_I2C_MspDeInit+0x40>)
 80021e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021e6:	4a0a      	ldr	r2, [pc, #40]	@ (8002210 <HAL_I2C_MspDeInit+0x40>)
 80021e8:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80021ec:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 80021ee:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80021f2:	4808      	ldr	r0, [pc, #32]	@ (8002214 <HAL_I2C_MspDeInit+0x44>)
 80021f4:	f002 f87a 	bl	80042ec <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 80021f8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80021fc:	4805      	ldr	r0, [pc, #20]	@ (8002214 <HAL_I2C_MspDeInit+0x44>)
 80021fe:	f002 f875 	bl	80042ec <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C2_MspDeInit 1 */

    /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8002202:	bf00      	nop
 8002204:	3708      	adds	r7, #8
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	40005800 	.word	0x40005800
 8002210:	40021000 	.word	0x40021000
 8002214:	48000400 	.word	0x48000400

08002218 <HAL_OSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hospi: OSPI handle pointer
  * @retval None
  */
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b0aa      	sub	sp, #168	@ 0xa8
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002220:	f107 0314 	add.w	r3, r7, #20
 8002224:	2294      	movs	r2, #148	@ 0x94
 8002226:	2100      	movs	r1, #0
 8002228:	4618      	mov	r0, r3
 800222a:	f009 f940 	bl	800b4ae <memset>
  if(hospi->Instance==OCTOSPI1)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a17      	ldr	r2, [pc, #92]	@ (8002290 <HAL_OSPI_MspInit+0x78>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d127      	bne.n	8002288 <HAL_OSPI_MspInit+0x70>

    /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8002238:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800223c:	617b      	str	r3, [r7, #20]
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 800223e:	2300      	movs	r3, #0
 8002240:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002244:	f107 0314 	add.w	r3, r7, #20
 8002248:	4618      	mov	r0, r3
 800224a:	f004 fc1b 	bl	8006a84 <HAL_RCCEx_PeriphCLKConfig>
 800224e:	4603      	mov	r3, r0
 8002250:	2b00      	cmp	r3, #0
 8002252:	d001      	beq.n	8002258 <HAL_OSPI_MspInit+0x40>
    {
      Error_Handler();
 8002254:	f7ff f844 	bl	80012e0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
 8002258:	4b0e      	ldr	r3, [pc, #56]	@ (8002294 <HAL_OSPI_MspInit+0x7c>)
 800225a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800225c:	4a0d      	ldr	r2, [pc, #52]	@ (8002294 <HAL_OSPI_MspInit+0x7c>)
 800225e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002262:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002264:	4b0b      	ldr	r3, [pc, #44]	@ (8002294 <HAL_OSPI_MspInit+0x7c>)
 8002266:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002268:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800226c:	613b      	str	r3, [r7, #16]
 800226e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 8002270:	4b08      	ldr	r3, [pc, #32]	@ (8002294 <HAL_OSPI_MspInit+0x7c>)
 8002272:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002274:	4a07      	ldr	r2, [pc, #28]	@ (8002294 <HAL_OSPI_MspInit+0x7c>)
 8002276:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800227a:	6513      	str	r3, [r2, #80]	@ 0x50
 800227c:	4b05      	ldr	r3, [pc, #20]	@ (8002294 <HAL_OSPI_MspInit+0x7c>)
 800227e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002280:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002284:	60fb      	str	r3, [r7, #12]
 8002286:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END OCTOSPI1_MspInit 1 */

  }

}
 8002288:	bf00      	nop
 800228a:	37a8      	adds	r7, #168	@ 0xa8
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}
 8002290:	a0001000 	.word	0xa0001000
 8002294:	40021000 	.word	0x40021000

08002298 <HAL_OSPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hospi: OSPI handle pointer
  * @retval None
  */
void HAL_OSPI_MspDeInit(OSPI_HandleTypeDef* hospi)
{
 8002298:	b480      	push	{r7}
 800229a:	b083      	sub	sp, #12
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  if(hospi->Instance==OCTOSPI1)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a0a      	ldr	r2, [pc, #40]	@ (80022d0 <HAL_OSPI_MspDeInit+0x38>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d10b      	bne.n	80022c2 <HAL_OSPI_MspDeInit+0x2a>
  {
    /* USER CODE BEGIN OCTOSPI1_MspDeInit 0 */

    /* USER CODE END OCTOSPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_OSPIM_CLK_DISABLE();
 80022aa:	4b0a      	ldr	r3, [pc, #40]	@ (80022d4 <HAL_OSPI_MspDeInit+0x3c>)
 80022ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022ae:	4a09      	ldr	r2, [pc, #36]	@ (80022d4 <HAL_OSPI_MspDeInit+0x3c>)
 80022b0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80022b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
    __HAL_RCC_OSPI1_CLK_DISABLE();
 80022b6:	4b07      	ldr	r3, [pc, #28]	@ (80022d4 <HAL_OSPI_MspDeInit+0x3c>)
 80022b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80022ba:	4a06      	ldr	r2, [pc, #24]	@ (80022d4 <HAL_OSPI_MspDeInit+0x3c>)
 80022bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80022c0:	6513      	str	r3, [r2, #80]	@ 0x50
    /* USER CODE BEGIN OCTOSPI1_MspDeInit 1 */

    /* USER CODE END OCTOSPI1_MspDeInit 1 */
  }

}
 80022c2:	bf00      	nop
 80022c4:	370c      	adds	r7, #12
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr
 80022ce:	bf00      	nop
 80022d0:	a0001000 	.word	0xa0001000
 80022d4:	40021000 	.word	0x40021000

080022d8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b08a      	sub	sp, #40	@ 0x28
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022e0:	f107 0314 	add.w	r3, r7, #20
 80022e4:	2200      	movs	r2, #0
 80022e6:	601a      	str	r2, [r3, #0]
 80022e8:	605a      	str	r2, [r3, #4]
 80022ea:	609a      	str	r2, [r3, #8]
 80022ec:	60da      	str	r2, [r3, #12]
 80022ee:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4a17      	ldr	r2, [pc, #92]	@ (8002354 <HAL_SPI_MspInit+0x7c>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d128      	bne.n	800234c <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80022fa:	4b17      	ldr	r3, [pc, #92]	@ (8002358 <HAL_SPI_MspInit+0x80>)
 80022fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022fe:	4a16      	ldr	r2, [pc, #88]	@ (8002358 <HAL_SPI_MspInit+0x80>)
 8002300:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002304:	6593      	str	r3, [r2, #88]	@ 0x58
 8002306:	4b14      	ldr	r3, [pc, #80]	@ (8002358 <HAL_SPI_MspInit+0x80>)
 8002308:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800230a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800230e:	613b      	str	r3, [r7, #16]
 8002310:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002312:	4b11      	ldr	r3, [pc, #68]	@ (8002358 <HAL_SPI_MspInit+0x80>)
 8002314:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002316:	4a10      	ldr	r2, [pc, #64]	@ (8002358 <HAL_SPI_MspInit+0x80>)
 8002318:	f043 0304 	orr.w	r3, r3, #4
 800231c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800231e:	4b0e      	ldr	r3, [pc, #56]	@ (8002358 <HAL_SPI_MspInit+0x80>)
 8002320:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002322:	f003 0304 	and.w	r3, r3, #4
 8002326:	60fb      	str	r3, [r7, #12]
 8002328:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800232a:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800232e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002330:	2302      	movs	r3, #2
 8002332:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002334:	2300      	movs	r3, #0
 8002336:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002338:	2303      	movs	r3, #3
 800233a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800233c:	2306      	movs	r3, #6
 800233e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002340:	f107 0314 	add.w	r3, r7, #20
 8002344:	4619      	mov	r1, r3
 8002346:	4805      	ldr	r0, [pc, #20]	@ (800235c <HAL_SPI_MspInit+0x84>)
 8002348:	f001 fe3e 	bl	8003fc8 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 800234c:	bf00      	nop
 800234e:	3728      	adds	r7, #40	@ 0x28
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}
 8002354:	40003c00 	.word	0x40003c00
 8002358:	40021000 	.word	0x40021000
 800235c:	48000800 	.word	0x48000800

08002360 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b08c      	sub	sp, #48	@ 0x30
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002368:	f107 031c 	add.w	r3, r7, #28
 800236c:	2200      	movs	r2, #0
 800236e:	601a      	str	r2, [r3, #0]
 8002370:	605a      	str	r2, [r3, #4]
 8002372:	609a      	str	r2, [r3, #8]
 8002374:	60da      	str	r2, [r3, #12]
 8002376:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002380:	d132      	bne.n	80023e8 <HAL_TIM_Base_MspInit+0x88>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002382:	4b31      	ldr	r3, [pc, #196]	@ (8002448 <HAL_TIM_Base_MspInit+0xe8>)
 8002384:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002386:	4a30      	ldr	r2, [pc, #192]	@ (8002448 <HAL_TIM_Base_MspInit+0xe8>)
 8002388:	f043 0301 	orr.w	r3, r3, #1
 800238c:	6593      	str	r3, [r2, #88]	@ 0x58
 800238e:	4b2e      	ldr	r3, [pc, #184]	@ (8002448 <HAL_TIM_Base_MspInit+0xe8>)
 8002390:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002392:	f003 0301 	and.w	r3, r3, #1
 8002396:	61bb      	str	r3, [r7, #24]
 8002398:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800239a:	4b2b      	ldr	r3, [pc, #172]	@ (8002448 <HAL_TIM_Base_MspInit+0xe8>)
 800239c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800239e:	4a2a      	ldr	r2, [pc, #168]	@ (8002448 <HAL_TIM_Base_MspInit+0xe8>)
 80023a0:	f043 0301 	orr.w	r3, r3, #1
 80023a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023a6:	4b28      	ldr	r3, [pc, #160]	@ (8002448 <HAL_TIM_Base_MspInit+0xe8>)
 80023a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023aa:	f003 0301 	and.w	r3, r3, #1
 80023ae:	617b      	str	r3, [r7, #20]
 80023b0:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA15 (JTDI)     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80023b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80023b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023b8:	2302      	movs	r3, #2
 80023ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023bc:	2300      	movs	r3, #0
 80023be:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023c0:	2300      	movs	r3, #0
 80023c2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80023c4:	2301      	movs	r3, #1
 80023c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023c8:	f107 031c 	add.w	r3, r7, #28
 80023cc:	4619      	mov	r1, r3
 80023ce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80023d2:	f001 fdf9 	bl	8003fc8 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80023d6:	2200      	movs	r2, #0
 80023d8:	2100      	movs	r1, #0
 80023da:	201c      	movs	r0, #28
 80023dc:	f000 ffc7 	bl	800336e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80023e0:	201c      	movs	r0, #28
 80023e2:	f000 ffe0 	bl	80033a6 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 80023e6:	e02a      	b.n	800243e <HAL_TIM_Base_MspInit+0xde>
  else if(htim_base->Instance==TIM3)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a17      	ldr	r2, [pc, #92]	@ (800244c <HAL_TIM_Base_MspInit+0xec>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d10c      	bne.n	800240c <HAL_TIM_Base_MspInit+0xac>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80023f2:	4b15      	ldr	r3, [pc, #84]	@ (8002448 <HAL_TIM_Base_MspInit+0xe8>)
 80023f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023f6:	4a14      	ldr	r2, [pc, #80]	@ (8002448 <HAL_TIM_Base_MspInit+0xe8>)
 80023f8:	f043 0302 	orr.w	r3, r3, #2
 80023fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80023fe:	4b12      	ldr	r3, [pc, #72]	@ (8002448 <HAL_TIM_Base_MspInit+0xe8>)
 8002400:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002402:	f003 0302 	and.w	r3, r3, #2
 8002406:	613b      	str	r3, [r7, #16]
 8002408:	693b      	ldr	r3, [r7, #16]
}
 800240a:	e018      	b.n	800243e <HAL_TIM_Base_MspInit+0xde>
  else if(htim_base->Instance==TIM4)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a0f      	ldr	r2, [pc, #60]	@ (8002450 <HAL_TIM_Base_MspInit+0xf0>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d113      	bne.n	800243e <HAL_TIM_Base_MspInit+0xde>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002416:	4b0c      	ldr	r3, [pc, #48]	@ (8002448 <HAL_TIM_Base_MspInit+0xe8>)
 8002418:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800241a:	4a0b      	ldr	r2, [pc, #44]	@ (8002448 <HAL_TIM_Base_MspInit+0xe8>)
 800241c:	f043 0304 	orr.w	r3, r3, #4
 8002420:	6593      	str	r3, [r2, #88]	@ 0x58
 8002422:	4b09      	ldr	r3, [pc, #36]	@ (8002448 <HAL_TIM_Base_MspInit+0xe8>)
 8002424:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002426:	f003 0304 	and.w	r3, r3, #4
 800242a:	60fb      	str	r3, [r7, #12]
 800242c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800242e:	2200      	movs	r2, #0
 8002430:	2100      	movs	r1, #0
 8002432:	201e      	movs	r0, #30
 8002434:	f000 ff9b 	bl	800336e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002438:	201e      	movs	r0, #30
 800243a:	f000 ffb4 	bl	80033a6 <HAL_NVIC_EnableIRQ>
}
 800243e:	bf00      	nop
 8002440:	3730      	adds	r7, #48	@ 0x30
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	40021000 	.word	0x40021000
 800244c:	40000400 	.word	0x40000400
 8002450:	40000800 	.word	0x40000800

08002454 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b088      	sub	sp, #32
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800245c:	f107 030c 	add.w	r3, r7, #12
 8002460:	2200      	movs	r2, #0
 8002462:	601a      	str	r2, [r3, #0]
 8002464:	605a      	str	r2, [r3, #4]
 8002466:	609a      	str	r2, [r3, #8]
 8002468:	60da      	str	r2, [r3, #12]
 800246a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4a11      	ldr	r2, [pc, #68]	@ (80024b8 <HAL_TIM_MspPostInit+0x64>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d11b      	bne.n	80024ae <HAL_TIM_MspPostInit+0x5a>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002476:	4b11      	ldr	r3, [pc, #68]	@ (80024bc <HAL_TIM_MspPostInit+0x68>)
 8002478:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800247a:	4a10      	ldr	r2, [pc, #64]	@ (80024bc <HAL_TIM_MspPostInit+0x68>)
 800247c:	f043 0302 	orr.w	r3, r3, #2
 8002480:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002482:	4b0e      	ldr	r3, [pc, #56]	@ (80024bc <HAL_TIM_MspPostInit+0x68>)
 8002484:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002486:	f003 0302 	and.w	r3, r3, #2
 800248a:	60bb      	str	r3, [r7, #8]
 800248c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800248e:	2301      	movs	r3, #1
 8002490:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002492:	2302      	movs	r3, #2
 8002494:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002496:	2300      	movs	r3, #0
 8002498:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800249a:	2300      	movs	r3, #0
 800249c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800249e:	2302      	movs	r3, #2
 80024a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024a2:	f107 030c 	add.w	r3, r7, #12
 80024a6:	4619      	mov	r1, r3
 80024a8:	4805      	ldr	r0, [pc, #20]	@ (80024c0 <HAL_TIM_MspPostInit+0x6c>)
 80024aa:	f001 fd8d 	bl	8003fc8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80024ae:	bf00      	nop
 80024b0:	3720      	adds	r7, #32
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	40000400 	.word	0x40000400
 80024bc:	40021000 	.word	0x40021000
 80024c0:	48000400 	.word	0x48000400

080024c4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b0ae      	sub	sp, #184	@ 0xb8
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024cc:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80024d0:	2200      	movs	r2, #0
 80024d2:	601a      	str	r2, [r3, #0]
 80024d4:	605a      	str	r2, [r3, #4]
 80024d6:	609a      	str	r2, [r3, #8]
 80024d8:	60da      	str	r2, [r3, #12]
 80024da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80024dc:	f107 0310 	add.w	r3, r7, #16
 80024e0:	2294      	movs	r2, #148	@ 0x94
 80024e2:	2100      	movs	r1, #0
 80024e4:	4618      	mov	r0, r3
 80024e6:	f008 ffe2 	bl	800b4ae <memset>
  if(huart->Instance==USART1)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4a21      	ldr	r2, [pc, #132]	@ (8002574 <HAL_UART_MspInit+0xb0>)
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d13a      	bne.n	800256a <HAL_UART_MspInit+0xa6>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80024f4:	2301      	movs	r3, #1
 80024f6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80024f8:	2300      	movs	r3, #0
 80024fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80024fc:	f107 0310 	add.w	r3, r7, #16
 8002500:	4618      	mov	r0, r3
 8002502:	f004 fabf 	bl	8006a84 <HAL_RCCEx_PeriphCLKConfig>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d001      	beq.n	8002510 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800250c:	f7fe fee8 	bl	80012e0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002510:	4b19      	ldr	r3, [pc, #100]	@ (8002578 <HAL_UART_MspInit+0xb4>)
 8002512:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002514:	4a18      	ldr	r2, [pc, #96]	@ (8002578 <HAL_UART_MspInit+0xb4>)
 8002516:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800251a:	6613      	str	r3, [r2, #96]	@ 0x60
 800251c:	4b16      	ldr	r3, [pc, #88]	@ (8002578 <HAL_UART_MspInit+0xb4>)
 800251e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002520:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002524:	60fb      	str	r3, [r7, #12]
 8002526:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002528:	4b13      	ldr	r3, [pc, #76]	@ (8002578 <HAL_UART_MspInit+0xb4>)
 800252a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800252c:	4a12      	ldr	r2, [pc, #72]	@ (8002578 <HAL_UART_MspInit+0xb4>)
 800252e:	f043 0302 	orr.w	r3, r3, #2
 8002532:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002534:	4b10      	ldr	r3, [pc, #64]	@ (8002578 <HAL_UART_MspInit+0xb4>)
 8002536:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002538:	f003 0302 	and.w	r3, r3, #2
 800253c:	60bb      	str	r3, [r7, #8]
 800253e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002540:	23c0      	movs	r3, #192	@ 0xc0
 8002542:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002546:	2302      	movs	r3, #2
 8002548:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800254c:	2300      	movs	r3, #0
 800254e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002552:	2303      	movs	r3, #3
 8002554:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002558:	2307      	movs	r3, #7
 800255a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800255e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002562:	4619      	mov	r1, r3
 8002564:	4805      	ldr	r0, [pc, #20]	@ (800257c <HAL_UART_MspInit+0xb8>)
 8002566:	f001 fd2f 	bl	8003fc8 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800256a:	bf00      	nop
 800256c:	37b8      	adds	r7, #184	@ 0xb8
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}
 8002572:	bf00      	nop
 8002574:	40013800 	.word	0x40013800
 8002578:	40021000 	.word	0x40021000
 800257c:	48000400 	.word	0x48000400

08002580 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002580:	b480      	push	{r7}
 8002582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002584:	bf00      	nop
 8002586:	e7fd      	b.n	8002584 <NMI_Handler+0x4>

08002588 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002588:	b480      	push	{r7}
 800258a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800258c:	bf00      	nop
 800258e:	e7fd      	b.n	800258c <HardFault_Handler+0x4>

08002590 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002590:	b480      	push	{r7}
 8002592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002594:	bf00      	nop
 8002596:	e7fd      	b.n	8002594 <MemManage_Handler+0x4>

08002598 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002598:	b480      	push	{r7}
 800259a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800259c:	bf00      	nop
 800259e:	e7fd      	b.n	800259c <BusFault_Handler+0x4>

080025a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025a4:	bf00      	nop
 80025a6:	e7fd      	b.n	80025a4 <UsageFault_Handler+0x4>

080025a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80025ac:	bf00      	nop
 80025ae:	46bd      	mov	sp, r7
 80025b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b4:	4770      	bx	lr

080025b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025b6:	b480      	push	{r7}
 80025b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025ba:	bf00      	nop
 80025bc:	46bd      	mov	sp, r7
 80025be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c2:	4770      	bx	lr

080025c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80025c4:	b480      	push	{r7}
 80025c6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025c8:	bf00      	nop
 80025ca:	46bd      	mov	sp, r7
 80025cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d0:	4770      	bx	lr

080025d2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025d2:	b580      	push	{r7, lr}
 80025d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025d6:	f000 fdab 	bl	8003130 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025da:	bf00      	nop
 80025dc:	bd80      	pop	{r7, pc}

080025de <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80025de:	b580      	push	{r7, lr}
 80025e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(WIFI_CMD_DATA_READY_Pin);
 80025e2:	2002      	movs	r0, #2
 80025e4:	f001 ffa4 	bl	8004530 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80025e8:	bf00      	nop
 80025ea:	bd80      	pop	{r7, pc}

080025ec <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 80025f0:	4802      	ldr	r0, [pc, #8]	@ (80025fc <DMA1_Channel1_IRQHandler+0x10>)
 80025f2:	f001 fb9a 	bl	8003d2a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80025f6:	bf00      	nop
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	200000dc 	.word	0x200000dc

08002600 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002604:	4802      	ldr	r0, [pc, #8]	@ (8002610 <TIM2_IRQHandler+0x10>)
 8002606:	f006 fb51 	bl	8008cac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800260a:	bf00      	nop
 800260c:	bd80      	pop	{r7, pc}
 800260e:	bf00      	nop
 8002610:	20000244 	.word	0x20000244

08002614 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002618:	4802      	ldr	r0, [pc, #8]	@ (8002624 <TIM4_IRQHandler+0x10>)
 800261a:	f006 fb47 	bl	8008cac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800261e:	bf00      	nop
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	200002dc 	.word	0x200002dc

08002628 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b086      	sub	sp, #24
 800262c:	af00      	add	r7, sp, #0
 800262e:	60f8      	str	r0, [r7, #12]
 8002630:	60b9      	str	r1, [r7, #8]
 8002632:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002634:	2300      	movs	r3, #0
 8002636:	617b      	str	r3, [r7, #20]
 8002638:	e00a      	b.n	8002650 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800263a:	f7fe f811 	bl	8000660 <__io_getchar>
 800263e:	4601      	mov	r1, r0
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	1c5a      	adds	r2, r3, #1
 8002644:	60ba      	str	r2, [r7, #8]
 8002646:	b2ca      	uxtb	r2, r1
 8002648:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	3301      	adds	r3, #1
 800264e:	617b      	str	r3, [r7, #20]
 8002650:	697a      	ldr	r2, [r7, #20]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	429a      	cmp	r2, r3
 8002656:	dbf0      	blt.n	800263a <_read+0x12>
  }

  return len;
 8002658:	687b      	ldr	r3, [r7, #4]
}
 800265a:	4618      	mov	r0, r3
 800265c:	3718      	adds	r7, #24
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}

08002662 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002662:	b580      	push	{r7, lr}
 8002664:	b086      	sub	sp, #24
 8002666:	af00      	add	r7, sp, #0
 8002668:	60f8      	str	r0, [r7, #12]
 800266a:	60b9      	str	r1, [r7, #8]
 800266c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800266e:	2300      	movs	r3, #0
 8002670:	617b      	str	r3, [r7, #20]
 8002672:	e009      	b.n	8002688 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	1c5a      	adds	r2, r3, #1
 8002678:	60ba      	str	r2, [r7, #8]
 800267a:	781b      	ldrb	r3, [r3, #0]
 800267c:	4618      	mov	r0, r3
 800267e:	f7fd ffe1 	bl	8000644 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	3301      	adds	r3, #1
 8002686:	617b      	str	r3, [r7, #20]
 8002688:	697a      	ldr	r2, [r7, #20]
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	429a      	cmp	r2, r3
 800268e:	dbf1      	blt.n	8002674 <_write+0x12>
  }
  return len;
 8002690:	687b      	ldr	r3, [r7, #4]
}
 8002692:	4618      	mov	r0, r3
 8002694:	3718      	adds	r7, #24
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}

0800269a <_close>:

int _close(int file)
{
 800269a:	b480      	push	{r7}
 800269c:	b083      	sub	sp, #12
 800269e:	af00      	add	r7, sp, #0
 80026a0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80026a2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	370c      	adds	r7, #12
 80026aa:	46bd      	mov	sp, r7
 80026ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b0:	4770      	bx	lr

080026b2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80026b2:	b480      	push	{r7}
 80026b4:	b083      	sub	sp, #12
 80026b6:	af00      	add	r7, sp, #0
 80026b8:	6078      	str	r0, [r7, #4]
 80026ba:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80026c2:	605a      	str	r2, [r3, #4]
  return 0;
 80026c4:	2300      	movs	r3, #0
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	370c      	adds	r7, #12
 80026ca:	46bd      	mov	sp, r7
 80026cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d0:	4770      	bx	lr

080026d2 <_isatty>:

int _isatty(int file)
{
 80026d2:	b480      	push	{r7}
 80026d4:	b083      	sub	sp, #12
 80026d6:	af00      	add	r7, sp, #0
 80026d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80026da:	2301      	movs	r3, #1
}
 80026dc:	4618      	mov	r0, r3
 80026de:	370c      	adds	r7, #12
 80026e0:	46bd      	mov	sp, r7
 80026e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e6:	4770      	bx	lr

080026e8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b085      	sub	sp, #20
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	60f8      	str	r0, [r7, #12]
 80026f0:	60b9      	str	r1, [r7, #8]
 80026f2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80026f4:	2300      	movs	r3, #0
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	3714      	adds	r7, #20
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr
	...

08002704 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b086      	sub	sp, #24
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800270c:	4a14      	ldr	r2, [pc, #80]	@ (8002760 <_sbrk+0x5c>)
 800270e:	4b15      	ldr	r3, [pc, #84]	@ (8002764 <_sbrk+0x60>)
 8002710:	1ad3      	subs	r3, r2, r3
 8002712:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002714:	697b      	ldr	r3, [r7, #20]
 8002716:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002718:	4b13      	ldr	r3, [pc, #76]	@ (8002768 <_sbrk+0x64>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d102      	bne.n	8002726 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002720:	4b11      	ldr	r3, [pc, #68]	@ (8002768 <_sbrk+0x64>)
 8002722:	4a12      	ldr	r2, [pc, #72]	@ (800276c <_sbrk+0x68>)
 8002724:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002726:	4b10      	ldr	r3, [pc, #64]	@ (8002768 <_sbrk+0x64>)
 8002728:	681a      	ldr	r2, [r3, #0]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	4413      	add	r3, r2
 800272e:	693a      	ldr	r2, [r7, #16]
 8002730:	429a      	cmp	r2, r3
 8002732:	d207      	bcs.n	8002744 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002734:	f008 ff3c 	bl	800b5b0 <__errno>
 8002738:	4603      	mov	r3, r0
 800273a:	220c      	movs	r2, #12
 800273c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800273e:	f04f 33ff 	mov.w	r3, #4294967295
 8002742:	e009      	b.n	8002758 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002744:	4b08      	ldr	r3, [pc, #32]	@ (8002768 <_sbrk+0x64>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800274a:	4b07      	ldr	r3, [pc, #28]	@ (8002768 <_sbrk+0x64>)
 800274c:	681a      	ldr	r2, [r3, #0]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	4413      	add	r3, r2
 8002752:	4a05      	ldr	r2, [pc, #20]	@ (8002768 <_sbrk+0x64>)
 8002754:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002756:	68fb      	ldr	r3, [r7, #12]
}
 8002758:	4618      	mov	r0, r3
 800275a:	3718      	adds	r7, #24
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}
 8002760:	200a0000 	.word	0x200a0000
 8002764:	00000400 	.word	0x00000400
 8002768:	20000638 	.word	0x20000638
 800276c:	20000f90 	.word	0x20000f90

08002770 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002770:	b480      	push	{r7}
 8002772:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002774:	4b06      	ldr	r3, [pc, #24]	@ (8002790 <SystemInit+0x20>)
 8002776:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800277a:	4a05      	ldr	r2, [pc, #20]	@ (8002790 <SystemInit+0x20>)
 800277c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002780:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002784:	bf00      	nop
 8002786:	46bd      	mov	sp, r7
 8002788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278c:	4770      	bx	lr
 800278e:	bf00      	nop
 8002790:	e000ed00 	.word	0xe000ed00

08002794 <WIFI_SPI_Receive>:
  * @param  buffer: A char buffer, where the received data will be saved in.
  * @param  size: Buffer size
  * @retval WIFI_StatusTypeDef
  */

WIFI_StatusTypeDef WIFI_SPI_Receive(WIFI_HandleTypeDef* hwifi, char* buffer, uint16_t size){
 8002794:	b580      	push	{r7, lr}
 8002796:	b086      	sub	sp, #24
 8002798:	af00      	add	r7, sp, #0
 800279a:	60f8      	str	r0, [r7, #12]
 800279c:	60b9      	str	r1, [r7, #8]
 800279e:	4613      	mov	r3, r2
 80027a0:	80fb      	strh	r3, [r7, #6]

	uint16_t cnt = 0;
 80027a2:	2300      	movs	r3, #0
 80027a4:	82fb      	strh	r3, [r7, #22]
	memset(buffer, '\0', size); // Erase buffer
 80027a6:	88fb      	ldrh	r3, [r7, #6]
 80027a8:	461a      	mov	r2, r3
 80027aa:	2100      	movs	r1, #0
 80027ac:	68b8      	ldr	r0, [r7, #8]
 80027ae:	f008 fe7e 	bl	800b4ae <memset>

	while (WIFI_IS_CMDDATA_READY())
 80027b2:	e015      	b.n	80027e0 <WIFI_SPI_Receive+0x4c>
	{
		// Fill buffer as long there is still space
		if ( (cnt > (size - 2)) || (HAL_SPI_Receive(hwifi->handle , (uint8_t*) buffer + cnt, 1, WIFI_TIMEOUT) != HAL_OK) )
 80027b4:	88fb      	ldrh	r3, [r7, #6]
 80027b6:	1e5a      	subs	r2, r3, #1
 80027b8:	8afb      	ldrh	r3, [r7, #22]
 80027ba:	429a      	cmp	r2, r3
 80027bc:	dd0b      	ble.n	80027d6 <WIFI_SPI_Receive+0x42>
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	6818      	ldr	r0, [r3, #0]
 80027c2:	8afb      	ldrh	r3, [r7, #22]
 80027c4:	68ba      	ldr	r2, [r7, #8]
 80027c6:	18d1      	adds	r1, r2, r3
 80027c8:	2303      	movs	r3, #3
 80027ca:	2201      	movs	r2, #1
 80027cc:	f005 f88b 	bl	80078e6 <HAL_SPI_Receive>
 80027d0:	4603      	mov	r3, r0
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d001      	beq.n	80027da <WIFI_SPI_Receive+0x46>
		  {
			Error_Handler();
 80027d6:	f7fe fd83 	bl	80012e0 <Error_Handler>
		  }
		cnt+=2;
 80027da:	8afb      	ldrh	r3, [r7, #22]
 80027dc:	3302      	adds	r3, #2
 80027de:	82fb      	strh	r3, [r7, #22]
	while (WIFI_IS_CMDDATA_READY())
 80027e0:	2102      	movs	r1, #2
 80027e2:	4808      	ldr	r0, [pc, #32]	@ (8002804 <WIFI_SPI_Receive+0x70>)
 80027e4:	f001 fe74 	bl	80044d0 <HAL_GPIO_ReadPin>
 80027e8:	4603      	mov	r3, r0
 80027ea:	2b01      	cmp	r3, #1
 80027ec:	d0e2      	beq.n	80027b4 <WIFI_SPI_Receive+0x20>
	}

	// Trim padding chars from data
	trimstr(buffer, size, (char) WIFI_RX_PADDING);
 80027ee:	88fb      	ldrh	r3, [r7, #6]
 80027f0:	2215      	movs	r2, #21
 80027f2:	4619      	mov	r1, r3
 80027f4:	68b8      	ldr	r0, [r7, #8]
 80027f6:	f000 fb07 	bl	8002e08 <trimstr>

	return WIFI_OK;
 80027fa:	2300      	movs	r3, #0
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	3718      	adds	r7, #24
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}
 8002804:	48001000 	.word	0x48001000

08002808 <WIFI_SPI_Transmit>:
  * @param  buffer: A char buffer, where the data to be sent is saved in.
  * @param  size: Buffer size (including \0, so it is compatible with sizeof())
  * @retval WIFI_StatusTypeDef
  */

WIFI_StatusTypeDef WIFI_SPI_Transmit(WIFI_HandleTypeDef* hwifi, char* buffer, uint16_t size){
 8002808:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800280c:	b087      	sub	sp, #28
 800280e:	af00      	add	r7, sp, #0
 8002810:	60f8      	str	r0, [r7, #12]
 8002812:	60b9      	str	r1, [r7, #8]
 8002814:	4613      	mov	r3, r2
 8002816:	80fb      	strh	r3, [r7, #6]
 8002818:	466b      	mov	r3, sp
 800281a:	461e      	mov	r6, r3

	char bTx[(size/2)*2 + 1]; // Make a buffer that has an even amount of bytes (even is meant for the chars excluding \0)
 800281c:	88fb      	ldrh	r3, [r7, #6]
 800281e:	085b      	lsrs	r3, r3, #1
 8002820:	b29b      	uxth	r3, r3
 8002822:	005b      	lsls	r3, r3, #1
 8002824:	1c59      	adds	r1, r3, #1
 8002826:	1e4b      	subs	r3, r1, #1
 8002828:	617b      	str	r3, [r7, #20]
 800282a:	460a      	mov	r2, r1
 800282c:	2300      	movs	r3, #0
 800282e:	4690      	mov	r8, r2
 8002830:	4699      	mov	r9, r3
 8002832:	f04f 0200 	mov.w	r2, #0
 8002836:	f04f 0300 	mov.w	r3, #0
 800283a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800283e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002842:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002846:	460a      	mov	r2, r1
 8002848:	2300      	movs	r3, #0
 800284a:	4614      	mov	r4, r2
 800284c:	461d      	mov	r5, r3
 800284e:	f04f 0200 	mov.w	r2, #0
 8002852:	f04f 0300 	mov.w	r3, #0
 8002856:	00eb      	lsls	r3, r5, #3
 8002858:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800285c:	00e2      	lsls	r2, r4, #3
 800285e:	460b      	mov	r3, r1
 8002860:	3307      	adds	r3, #7
 8002862:	08db      	lsrs	r3, r3, #3
 8002864:	00db      	lsls	r3, r3, #3
 8002866:	ebad 0d03 	sub.w	sp, sp, r3
 800286a:	466b      	mov	r3, sp
 800286c:	3300      	adds	r3, #0
 800286e:	613b      	str	r3, [r7, #16]
	snprintf( bTx, size, buffer ); // Copy buffer in bTx
 8002870:	88fb      	ldrh	r3, [r7, #6]
 8002872:	68ba      	ldr	r2, [r7, #8]
 8002874:	4619      	mov	r1, r3
 8002876:	6938      	ldr	r0, [r7, #16]
 8002878:	f008 fd7e 	bl	800b378 <sniprintf>

	if ( !(size % 2) ) strcat(bTx, (char) WIFI_TX_PADDING); // If buffer had an odd amount of bytes, append a filler char to bTx
 800287c:	88fb      	ldrh	r3, [r7, #6]
 800287e:	f003 0301 	and.w	r3, r3, #1
 8002882:	b29b      	uxth	r3, r3
 8002884:	2b00      	cmp	r3, #0
 8002886:	d103      	bne.n	8002890 <WIFI_SPI_Transmit+0x88>
 8002888:	210a      	movs	r1, #10
 800288a:	6938      	ldr	r0, [r7, #16]
 800288c:	f008 fe17 	bl	800b4be <strcat>

	if (HAL_SPI_Transmit(hwifi->handle, (uint8_t*)bTx, size/2, WIFI_TIMEOUT) != HAL_OK) // size must be halved since 16bits are sent via SPI
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	6818      	ldr	r0, [r3, #0]
 8002894:	88fb      	ldrh	r3, [r7, #6]
 8002896:	085b      	lsrs	r3, r3, #1
 8002898:	b29a      	uxth	r2, r3
 800289a:	2303      	movs	r3, #3
 800289c:	6939      	ldr	r1, [r7, #16]
 800289e:	f004 feac 	bl	80075fa <HAL_SPI_Transmit>
 80028a2:	4603      	mov	r3, r0
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d001      	beq.n	80028ac <WIFI_SPI_Transmit+0xa4>
	  {
		Error_Handler();
 80028a8:	f7fe fd1a 	bl	80012e0 <Error_Handler>
	  }

	return WIFI_OK;
 80028ac:	2300      	movs	r3, #0
 80028ae:	46b5      	mov	sp, r6
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	371c      	adds	r7, #28
 80028b4:	46bd      	mov	sp, r7
 80028b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

080028bc <WIFI_Init>:
  * @brief  Resets and initialises the Wifi module.
  * @param  hwifi: Wifi handle, which decides which Wifi instance is used.
  * @retval WIFI_StatusTypeDef
  */

WIFI_StatusTypeDef WIFI_Init(WIFI_HandleTypeDef* hwifi){
 80028bc:	b580      	push	{r7, lr}
 80028be:	b086      	sub	sp, #24
 80028c0:	af02      	add	r7, sp, #8
 80028c2:	6078      	str	r0, [r7, #4]

	int msgLength = 0;
 80028c4:	2300      	movs	r3, #0
 80028c6:	60fb      	str	r3, [r7, #12]

	WIFI_RESET_MODULE();
 80028c8:	2200      	movs	r2, #0
 80028ca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80028ce:	4831      	ldr	r0, [pc, #196]	@ (8002994 <WIFI_Init+0xd8>)
 80028d0:	f001 fe16 	bl	8004500 <HAL_GPIO_WritePin>
 80028d4:	200a      	movs	r0, #10
 80028d6:	f000 fc4b 	bl	8003170 <HAL_Delay>
 80028da:	2201      	movs	r2, #1
 80028dc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80028e0:	482c      	ldr	r0, [pc, #176]	@ (8002994 <WIFI_Init+0xd8>)
 80028e2:	f001 fe0d 	bl	8004500 <HAL_GPIO_WritePin>
 80028e6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80028ea:	f000 fc41 	bl	8003170 <HAL_Delay>
	WIFI_ENABLE_NSS();
 80028ee:	2200      	movs	r2, #0
 80028f0:	2101      	movs	r1, #1
 80028f2:	4828      	ldr	r0, [pc, #160]	@ (8002994 <WIFI_Init+0xd8>)
 80028f4:	f001 fe04 	bl	8004500 <HAL_GPIO_WritePin>
 80028f8:	200a      	movs	r0, #10
 80028fa:	f000 fc39 	bl	8003170 <HAL_Delay>

	while(!WIFI_IS_CMDDATA_READY());
 80028fe:	bf00      	nop
 8002900:	2102      	movs	r1, #2
 8002902:	4824      	ldr	r0, [pc, #144]	@ (8002994 <WIFI_Init+0xd8>)
 8002904:	f001 fde4 	bl	80044d0 <HAL_GPIO_ReadPin>
 8002908:	4603      	mov	r3, r0
 800290a:	2b01      	cmp	r3, #1
 800290c:	d1f8      	bne.n	8002900 <WIFI_Init+0x44>

	if(WIFI_SPI_Receive(hwifi, wifiRxBuffer, WIFI_RX_BUFFER_SIZE) != WIFI_OK) Error_Handler();
 800290e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002912:	4921      	ldr	r1, [pc, #132]	@ (8002998 <WIFI_Init+0xdc>)
 8002914:	6878      	ldr	r0, [r7, #4]
 8002916:	f7ff ff3d 	bl	8002794 <WIFI_SPI_Receive>
 800291a:	4603      	mov	r3, r0
 800291c:	2b00      	cmp	r3, #0
 800291e:	d001      	beq.n	8002924 <WIFI_Init+0x68>
 8002920:	f7fe fcde 	bl	80012e0 <Error_Handler>

	if( strcmp(wifiRxBuffer, WIFI_MSG_POWERUP) ) Error_Handler();
 8002924:	491d      	ldr	r1, [pc, #116]	@ (800299c <WIFI_Init+0xe0>)
 8002926:	481c      	ldr	r0, [pc, #112]	@ (8002998 <WIFI_Init+0xdc>)
 8002928:	f7fd fc6a 	bl	8000200 <strcmp>
 800292c:	4603      	mov	r3, r0
 800292e:	2b00      	cmp	r3, #0
 8002930:	d001      	beq.n	8002936 <WIFI_Init+0x7a>
 8002932:	f7fe fcd5 	bl	80012e0 <Error_Handler>

	WIFI_DISABLE_NSS();
 8002936:	2201      	movs	r2, #1
 8002938:	2101      	movs	r1, #1
 800293a:	4816      	ldr	r0, [pc, #88]	@ (8002994 <WIFI_Init+0xd8>)
 800293c:	f001 fde0 	bl	8004500 <HAL_GPIO_WritePin>
 8002940:	200a      	movs	r0, #10
 8002942:	f000 fc15 	bl	8003170 <HAL_Delay>


	msgLength = sprintf(wifiTxBuffer, "Z3=0\r");
 8002946:	4916      	ldr	r1, [pc, #88]	@ (80029a0 <WIFI_Init+0xe4>)
 8002948:	4816      	ldr	r0, [pc, #88]	@ (80029a4 <WIFI_Init+0xe8>)
 800294a:	f008 fd4b 	bl	800b3e4 <siprintf>
 800294e:	60f8      	str	r0, [r7, #12]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, WIFI_TX_BUFFER_SIZE, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002950:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002954:	9300      	str	r3, [sp, #0]
 8002956:	4b10      	ldr	r3, [pc, #64]	@ (8002998 <WIFI_Init+0xdc>)
 8002958:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800295c:	4911      	ldr	r1, [pc, #68]	@ (80029a4 <WIFI_Init+0xe8>)
 800295e:	6878      	ldr	r0, [r7, #4]
 8002960:	f000 f826 	bl	80029b0 <WIFI_SendATCommand>

	msgLength = sprintf(wifiTxBuffer, "Z0\r");
 8002964:	4910      	ldr	r1, [pc, #64]	@ (80029a8 <WIFI_Init+0xec>)
 8002966:	480f      	ldr	r0, [pc, #60]	@ (80029a4 <WIFI_Init+0xe8>)
 8002968:	f008 fd3c 	bl	800b3e4 <siprintf>
 800296c:	60f8      	str	r0, [r7, #12]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, WIFI_TX_BUFFER_SIZE, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 800296e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002972:	9300      	str	r3, [sp, #0]
 8002974:	4b08      	ldr	r3, [pc, #32]	@ (8002998 <WIFI_Init+0xdc>)
 8002976:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800297a:	490a      	ldr	r1, [pc, #40]	@ (80029a4 <WIFI_Init+0xe8>)
 800297c:	6878      	ldr	r0, [r7, #4]
 800297e:	f000 f817 	bl	80029b0 <WIFI_SendATCommand>
	printf("Answer reset:\n %s", wifiRxBuffer);
 8002982:	4905      	ldr	r1, [pc, #20]	@ (8002998 <WIFI_Init+0xdc>)
 8002984:	4809      	ldr	r0, [pc, #36]	@ (80029ac <WIFI_Init+0xf0>)
 8002986:	f008 fce5 	bl	800b354 <iprintf>


	return WIFI_OK;
 800298a:	2300      	movs	r3, #0
}
 800298c:	4618      	mov	r0, r3
 800298e:	3710      	adds	r7, #16
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}
 8002994:	48001000 	.word	0x48001000
 8002998:	20000a3c 	.word	0x20000a3c
 800299c:	0800c544 	.word	0x0800c544
 80029a0:	0800c54c 	.word	0x0800c54c
 80029a4:	2000063c 	.word	0x2000063c
 80029a8:	0800c554 	.word	0x0800c554
 80029ac:	0800c558 	.word	0x0800c558

080029b0 <WIFI_SendATCommand>:
  * @param  bRx: Response buffer
  * @param  sizeCmd: Response buffer size
  * @retval WIFI_StatusTypeDef
  */

WIFI_StatusTypeDef WIFI_SendATCommand(WIFI_HandleTypeDef* hwifi, char* bCmd, uint16_t sizeCmd, char* bRx, uint16_t sizeRx){
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b084      	sub	sp, #16
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	60f8      	str	r0, [r7, #12]
 80029b8:	60b9      	str	r1, [r7, #8]
 80029ba:	603b      	str	r3, [r7, #0]
 80029bc:	4613      	mov	r3, r2
 80029be:	80fb      	strh	r3, [r7, #6]

	while(!WIFI_IS_CMDDATA_READY());
 80029c0:	bf00      	nop
 80029c2:	2102      	movs	r1, #2
 80029c4:	4828      	ldr	r0, [pc, #160]	@ (8002a68 <WIFI_SendATCommand+0xb8>)
 80029c6:	f001 fd83 	bl	80044d0 <HAL_GPIO_ReadPin>
 80029ca:	4603      	mov	r3, r0
 80029cc:	2b01      	cmp	r3, #1
 80029ce:	d1f8      	bne.n	80029c2 <WIFI_SendATCommand+0x12>

	WIFI_ENABLE_NSS();
 80029d0:	2200      	movs	r2, #0
 80029d2:	2101      	movs	r1, #1
 80029d4:	4824      	ldr	r0, [pc, #144]	@ (8002a68 <WIFI_SendATCommand+0xb8>)
 80029d6:	f001 fd93 	bl	8004500 <HAL_GPIO_WritePin>
 80029da:	200a      	movs	r0, #10
 80029dc:	f000 fbc8 	bl	8003170 <HAL_Delay>

	if(WIFI_SPI_Transmit(hwifi, bCmd, sizeCmd) != WIFI_OK) Error_Handler();
 80029e0:	88fb      	ldrh	r3, [r7, #6]
 80029e2:	461a      	mov	r2, r3
 80029e4:	68b9      	ldr	r1, [r7, #8]
 80029e6:	68f8      	ldr	r0, [r7, #12]
 80029e8:	f7ff ff0e 	bl	8002808 <WIFI_SPI_Transmit>
 80029ec:	4603      	mov	r3, r0
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d001      	beq.n	80029f6 <WIFI_SendATCommand+0x46>
 80029f2:	f7fe fc75 	bl	80012e0 <Error_Handler>

	WIFI_DISABLE_NSS();
 80029f6:	2201      	movs	r2, #1
 80029f8:	2101      	movs	r1, #1
 80029fa:	481b      	ldr	r0, [pc, #108]	@ (8002a68 <WIFI_SendATCommand+0xb8>)
 80029fc:	f001 fd80 	bl	8004500 <HAL_GPIO_WritePin>
 8002a00:	200a      	movs	r0, #10
 8002a02:	f000 fbb5 	bl	8003170 <HAL_Delay>

	while(!WIFI_IS_CMDDATA_READY());
 8002a06:	bf00      	nop
 8002a08:	2102      	movs	r1, #2
 8002a0a:	4817      	ldr	r0, [pc, #92]	@ (8002a68 <WIFI_SendATCommand+0xb8>)
 8002a0c:	f001 fd60 	bl	80044d0 <HAL_GPIO_ReadPin>
 8002a10:	4603      	mov	r3, r0
 8002a12:	2b01      	cmp	r3, #1
 8002a14:	d1f8      	bne.n	8002a08 <WIFI_SendATCommand+0x58>

	WIFI_ENABLE_NSS();
 8002a16:	2200      	movs	r2, #0
 8002a18:	2101      	movs	r1, #1
 8002a1a:	4813      	ldr	r0, [pc, #76]	@ (8002a68 <WIFI_SendATCommand+0xb8>)
 8002a1c:	f001 fd70 	bl	8004500 <HAL_GPIO_WritePin>
 8002a20:	200a      	movs	r0, #10
 8002a22:	f000 fba5 	bl	8003170 <HAL_Delay>

	if(WIFI_SPI_Receive(hwifi, bRx, sizeRx) != WIFI_OK) Error_Handler();
 8002a26:	8b3b      	ldrh	r3, [r7, #24]
 8002a28:	461a      	mov	r2, r3
 8002a2a:	6839      	ldr	r1, [r7, #0]
 8002a2c:	68f8      	ldr	r0, [r7, #12]
 8002a2e:	f7ff feb1 	bl	8002794 <WIFI_SPI_Receive>
 8002a32:	4603      	mov	r3, r0
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d001      	beq.n	8002a3c <WIFI_SendATCommand+0x8c>
 8002a38:	f7fe fc52 	bl	80012e0 <Error_Handler>

	if(WIFI_IS_CMDDATA_READY()) Error_Handler(); // If CMDDATA_READY is still high, then the buffer is too small for the data
 8002a3c:	2102      	movs	r1, #2
 8002a3e:	480a      	ldr	r0, [pc, #40]	@ (8002a68 <WIFI_SendATCommand+0xb8>)
 8002a40:	f001 fd46 	bl	80044d0 <HAL_GPIO_ReadPin>
 8002a44:	4603      	mov	r3, r0
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	d101      	bne.n	8002a4e <WIFI_SendATCommand+0x9e>
 8002a4a:	f7fe fc49 	bl	80012e0 <Error_Handler>

	WIFI_DISABLE_NSS();
 8002a4e:	2201      	movs	r2, #1
 8002a50:	2101      	movs	r1, #1
 8002a52:	4805      	ldr	r0, [pc, #20]	@ (8002a68 <WIFI_SendATCommand+0xb8>)
 8002a54:	f001 fd54 	bl	8004500 <HAL_GPIO_WritePin>
 8002a58:	200a      	movs	r0, #10
 8002a5a:	f000 fb89 	bl	8003170 <HAL_Delay>

	return WIFI_OK;
 8002a5e:	2300      	movs	r3, #0
}
 8002a60:	4618      	mov	r0, r3
 8002a62:	3710      	adds	r7, #16
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bd80      	pop	{r7, pc}
 8002a68:	48001000 	.word	0x48001000

08002a6c <WIFI_JoinNetwork>:
  * 		the Wifi handle.
  * @param  hwifi: Wifi handle, which decides which Wifi instance is used.
  * @retval WIFI_StatusTypeDef
  */

WIFI_StatusTypeDef WIFI_JoinNetwork(WIFI_HandleTypeDef* hwifi){
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b088      	sub	sp, #32
 8002a70:	af02      	add	r7, sp, #8
 8002a72:	6078      	str	r0, [r7, #4]

	int msgLength = 0;
 8002a74:	2300      	movs	r3, #0
 8002a76:	617b      	str	r3, [r7, #20]

	// Set SSID
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002a78:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a7c:	2100      	movs	r1, #0
 8002a7e:	488d      	ldr	r0, [pc, #564]	@ (8002cb4 <WIFI_JoinNetwork+0x248>)
 8002a80:	f008 fd15 	bl	800b4ae <memset>
	msgLength = sprintf(wifiTxBuffer, "C1=%s\r", hwifi->ssid);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	461a      	mov	r2, r3
 8002a8a:	498b      	ldr	r1, [pc, #556]	@ (8002cb8 <WIFI_JoinNetwork+0x24c>)
 8002a8c:	4889      	ldr	r0, [pc, #548]	@ (8002cb4 <WIFI_JoinNetwork+0x248>)
 8002a8e:	f008 fca9 	bl	800b3e4 <siprintf>
 8002a92:	6178      	str	r0, [r7, #20]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002a94:	697b      	ldr	r3, [r7, #20]
 8002a96:	b29b      	uxth	r3, r3
 8002a98:	3301      	adds	r3, #1
 8002a9a:	b29a      	uxth	r2, r3
 8002a9c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002aa0:	9300      	str	r3, [sp, #0]
 8002aa2:	4b86      	ldr	r3, [pc, #536]	@ (8002cbc <WIFI_JoinNetwork+0x250>)
 8002aa4:	4983      	ldr	r1, [pc, #524]	@ (8002cb4 <WIFI_JoinNetwork+0x248>)
 8002aa6:	6878      	ldr	r0, [r7, #4]
 8002aa8:	f7ff ff82 	bl	80029b0 <WIFI_SendATCommand>

	// Set passphrase
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002aac:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002ab0:	2100      	movs	r1, #0
 8002ab2:	4880      	ldr	r0, [pc, #512]	@ (8002cb4 <WIFI_JoinNetwork+0x248>)
 8002ab4:	f008 fcfb 	bl	800b4ae <memset>
	msgLength = sprintf(wifiTxBuffer, "C2=%s\r", hwifi->passphrase);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	689b      	ldr	r3, [r3, #8]
 8002abc:	461a      	mov	r2, r3
 8002abe:	4980      	ldr	r1, [pc, #512]	@ (8002cc0 <WIFI_JoinNetwork+0x254>)
 8002ac0:	487c      	ldr	r0, [pc, #496]	@ (8002cb4 <WIFI_JoinNetwork+0x248>)
 8002ac2:	f008 fc8f 	bl	800b3e4 <siprintf>
 8002ac6:	6178      	str	r0, [r7, #20]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	b29b      	uxth	r3, r3
 8002acc:	3301      	adds	r3, #1
 8002ace:	b29a      	uxth	r2, r3
 8002ad0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002ad4:	9300      	str	r3, [sp, #0]
 8002ad6:	4b79      	ldr	r3, [pc, #484]	@ (8002cbc <WIFI_JoinNetwork+0x250>)
 8002ad8:	4976      	ldr	r1, [pc, #472]	@ (8002cb4 <WIFI_JoinNetwork+0x248>)
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	f7ff ff68 	bl	80029b0 <WIFI_SendATCommand>

	// Set security type
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002ae0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002ae4:	2100      	movs	r1, #0
 8002ae6:	4873      	ldr	r0, [pc, #460]	@ (8002cb4 <WIFI_JoinNetwork+0x248>)
 8002ae8:	f008 fce1 	bl	800b4ae <memset>
	msgLength = sprintf(wifiTxBuffer, "C3=%d\r", hwifi->securityType);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	7b1b      	ldrb	r3, [r3, #12]
 8002af0:	461a      	mov	r2, r3
 8002af2:	4974      	ldr	r1, [pc, #464]	@ (8002cc4 <WIFI_JoinNetwork+0x258>)
 8002af4:	486f      	ldr	r0, [pc, #444]	@ (8002cb4 <WIFI_JoinNetwork+0x248>)
 8002af6:	f008 fc75 	bl	800b3e4 <siprintf>
 8002afa:	6178      	str	r0, [r7, #20]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	b29b      	uxth	r3, r3
 8002b00:	3301      	adds	r3, #1
 8002b02:	b29a      	uxth	r2, r3
 8002b04:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b08:	9300      	str	r3, [sp, #0]
 8002b0a:	4b6c      	ldr	r3, [pc, #432]	@ (8002cbc <WIFI_JoinNetwork+0x250>)
 8002b0c:	4969      	ldr	r1, [pc, #420]	@ (8002cb4 <WIFI_JoinNetwork+0x248>)
 8002b0e:	6878      	ldr	r0, [r7, #4]
 8002b10:	f7ff ff4e 	bl	80029b0 <WIFI_SendATCommand>

	// Set if IP is requested via DHCP
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002b14:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b18:	2100      	movs	r1, #0
 8002b1a:	4866      	ldr	r0, [pc, #408]	@ (8002cb4 <WIFI_JoinNetwork+0x248>)
 8002b1c:	f008 fcc7 	bl	800b4ae <memset>
	msgLength = sprintf(wifiTxBuffer, "C4=%d\r", hwifi->DHCP);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	7b5b      	ldrb	r3, [r3, #13]
 8002b24:	461a      	mov	r2, r3
 8002b26:	4968      	ldr	r1, [pc, #416]	@ (8002cc8 <WIFI_JoinNetwork+0x25c>)
 8002b28:	4862      	ldr	r0, [pc, #392]	@ (8002cb4 <WIFI_JoinNetwork+0x248>)
 8002b2a:	f008 fc5b 	bl	800b3e4 <siprintf>
 8002b2e:	6178      	str	r0, [r7, #20]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002b30:	697b      	ldr	r3, [r7, #20]
 8002b32:	b29b      	uxth	r3, r3
 8002b34:	3301      	adds	r3, #1
 8002b36:	b29a      	uxth	r2, r3
 8002b38:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b3c:	9300      	str	r3, [sp, #0]
 8002b3e:	4b5f      	ldr	r3, [pc, #380]	@ (8002cbc <WIFI_JoinNetwork+0x250>)
 8002b40:	495c      	ldr	r1, [pc, #368]	@ (8002cb4 <WIFI_JoinNetwork+0x248>)
 8002b42:	6878      	ldr	r0, [r7, #4]
 8002b44:	f7ff ff34 	bl	80029b0 <WIFI_SendATCommand>

	// If DHCP is not used, set the additionally needed configurations
	if(hwifi->DHCP != SET){
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	7b5b      	ldrb	r3, [r3, #13]
 8002b4c:	2b01      	cmp	r3, #1
 8002b4e:	d067      	beq.n	8002c20 <WIFI_JoinNetwork+0x1b4>

		// Set module's IP address
		memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002b50:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b54:	2100      	movs	r1, #0
 8002b56:	4857      	ldr	r0, [pc, #348]	@ (8002cb4 <WIFI_JoinNetwork+0x248>)
 8002b58:	f008 fca9 	bl	800b4ae <memset>
		msgLength = sprintf(wifiTxBuffer, "C6=%s\r", hwifi->ipAddress);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	3314      	adds	r3, #20
 8002b60:	461a      	mov	r2, r3
 8002b62:	495a      	ldr	r1, [pc, #360]	@ (8002ccc <WIFI_JoinNetwork+0x260>)
 8002b64:	4853      	ldr	r0, [pc, #332]	@ (8002cb4 <WIFI_JoinNetwork+0x248>)
 8002b66:	f008 fc3d 	bl	800b3e4 <siprintf>
 8002b6a:	6178      	str	r0, [r7, #20]
		WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	b29b      	uxth	r3, r3
 8002b70:	3301      	adds	r3, #1
 8002b72:	b29a      	uxth	r2, r3
 8002b74:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b78:	9300      	str	r3, [sp, #0]
 8002b7a:	4b50      	ldr	r3, [pc, #320]	@ (8002cbc <WIFI_JoinNetwork+0x250>)
 8002b7c:	494d      	ldr	r1, [pc, #308]	@ (8002cb4 <WIFI_JoinNetwork+0x248>)
 8002b7e:	6878      	ldr	r0, [r7, #4]
 8002b80:	f7ff ff16 	bl	80029b0 <WIFI_SendATCommand>

		// Set module's network mask
		memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002b84:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b88:	2100      	movs	r1, #0
 8002b8a:	484a      	ldr	r0, [pc, #296]	@ (8002cb4 <WIFI_JoinNetwork+0x248>)
 8002b8c:	f008 fc8f 	bl	800b4ae <memset>
		msgLength = sprintf(wifiTxBuffer, "C7=%s\r", hwifi->networkMask);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	3345      	adds	r3, #69	@ 0x45
 8002b94:	461a      	mov	r2, r3
 8002b96:	494e      	ldr	r1, [pc, #312]	@ (8002cd0 <WIFI_JoinNetwork+0x264>)
 8002b98:	4846      	ldr	r0, [pc, #280]	@ (8002cb4 <WIFI_JoinNetwork+0x248>)
 8002b9a:	f008 fc23 	bl	800b3e4 <siprintf>
 8002b9e:	6178      	str	r0, [r7, #20]
		WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002ba0:	697b      	ldr	r3, [r7, #20]
 8002ba2:	b29b      	uxth	r3, r3
 8002ba4:	3301      	adds	r3, #1
 8002ba6:	b29a      	uxth	r2, r3
 8002ba8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002bac:	9300      	str	r3, [sp, #0]
 8002bae:	4b43      	ldr	r3, [pc, #268]	@ (8002cbc <WIFI_JoinNetwork+0x250>)
 8002bb0:	4940      	ldr	r1, [pc, #256]	@ (8002cb4 <WIFI_JoinNetwork+0x248>)
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	f7ff fefc 	bl	80029b0 <WIFI_SendATCommand>

		// Set module's default gateway
		memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002bb8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002bbc:	2100      	movs	r1, #0
 8002bbe:	483d      	ldr	r0, [pc, #244]	@ (8002cb4 <WIFI_JoinNetwork+0x248>)
 8002bc0:	f008 fc75 	bl	800b4ae <memset>
		msgLength = sprintf(wifiTxBuffer, "C8=%s\r", hwifi->defaultGateway);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	3356      	adds	r3, #86	@ 0x56
 8002bc8:	461a      	mov	r2, r3
 8002bca:	4942      	ldr	r1, [pc, #264]	@ (8002cd4 <WIFI_JoinNetwork+0x268>)
 8002bcc:	4839      	ldr	r0, [pc, #228]	@ (8002cb4 <WIFI_JoinNetwork+0x248>)
 8002bce:	f008 fc09 	bl	800b3e4 <siprintf>
 8002bd2:	6178      	str	r0, [r7, #20]
		WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	b29b      	uxth	r3, r3
 8002bd8:	3301      	adds	r3, #1
 8002bda:	b29a      	uxth	r2, r3
 8002bdc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002be0:	9300      	str	r3, [sp, #0]
 8002be2:	4b36      	ldr	r3, [pc, #216]	@ (8002cbc <WIFI_JoinNetwork+0x250>)
 8002be4:	4933      	ldr	r1, [pc, #204]	@ (8002cb4 <WIFI_JoinNetwork+0x248>)
 8002be6:	6878      	ldr	r0, [r7, #4]
 8002be8:	f7ff fee2 	bl	80029b0 <WIFI_SendATCommand>

		// Set module's primary DNS server
		memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002bec:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002bf0:	2100      	movs	r1, #0
 8002bf2:	4830      	ldr	r0, [pc, #192]	@ (8002cb4 <WIFI_JoinNetwork+0x248>)
 8002bf4:	f008 fc5b 	bl	800b4ae <memset>
		msgLength = sprintf(wifiTxBuffer, "C9=%s\r", hwifi->primaryDNSServer);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	3367      	adds	r3, #103	@ 0x67
 8002bfc:	461a      	mov	r2, r3
 8002bfe:	4936      	ldr	r1, [pc, #216]	@ (8002cd8 <WIFI_JoinNetwork+0x26c>)
 8002c00:	482c      	ldr	r0, [pc, #176]	@ (8002cb4 <WIFI_JoinNetwork+0x248>)
 8002c02:	f008 fbef 	bl	800b3e4 <siprintf>
 8002c06:	6178      	str	r0, [r7, #20]
		WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	b29b      	uxth	r3, r3
 8002c0c:	3301      	adds	r3, #1
 8002c0e:	b29a      	uxth	r2, r3
 8002c10:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002c14:	9300      	str	r3, [sp, #0]
 8002c16:	4b29      	ldr	r3, [pc, #164]	@ (8002cbc <WIFI_JoinNetwork+0x250>)
 8002c18:	4926      	ldr	r1, [pc, #152]	@ (8002cb4 <WIFI_JoinNetwork+0x248>)
 8002c1a:	6878      	ldr	r0, [r7, #4]
 8002c1c:	f7ff fec8 	bl	80029b0 <WIFI_SendATCommand>

	}

	// Join the network
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002c20:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002c24:	2100      	movs	r1, #0
 8002c26:	4823      	ldr	r0, [pc, #140]	@ (8002cb4 <WIFI_JoinNetwork+0x248>)
 8002c28:	f008 fc41 	bl	800b4ae <memset>
	msgLength = sprintf(wifiTxBuffer, "C0\r");
 8002c2c:	492b      	ldr	r1, [pc, #172]	@ (8002cdc <WIFI_JoinNetwork+0x270>)
 8002c2e:	4821      	ldr	r0, [pc, #132]	@ (8002cb4 <WIFI_JoinNetwork+0x248>)
 8002c30:	f008 fbd8 	bl	800b3e4 <siprintf>
 8002c34:	6178      	str	r0, [r7, #20]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002c36:	697b      	ldr	r3, [r7, #20]
 8002c38:	b29b      	uxth	r3, r3
 8002c3a:	3301      	adds	r3, #1
 8002c3c:	b29a      	uxth	r2, r3
 8002c3e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002c42:	9300      	str	r3, [sp, #0]
 8002c44:	4b1d      	ldr	r3, [pc, #116]	@ (8002cbc <WIFI_JoinNetwork+0x250>)
 8002c46:	491b      	ldr	r1, [pc, #108]	@ (8002cb4 <WIFI_JoinNetwork+0x248>)
 8002c48:	6878      	ldr	r0, [r7, #4]
 8002c4a:	f7ff feb1 	bl	80029b0 <WIFI_SendATCommand>

	// If there was an error, call the error handler
	if(strstr(wifiRxBuffer, "ERROR") != NULL) Error_Handler();
 8002c4e:	4924      	ldr	r1, [pc, #144]	@ (8002ce0 <WIFI_JoinNetwork+0x274>)
 8002c50:	481a      	ldr	r0, [pc, #104]	@ (8002cbc <WIFI_JoinNetwork+0x250>)
 8002c52:	f008 fc50 	bl	800b4f6 <strstr>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d001      	beq.n	8002c60 <WIFI_JoinNetwork+0x1f4>
 8002c5c:	f7fe fb40 	bl	80012e0 <Error_Handler>

	// If the module's IP address was assigned by DHCP, then parse it
	// from the response and save it in the Wifi handle.
	if(hwifi->DHCP == SET){
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	7b5b      	ldrb	r3, [r3, #13]
 8002c64:	2b01      	cmp	r3, #1
 8002c66:	d11f      	bne.n	8002ca8 <WIFI_JoinNetwork+0x23c>
		// The IP address is between the first and second comma
		char* startPos = strstr(wifiRxBuffer, ",");
 8002c68:	212c      	movs	r1, #44	@ 0x2c
 8002c6a:	4814      	ldr	r0, [pc, #80]	@ (8002cbc <WIFI_JoinNetwork+0x250>)
 8002c6c:	f008 fc36 	bl	800b4dc <strchr>
 8002c70:	6138      	str	r0, [r7, #16]
		char* endPos = strstr(startPos+1, ",");
 8002c72:	693b      	ldr	r3, [r7, #16]
 8002c74:	3301      	adds	r3, #1
 8002c76:	212c      	movs	r1, #44	@ 0x2c
 8002c78:	4618      	mov	r0, r3
 8002c7a:	f008 fc2f 	bl	800b4dc <strchr>
 8002c7e:	60f8      	str	r0, [r7, #12]

		// Check whether the commas have been found
		if(startPos == NULL || endPos == NULL) Error_Handler();
 8002c80:	693b      	ldr	r3, [r7, #16]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d002      	beq.n	8002c8c <WIFI_JoinNetwork+0x220>
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d101      	bne.n	8002c90 <WIFI_JoinNetwork+0x224>
 8002c8c:	f7fe fb28 	bl	80012e0 <Error_Handler>

		// Copy the IP address from the response buffer into the Wifi handle
		// For n set IP_length+1, because the ending char \0 must be considered
		snprintf(hwifi->ipAddress, endPos - startPos, startPos+1);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	f103 0014 	add.w	r0, r3, #20
 8002c96:	68fa      	ldr	r2, [r7, #12]
 8002c98:	693b      	ldr	r3, [r7, #16]
 8002c9a:	1ad3      	subs	r3, r2, r3
 8002c9c:	4619      	mov	r1, r3
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	3301      	adds	r3, #1
 8002ca2:	461a      	mov	r2, r3
 8002ca4:	f008 fb68 	bl	800b378 <sniprintf>
	}

	return WIFI_OK;
 8002ca8:	2300      	movs	r3, #0
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	3718      	adds	r7, #24
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	bf00      	nop
 8002cb4:	2000063c 	.word	0x2000063c
 8002cb8:	0800c620 	.word	0x0800c620
 8002cbc:	20000a3c 	.word	0x20000a3c
 8002cc0:	0800c628 	.word	0x0800c628
 8002cc4:	0800c630 	.word	0x0800c630
 8002cc8:	0800c638 	.word	0x0800c638
 8002ccc:	0800c640 	.word	0x0800c640
 8002cd0:	0800c648 	.word	0x0800c648
 8002cd4:	0800c650 	.word	0x0800c650
 8002cd8:	0800c658 	.word	0x0800c658
 8002cdc:	0800c660 	.word	0x0800c660
 8002ce0:	0800c600 	.word	0x0800c600

08002ce4 <WIFI_SetupSocket>:
	WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);

	return WIFI_OK;
}

WIFI_StatusTypeDef WIFI_SetupSocket(WIFI_HandleTypeDef* hwifi) {
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b086      	sub	sp, #24
 8002ce8:	af02      	add	r7, sp, #8
 8002cea:	6078      	str	r0, [r7, #4]

	int len = 0;
 8002cec:	2300      	movs	r3, #0
 8002cee:	60fb      	str	r3, [r7, #12]

	// Set socket number to 1
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002cf0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002cf4:	2100      	movs	r1, #0
 8002cf6:	483d      	ldr	r0, [pc, #244]	@ (8002dec <WIFI_SetupSocket+0x108>)
 8002cf8:	f008 fbd9 	bl	800b4ae <memset>
	len = sprintf(wifiTxBuffer, "P0=1\r");
 8002cfc:	493c      	ldr	r1, [pc, #240]	@ (8002df0 <WIFI_SetupSocket+0x10c>)
 8002cfe:	483b      	ldr	r0, [pc, #236]	@ (8002dec <WIFI_SetupSocket+0x108>)
 8002d00:	f008 fb70 	bl	800b3e4 <siprintf>
 8002d04:	60f8      	str	r0, [r7, #12]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, len + 1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	b29b      	uxth	r3, r3
 8002d0a:	3301      	adds	r3, #1
 8002d0c:	b29a      	uxth	r2, r3
 8002d0e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002d12:	9300      	str	r3, [sp, #0]
 8002d14:	4b37      	ldr	r3, [pc, #220]	@ (8002df4 <WIFI_SetupSocket+0x110>)
 8002d16:	4935      	ldr	r1, [pc, #212]	@ (8002dec <WIFI_SetupSocket+0x108>)
 8002d18:	6878      	ldr	r0, [r7, #4]
 8002d1a:	f7ff fe49 	bl	80029b0 <WIFI_SendATCommand>

	// Set protocol = TCP (0)
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002d1e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002d22:	2100      	movs	r1, #0
 8002d24:	4831      	ldr	r0, [pc, #196]	@ (8002dec <WIFI_SetupSocket+0x108>)
 8002d26:	f008 fbc2 	bl	800b4ae <memset>
	len = sprintf(wifiTxBuffer, "P1=0\r");
 8002d2a:	4933      	ldr	r1, [pc, #204]	@ (8002df8 <WIFI_SetupSocket+0x114>)
 8002d2c:	482f      	ldr	r0, [pc, #188]	@ (8002dec <WIFI_SetupSocket+0x108>)
 8002d2e:	f008 fb59 	bl	800b3e4 <siprintf>
 8002d32:	60f8      	str	r0, [r7, #12]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, len + 1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	b29b      	uxth	r3, r3
 8002d38:	3301      	adds	r3, #1
 8002d3a:	b29a      	uxth	r2, r3
 8002d3c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002d40:	9300      	str	r3, [sp, #0]
 8002d42:	4b2c      	ldr	r3, [pc, #176]	@ (8002df4 <WIFI_SetupSocket+0x110>)
 8002d44:	4929      	ldr	r1, [pc, #164]	@ (8002dec <WIFI_SetupSocket+0x108>)
 8002d46:	6878      	ldr	r0, [r7, #4]
 8002d48:	f7ff fe32 	bl	80029b0 <WIFI_SendATCommand>

    // Remote IP
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002d4c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002d50:	2100      	movs	r1, #0
 8002d52:	4826      	ldr	r0, [pc, #152]	@ (8002dec <WIFI_SetupSocket+0x108>)
 8002d54:	f008 fbab 	bl	800b4ae <memset>
	len = sprintf(wifiTxBuffer, "P3=%s\r", hwifi->remoteIpAddress);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	3325      	adds	r3, #37	@ 0x25
 8002d5c:	461a      	mov	r2, r3
 8002d5e:	4927      	ldr	r1, [pc, #156]	@ (8002dfc <WIFI_SetupSocket+0x118>)
 8002d60:	4822      	ldr	r0, [pc, #136]	@ (8002dec <WIFI_SetupSocket+0x108>)
 8002d62:	f008 fb3f 	bl	800b3e4 <siprintf>
 8002d66:	60f8      	str	r0, [r7, #12]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, len + 1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	b29b      	uxth	r3, r3
 8002d6c:	3301      	adds	r3, #1
 8002d6e:	b29a      	uxth	r2, r3
 8002d70:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002d74:	9300      	str	r3, [sp, #0]
 8002d76:	4b1f      	ldr	r3, [pc, #124]	@ (8002df4 <WIFI_SetupSocket+0x110>)
 8002d78:	491c      	ldr	r1, [pc, #112]	@ (8002dec <WIFI_SetupSocket+0x108>)
 8002d7a:	6878      	ldr	r0, [r7, #4]
 8002d7c:	f7ff fe18 	bl	80029b0 <WIFI_SendATCommand>

	// Remote Port
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002d80:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002d84:	2100      	movs	r1, #0
 8002d86:	4819      	ldr	r0, [pc, #100]	@ (8002dec <WIFI_SetupSocket+0x108>)
 8002d88:	f008 fb91 	bl	800b4ae <memset>
	len = sprintf(wifiTxBuffer, "P4=%u\r", hwifi->remotePort);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	8a5b      	ldrh	r3, [r3, #18]
 8002d90:	461a      	mov	r2, r3
 8002d92:	491b      	ldr	r1, [pc, #108]	@ (8002e00 <WIFI_SetupSocket+0x11c>)
 8002d94:	4815      	ldr	r0, [pc, #84]	@ (8002dec <WIFI_SetupSocket+0x108>)
 8002d96:	f008 fb25 	bl	800b3e4 <siprintf>
 8002d9a:	60f8      	str	r0, [r7, #12]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, len + 1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	b29b      	uxth	r3, r3
 8002da0:	3301      	adds	r3, #1
 8002da2:	b29a      	uxth	r2, r3
 8002da4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002da8:	9300      	str	r3, [sp, #0]
 8002daa:	4b12      	ldr	r3, [pc, #72]	@ (8002df4 <WIFI_SetupSocket+0x110>)
 8002dac:	490f      	ldr	r1, [pc, #60]	@ (8002dec <WIFI_SetupSocket+0x108>)
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	f7ff fdfe 	bl	80029b0 <WIFI_SendATCommand>

	// Start client
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002db4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002db8:	2100      	movs	r1, #0
 8002dba:	480c      	ldr	r0, [pc, #48]	@ (8002dec <WIFI_SetupSocket+0x108>)
 8002dbc:	f008 fb77 	bl	800b4ae <memset>
	len = sprintf(wifiTxBuffer, "P6=1\r");
 8002dc0:	4910      	ldr	r1, [pc, #64]	@ (8002e04 <WIFI_SetupSocket+0x120>)
 8002dc2:	480a      	ldr	r0, [pc, #40]	@ (8002dec <WIFI_SetupSocket+0x108>)
 8002dc4:	f008 fb0e 	bl	800b3e4 <siprintf>
 8002dc8:	60f8      	str	r0, [r7, #12]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, len + 1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	b29b      	uxth	r3, r3
 8002dce:	3301      	adds	r3, #1
 8002dd0:	b29a      	uxth	r2, r3
 8002dd2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002dd6:	9300      	str	r3, [sp, #0]
 8002dd8:	4b06      	ldr	r3, [pc, #24]	@ (8002df4 <WIFI_SetupSocket+0x110>)
 8002dda:	4904      	ldr	r1, [pc, #16]	@ (8002dec <WIFI_SetupSocket+0x108>)
 8002ddc:	6878      	ldr	r0, [r7, #4]
 8002dde:	f7ff fde7 	bl	80029b0 <WIFI_SendATCommand>

	return WIFI_OK;
 8002de2:	2300      	movs	r3, #0
}
 8002de4:	4618      	mov	r0, r3
 8002de6:	3710      	adds	r7, #16
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}
 8002dec:	2000063c 	.word	0x2000063c
 8002df0:	0800c6c4 	.word	0x0800c6c4
 8002df4:	20000a3c 	.word	0x20000a3c
 8002df8:	0800c6cc 	.word	0x0800c6cc
 8002dfc:	0800c6d4 	.word	0x0800c6d4
 8002e00:	0800c6dc 	.word	0x0800c6dc
 8002e04:	0800c6b4 	.word	0x0800c6b4

08002e08 <trimstr>:
  * @param  strSize: C string size
  * @param  size: Character to trim
  * @retval None
  */

void trimstr(char* str, uint32_t strSize, char c){
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b08a      	sub	sp, #40	@ 0x28
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	60f8      	str	r0, [r7, #12]
 8002e10:	60b9      	str	r1, [r7, #8]
 8002e12:	4613      	mov	r3, r2
 8002e14:	71fb      	strb	r3, [r7, #7]

	uint32_t trimPos = 0;
 8002e16:	2300      	movs	r3, #0
 8002e18:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t endPos = 0;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	623b      	str	r3, [r7, #32]

	// Find end of string a.k.a. first occurrence of '\0'
	for(uint32_t i = 0; i < strSize; i++){
 8002e1e:	2300      	movs	r3, #0
 8002e20:	61fb      	str	r3, [r7, #28]
 8002e22:	e00c      	b.n	8002e3e <trimstr+0x36>
		if( str[i] != '\0' ) continue;
 8002e24:	68fa      	ldr	r2, [r7, #12]
 8002e26:	69fb      	ldr	r3, [r7, #28]
 8002e28:	4413      	add	r3, r2
 8002e2a:	781b      	ldrb	r3, [r3, #0]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d102      	bne.n	8002e36 <trimstr+0x2e>
		else{
			endPos = i;
 8002e30:	69fb      	ldr	r3, [r7, #28]
 8002e32:	623b      	str	r3, [r7, #32]
			break;
 8002e34:	e007      	b.n	8002e46 <trimstr+0x3e>
		if( str[i] != '\0' ) continue;
 8002e36:	bf00      	nop
	for(uint32_t i = 0; i < strSize; i++){
 8002e38:	69fb      	ldr	r3, [r7, #28]
 8002e3a:	3301      	adds	r3, #1
 8002e3c:	61fb      	str	r3, [r7, #28]
 8002e3e:	69fa      	ldr	r2, [r7, #28]
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	429a      	cmp	r2, r3
 8002e44:	d3ee      	bcc.n	8002e24 <trimstr+0x1c>

	/**
	 * If c is at the end of the string, replace it with '\0'.
	 * Repeat until a char emerges that is not c.
	 */
	for(uint32_t i = endPos -1; i > 0; i--){
 8002e46:	6a3b      	ldr	r3, [r7, #32]
 8002e48:	3b01      	subs	r3, #1
 8002e4a:	61bb      	str	r3, [r7, #24]
 8002e4c:	e010      	b.n	8002e70 <trimstr+0x68>
		if( str[i] == c ){
 8002e4e:	68fa      	ldr	r2, [r7, #12]
 8002e50:	69bb      	ldr	r3, [r7, #24]
 8002e52:	4413      	add	r3, r2
 8002e54:	781b      	ldrb	r3, [r3, #0]
 8002e56:	79fa      	ldrb	r2, [r7, #7]
 8002e58:	429a      	cmp	r2, r3
 8002e5a:	d10d      	bne.n	8002e78 <trimstr+0x70>
			str[i] = '\0';
 8002e5c:	68fa      	ldr	r2, [r7, #12]
 8002e5e:	69bb      	ldr	r3, [r7, #24]
 8002e60:	4413      	add	r3, r2
 8002e62:	2200      	movs	r2, #0
 8002e64:	701a      	strb	r2, [r3, #0]
			endPos = i;
 8002e66:	69bb      	ldr	r3, [r7, #24]
 8002e68:	623b      	str	r3, [r7, #32]
	for(uint32_t i = endPos -1; i > 0; i--){
 8002e6a:	69bb      	ldr	r3, [r7, #24]
 8002e6c:	3b01      	subs	r3, #1
 8002e6e:	61bb      	str	r3, [r7, #24]
 8002e70:	69bb      	ldr	r3, [r7, #24]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d1eb      	bne.n	8002e4e <trimstr+0x46>
 8002e76:	e000      	b.n	8002e7a <trimstr+0x72>
		}
		else break;
 8002e78:	bf00      	nop
	}

	// Find the position of the first char in the string that is not c.
	for(uint32_t i = 0; i < strSize; i++){
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	617b      	str	r3, [r7, #20]
 8002e7e:	e00c      	b.n	8002e9a <trimstr+0x92>
		if(str[i] == c){
 8002e80:	68fa      	ldr	r2, [r7, #12]
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	4413      	add	r3, r2
 8002e86:	781b      	ldrb	r3, [r3, #0]
 8002e88:	79fa      	ldrb	r2, [r7, #7]
 8002e8a:	429a      	cmp	r2, r3
 8002e8c:	d10a      	bne.n	8002ea4 <trimstr+0x9c>
			trimPos = i + 1;
 8002e8e:	697b      	ldr	r3, [r7, #20]
 8002e90:	3301      	adds	r3, #1
 8002e92:	627b      	str	r3, [r7, #36]	@ 0x24
	for(uint32_t i = 0; i < strSize; i++){
 8002e94:	697b      	ldr	r3, [r7, #20]
 8002e96:	3301      	adds	r3, #1
 8002e98:	617b      	str	r3, [r7, #20]
 8002e9a:	697a      	ldr	r2, [r7, #20]
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	429a      	cmp	r2, r3
 8002ea0:	d3ee      	bcc.n	8002e80 <trimstr+0x78>
 8002ea2:	e000      	b.n	8002ea6 <trimstr+0x9e>
		}else break;
 8002ea4:	bf00      	nop
	}
	// Trim leading c
	snprintf( str, endPos + 1 - trimPos, &str[trimPos] );
 8002ea6:	6a3a      	ldr	r2, [r7, #32]
 8002ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eaa:	1ad3      	subs	r3, r2, r3
 8002eac:	1c59      	adds	r1, r3, #1
 8002eae:	68fa      	ldr	r2, [r7, #12]
 8002eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eb2:	4413      	add	r3, r2
 8002eb4:	461a      	mov	r2, r3
 8002eb6:	68f8      	ldr	r0, [r7, #12]
 8002eb8:	f008 fa5e 	bl	800b378 <sniprintf>
}
 8002ebc:	bf00      	nop
 8002ebe:	3728      	adds	r7, #40	@ 0x28
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}

08002ec4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002ec4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002efc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002ec8:	f7ff fc52 	bl	8002770 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002ecc:	480c      	ldr	r0, [pc, #48]	@ (8002f00 <LoopForever+0x6>)
  ldr r1, =_edata
 8002ece:	490d      	ldr	r1, [pc, #52]	@ (8002f04 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002ed0:	4a0d      	ldr	r2, [pc, #52]	@ (8002f08 <LoopForever+0xe>)
  movs r3, #0
 8002ed2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ed4:	e002      	b.n	8002edc <LoopCopyDataInit>

08002ed6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ed6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ed8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002eda:	3304      	adds	r3, #4

08002edc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002edc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002ede:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ee0:	d3f9      	bcc.n	8002ed6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ee2:	4a0a      	ldr	r2, [pc, #40]	@ (8002f0c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002ee4:	4c0a      	ldr	r4, [pc, #40]	@ (8002f10 <LoopForever+0x16>)
  movs r3, #0
 8002ee6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ee8:	e001      	b.n	8002eee <LoopFillZerobss>

08002eea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002eea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002eec:	3204      	adds	r2, #4

08002eee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002eee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ef0:	d3fb      	bcc.n	8002eea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002ef2:	f008 fb63 	bl	800b5bc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002ef6:	f7fd fc21 	bl	800073c <main>

08002efa <LoopForever>:

LoopForever:
    b LoopForever
 8002efa:	e7fe      	b.n	8002efa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002efc:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8002f00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f04:	200000ac 	.word	0x200000ac
  ldr r2, =_sidata
 8002f08:	0800cfa4 	.word	0x0800cfa4
  ldr r2, =_sbss
 8002f0c:	200000ac 	.word	0x200000ac
  ldr r4, =_ebss
 8002f10:	20000f8c 	.word	0x20000f8c

08002f14 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002f14:	e7fe      	b.n	8002f14 <ADC1_IRQHandler>

08002f16 <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 8002f16:	b580      	push	{r7, lr}
 8002f18:	b084      	sub	sp, #16
 8002f1a:	af00      	add	r7, sp, #0
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	6039      	str	r1, [r7, #0]
 8002f20:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8002f22:	88fb      	ldrh	r3, [r7, #6]
 8002f24:	b2db      	uxtb	r3, r3
 8002f26:	2120      	movs	r1, #32
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f7fe fbb1 	bl	8001690 <SENSOR_IO_Read>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 8002f32:	7bfb      	ldrb	r3, [r7, #15]
 8002f34:	f023 0304 	bic.w	r3, r3, #4
 8002f38:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 8002f3a:	7bfb      	ldrb	r3, [r7, #15]
 8002f3c:	f043 0304 	orr.w	r3, r3, #4
 8002f40:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8002f42:	7bfb      	ldrb	r3, [r7, #15]
 8002f44:	f023 0303 	bic.w	r3, r3, #3
 8002f48:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 8002f4a:	7bfb      	ldrb	r3, [r7, #15]
 8002f4c:	f043 0301 	orr.w	r3, r3, #1
 8002f50:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8002f52:	7bfb      	ldrb	r3, [r7, #15]
 8002f54:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002f58:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8002f5a:	88fb      	ldrh	r3, [r7, #6]
 8002f5c:	b2db      	uxtb	r3, r3
 8002f5e:	7bfa      	ldrb	r2, [r7, #15]
 8002f60:	2120      	movs	r1, #32
 8002f62:	4618      	mov	r0, r3
 8002f64:	f7fe fb7a 	bl	800165c <SENSOR_IO_Write>
}
 8002f68:	bf00      	nop
 8002f6a:	3710      	adds	r7, #16
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bd80      	pop	{r7, pc}

08002f70 <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b088      	sub	sp, #32
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	4603      	mov	r3, r0
 8002f78:	80fb      	strh	r3, [r7, #6]
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 8002f7a:	88fb      	ldrh	r3, [r7, #6]
 8002f7c:	b2d8      	uxtb	r0, r3
 8002f7e:	f107 0208 	add.w	r2, r7, #8
 8002f82:	2302      	movs	r3, #2
 8002f84:	21b2      	movs	r1, #178	@ 0xb2
 8002f86:	f7fe fba1 	bl	80016cc <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 8002f8a:	88fb      	ldrh	r3, [r7, #6]
 8002f8c:	b2db      	uxtb	r3, r3
 8002f8e:	2135      	movs	r1, #53	@ 0x35
 8002f90:	4618      	mov	r0, r3
 8002f92:	f7fe fb7d 	bl	8001690 <SENSOR_IO_Read>
 8002f96:	4603      	mov	r3, r0
 8002f98:	77fb      	strb	r3, [r7, #31]

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 8002f9a:	7ffb      	ldrb	r3, [r7, #31]
 8002f9c:	b21b      	sxth	r3, r3
 8002f9e:	021b      	lsls	r3, r3, #8
 8002fa0:	b21b      	sxth	r3, r3
 8002fa2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002fa6:	b21a      	sxth	r2, r3
 8002fa8:	7a3b      	ldrb	r3, [r7, #8]
 8002faa:	b21b      	sxth	r3, r3
 8002fac:	4313      	orrs	r3, r2
 8002fae:	83bb      	strh	r3, [r7, #28]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8002fb0:	7ffb      	ldrb	r3, [r7, #31]
 8002fb2:	b21b      	sxth	r3, r3
 8002fb4:	019b      	lsls	r3, r3, #6
 8002fb6:	b21b      	sxth	r3, r3
 8002fb8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002fbc:	b21a      	sxth	r2, r3
 8002fbe:	7a7b      	ldrb	r3, [r7, #9]
 8002fc0:	b21b      	sxth	r3, r3
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	837b      	strh	r3, [r7, #26]
  T0_degC = T0_degC_x8_u16 >> 3;
 8002fc6:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8002fca:	10db      	asrs	r3, r3, #3
 8002fcc:	833b      	strh	r3, [r7, #24]
  T1_degC = T1_degC_x8_u16 >> 3;
 8002fce:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002fd2:	10db      	asrs	r3, r3, #3
 8002fd4:	82fb      	strh	r3, [r7, #22]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 8002fd6:	88fb      	ldrh	r3, [r7, #6]
 8002fd8:	b2d8      	uxtb	r0, r3
 8002fda:	f107 0208 	add.w	r2, r7, #8
 8002fde:	2304      	movs	r3, #4
 8002fe0:	21bc      	movs	r1, #188	@ 0xbc
 8002fe2:	f7fe fb73 	bl	80016cc <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8002fe6:	7a7b      	ldrb	r3, [r7, #9]
 8002fe8:	b21b      	sxth	r3, r3
 8002fea:	021b      	lsls	r3, r3, #8
 8002fec:	b21a      	sxth	r2, r3
 8002fee:	7a3b      	ldrb	r3, [r7, #8]
 8002ff0:	b21b      	sxth	r3, r3
 8002ff2:	4313      	orrs	r3, r2
 8002ff4:	82bb      	strh	r3, [r7, #20]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 8002ff6:	7afb      	ldrb	r3, [r7, #11]
 8002ff8:	b21b      	sxth	r3, r3
 8002ffa:	021b      	lsls	r3, r3, #8
 8002ffc:	b21a      	sxth	r2, r3
 8002ffe:	7abb      	ldrb	r3, [r7, #10]
 8003000:	b21b      	sxth	r3, r3
 8003002:	4313      	orrs	r3, r2
 8003004:	827b      	strh	r3, [r7, #18]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 8003006:	88fb      	ldrh	r3, [r7, #6]
 8003008:	b2d8      	uxtb	r0, r3
 800300a:	f107 0208 	add.w	r2, r7, #8
 800300e:	2302      	movs	r3, #2
 8003010:	21aa      	movs	r1, #170	@ 0xaa
 8003012:	f7fe fb5b 	bl	80016cc <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8003016:	7a7b      	ldrb	r3, [r7, #9]
 8003018:	b21b      	sxth	r3, r3
 800301a:	021b      	lsls	r3, r3, #8
 800301c:	b21a      	sxth	r2, r3
 800301e:	7a3b      	ldrb	r3, [r7, #8]
 8003020:	b21b      	sxth	r3, r3
 8003022:	4313      	orrs	r3, r2
 8003024:	823b      	strh	r3, [r7, #16]

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 8003026:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 800302a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800302e:	1ad3      	subs	r3, r2, r3
 8003030:	ee07 3a90 	vmov	s15, r3
 8003034:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003038:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800303c:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8003040:	1ad3      	subs	r3, r2, r3
 8003042:	ee07 3a90 	vmov	s15, r3
 8003046:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800304a:	ee67 6a27 	vmul.f32	s13, s14, s15
 800304e:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8003052:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003056:	1ad3      	subs	r3, r2, r3
 8003058:	ee07 3a90 	vmov	s15, r3
 800305c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003060:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003064:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8003068:	ee07 3a90 	vmov	s15, r3
 800306c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003070:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003074:	edc7 7a03 	vstr	s15, [r7, #12]

  return tmp_f;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	ee07 3a90 	vmov	s15, r3
}
 800307e:	eeb0 0a67 	vmov.f32	s0, s15
 8003082:	3720      	adds	r7, #32
 8003084:	46bd      	mov	sp, r7
 8003086:	bd80      	pop	{r7, pc}

08003088 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b082      	sub	sp, #8
 800308c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800308e:	2300      	movs	r3, #0
 8003090:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003092:	2003      	movs	r0, #3
 8003094:	f000 f960 	bl	8003358 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003098:	2000      	movs	r0, #0
 800309a:	f000 f80d 	bl	80030b8 <HAL_InitTick>
 800309e:	4603      	mov	r3, r0
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d002      	beq.n	80030aa <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80030a4:	2301      	movs	r3, #1
 80030a6:	71fb      	strb	r3, [r7, #7]
 80030a8:	e001      	b.n	80030ae <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80030aa:	f7fe ffa1 	bl	8001ff0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80030ae:	79fb      	ldrb	r3, [r7, #7]
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	3708      	adds	r7, #8
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bd80      	pop	{r7, pc}

080030b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b084      	sub	sp, #16
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80030c0:	2300      	movs	r3, #0
 80030c2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80030c4:	4b17      	ldr	r3, [pc, #92]	@ (8003124 <HAL_InitTick+0x6c>)
 80030c6:	781b      	ldrb	r3, [r3, #0]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d023      	beq.n	8003114 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80030cc:	4b16      	ldr	r3, [pc, #88]	@ (8003128 <HAL_InitTick+0x70>)
 80030ce:	681a      	ldr	r2, [r3, #0]
 80030d0:	4b14      	ldr	r3, [pc, #80]	@ (8003124 <HAL_InitTick+0x6c>)
 80030d2:	781b      	ldrb	r3, [r3, #0]
 80030d4:	4619      	mov	r1, r3
 80030d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80030da:	fbb3 f3f1 	udiv	r3, r3, r1
 80030de:	fbb2 f3f3 	udiv	r3, r2, r3
 80030e2:	4618      	mov	r0, r3
 80030e4:	f000 f96d 	bl	80033c2 <HAL_SYSTICK_Config>
 80030e8:	4603      	mov	r3, r0
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d10f      	bne.n	800310e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2b0f      	cmp	r3, #15
 80030f2:	d809      	bhi.n	8003108 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030f4:	2200      	movs	r2, #0
 80030f6:	6879      	ldr	r1, [r7, #4]
 80030f8:	f04f 30ff 	mov.w	r0, #4294967295
 80030fc:	f000 f937 	bl	800336e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003100:	4a0a      	ldr	r2, [pc, #40]	@ (800312c <HAL_InitTick+0x74>)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6013      	str	r3, [r2, #0]
 8003106:	e007      	b.n	8003118 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003108:	2301      	movs	r3, #1
 800310a:	73fb      	strb	r3, [r7, #15]
 800310c:	e004      	b.n	8003118 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800310e:	2301      	movs	r3, #1
 8003110:	73fb      	strb	r3, [r7, #15]
 8003112:	e001      	b.n	8003118 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003114:	2301      	movs	r3, #1
 8003116:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003118:	7bfb      	ldrb	r3, [r7, #15]
}
 800311a:	4618      	mov	r0, r3
 800311c:	3710      	adds	r7, #16
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
 8003122:	bf00      	nop
 8003124:	2000004c 	.word	0x2000004c
 8003128:	20000034 	.word	0x20000034
 800312c:	20000048 	.word	0x20000048

08003130 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003130:	b480      	push	{r7}
 8003132:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003134:	4b06      	ldr	r3, [pc, #24]	@ (8003150 <HAL_IncTick+0x20>)
 8003136:	781b      	ldrb	r3, [r3, #0]
 8003138:	461a      	mov	r2, r3
 800313a:	4b06      	ldr	r3, [pc, #24]	@ (8003154 <HAL_IncTick+0x24>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4413      	add	r3, r2
 8003140:	4a04      	ldr	r2, [pc, #16]	@ (8003154 <HAL_IncTick+0x24>)
 8003142:	6013      	str	r3, [r2, #0]
}
 8003144:	bf00      	nop
 8003146:	46bd      	mov	sp, r7
 8003148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314c:	4770      	bx	lr
 800314e:	bf00      	nop
 8003150:	2000004c 	.word	0x2000004c
 8003154:	20000e3c 	.word	0x20000e3c

08003158 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003158:	b480      	push	{r7}
 800315a:	af00      	add	r7, sp, #0
  return uwTick;
 800315c:	4b03      	ldr	r3, [pc, #12]	@ (800316c <HAL_GetTick+0x14>)
 800315e:	681b      	ldr	r3, [r3, #0]
}
 8003160:	4618      	mov	r0, r3
 8003162:	46bd      	mov	sp, r7
 8003164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003168:	4770      	bx	lr
 800316a:	bf00      	nop
 800316c:	20000e3c 	.word	0x20000e3c

08003170 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b084      	sub	sp, #16
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003178:	f7ff ffee 	bl	8003158 <HAL_GetTick>
 800317c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003188:	d005      	beq.n	8003196 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800318a:	4b0a      	ldr	r3, [pc, #40]	@ (80031b4 <HAL_Delay+0x44>)
 800318c:	781b      	ldrb	r3, [r3, #0]
 800318e:	461a      	mov	r2, r3
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	4413      	add	r3, r2
 8003194:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003196:	bf00      	nop
 8003198:	f7ff ffde 	bl	8003158 <HAL_GetTick>
 800319c:	4602      	mov	r2, r0
 800319e:	68bb      	ldr	r3, [r7, #8]
 80031a0:	1ad3      	subs	r3, r2, r3
 80031a2:	68fa      	ldr	r2, [r7, #12]
 80031a4:	429a      	cmp	r2, r3
 80031a6:	d8f7      	bhi.n	8003198 <HAL_Delay+0x28>
  {
  }
}
 80031a8:	bf00      	nop
 80031aa:	bf00      	nop
 80031ac:	3710      	adds	r7, #16
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd80      	pop	{r7, pc}
 80031b2:	bf00      	nop
 80031b4:	2000004c 	.word	0x2000004c

080031b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b085      	sub	sp, #20
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	f003 0307 	and.w	r3, r3, #7
 80031c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031c8:	4b0c      	ldr	r3, [pc, #48]	@ (80031fc <__NVIC_SetPriorityGrouping+0x44>)
 80031ca:	68db      	ldr	r3, [r3, #12]
 80031cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031ce:	68ba      	ldr	r2, [r7, #8]
 80031d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80031d4:	4013      	ands	r3, r2
 80031d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031dc:	68bb      	ldr	r3, [r7, #8]
 80031de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031e0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80031e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031ea:	4a04      	ldr	r2, [pc, #16]	@ (80031fc <__NVIC_SetPriorityGrouping+0x44>)
 80031ec:	68bb      	ldr	r3, [r7, #8]
 80031ee:	60d3      	str	r3, [r2, #12]
}
 80031f0:	bf00      	nop
 80031f2:	3714      	adds	r7, #20
 80031f4:	46bd      	mov	sp, r7
 80031f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fa:	4770      	bx	lr
 80031fc:	e000ed00 	.word	0xe000ed00

08003200 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003200:	b480      	push	{r7}
 8003202:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003204:	4b04      	ldr	r3, [pc, #16]	@ (8003218 <__NVIC_GetPriorityGrouping+0x18>)
 8003206:	68db      	ldr	r3, [r3, #12]
 8003208:	0a1b      	lsrs	r3, r3, #8
 800320a:	f003 0307 	and.w	r3, r3, #7
}
 800320e:	4618      	mov	r0, r3
 8003210:	46bd      	mov	sp, r7
 8003212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003216:	4770      	bx	lr
 8003218:	e000ed00 	.word	0xe000ed00

0800321c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800321c:	b480      	push	{r7}
 800321e:	b083      	sub	sp, #12
 8003220:	af00      	add	r7, sp, #0
 8003222:	4603      	mov	r3, r0
 8003224:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003226:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800322a:	2b00      	cmp	r3, #0
 800322c:	db0b      	blt.n	8003246 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800322e:	79fb      	ldrb	r3, [r7, #7]
 8003230:	f003 021f 	and.w	r2, r3, #31
 8003234:	4907      	ldr	r1, [pc, #28]	@ (8003254 <__NVIC_EnableIRQ+0x38>)
 8003236:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800323a:	095b      	lsrs	r3, r3, #5
 800323c:	2001      	movs	r0, #1
 800323e:	fa00 f202 	lsl.w	r2, r0, r2
 8003242:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003246:	bf00      	nop
 8003248:	370c      	adds	r7, #12
 800324a:	46bd      	mov	sp, r7
 800324c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003250:	4770      	bx	lr
 8003252:	bf00      	nop
 8003254:	e000e100 	.word	0xe000e100

08003258 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003258:	b480      	push	{r7}
 800325a:	b083      	sub	sp, #12
 800325c:	af00      	add	r7, sp, #0
 800325e:	4603      	mov	r3, r0
 8003260:	6039      	str	r1, [r7, #0]
 8003262:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003264:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003268:	2b00      	cmp	r3, #0
 800326a:	db0a      	blt.n	8003282 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	b2da      	uxtb	r2, r3
 8003270:	490c      	ldr	r1, [pc, #48]	@ (80032a4 <__NVIC_SetPriority+0x4c>)
 8003272:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003276:	0112      	lsls	r2, r2, #4
 8003278:	b2d2      	uxtb	r2, r2
 800327a:	440b      	add	r3, r1
 800327c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003280:	e00a      	b.n	8003298 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	b2da      	uxtb	r2, r3
 8003286:	4908      	ldr	r1, [pc, #32]	@ (80032a8 <__NVIC_SetPriority+0x50>)
 8003288:	79fb      	ldrb	r3, [r7, #7]
 800328a:	f003 030f 	and.w	r3, r3, #15
 800328e:	3b04      	subs	r3, #4
 8003290:	0112      	lsls	r2, r2, #4
 8003292:	b2d2      	uxtb	r2, r2
 8003294:	440b      	add	r3, r1
 8003296:	761a      	strb	r2, [r3, #24]
}
 8003298:	bf00      	nop
 800329a:	370c      	adds	r7, #12
 800329c:	46bd      	mov	sp, r7
 800329e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a2:	4770      	bx	lr
 80032a4:	e000e100 	.word	0xe000e100
 80032a8:	e000ed00 	.word	0xe000ed00

080032ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b089      	sub	sp, #36	@ 0x24
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	60f8      	str	r0, [r7, #12]
 80032b4:	60b9      	str	r1, [r7, #8]
 80032b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	f003 0307 	and.w	r3, r3, #7
 80032be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032c0:	69fb      	ldr	r3, [r7, #28]
 80032c2:	f1c3 0307 	rsb	r3, r3, #7
 80032c6:	2b04      	cmp	r3, #4
 80032c8:	bf28      	it	cs
 80032ca:	2304      	movcs	r3, #4
 80032cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032ce:	69fb      	ldr	r3, [r7, #28]
 80032d0:	3304      	adds	r3, #4
 80032d2:	2b06      	cmp	r3, #6
 80032d4:	d902      	bls.n	80032dc <NVIC_EncodePriority+0x30>
 80032d6:	69fb      	ldr	r3, [r7, #28]
 80032d8:	3b03      	subs	r3, #3
 80032da:	e000      	b.n	80032de <NVIC_EncodePriority+0x32>
 80032dc:	2300      	movs	r3, #0
 80032de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032e0:	f04f 32ff 	mov.w	r2, #4294967295
 80032e4:	69bb      	ldr	r3, [r7, #24]
 80032e6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ea:	43da      	mvns	r2, r3
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	401a      	ands	r2, r3
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032f4:	f04f 31ff 	mov.w	r1, #4294967295
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	fa01 f303 	lsl.w	r3, r1, r3
 80032fe:	43d9      	mvns	r1, r3
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003304:	4313      	orrs	r3, r2
         );
}
 8003306:	4618      	mov	r0, r3
 8003308:	3724      	adds	r7, #36	@ 0x24
 800330a:	46bd      	mov	sp, r7
 800330c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003310:	4770      	bx	lr
	...

08003314 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b082      	sub	sp, #8
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	3b01      	subs	r3, #1
 8003320:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003324:	d301      	bcc.n	800332a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003326:	2301      	movs	r3, #1
 8003328:	e00f      	b.n	800334a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800332a:	4a0a      	ldr	r2, [pc, #40]	@ (8003354 <SysTick_Config+0x40>)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	3b01      	subs	r3, #1
 8003330:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003332:	210f      	movs	r1, #15
 8003334:	f04f 30ff 	mov.w	r0, #4294967295
 8003338:	f7ff ff8e 	bl	8003258 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800333c:	4b05      	ldr	r3, [pc, #20]	@ (8003354 <SysTick_Config+0x40>)
 800333e:	2200      	movs	r2, #0
 8003340:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003342:	4b04      	ldr	r3, [pc, #16]	@ (8003354 <SysTick_Config+0x40>)
 8003344:	2207      	movs	r2, #7
 8003346:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003348:	2300      	movs	r3, #0
}
 800334a:	4618      	mov	r0, r3
 800334c:	3708      	adds	r7, #8
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}
 8003352:	bf00      	nop
 8003354:	e000e010 	.word	0xe000e010

08003358 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b082      	sub	sp, #8
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003360:	6878      	ldr	r0, [r7, #4]
 8003362:	f7ff ff29 	bl	80031b8 <__NVIC_SetPriorityGrouping>
}
 8003366:	bf00      	nop
 8003368:	3708      	adds	r7, #8
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}

0800336e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800336e:	b580      	push	{r7, lr}
 8003370:	b086      	sub	sp, #24
 8003372:	af00      	add	r7, sp, #0
 8003374:	4603      	mov	r3, r0
 8003376:	60b9      	str	r1, [r7, #8]
 8003378:	607a      	str	r2, [r7, #4]
 800337a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800337c:	2300      	movs	r3, #0
 800337e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003380:	f7ff ff3e 	bl	8003200 <__NVIC_GetPriorityGrouping>
 8003384:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003386:	687a      	ldr	r2, [r7, #4]
 8003388:	68b9      	ldr	r1, [r7, #8]
 800338a:	6978      	ldr	r0, [r7, #20]
 800338c:	f7ff ff8e 	bl	80032ac <NVIC_EncodePriority>
 8003390:	4602      	mov	r2, r0
 8003392:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003396:	4611      	mov	r1, r2
 8003398:	4618      	mov	r0, r3
 800339a:	f7ff ff5d 	bl	8003258 <__NVIC_SetPriority>
}
 800339e:	bf00      	nop
 80033a0:	3718      	adds	r7, #24
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}

080033a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033a6:	b580      	push	{r7, lr}
 80033a8:	b082      	sub	sp, #8
 80033aa:	af00      	add	r7, sp, #0
 80033ac:	4603      	mov	r3, r0
 80033ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033b4:	4618      	mov	r0, r3
 80033b6:	f7ff ff31 	bl	800321c <__NVIC_EnableIRQ>
}
 80033ba:	bf00      	nop
 80033bc:	3708      	adds	r7, #8
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}

080033c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033c2:	b580      	push	{r7, lr}
 80033c4:	b082      	sub	sp, #8
 80033c6:	af00      	add	r7, sp, #0
 80033c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80033ca:	6878      	ldr	r0, [r7, #4]
 80033cc:	f7ff ffa2 	bl	8003314 <SysTick_Config>
 80033d0:	4603      	mov	r3, r0
}
 80033d2:	4618      	mov	r0, r3
 80033d4:	3708      	adds	r7, #8
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bd80      	pop	{r7, pc}

080033da <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80033da:	b580      	push	{r7, lr}
 80033dc:	b082      	sub	sp, #8
 80033de:	af00      	add	r7, sp, #0
 80033e0:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d101      	bne.n	80033ec <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	e014      	b.n	8003416 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	791b      	ldrb	r3, [r3, #4]
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d105      	bne.n	8003402 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2200      	movs	r2, #0
 80033fa:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80033fc:	6878      	ldr	r0, [r7, #4]
 80033fe:	f7fe fe1b 	bl	8002038 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2202      	movs	r2, #2
 8003406:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2200      	movs	r2, #0
 800340c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2201      	movs	r2, #1
 8003412:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003414:	2300      	movs	r3, #0
}
 8003416:	4618      	mov	r0, r3
 8003418:	3708      	adds	r7, #8
 800341a:	46bd      	mov	sp, r7
 800341c:	bd80      	pop	{r7, pc}
	...

08003420 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b086      	sub	sp, #24
 8003424:	af00      	add	r7, sp, #0
 8003426:	60f8      	str	r0, [r7, #12]
 8003428:	60b9      	str	r1, [r7, #8]
 800342a:	607a      	str	r2, [r7, #4]
 800342c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 800342e:	2300      	movs	r3, #0
 8003430:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	795b      	ldrb	r3, [r3, #5]
 8003436:	2b01      	cmp	r3, #1
 8003438:	d101      	bne.n	800343e <HAL_DAC_Start_DMA+0x1e>
 800343a:	2302      	movs	r3, #2
 800343c:	e0ab      	b.n	8003596 <HAL_DAC_Start_DMA+0x176>
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2201      	movs	r2, #1
 8003442:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	2202      	movs	r2, #2
 8003448:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 800344a:	68bb      	ldr	r3, [r7, #8]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d12f      	bne.n	80034b0 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	4a52      	ldr	r2, [pc, #328]	@ (80035a0 <HAL_DAC_Start_DMA+0x180>)
 8003456:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	4a51      	ldr	r2, [pc, #324]	@ (80035a4 <HAL_DAC_Start_DMA+0x184>)
 800345e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	4a50      	ldr	r2, [pc, #320]	@ (80035a8 <HAL_DAC_Start_DMA+0x188>)
 8003466:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681a      	ldr	r2, [r3, #0]
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003476:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8003478:	6a3b      	ldr	r3, [r7, #32]
 800347a:	2b08      	cmp	r3, #8
 800347c:	d013      	beq.n	80034a6 <HAL_DAC_Start_DMA+0x86>
 800347e:	6a3b      	ldr	r3, [r7, #32]
 8003480:	2b08      	cmp	r3, #8
 8003482:	d845      	bhi.n	8003510 <HAL_DAC_Start_DMA+0xf0>
 8003484:	6a3b      	ldr	r3, [r7, #32]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d003      	beq.n	8003492 <HAL_DAC_Start_DMA+0x72>
 800348a:	6a3b      	ldr	r3, [r7, #32]
 800348c:	2b04      	cmp	r3, #4
 800348e:	d005      	beq.n	800349c <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8003490:	e03e      	b.n	8003510 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	3308      	adds	r3, #8
 8003498:	613b      	str	r3, [r7, #16]
        break;
 800349a:	e03c      	b.n	8003516 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	330c      	adds	r3, #12
 80034a2:	613b      	str	r3, [r7, #16]
        break;
 80034a4:	e037      	b.n	8003516 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	3310      	adds	r3, #16
 80034ac:	613b      	str	r3, [r7, #16]
        break;
 80034ae:	e032      	b.n	8003516 <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	68db      	ldr	r3, [r3, #12]
 80034b4:	4a3d      	ldr	r2, [pc, #244]	@ (80035ac <HAL_DAC_Start_DMA+0x18c>)
 80034b6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	68db      	ldr	r3, [r3, #12]
 80034bc:	4a3c      	ldr	r2, [pc, #240]	@ (80035b0 <HAL_DAC_Start_DMA+0x190>)
 80034be:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	68db      	ldr	r3, [r3, #12]
 80034c4:	4a3b      	ldr	r2, [pc, #236]	@ (80035b4 <HAL_DAC_Start_DMA+0x194>)
 80034c6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	681a      	ldr	r2, [r3, #0]
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80034d6:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 80034d8:	6a3b      	ldr	r3, [r7, #32]
 80034da:	2b08      	cmp	r3, #8
 80034dc:	d013      	beq.n	8003506 <HAL_DAC_Start_DMA+0xe6>
 80034de:	6a3b      	ldr	r3, [r7, #32]
 80034e0:	2b08      	cmp	r3, #8
 80034e2:	d817      	bhi.n	8003514 <HAL_DAC_Start_DMA+0xf4>
 80034e4:	6a3b      	ldr	r3, [r7, #32]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d003      	beq.n	80034f2 <HAL_DAC_Start_DMA+0xd2>
 80034ea:	6a3b      	ldr	r3, [r7, #32]
 80034ec:	2b04      	cmp	r3, #4
 80034ee:	d005      	beq.n	80034fc <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 80034f0:	e010      	b.n	8003514 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	3314      	adds	r3, #20
 80034f8:	613b      	str	r3, [r7, #16]
        break;
 80034fa:	e00c      	b.n	8003516 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	3318      	adds	r3, #24
 8003502:	613b      	str	r3, [r7, #16]
        break;
 8003504:	e007      	b.n	8003516 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	331c      	adds	r3, #28
 800350c:	613b      	str	r3, [r7, #16]
        break;
 800350e:	e002      	b.n	8003516 <HAL_DAC_Start_DMA+0xf6>
        break;
 8003510:	bf00      	nop
 8003512:	e000      	b.n	8003516 <HAL_DAC_Start_DMA+0xf6>
        break;
 8003514:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8003516:	68bb      	ldr	r3, [r7, #8]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d111      	bne.n	8003540 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	681a      	ldr	r2, [r3, #0]
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800352a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	6898      	ldr	r0, [r3, #8]
 8003530:	6879      	ldr	r1, [r7, #4]
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	693a      	ldr	r2, [r7, #16]
 8003536:	f000 fb21 	bl	8003b7c <HAL_DMA_Start_IT>
 800353a:	4603      	mov	r3, r0
 800353c:	75fb      	strb	r3, [r7, #23]
 800353e:	e010      	b.n	8003562 <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	681a      	ldr	r2, [r3, #0]
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 800354e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	68d8      	ldr	r0, [r3, #12]
 8003554:	6879      	ldr	r1, [r7, #4]
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	693a      	ldr	r2, [r7, #16]
 800355a:	f000 fb0f 	bl	8003b7c <HAL_DMA_Start_IT>
 800355e:	4603      	mov	r3, r0
 8003560:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	2200      	movs	r2, #0
 8003566:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8003568:	7dfb      	ldrb	r3, [r7, #23]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d10c      	bne.n	8003588 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	6819      	ldr	r1, [r3, #0]
 8003574:	68bb      	ldr	r3, [r7, #8]
 8003576:	f003 0310 	and.w	r3, r3, #16
 800357a:	2201      	movs	r2, #1
 800357c:	409a      	lsls	r2, r3
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	430a      	orrs	r2, r1
 8003584:	601a      	str	r2, [r3, #0]
 8003586:	e005      	b.n	8003594 <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	691b      	ldr	r3, [r3, #16]
 800358c:	f043 0204 	orr.w	r2, r3, #4
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8003594:	7dfb      	ldrb	r3, [r7, #23]
}
 8003596:	4618      	mov	r0, r3
 8003598:	3718      	adds	r7, #24
 800359a:	46bd      	mov	sp, r7
 800359c:	bd80      	pop	{r7, pc}
 800359e:	bf00      	nop
 80035a0:	08003919 	.word	0x08003919
 80035a4:	0800393b 	.word	0x0800393b
 80035a8:	08003957 	.word	0x08003957
 80035ac:	080039c1 	.word	0x080039c1
 80035b0:	080039e3 	.word	0x080039e3
 80035b4:	080039ff 	.word	0x080039ff

080035b8 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b082      	sub	sp, #8
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
 80035c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	6819      	ldr	r1, [r3, #0]
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	f003 0310 	and.w	r3, r3, #16
 80035ce:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80035d2:	fa02 f303 	lsl.w	r3, r2, r3
 80035d6:	43da      	mvns	r2, r3
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	400a      	ands	r2, r1
 80035de:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	6819      	ldr	r1, [r3, #0]
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	f003 0310 	and.w	r3, r3, #16
 80035ec:	2201      	movs	r2, #1
 80035ee:	fa02 f303 	lsl.w	r3, r2, r3
 80035f2:	43da      	mvns	r2, r3
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	400a      	ands	r2, r1
 80035fa:	601a      	str	r2, [r3, #0]
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d10d      	bne.n	800361e <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	689b      	ldr	r3, [r3, #8]
 8003606:	4618      	mov	r0, r3
 8003608:	f000 fb33 	bl	8003c72 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	681a      	ldr	r2, [r3, #0]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800361a:	601a      	str	r2, [r3, #0]
 800361c:	e00c      	b.n	8003638 <HAL_DAC_Stop_DMA+0x80>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	68db      	ldr	r3, [r3, #12]
 8003622:	4618      	mov	r0, r3
 8003624:	f000 fb25 	bl	8003c72 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	681a      	ldr	r2, [r3, #0]
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 8003636:	601a      	str	r2, [r3, #0]
  /* Disable the DAC DMA underrun interrupt */
  __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* STM32L451xx STM32L452xx STM32L462xx */

  /* Return function status */
  return HAL_OK;
 8003638:	2300      	movs	r3, #0
}
 800363a:	4618      	mov	r0, r3
 800363c:	3708      	adds	r7, #8
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}

08003642 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003642:	b480      	push	{r7}
 8003644:	b083      	sub	sp, #12
 8003646:	af00      	add	r7, sp, #0
 8003648:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 800364a:	bf00      	nop
 800364c:	370c      	adds	r7, #12
 800364e:	46bd      	mov	sp, r7
 8003650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003654:	4770      	bx	lr

08003656 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003656:	b480      	push	{r7}
 8003658:	b083      	sub	sp, #12
 800365a:	af00      	add	r7, sp, #0
 800365c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 800365e:	bf00      	nop
 8003660:	370c      	adds	r7, #12
 8003662:	46bd      	mov	sp, r7
 8003664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003668:	4770      	bx	lr

0800366a <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800366a:	b480      	push	{r7}
 800366c:	b083      	sub	sp, #12
 800366e:	af00      	add	r7, sp, #0
 8003670:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8003672:	bf00      	nop
 8003674:	370c      	adds	r7, #12
 8003676:	46bd      	mov	sp, r7
 8003678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367c:	4770      	bx	lr
	...

08003680 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b088      	sub	sp, #32
 8003684:	af00      	add	r7, sp, #0
 8003686:	60f8      	str	r0, [r7, #12]
 8003688:	60b9      	str	r1, [r7, #8]
 800368a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 800368c:	2300      	movs	r3, #0
 800368e:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	795b      	ldrb	r3, [r3, #5]
 8003694:	2b01      	cmp	r3, #1
 8003696:	d101      	bne.n	800369c <HAL_DAC_ConfigChannel+0x1c>
 8003698:	2302      	movs	r3, #2
 800369a:	e137      	b.n	800390c <HAL_DAC_ConfigChannel+0x28c>
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2201      	movs	r2, #1
 80036a0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2202      	movs	r2, #2
 80036a6:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	2b04      	cmp	r3, #4
 80036ae:	f040 8081 	bne.w	80037b4 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80036b2:	f7ff fd51 	bl	8003158 <HAL_GetTick>
 80036b6:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d140      	bne.n	8003740 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80036be:	e018      	b.n	80036f2 <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80036c0:	f7ff fd4a 	bl	8003158 <HAL_GetTick>
 80036c4:	4602      	mov	r2, r0
 80036c6:	69bb      	ldr	r3, [r7, #24]
 80036c8:	1ad3      	subs	r3, r2, r3
 80036ca:	2b01      	cmp	r3, #1
 80036cc:	d911      	bls.n	80036f2 <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d00a      	beq.n	80036f2 <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	691b      	ldr	r3, [r3, #16]
 80036e0:	f043 0208 	orr.w	r2, r3, #8
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	2203      	movs	r2, #3
 80036ec:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80036ee:	2303      	movs	r3, #3
 80036f0:	e10c      	b.n	800390c <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d1df      	bne.n	80036c0 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8003700:	2001      	movs	r0, #1
 8003702:	f7ff fd35 	bl	8003170 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	68ba      	ldr	r2, [r7, #8]
 800370c:	69d2      	ldr	r2, [r2, #28]
 800370e:	641a      	str	r2, [r3, #64]	@ 0x40
 8003710:	e023      	b.n	800375a <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003712:	f7ff fd21 	bl	8003158 <HAL_GetTick>
 8003716:	4602      	mov	r2, r0
 8003718:	69bb      	ldr	r3, [r7, #24]
 800371a:	1ad3      	subs	r3, r2, r3
 800371c:	2b01      	cmp	r3, #1
 800371e:	d90f      	bls.n	8003740 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003726:	2b00      	cmp	r3, #0
 8003728:	da0a      	bge.n	8003740 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	691b      	ldr	r3, [r3, #16]
 800372e:	f043 0208 	orr.w	r2, r3, #8
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	2203      	movs	r2, #3
 800373a:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800373c:	2303      	movs	r3, #3
 800373e:	e0e5      	b.n	800390c <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003746:	2b00      	cmp	r3, #0
 8003748:	dbe3      	blt.n	8003712 <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 800374a:	2001      	movs	r0, #1
 800374c:	f7ff fd10 	bl	8003170 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	68ba      	ldr	r2, [r7, #8]
 8003756:	69d2      	ldr	r2, [r2, #28]
 8003758:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	f003 0310 	and.w	r3, r3, #16
 8003766:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 800376a:	fa01 f303 	lsl.w	r3, r1, r3
 800376e:	43db      	mvns	r3, r3
 8003770:	ea02 0103 	and.w	r1, r2, r3
 8003774:	68bb      	ldr	r3, [r7, #8]
 8003776:	6a1a      	ldr	r2, [r3, #32]
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	f003 0310 	and.w	r3, r3, #16
 800377e:	409a      	lsls	r2, r3
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	430a      	orrs	r2, r1
 8003786:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	f003 0310 	and.w	r3, r3, #16
 8003794:	21ff      	movs	r1, #255	@ 0xff
 8003796:	fa01 f303 	lsl.w	r3, r1, r3
 800379a:	43db      	mvns	r3, r3
 800379c:	ea02 0103 	and.w	r1, r2, r3
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	f003 0310 	and.w	r3, r3, #16
 80037aa:	409a      	lsls	r2, r3
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	430a      	orrs	r2, r1
 80037b2:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80037b4:	68bb      	ldr	r3, [r7, #8]
 80037b6:	695b      	ldr	r3, [r3, #20]
 80037b8:	2b01      	cmp	r3, #1
 80037ba:	d11d      	bne.n	80037f8 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037c2:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	f003 0310 	and.w	r3, r3, #16
 80037ca:	221f      	movs	r2, #31
 80037cc:	fa02 f303 	lsl.w	r3, r2, r3
 80037d0:	43db      	mvns	r3, r3
 80037d2:	69fa      	ldr	r2, [r7, #28]
 80037d4:	4013      	ands	r3, r2
 80037d6:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80037d8:	68bb      	ldr	r3, [r7, #8]
 80037da:	699b      	ldr	r3, [r3, #24]
 80037dc:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	f003 0310 	and.w	r3, r3, #16
 80037e4:	697a      	ldr	r2, [r7, #20]
 80037e6:	fa02 f303 	lsl.w	r3, r2, r3
 80037ea:	69fa      	ldr	r2, [r7, #28]
 80037ec:	4313      	orrs	r3, r2
 80037ee:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	69fa      	ldr	r2, [r7, #28]
 80037f6:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037fe:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	f003 0310 	and.w	r3, r3, #16
 8003806:	2207      	movs	r2, #7
 8003808:	fa02 f303 	lsl.w	r3, r2, r3
 800380c:	43db      	mvns	r3, r3
 800380e:	69fa      	ldr	r2, [r7, #28]
 8003810:	4013      	ands	r3, r2
 8003812:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	685a      	ldr	r2, [r3, #4]
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	68db      	ldr	r3, [r3, #12]
 800381c:	431a      	orrs	r2, r3
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	691b      	ldr	r3, [r3, #16]
 8003822:	4313      	orrs	r3, r2
 8003824:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	f003 0310 	and.w	r3, r3, #16
 800382c:	697a      	ldr	r2, [r7, #20]
 800382e:	fa02 f303 	lsl.w	r3, r2, r3
 8003832:	69fa      	ldr	r2, [r7, #28]
 8003834:	4313      	orrs	r3, r2
 8003836:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	69fa      	ldr	r2, [r7, #28]
 800383e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	6819      	ldr	r1, [r3, #0]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	f003 0310 	and.w	r3, r3, #16
 800384c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003850:	fa02 f303 	lsl.w	r3, r2, r3
 8003854:	43da      	mvns	r2, r3
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	400a      	ands	r2, r1
 800385c:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	f003 0310 	and.w	r3, r3, #16
 800386c:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8003870:	fa02 f303 	lsl.w	r3, r2, r3
 8003874:	43db      	mvns	r3, r3
 8003876:	69fa      	ldr	r2, [r7, #28]
 8003878:	4013      	ands	r3, r2
 800387a:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	f003 0310 	and.w	r3, r3, #16
 8003888:	697a      	ldr	r2, [r7, #20]
 800388a:	fa02 f303 	lsl.w	r3, r2, r3
 800388e:	69fa      	ldr	r2, [r7, #28]
 8003890:	4313      	orrs	r3, r2
 8003892:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800389c:	d104      	bne.n	80038a8 <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 800389e:	69fb      	ldr	r3, [r7, #28]
 80038a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80038a4:	61fb      	str	r3, [r7, #28]
 80038a6:	e018      	b.n	80038da <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 80038a8:	68bb      	ldr	r3, [r7, #8]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d104      	bne.n	80038ba <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 80038b0:	69fb      	ldr	r3, [r7, #28]
 80038b2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80038b6:	61fb      	str	r3, [r7, #28]
 80038b8:	e00f      	b.n	80038da <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 80038ba:	f002 ffeb 	bl	8006894 <HAL_RCC_GetHCLKFreq>
 80038be:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	4a14      	ldr	r2, [pc, #80]	@ (8003914 <HAL_DAC_ConfigChannel+0x294>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d904      	bls.n	80038d2 <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 80038c8:	69fb      	ldr	r3, [r7, #28]
 80038ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80038ce:	61fb      	str	r3, [r7, #28]
 80038d0:	e003      	b.n	80038da <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 80038d2:	69fb      	ldr	r3, [r7, #28]
 80038d4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80038d8:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	69fa      	ldr	r2, [r7, #28]
 80038e0:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	6819      	ldr	r1, [r3, #0]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	f003 0310 	and.w	r3, r3, #16
 80038ee:	22c0      	movs	r2, #192	@ 0xc0
 80038f0:	fa02 f303 	lsl.w	r3, r2, r3
 80038f4:	43da      	mvns	r2, r3
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	400a      	ands	r2, r1
 80038fc:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	2201      	movs	r2, #1
 8003902:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	2200      	movs	r2, #0
 8003908:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800390a:	2300      	movs	r3, #0
}
 800390c:	4618      	mov	r0, r3
 800390e:	3720      	adds	r7, #32
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}
 8003914:	04c4b400 	.word	0x04c4b400

08003918 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b084      	sub	sp, #16
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003924:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8003926:	68f8      	ldr	r0, [r7, #12]
 8003928:	f7ff fe8b 	bl	8003642 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	2201      	movs	r2, #1
 8003930:	711a      	strb	r2, [r3, #4]
}
 8003932:	bf00      	nop
 8003934:	3710      	adds	r7, #16
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}

0800393a <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800393a:	b580      	push	{r7, lr}
 800393c:	b084      	sub	sp, #16
 800393e:	af00      	add	r7, sp, #0
 8003940:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003946:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8003948:	68f8      	ldr	r0, [r7, #12]
 800394a:	f7ff fe84 	bl	8003656 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800394e:	bf00      	nop
 8003950:	3710      	adds	r7, #16
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}

08003956 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8003956:	b580      	push	{r7, lr}
 8003958:	b084      	sub	sp, #16
 800395a:	af00      	add	r7, sp, #0
 800395c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003962:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	691b      	ldr	r3, [r3, #16]
 8003968:	f043 0204 	orr.w	r2, r3, #4
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8003970:	68f8      	ldr	r0, [r7, #12]
 8003972:	f7ff fe7a 	bl	800366a <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	2201      	movs	r2, #1
 800397a:	711a      	strb	r2, [r3, #4]
}
 800397c:	bf00      	nop
 800397e:	3710      	adds	r7, #16
 8003980:	46bd      	mov	sp, r7
 8003982:	bd80      	pop	{r7, pc}

08003984 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003984:	b480      	push	{r7}
 8003986:	b083      	sub	sp, #12
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 800398c:	bf00      	nop
 800398e:	370c      	adds	r7, #12
 8003990:	46bd      	mov	sp, r7
 8003992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003996:	4770      	bx	lr

08003998 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003998:	b480      	push	{r7}
 800399a:	b083      	sub	sp, #12
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80039a0:	bf00      	nop
 80039a2:	370c      	adds	r7, #12
 80039a4:	46bd      	mov	sp, r7
 80039a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039aa:	4770      	bx	lr

080039ac <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80039ac:	b480      	push	{r7}
 80039ae:	b083      	sub	sp, #12
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80039b4:	bf00      	nop
 80039b6:	370c      	adds	r7, #12
 80039b8:	46bd      	mov	sp, r7
 80039ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039be:	4770      	bx	lr

080039c0 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b084      	sub	sp, #16
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039cc:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80039ce:	68f8      	ldr	r0, [r7, #12]
 80039d0:	f7ff ffd8 	bl	8003984 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2201      	movs	r2, #1
 80039d8:	711a      	strb	r2, [r3, #4]
}
 80039da:	bf00      	nop
 80039dc:	3710      	adds	r7, #16
 80039de:	46bd      	mov	sp, r7
 80039e0:	bd80      	pop	{r7, pc}

080039e2 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80039e2:	b580      	push	{r7, lr}
 80039e4:	b084      	sub	sp, #16
 80039e6:	af00      	add	r7, sp, #0
 80039e8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039ee:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80039f0:	68f8      	ldr	r0, [r7, #12]
 80039f2:	f7ff ffd1 	bl	8003998 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80039f6:	bf00      	nop
 80039f8:	3710      	adds	r7, #16
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}

080039fe <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80039fe:	b580      	push	{r7, lr}
 8003a00:	b084      	sub	sp, #16
 8003a02:	af00      	add	r7, sp, #0
 8003a04:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a0a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	691b      	ldr	r3, [r3, #16]
 8003a10:	f043 0204 	orr.w	r2, r3, #4
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8003a18:	68f8      	ldr	r0, [r7, #12]
 8003a1a:	f7ff ffc7 	bl	80039ac <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2201      	movs	r2, #1
 8003a22:	711a      	strb	r2, [r3, #4]
}
 8003a24:	bf00      	nop
 8003a26:	3710      	adds	r7, #16
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd80      	pop	{r7, pc}

08003a2c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b084      	sub	sp, #16
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d101      	bne.n	8003a3e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	e08d      	b.n	8003b5a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	461a      	mov	r2, r3
 8003a44:	4b47      	ldr	r3, [pc, #284]	@ (8003b64 <HAL_DMA_Init+0x138>)
 8003a46:	429a      	cmp	r2, r3
 8003a48:	d80f      	bhi.n	8003a6a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	461a      	mov	r2, r3
 8003a50:	4b45      	ldr	r3, [pc, #276]	@ (8003b68 <HAL_DMA_Init+0x13c>)
 8003a52:	4413      	add	r3, r2
 8003a54:	4a45      	ldr	r2, [pc, #276]	@ (8003b6c <HAL_DMA_Init+0x140>)
 8003a56:	fba2 2303 	umull	r2, r3, r2, r3
 8003a5a:	091b      	lsrs	r3, r3, #4
 8003a5c:	009a      	lsls	r2, r3, #2
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	4a42      	ldr	r2, [pc, #264]	@ (8003b70 <HAL_DMA_Init+0x144>)
 8003a66:	641a      	str	r2, [r3, #64]	@ 0x40
 8003a68:	e00e      	b.n	8003a88 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	461a      	mov	r2, r3
 8003a70:	4b40      	ldr	r3, [pc, #256]	@ (8003b74 <HAL_DMA_Init+0x148>)
 8003a72:	4413      	add	r3, r2
 8003a74:	4a3d      	ldr	r2, [pc, #244]	@ (8003b6c <HAL_DMA_Init+0x140>)
 8003a76:	fba2 2303 	umull	r2, r3, r2, r3
 8003a7a:	091b      	lsrs	r3, r3, #4
 8003a7c:	009a      	lsls	r2, r3, #2
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	4a3c      	ldr	r2, [pc, #240]	@ (8003b78 <HAL_DMA_Init+0x14c>)
 8003a86:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2202      	movs	r2, #2
 8003a8c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003a9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003aa2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003aac:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	691b      	ldr	r3, [r3, #16]
 8003ab2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ab8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	699b      	ldr	r3, [r3, #24]
 8003abe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ac4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6a1b      	ldr	r3, [r3, #32]
 8003aca:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003acc:	68fa      	ldr	r2, [r7, #12]
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	68fa      	ldr	r2, [r7, #12]
 8003ad8:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003ada:	6878      	ldr	r0, [r7, #4]
 8003adc:	f000 fa12 	bl	8003f04 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	689b      	ldr	r3, [r3, #8]
 8003ae4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003ae8:	d102      	bne.n	8003af0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2200      	movs	r2, #0
 8003aee:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	685a      	ldr	r2, [r3, #4]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003af8:	b2d2      	uxtb	r2, r2
 8003afa:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b00:	687a      	ldr	r2, [r7, #4]
 8003b02:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003b04:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d010      	beq.n	8003b30 <HAL_DMA_Init+0x104>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	2b04      	cmp	r3, #4
 8003b14:	d80c      	bhi.n	8003b30 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003b16:	6878      	ldr	r0, [r7, #4]
 8003b18:	f000 fa32 	bl	8003f80 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b20:	2200      	movs	r2, #0
 8003b22:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b28:	687a      	ldr	r2, [r7, #4]
 8003b2a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003b2c:	605a      	str	r2, [r3, #4]
 8003b2e:	e008      	b.n	8003b42 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2200      	movs	r2, #0
 8003b34:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2200      	movs	r2, #0
 8003b46:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2200      	movs	r2, #0
 8003b54:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003b58:	2300      	movs	r3, #0
}
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	3710      	adds	r7, #16
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bd80      	pop	{r7, pc}
 8003b62:	bf00      	nop
 8003b64:	40020407 	.word	0x40020407
 8003b68:	bffdfff8 	.word	0xbffdfff8
 8003b6c:	cccccccd 	.word	0xcccccccd
 8003b70:	40020000 	.word	0x40020000
 8003b74:	bffdfbf8 	.word	0xbffdfbf8
 8003b78:	40020400 	.word	0x40020400

08003b7c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b086      	sub	sp, #24
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	60f8      	str	r0, [r7, #12]
 8003b84:	60b9      	str	r1, [r7, #8]
 8003b86:	607a      	str	r2, [r7, #4]
 8003b88:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003b94:	2b01      	cmp	r3, #1
 8003b96:	d101      	bne.n	8003b9c <HAL_DMA_Start_IT+0x20>
 8003b98:	2302      	movs	r3, #2
 8003b9a:	e066      	b.n	8003c6a <HAL_DMA_Start_IT+0xee>
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	2201      	movs	r2, #1
 8003ba0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003baa:	b2db      	uxtb	r3, r3
 8003bac:	2b01      	cmp	r3, #1
 8003bae:	d155      	bne.n	8003c5c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	2202      	movs	r2, #2
 8003bb4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f022 0201 	bic.w	r2, r2, #1
 8003bcc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	687a      	ldr	r2, [r7, #4]
 8003bd2:	68b9      	ldr	r1, [r7, #8]
 8003bd4:	68f8      	ldr	r0, [r7, #12]
 8003bd6:	f000 f957 	bl	8003e88 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d008      	beq.n	8003bf4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f042 020e 	orr.w	r2, r2, #14
 8003bf0:	601a      	str	r2, [r3, #0]
 8003bf2:	e00f      	b.n	8003c14 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f022 0204 	bic.w	r2, r2, #4
 8003c02:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	681a      	ldr	r2, [r3, #0]
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f042 020a 	orr.w	r2, r2, #10
 8003c12:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d007      	beq.n	8003c32 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c26:	681a      	ldr	r2, [r3, #0]
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c2c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c30:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d007      	beq.n	8003c4a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c3e:	681a      	ldr	r2, [r3, #0]
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c44:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c48:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	681a      	ldr	r2, [r3, #0]
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f042 0201 	orr.w	r2, r2, #1
 8003c58:	601a      	str	r2, [r3, #0]
 8003c5a:	e005      	b.n	8003c68 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003c64:	2302      	movs	r3, #2
 8003c66:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003c68:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	3718      	adds	r7, #24
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bd80      	pop	{r7, pc}

08003c72 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003c72:	b480      	push	{r7}
 8003c74:	b085      	sub	sp, #20
 8003c76:	af00      	add	r7, sp, #0
 8003c78:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003c84:	b2db      	uxtb	r3, r3
 8003c86:	2b02      	cmp	r3, #2
 8003c88:	d008      	beq.n	8003c9c <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2204      	movs	r2, #4
 8003c8e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2200      	movs	r2, #0
 8003c94:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	e040      	b.n	8003d1e <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	681a      	ldr	r2, [r3, #0]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f022 020e 	bic.w	r2, r2, #14
 8003caa:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cb0:	681a      	ldr	r2, [r3, #0]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cb6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003cba:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	681a      	ldr	r2, [r3, #0]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f022 0201 	bic.w	r2, r2, #1
 8003cca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cd0:	f003 021c 	and.w	r2, r3, #28
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cd8:	2101      	movs	r1, #1
 8003cda:	fa01 f202 	lsl.w	r2, r1, r2
 8003cde:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ce4:	687a      	ldr	r2, [r7, #4]
 8003ce6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003ce8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d00c      	beq.n	8003d0c <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cfc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003d00:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d06:	687a      	ldr	r2, [r7, #4]
 8003d08:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003d0a:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2201      	movs	r2, #1
 8003d10:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2200      	movs	r2, #0
 8003d18:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8003d1c:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003d1e:	4618      	mov	r0, r3
 8003d20:	3714      	adds	r7, #20
 8003d22:	46bd      	mov	sp, r7
 8003d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d28:	4770      	bx	lr

08003d2a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003d2a:	b580      	push	{r7, lr}
 8003d2c:	b084      	sub	sp, #16
 8003d2e:	af00      	add	r7, sp, #0
 8003d30:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d46:	f003 031c 	and.w	r3, r3, #28
 8003d4a:	2204      	movs	r2, #4
 8003d4c:	409a      	lsls	r2, r3
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	4013      	ands	r3, r2
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d026      	beq.n	8003da4 <HAL_DMA_IRQHandler+0x7a>
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	f003 0304 	and.w	r3, r3, #4
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d021      	beq.n	8003da4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f003 0320 	and.w	r3, r3, #32
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d107      	bne.n	8003d7e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	681a      	ldr	r2, [r3, #0]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f022 0204 	bic.w	r2, r2, #4
 8003d7c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d82:	f003 021c 	and.w	r2, r3, #28
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d8a:	2104      	movs	r1, #4
 8003d8c:	fa01 f202 	lsl.w	r2, r1, r2
 8003d90:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d071      	beq.n	8003e7e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d9e:	6878      	ldr	r0, [r7, #4]
 8003da0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003da2:	e06c      	b.n	8003e7e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003da8:	f003 031c 	and.w	r3, r3, #28
 8003dac:	2202      	movs	r2, #2
 8003dae:	409a      	lsls	r2, r3
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	4013      	ands	r3, r2
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d02e      	beq.n	8003e16 <HAL_DMA_IRQHandler+0xec>
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	f003 0302 	and.w	r3, r3, #2
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d029      	beq.n	8003e16 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f003 0320 	and.w	r3, r3, #32
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d10b      	bne.n	8003de8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	681a      	ldr	r2, [r3, #0]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f022 020a 	bic.w	r2, r2, #10
 8003dde:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2201      	movs	r2, #1
 8003de4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dec:	f003 021c 	and.w	r2, r3, #28
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003df4:	2102      	movs	r1, #2
 8003df6:	fa01 f202 	lsl.w	r2, r1, r2
 8003dfa:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2200      	movs	r2, #0
 8003e00:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d038      	beq.n	8003e7e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e10:	6878      	ldr	r0, [r7, #4]
 8003e12:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003e14:	e033      	b.n	8003e7e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e1a:	f003 031c 	and.w	r3, r3, #28
 8003e1e:	2208      	movs	r2, #8
 8003e20:	409a      	lsls	r2, r3
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	4013      	ands	r3, r2
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d02a      	beq.n	8003e80 <HAL_DMA_IRQHandler+0x156>
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	f003 0308 	and.w	r3, r3, #8
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d025      	beq.n	8003e80 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	681a      	ldr	r2, [r3, #0]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f022 020e 	bic.w	r2, r2, #14
 8003e42:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e48:	f003 021c 	and.w	r2, r3, #28
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e50:	2101      	movs	r1, #1
 8003e52:	fa01 f202 	lsl.w	r2, r1, r2
 8003e56:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2201      	movs	r2, #1
 8003e5c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2201      	movs	r2, #1
 8003e62:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d004      	beq.n	8003e80 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e7a:	6878      	ldr	r0, [r7, #4]
 8003e7c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003e7e:	bf00      	nop
 8003e80:	bf00      	nop
}
 8003e82:	3710      	adds	r7, #16
 8003e84:	46bd      	mov	sp, r7
 8003e86:	bd80      	pop	{r7, pc}

08003e88 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b085      	sub	sp, #20
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	60f8      	str	r0, [r7, #12]
 8003e90:	60b9      	str	r1, [r7, #8]
 8003e92:	607a      	str	r2, [r7, #4]
 8003e94:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e9a:	68fa      	ldr	r2, [r7, #12]
 8003e9c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003e9e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d004      	beq.n	8003eb2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003eac:	68fa      	ldr	r2, [r7, #12]
 8003eae:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003eb0:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eb6:	f003 021c 	and.w	r2, r3, #28
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ebe:	2101      	movs	r1, #1
 8003ec0:	fa01 f202 	lsl.w	r2, r1, r2
 8003ec4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	683a      	ldr	r2, [r7, #0]
 8003ecc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	2b10      	cmp	r3, #16
 8003ed4:	d108      	bne.n	8003ee8 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	687a      	ldr	r2, [r7, #4]
 8003edc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	68ba      	ldr	r2, [r7, #8]
 8003ee4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003ee6:	e007      	b.n	8003ef8 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	68ba      	ldr	r2, [r7, #8]
 8003eee:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	687a      	ldr	r2, [r7, #4]
 8003ef6:	60da      	str	r2, [r3, #12]
}
 8003ef8:	bf00      	nop
 8003efa:	3714      	adds	r7, #20
 8003efc:	46bd      	mov	sp, r7
 8003efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f02:	4770      	bx	lr

08003f04 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003f04:	b480      	push	{r7}
 8003f06:	b085      	sub	sp, #20
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	461a      	mov	r2, r3
 8003f12:	4b17      	ldr	r3, [pc, #92]	@ (8003f70 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003f14:	429a      	cmp	r2, r3
 8003f16:	d80a      	bhi.n	8003f2e <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f1c:	089b      	lsrs	r3, r3, #2
 8003f1e:	009b      	lsls	r3, r3, #2
 8003f20:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003f24:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8003f28:	687a      	ldr	r2, [r7, #4]
 8003f2a:	6493      	str	r3, [r2, #72]	@ 0x48
 8003f2c:	e007      	b.n	8003f3e <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f32:	089b      	lsrs	r3, r3, #2
 8003f34:	009a      	lsls	r2, r3, #2
 8003f36:	4b0f      	ldr	r3, [pc, #60]	@ (8003f74 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003f38:	4413      	add	r3, r2
 8003f3a:	687a      	ldr	r2, [r7, #4]
 8003f3c:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	b2db      	uxtb	r3, r3
 8003f44:	3b08      	subs	r3, #8
 8003f46:	4a0c      	ldr	r2, [pc, #48]	@ (8003f78 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003f48:	fba2 2303 	umull	r2, r3, r2, r3
 8003f4c:	091b      	lsrs	r3, r3, #4
 8003f4e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	4a0a      	ldr	r2, [pc, #40]	@ (8003f7c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003f54:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	f003 031f 	and.w	r3, r3, #31
 8003f5c:	2201      	movs	r2, #1
 8003f5e:	409a      	lsls	r2, r3
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003f64:	bf00      	nop
 8003f66:	3714      	adds	r7, #20
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6e:	4770      	bx	lr
 8003f70:	40020407 	.word	0x40020407
 8003f74:	4002081c 	.word	0x4002081c
 8003f78:	cccccccd 	.word	0xcccccccd
 8003f7c:	40020880 	.word	0x40020880

08003f80 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003f80:	b480      	push	{r7}
 8003f82:	b085      	sub	sp, #20
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003f90:	68fa      	ldr	r2, [r7, #12]
 8003f92:	4b0b      	ldr	r3, [pc, #44]	@ (8003fc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003f94:	4413      	add	r3, r2
 8003f96:	009b      	lsls	r3, r3, #2
 8003f98:	461a      	mov	r2, r3
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	4a08      	ldr	r2, [pc, #32]	@ (8003fc4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003fa2:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	3b01      	subs	r3, #1
 8003fa8:	f003 0303 	and.w	r3, r3, #3
 8003fac:	2201      	movs	r2, #1
 8003fae:	409a      	lsls	r2, r3
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003fb4:	bf00      	nop
 8003fb6:	3714      	adds	r7, #20
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbe:	4770      	bx	lr
 8003fc0:	1000823f 	.word	0x1000823f
 8003fc4:	40020940 	.word	0x40020940

08003fc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b087      	sub	sp, #28
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
 8003fd0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003fd6:	e166      	b.n	80042a6 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	2101      	movs	r1, #1
 8003fde:	697b      	ldr	r3, [r7, #20]
 8003fe0:	fa01 f303 	lsl.w	r3, r1, r3
 8003fe4:	4013      	ands	r3, r2
 8003fe6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	f000 8158 	beq.w	80042a0 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	f003 0303 	and.w	r3, r3, #3
 8003ff8:	2b01      	cmp	r3, #1
 8003ffa:	d005      	beq.n	8004008 <HAL_GPIO_Init+0x40>
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	f003 0303 	and.w	r3, r3, #3
 8004004:	2b02      	cmp	r3, #2
 8004006:	d130      	bne.n	800406a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	689b      	ldr	r3, [r3, #8]
 800400c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800400e:	697b      	ldr	r3, [r7, #20]
 8004010:	005b      	lsls	r3, r3, #1
 8004012:	2203      	movs	r2, #3
 8004014:	fa02 f303 	lsl.w	r3, r2, r3
 8004018:	43db      	mvns	r3, r3
 800401a:	693a      	ldr	r2, [r7, #16]
 800401c:	4013      	ands	r3, r2
 800401e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	68da      	ldr	r2, [r3, #12]
 8004024:	697b      	ldr	r3, [r7, #20]
 8004026:	005b      	lsls	r3, r3, #1
 8004028:	fa02 f303 	lsl.w	r3, r2, r3
 800402c:	693a      	ldr	r2, [r7, #16]
 800402e:	4313      	orrs	r3, r2
 8004030:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	693a      	ldr	r2, [r7, #16]
 8004036:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	685b      	ldr	r3, [r3, #4]
 800403c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800403e:	2201      	movs	r2, #1
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	fa02 f303 	lsl.w	r3, r2, r3
 8004046:	43db      	mvns	r3, r3
 8004048:	693a      	ldr	r2, [r7, #16]
 800404a:	4013      	ands	r3, r2
 800404c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	091b      	lsrs	r3, r3, #4
 8004054:	f003 0201 	and.w	r2, r3, #1
 8004058:	697b      	ldr	r3, [r7, #20]
 800405a:	fa02 f303 	lsl.w	r3, r2, r3
 800405e:	693a      	ldr	r2, [r7, #16]
 8004060:	4313      	orrs	r3, r2
 8004062:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	693a      	ldr	r2, [r7, #16]
 8004068:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	f003 0303 	and.w	r3, r3, #3
 8004072:	2b03      	cmp	r3, #3
 8004074:	d017      	beq.n	80040a6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	68db      	ldr	r3, [r3, #12]
 800407a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	005b      	lsls	r3, r3, #1
 8004080:	2203      	movs	r2, #3
 8004082:	fa02 f303 	lsl.w	r3, r2, r3
 8004086:	43db      	mvns	r3, r3
 8004088:	693a      	ldr	r2, [r7, #16]
 800408a:	4013      	ands	r3, r2
 800408c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	689a      	ldr	r2, [r3, #8]
 8004092:	697b      	ldr	r3, [r7, #20]
 8004094:	005b      	lsls	r3, r3, #1
 8004096:	fa02 f303 	lsl.w	r3, r2, r3
 800409a:	693a      	ldr	r2, [r7, #16]
 800409c:	4313      	orrs	r3, r2
 800409e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	693a      	ldr	r2, [r7, #16]
 80040a4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	f003 0303 	and.w	r3, r3, #3
 80040ae:	2b02      	cmp	r3, #2
 80040b0:	d123      	bne.n	80040fa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	08da      	lsrs	r2, r3, #3
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	3208      	adds	r2, #8
 80040ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040be:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80040c0:	697b      	ldr	r3, [r7, #20]
 80040c2:	f003 0307 	and.w	r3, r3, #7
 80040c6:	009b      	lsls	r3, r3, #2
 80040c8:	220f      	movs	r2, #15
 80040ca:	fa02 f303 	lsl.w	r3, r2, r3
 80040ce:	43db      	mvns	r3, r3
 80040d0:	693a      	ldr	r2, [r7, #16]
 80040d2:	4013      	ands	r3, r2
 80040d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	691a      	ldr	r2, [r3, #16]
 80040da:	697b      	ldr	r3, [r7, #20]
 80040dc:	f003 0307 	and.w	r3, r3, #7
 80040e0:	009b      	lsls	r3, r3, #2
 80040e2:	fa02 f303 	lsl.w	r3, r2, r3
 80040e6:	693a      	ldr	r2, [r7, #16]
 80040e8:	4313      	orrs	r3, r2
 80040ea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80040ec:	697b      	ldr	r3, [r7, #20]
 80040ee:	08da      	lsrs	r2, r3, #3
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	3208      	adds	r2, #8
 80040f4:	6939      	ldr	r1, [r7, #16]
 80040f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	005b      	lsls	r3, r3, #1
 8004104:	2203      	movs	r2, #3
 8004106:	fa02 f303 	lsl.w	r3, r2, r3
 800410a:	43db      	mvns	r3, r3
 800410c:	693a      	ldr	r2, [r7, #16]
 800410e:	4013      	ands	r3, r2
 8004110:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	f003 0203 	and.w	r2, r3, #3
 800411a:	697b      	ldr	r3, [r7, #20]
 800411c:	005b      	lsls	r3, r3, #1
 800411e:	fa02 f303 	lsl.w	r3, r2, r3
 8004122:	693a      	ldr	r2, [r7, #16]
 8004124:	4313      	orrs	r3, r2
 8004126:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	693a      	ldr	r2, [r7, #16]
 800412c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004136:	2b00      	cmp	r3, #0
 8004138:	f000 80b2 	beq.w	80042a0 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800413c:	4b61      	ldr	r3, [pc, #388]	@ (80042c4 <HAL_GPIO_Init+0x2fc>)
 800413e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004140:	4a60      	ldr	r2, [pc, #384]	@ (80042c4 <HAL_GPIO_Init+0x2fc>)
 8004142:	f043 0301 	orr.w	r3, r3, #1
 8004146:	6613      	str	r3, [r2, #96]	@ 0x60
 8004148:	4b5e      	ldr	r3, [pc, #376]	@ (80042c4 <HAL_GPIO_Init+0x2fc>)
 800414a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800414c:	f003 0301 	and.w	r3, r3, #1
 8004150:	60bb      	str	r3, [r7, #8]
 8004152:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004154:	4a5c      	ldr	r2, [pc, #368]	@ (80042c8 <HAL_GPIO_Init+0x300>)
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	089b      	lsrs	r3, r3, #2
 800415a:	3302      	adds	r3, #2
 800415c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004160:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004162:	697b      	ldr	r3, [r7, #20]
 8004164:	f003 0303 	and.w	r3, r3, #3
 8004168:	009b      	lsls	r3, r3, #2
 800416a:	220f      	movs	r2, #15
 800416c:	fa02 f303 	lsl.w	r3, r2, r3
 8004170:	43db      	mvns	r3, r3
 8004172:	693a      	ldr	r2, [r7, #16]
 8004174:	4013      	ands	r3, r2
 8004176:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800417e:	d02b      	beq.n	80041d8 <HAL_GPIO_Init+0x210>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	4a52      	ldr	r2, [pc, #328]	@ (80042cc <HAL_GPIO_Init+0x304>)
 8004184:	4293      	cmp	r3, r2
 8004186:	d025      	beq.n	80041d4 <HAL_GPIO_Init+0x20c>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	4a51      	ldr	r2, [pc, #324]	@ (80042d0 <HAL_GPIO_Init+0x308>)
 800418c:	4293      	cmp	r3, r2
 800418e:	d01f      	beq.n	80041d0 <HAL_GPIO_Init+0x208>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	4a50      	ldr	r2, [pc, #320]	@ (80042d4 <HAL_GPIO_Init+0x30c>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d019      	beq.n	80041cc <HAL_GPIO_Init+0x204>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	4a4f      	ldr	r2, [pc, #316]	@ (80042d8 <HAL_GPIO_Init+0x310>)
 800419c:	4293      	cmp	r3, r2
 800419e:	d013      	beq.n	80041c8 <HAL_GPIO_Init+0x200>
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	4a4e      	ldr	r2, [pc, #312]	@ (80042dc <HAL_GPIO_Init+0x314>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d00d      	beq.n	80041c4 <HAL_GPIO_Init+0x1fc>
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	4a4d      	ldr	r2, [pc, #308]	@ (80042e0 <HAL_GPIO_Init+0x318>)
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d007      	beq.n	80041c0 <HAL_GPIO_Init+0x1f8>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	4a4c      	ldr	r2, [pc, #304]	@ (80042e4 <HAL_GPIO_Init+0x31c>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d101      	bne.n	80041bc <HAL_GPIO_Init+0x1f4>
 80041b8:	2307      	movs	r3, #7
 80041ba:	e00e      	b.n	80041da <HAL_GPIO_Init+0x212>
 80041bc:	2308      	movs	r3, #8
 80041be:	e00c      	b.n	80041da <HAL_GPIO_Init+0x212>
 80041c0:	2306      	movs	r3, #6
 80041c2:	e00a      	b.n	80041da <HAL_GPIO_Init+0x212>
 80041c4:	2305      	movs	r3, #5
 80041c6:	e008      	b.n	80041da <HAL_GPIO_Init+0x212>
 80041c8:	2304      	movs	r3, #4
 80041ca:	e006      	b.n	80041da <HAL_GPIO_Init+0x212>
 80041cc:	2303      	movs	r3, #3
 80041ce:	e004      	b.n	80041da <HAL_GPIO_Init+0x212>
 80041d0:	2302      	movs	r3, #2
 80041d2:	e002      	b.n	80041da <HAL_GPIO_Init+0x212>
 80041d4:	2301      	movs	r3, #1
 80041d6:	e000      	b.n	80041da <HAL_GPIO_Init+0x212>
 80041d8:	2300      	movs	r3, #0
 80041da:	697a      	ldr	r2, [r7, #20]
 80041dc:	f002 0203 	and.w	r2, r2, #3
 80041e0:	0092      	lsls	r2, r2, #2
 80041e2:	4093      	lsls	r3, r2
 80041e4:	693a      	ldr	r2, [r7, #16]
 80041e6:	4313      	orrs	r3, r2
 80041e8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80041ea:	4937      	ldr	r1, [pc, #220]	@ (80042c8 <HAL_GPIO_Init+0x300>)
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	089b      	lsrs	r3, r3, #2
 80041f0:	3302      	adds	r3, #2
 80041f2:	693a      	ldr	r2, [r7, #16]
 80041f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80041f8:	4b3b      	ldr	r3, [pc, #236]	@ (80042e8 <HAL_GPIO_Init+0x320>)
 80041fa:	689b      	ldr	r3, [r3, #8]
 80041fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	43db      	mvns	r3, r3
 8004202:	693a      	ldr	r2, [r7, #16]
 8004204:	4013      	ands	r3, r2
 8004206:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004210:	2b00      	cmp	r3, #0
 8004212:	d003      	beq.n	800421c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8004214:	693a      	ldr	r2, [r7, #16]
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	4313      	orrs	r3, r2
 800421a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800421c:	4a32      	ldr	r2, [pc, #200]	@ (80042e8 <HAL_GPIO_Init+0x320>)
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004222:	4b31      	ldr	r3, [pc, #196]	@ (80042e8 <HAL_GPIO_Init+0x320>)
 8004224:	68db      	ldr	r3, [r3, #12]
 8004226:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	43db      	mvns	r3, r3
 800422c:	693a      	ldr	r2, [r7, #16]
 800422e:	4013      	ands	r3, r2
 8004230:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800423a:	2b00      	cmp	r3, #0
 800423c:	d003      	beq.n	8004246 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800423e:	693a      	ldr	r2, [r7, #16]
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	4313      	orrs	r3, r2
 8004244:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004246:	4a28      	ldr	r2, [pc, #160]	@ (80042e8 <HAL_GPIO_Init+0x320>)
 8004248:	693b      	ldr	r3, [r7, #16]
 800424a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800424c:	4b26      	ldr	r3, [pc, #152]	@ (80042e8 <HAL_GPIO_Init+0x320>)
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	43db      	mvns	r3, r3
 8004256:	693a      	ldr	r2, [r7, #16]
 8004258:	4013      	ands	r3, r2
 800425a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004264:	2b00      	cmp	r3, #0
 8004266:	d003      	beq.n	8004270 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8004268:	693a      	ldr	r2, [r7, #16]
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	4313      	orrs	r3, r2
 800426e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004270:	4a1d      	ldr	r2, [pc, #116]	@ (80042e8 <HAL_GPIO_Init+0x320>)
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004276:	4b1c      	ldr	r3, [pc, #112]	@ (80042e8 <HAL_GPIO_Init+0x320>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	43db      	mvns	r3, r3
 8004280:	693a      	ldr	r2, [r7, #16]
 8004282:	4013      	ands	r3, r2
 8004284:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800428e:	2b00      	cmp	r3, #0
 8004290:	d003      	beq.n	800429a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8004292:	693a      	ldr	r2, [r7, #16]
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	4313      	orrs	r3, r2
 8004298:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800429a:	4a13      	ldr	r2, [pc, #76]	@ (80042e8 <HAL_GPIO_Init+0x320>)
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80042a0:	697b      	ldr	r3, [r7, #20]
 80042a2:	3301      	adds	r3, #1
 80042a4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	fa22 f303 	lsr.w	r3, r2, r3
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	f47f ae91 	bne.w	8003fd8 <HAL_GPIO_Init+0x10>
  }
}
 80042b6:	bf00      	nop
 80042b8:	bf00      	nop
 80042ba:	371c      	adds	r7, #28
 80042bc:	46bd      	mov	sp, r7
 80042be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c2:	4770      	bx	lr
 80042c4:	40021000 	.word	0x40021000
 80042c8:	40010000 	.word	0x40010000
 80042cc:	48000400 	.word	0x48000400
 80042d0:	48000800 	.word	0x48000800
 80042d4:	48000c00 	.word	0x48000c00
 80042d8:	48001000 	.word	0x48001000
 80042dc:	48001400 	.word	0x48001400
 80042e0:	48001800 	.word	0x48001800
 80042e4:	48001c00 	.word	0x48001c00
 80042e8:	40010400 	.word	0x40010400

080042ec <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80042ec:	b480      	push	{r7}
 80042ee:	b087      	sub	sp, #28
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
 80042f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80042f6:	2300      	movs	r3, #0
 80042f8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80042fa:	e0c9      	b.n	8004490 <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80042fc:	2201      	movs	r2, #1
 80042fe:	697b      	ldr	r3, [r7, #20]
 8004300:	fa02 f303 	lsl.w	r3, r2, r3
 8004304:	683a      	ldr	r2, [r7, #0]
 8004306:	4013      	ands	r3, r2
 8004308:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800430a:	693b      	ldr	r3, [r7, #16]
 800430c:	2b00      	cmp	r3, #0
 800430e:	f000 80bc 	beq.w	800448a <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8004312:	4a66      	ldr	r2, [pc, #408]	@ (80044ac <HAL_GPIO_DeInit+0x1c0>)
 8004314:	697b      	ldr	r3, [r7, #20]
 8004316:	089b      	lsrs	r3, r3, #2
 8004318:	3302      	adds	r3, #2
 800431a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800431e:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8004320:	697b      	ldr	r3, [r7, #20]
 8004322:	f003 0303 	and.w	r3, r3, #3
 8004326:	009b      	lsls	r3, r3, #2
 8004328:	220f      	movs	r2, #15
 800432a:	fa02 f303 	lsl.w	r3, r2, r3
 800432e:	68fa      	ldr	r2, [r7, #12]
 8004330:	4013      	ands	r3, r2
 8004332:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800433a:	d02b      	beq.n	8004394 <HAL_GPIO_DeInit+0xa8>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	4a5c      	ldr	r2, [pc, #368]	@ (80044b0 <HAL_GPIO_DeInit+0x1c4>)
 8004340:	4293      	cmp	r3, r2
 8004342:	d025      	beq.n	8004390 <HAL_GPIO_DeInit+0xa4>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	4a5b      	ldr	r2, [pc, #364]	@ (80044b4 <HAL_GPIO_DeInit+0x1c8>)
 8004348:	4293      	cmp	r3, r2
 800434a:	d01f      	beq.n	800438c <HAL_GPIO_DeInit+0xa0>
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	4a5a      	ldr	r2, [pc, #360]	@ (80044b8 <HAL_GPIO_DeInit+0x1cc>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d019      	beq.n	8004388 <HAL_GPIO_DeInit+0x9c>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	4a59      	ldr	r2, [pc, #356]	@ (80044bc <HAL_GPIO_DeInit+0x1d0>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d013      	beq.n	8004384 <HAL_GPIO_DeInit+0x98>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	4a58      	ldr	r2, [pc, #352]	@ (80044c0 <HAL_GPIO_DeInit+0x1d4>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d00d      	beq.n	8004380 <HAL_GPIO_DeInit+0x94>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	4a57      	ldr	r2, [pc, #348]	@ (80044c4 <HAL_GPIO_DeInit+0x1d8>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d007      	beq.n	800437c <HAL_GPIO_DeInit+0x90>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	4a56      	ldr	r2, [pc, #344]	@ (80044c8 <HAL_GPIO_DeInit+0x1dc>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d101      	bne.n	8004378 <HAL_GPIO_DeInit+0x8c>
 8004374:	2307      	movs	r3, #7
 8004376:	e00e      	b.n	8004396 <HAL_GPIO_DeInit+0xaa>
 8004378:	2308      	movs	r3, #8
 800437a:	e00c      	b.n	8004396 <HAL_GPIO_DeInit+0xaa>
 800437c:	2306      	movs	r3, #6
 800437e:	e00a      	b.n	8004396 <HAL_GPIO_DeInit+0xaa>
 8004380:	2305      	movs	r3, #5
 8004382:	e008      	b.n	8004396 <HAL_GPIO_DeInit+0xaa>
 8004384:	2304      	movs	r3, #4
 8004386:	e006      	b.n	8004396 <HAL_GPIO_DeInit+0xaa>
 8004388:	2303      	movs	r3, #3
 800438a:	e004      	b.n	8004396 <HAL_GPIO_DeInit+0xaa>
 800438c:	2302      	movs	r3, #2
 800438e:	e002      	b.n	8004396 <HAL_GPIO_DeInit+0xaa>
 8004390:	2301      	movs	r3, #1
 8004392:	e000      	b.n	8004396 <HAL_GPIO_DeInit+0xaa>
 8004394:	2300      	movs	r3, #0
 8004396:	697a      	ldr	r2, [r7, #20]
 8004398:	f002 0203 	and.w	r2, r2, #3
 800439c:	0092      	lsls	r2, r2, #2
 800439e:	4093      	lsls	r3, r2
 80043a0:	68fa      	ldr	r2, [r7, #12]
 80043a2:	429a      	cmp	r2, r3
 80043a4:	d132      	bne.n	800440c <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80043a6:	4b49      	ldr	r3, [pc, #292]	@ (80044cc <HAL_GPIO_DeInit+0x1e0>)
 80043a8:	681a      	ldr	r2, [r3, #0]
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	43db      	mvns	r3, r3
 80043ae:	4947      	ldr	r1, [pc, #284]	@ (80044cc <HAL_GPIO_DeInit+0x1e0>)
 80043b0:	4013      	ands	r3, r2
 80043b2:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80043b4:	4b45      	ldr	r3, [pc, #276]	@ (80044cc <HAL_GPIO_DeInit+0x1e0>)
 80043b6:	685a      	ldr	r2, [r3, #4]
 80043b8:	693b      	ldr	r3, [r7, #16]
 80043ba:	43db      	mvns	r3, r3
 80043bc:	4943      	ldr	r1, [pc, #268]	@ (80044cc <HAL_GPIO_DeInit+0x1e0>)
 80043be:	4013      	ands	r3, r2
 80043c0:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80043c2:	4b42      	ldr	r3, [pc, #264]	@ (80044cc <HAL_GPIO_DeInit+0x1e0>)
 80043c4:	68da      	ldr	r2, [r3, #12]
 80043c6:	693b      	ldr	r3, [r7, #16]
 80043c8:	43db      	mvns	r3, r3
 80043ca:	4940      	ldr	r1, [pc, #256]	@ (80044cc <HAL_GPIO_DeInit+0x1e0>)
 80043cc:	4013      	ands	r3, r2
 80043ce:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 80043d0:	4b3e      	ldr	r3, [pc, #248]	@ (80044cc <HAL_GPIO_DeInit+0x1e0>)
 80043d2:	689a      	ldr	r2, [r3, #8]
 80043d4:	693b      	ldr	r3, [r7, #16]
 80043d6:	43db      	mvns	r3, r3
 80043d8:	493c      	ldr	r1, [pc, #240]	@ (80044cc <HAL_GPIO_DeInit+0x1e0>)
 80043da:	4013      	ands	r3, r2
 80043dc:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80043de:	697b      	ldr	r3, [r7, #20]
 80043e0:	f003 0303 	and.w	r3, r3, #3
 80043e4:	009b      	lsls	r3, r3, #2
 80043e6:	220f      	movs	r2, #15
 80043e8:	fa02 f303 	lsl.w	r3, r2, r3
 80043ec:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80043ee:	4a2f      	ldr	r2, [pc, #188]	@ (80044ac <HAL_GPIO_DeInit+0x1c0>)
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	089b      	lsrs	r3, r3, #2
 80043f4:	3302      	adds	r3, #2
 80043f6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	43da      	mvns	r2, r3
 80043fe:	482b      	ldr	r0, [pc, #172]	@ (80044ac <HAL_GPIO_DeInit+0x1c0>)
 8004400:	697b      	ldr	r3, [r7, #20]
 8004402:	089b      	lsrs	r3, r3, #2
 8004404:	400a      	ands	r2, r1
 8004406:	3302      	adds	r3, #2
 8004408:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681a      	ldr	r2, [r3, #0]
 8004410:	697b      	ldr	r3, [r7, #20]
 8004412:	005b      	lsls	r3, r3, #1
 8004414:	2103      	movs	r1, #3
 8004416:	fa01 f303 	lsl.w	r3, r1, r3
 800441a:	431a      	orrs	r2, r3
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	08da      	lsrs	r2, r3, #3
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	3208      	adds	r2, #8
 8004428:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800442c:	697b      	ldr	r3, [r7, #20]
 800442e:	f003 0307 	and.w	r3, r3, #7
 8004432:	009b      	lsls	r3, r3, #2
 8004434:	220f      	movs	r2, #15
 8004436:	fa02 f303 	lsl.w	r3, r2, r3
 800443a:	43db      	mvns	r3, r3
 800443c:	697a      	ldr	r2, [r7, #20]
 800443e:	08d2      	lsrs	r2, r2, #3
 8004440:	4019      	ands	r1, r3
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	3208      	adds	r2, #8
 8004446:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	689a      	ldr	r2, [r3, #8]
 800444e:	697b      	ldr	r3, [r7, #20]
 8004450:	005b      	lsls	r3, r3, #1
 8004452:	2103      	movs	r1, #3
 8004454:	fa01 f303 	lsl.w	r3, r1, r3
 8004458:	43db      	mvns	r3, r3
 800445a:	401a      	ands	r2, r3
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	685a      	ldr	r2, [r3, #4]
 8004464:	2101      	movs	r1, #1
 8004466:	697b      	ldr	r3, [r7, #20]
 8004468:	fa01 f303 	lsl.w	r3, r1, r3
 800446c:	43db      	mvns	r3, r3
 800446e:	401a      	ands	r2, r3
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	68da      	ldr	r2, [r3, #12]
 8004478:	697b      	ldr	r3, [r7, #20]
 800447a:	005b      	lsls	r3, r3, #1
 800447c:	2103      	movs	r1, #3
 800447e:	fa01 f303 	lsl.w	r3, r1, r3
 8004482:	43db      	mvns	r3, r3
 8004484:	401a      	ands	r2, r3
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 800448a:	697b      	ldr	r3, [r7, #20]
 800448c:	3301      	adds	r3, #1
 800448e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8004490:	683a      	ldr	r2, [r7, #0]
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	fa22 f303 	lsr.w	r3, r2, r3
 8004498:	2b00      	cmp	r3, #0
 800449a:	f47f af2f 	bne.w	80042fc <HAL_GPIO_DeInit+0x10>
  }
}
 800449e:	bf00      	nop
 80044a0:	bf00      	nop
 80044a2:	371c      	adds	r7, #28
 80044a4:	46bd      	mov	sp, r7
 80044a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044aa:	4770      	bx	lr
 80044ac:	40010000 	.word	0x40010000
 80044b0:	48000400 	.word	0x48000400
 80044b4:	48000800 	.word	0x48000800
 80044b8:	48000c00 	.word	0x48000c00
 80044bc:	48001000 	.word	0x48001000
 80044c0:	48001400 	.word	0x48001400
 80044c4:	48001800 	.word	0x48001800
 80044c8:	48001c00 	.word	0x48001c00
 80044cc:	40010400 	.word	0x40010400

080044d0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80044d0:	b480      	push	{r7}
 80044d2:	b085      	sub	sp, #20
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
 80044d8:	460b      	mov	r3, r1
 80044da:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	691a      	ldr	r2, [r3, #16]
 80044e0:	887b      	ldrh	r3, [r7, #2]
 80044e2:	4013      	ands	r3, r2
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d002      	beq.n	80044ee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80044e8:	2301      	movs	r3, #1
 80044ea:	73fb      	strb	r3, [r7, #15]
 80044ec:	e001      	b.n	80044f2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80044ee:	2300      	movs	r3, #0
 80044f0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80044f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	3714      	adds	r7, #20
 80044f8:	46bd      	mov	sp, r7
 80044fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fe:	4770      	bx	lr

08004500 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004500:	b480      	push	{r7}
 8004502:	b083      	sub	sp, #12
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
 8004508:	460b      	mov	r3, r1
 800450a:	807b      	strh	r3, [r7, #2]
 800450c:	4613      	mov	r3, r2
 800450e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004510:	787b      	ldrb	r3, [r7, #1]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d003      	beq.n	800451e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004516:	887a      	ldrh	r2, [r7, #2]
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800451c:	e002      	b.n	8004524 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800451e:	887a      	ldrh	r2, [r7, #2]
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004524:	bf00      	nop
 8004526:	370c      	adds	r7, #12
 8004528:	46bd      	mov	sp, r7
 800452a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452e:	4770      	bx	lr

08004530 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b082      	sub	sp, #8
 8004534:	af00      	add	r7, sp, #0
 8004536:	4603      	mov	r3, r0
 8004538:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800453a:	4b08      	ldr	r3, [pc, #32]	@ (800455c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800453c:	695a      	ldr	r2, [r3, #20]
 800453e:	88fb      	ldrh	r3, [r7, #6]
 8004540:	4013      	ands	r3, r2
 8004542:	2b00      	cmp	r3, #0
 8004544:	d006      	beq.n	8004554 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004546:	4a05      	ldr	r2, [pc, #20]	@ (800455c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004548:	88fb      	ldrh	r3, [r7, #6]
 800454a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800454c:	88fb      	ldrh	r3, [r7, #6]
 800454e:	4618      	mov	r0, r3
 8004550:	f000 f806 	bl	8004560 <HAL_GPIO_EXTI_Callback>
  }
}
 8004554:	bf00      	nop
 8004556:	3708      	adds	r7, #8
 8004558:	46bd      	mov	sp, r7
 800455a:	bd80      	pop	{r7, pc}
 800455c:	40010400 	.word	0x40010400

08004560 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004560:	b480      	push	{r7}
 8004562:	b083      	sub	sp, #12
 8004564:	af00      	add	r7, sp, #0
 8004566:	4603      	mov	r3, r0
 8004568:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800456a:	bf00      	nop
 800456c:	370c      	adds	r7, #12
 800456e:	46bd      	mov	sp, r7
 8004570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004574:	4770      	bx	lr

08004576 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004576:	b580      	push	{r7, lr}
 8004578:	b082      	sub	sp, #8
 800457a:	af00      	add	r7, sp, #0
 800457c:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d101      	bne.n	8004588 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004584:	2301      	movs	r3, #1
 8004586:	e08d      	b.n	80046a4 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800458e:	b2db      	uxtb	r3, r3
 8004590:	2b00      	cmp	r3, #0
 8004592:	d106      	bne.n	80045a2 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2200      	movs	r2, #0
 8004598:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800459c:	6878      	ldr	r0, [r7, #4]
 800459e:	f7fd fdb9 	bl	8002114 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2224      	movs	r2, #36	@ 0x24
 80045a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	681a      	ldr	r2, [r3, #0]
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f022 0201 	bic.w	r2, r2, #1
 80045b8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	685a      	ldr	r2, [r3, #4]
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80045c6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	689a      	ldr	r2, [r3, #8]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80045d6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	68db      	ldr	r3, [r3, #12]
 80045dc:	2b01      	cmp	r3, #1
 80045de:	d107      	bne.n	80045f0 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	689a      	ldr	r2, [r3, #8]
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80045ec:	609a      	str	r2, [r3, #8]
 80045ee:	e006      	b.n	80045fe <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	689a      	ldr	r2, [r3, #8]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80045fc:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	68db      	ldr	r3, [r3, #12]
 8004602:	2b02      	cmp	r3, #2
 8004604:	d108      	bne.n	8004618 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	685a      	ldr	r2, [r3, #4]
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004614:	605a      	str	r2, [r3, #4]
 8004616:	e007      	b.n	8004628 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	685a      	ldr	r2, [r3, #4]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004626:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	687a      	ldr	r2, [r7, #4]
 8004630:	6812      	ldr	r2, [r2, #0]
 8004632:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004636:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800463a:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	68da      	ldr	r2, [r3, #12]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800464a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	691a      	ldr	r2, [r3, #16]
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	695b      	ldr	r3, [r3, #20]
 8004654:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	699b      	ldr	r3, [r3, #24]
 800465c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	430a      	orrs	r2, r1
 8004664:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	69d9      	ldr	r1, [r3, #28]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6a1a      	ldr	r2, [r3, #32]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	430a      	orrs	r2, r1
 8004674:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	681a      	ldr	r2, [r3, #0]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f042 0201 	orr.w	r2, r2, #1
 8004684:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2200      	movs	r2, #0
 800468a:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2220      	movs	r2, #32
 8004690:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2200      	movs	r2, #0
 8004698:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2200      	movs	r2, #0
 800469e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80046a2:	2300      	movs	r3, #0
}
 80046a4:	4618      	mov	r0, r3
 80046a6:	3708      	adds	r7, #8
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bd80      	pop	{r7, pc}

080046ac <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b082      	sub	sp, #8
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d101      	bne.n	80046be <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80046ba:	2301      	movs	r3, #1
 80046bc:	e021      	b.n	8004702 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2224      	movs	r2, #36	@ 0x24
 80046c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	681a      	ldr	r2, [r3, #0]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f022 0201 	bic.w	r2, r2, #1
 80046d4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80046d6:	6878      	ldr	r0, [r7, #4]
 80046d8:	f7fd fd7a 	bl	80021d0 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2200      	movs	r2, #0
 80046e0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2200      	movs	r2, #0
 80046e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2200      	movs	r2, #0
 80046ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2200      	movs	r2, #0
 80046f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2200      	movs	r2, #0
 80046fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004700:	2300      	movs	r3, #0
}
 8004702:	4618      	mov	r0, r3
 8004704:	3708      	adds	r7, #8
 8004706:	46bd      	mov	sp, r7
 8004708:	bd80      	pop	{r7, pc}
	...

0800470c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b088      	sub	sp, #32
 8004710:	af02      	add	r7, sp, #8
 8004712:	60f8      	str	r0, [r7, #12]
 8004714:	4608      	mov	r0, r1
 8004716:	4611      	mov	r1, r2
 8004718:	461a      	mov	r2, r3
 800471a:	4603      	mov	r3, r0
 800471c:	817b      	strh	r3, [r7, #10]
 800471e:	460b      	mov	r3, r1
 8004720:	813b      	strh	r3, [r7, #8]
 8004722:	4613      	mov	r3, r2
 8004724:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800472c:	b2db      	uxtb	r3, r3
 800472e:	2b20      	cmp	r3, #32
 8004730:	f040 80f9 	bne.w	8004926 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004734:	6a3b      	ldr	r3, [r7, #32]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d002      	beq.n	8004740 <HAL_I2C_Mem_Write+0x34>
 800473a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800473c:	2b00      	cmp	r3, #0
 800473e:	d105      	bne.n	800474c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004746:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004748:	2301      	movs	r3, #1
 800474a:	e0ed      	b.n	8004928 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004752:	2b01      	cmp	r3, #1
 8004754:	d101      	bne.n	800475a <HAL_I2C_Mem_Write+0x4e>
 8004756:	2302      	movs	r3, #2
 8004758:	e0e6      	b.n	8004928 <HAL_I2C_Mem_Write+0x21c>
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	2201      	movs	r2, #1
 800475e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004762:	f7fe fcf9 	bl	8003158 <HAL_GetTick>
 8004766:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004768:	697b      	ldr	r3, [r7, #20]
 800476a:	9300      	str	r3, [sp, #0]
 800476c:	2319      	movs	r3, #25
 800476e:	2201      	movs	r2, #1
 8004770:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004774:	68f8      	ldr	r0, [r7, #12]
 8004776:	f000 fac3 	bl	8004d00 <I2C_WaitOnFlagUntilTimeout>
 800477a:	4603      	mov	r3, r0
 800477c:	2b00      	cmp	r3, #0
 800477e:	d001      	beq.n	8004784 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004780:	2301      	movs	r3, #1
 8004782:	e0d1      	b.n	8004928 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2221      	movs	r2, #33	@ 0x21
 8004788:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	2240      	movs	r2, #64	@ 0x40
 8004790:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	2200      	movs	r2, #0
 8004798:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	6a3a      	ldr	r2, [r7, #32]
 800479e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80047a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	2200      	movs	r2, #0
 80047aa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80047ac:	88f8      	ldrh	r0, [r7, #6]
 80047ae:	893a      	ldrh	r2, [r7, #8]
 80047b0:	8979      	ldrh	r1, [r7, #10]
 80047b2:	697b      	ldr	r3, [r7, #20]
 80047b4:	9301      	str	r3, [sp, #4]
 80047b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047b8:	9300      	str	r3, [sp, #0]
 80047ba:	4603      	mov	r3, r0
 80047bc:	68f8      	ldr	r0, [r7, #12]
 80047be:	f000 f9d3 	bl	8004b68 <I2C_RequestMemoryWrite>
 80047c2:	4603      	mov	r3, r0
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d005      	beq.n	80047d4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	2200      	movs	r2, #0
 80047cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80047d0:	2301      	movs	r3, #1
 80047d2:	e0a9      	b.n	8004928 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047d8:	b29b      	uxth	r3, r3
 80047da:	2bff      	cmp	r3, #255	@ 0xff
 80047dc:	d90e      	bls.n	80047fc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	22ff      	movs	r2, #255	@ 0xff
 80047e2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047e8:	b2da      	uxtb	r2, r3
 80047ea:	8979      	ldrh	r1, [r7, #10]
 80047ec:	2300      	movs	r3, #0
 80047ee:	9300      	str	r3, [sp, #0]
 80047f0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80047f4:	68f8      	ldr	r0, [r7, #12]
 80047f6:	f000 fc47 	bl	8005088 <I2C_TransferConfig>
 80047fa:	e00f      	b.n	800481c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004800:	b29a      	uxth	r2, r3
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800480a:	b2da      	uxtb	r2, r3
 800480c:	8979      	ldrh	r1, [r7, #10]
 800480e:	2300      	movs	r3, #0
 8004810:	9300      	str	r3, [sp, #0]
 8004812:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004816:	68f8      	ldr	r0, [r7, #12]
 8004818:	f000 fc36 	bl	8005088 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800481c:	697a      	ldr	r2, [r7, #20]
 800481e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004820:	68f8      	ldr	r0, [r7, #12]
 8004822:	f000 fac6 	bl	8004db2 <I2C_WaitOnTXISFlagUntilTimeout>
 8004826:	4603      	mov	r3, r0
 8004828:	2b00      	cmp	r3, #0
 800482a:	d001      	beq.n	8004830 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800482c:	2301      	movs	r3, #1
 800482e:	e07b      	b.n	8004928 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004834:	781a      	ldrb	r2, [r3, #0]
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004840:	1c5a      	adds	r2, r3, #1
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800484a:	b29b      	uxth	r3, r3
 800484c:	3b01      	subs	r3, #1
 800484e:	b29a      	uxth	r2, r3
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004858:	3b01      	subs	r3, #1
 800485a:	b29a      	uxth	r2, r3
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004864:	b29b      	uxth	r3, r3
 8004866:	2b00      	cmp	r3, #0
 8004868:	d034      	beq.n	80048d4 <HAL_I2C_Mem_Write+0x1c8>
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800486e:	2b00      	cmp	r3, #0
 8004870:	d130      	bne.n	80048d4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004872:	697b      	ldr	r3, [r7, #20]
 8004874:	9300      	str	r3, [sp, #0]
 8004876:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004878:	2200      	movs	r2, #0
 800487a:	2180      	movs	r1, #128	@ 0x80
 800487c:	68f8      	ldr	r0, [r7, #12]
 800487e:	f000 fa3f 	bl	8004d00 <I2C_WaitOnFlagUntilTimeout>
 8004882:	4603      	mov	r3, r0
 8004884:	2b00      	cmp	r3, #0
 8004886:	d001      	beq.n	800488c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004888:	2301      	movs	r3, #1
 800488a:	e04d      	b.n	8004928 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004890:	b29b      	uxth	r3, r3
 8004892:	2bff      	cmp	r3, #255	@ 0xff
 8004894:	d90e      	bls.n	80048b4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	22ff      	movs	r2, #255	@ 0xff
 800489a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048a0:	b2da      	uxtb	r2, r3
 80048a2:	8979      	ldrh	r1, [r7, #10]
 80048a4:	2300      	movs	r3, #0
 80048a6:	9300      	str	r3, [sp, #0]
 80048a8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80048ac:	68f8      	ldr	r0, [r7, #12]
 80048ae:	f000 fbeb 	bl	8005088 <I2C_TransferConfig>
 80048b2:	e00f      	b.n	80048d4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048b8:	b29a      	uxth	r2, r3
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048c2:	b2da      	uxtb	r2, r3
 80048c4:	8979      	ldrh	r1, [r7, #10]
 80048c6:	2300      	movs	r3, #0
 80048c8:	9300      	str	r3, [sp, #0]
 80048ca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80048ce:	68f8      	ldr	r0, [r7, #12]
 80048d0:	f000 fbda 	bl	8005088 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048d8:	b29b      	uxth	r3, r3
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d19e      	bne.n	800481c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80048de:	697a      	ldr	r2, [r7, #20]
 80048e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80048e2:	68f8      	ldr	r0, [r7, #12]
 80048e4:	f000 faac 	bl	8004e40 <I2C_WaitOnSTOPFlagUntilTimeout>
 80048e8:	4603      	mov	r3, r0
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d001      	beq.n	80048f2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80048ee:	2301      	movs	r3, #1
 80048f0:	e01a      	b.n	8004928 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	2220      	movs	r2, #32
 80048f8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	6859      	ldr	r1, [r3, #4]
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681a      	ldr	r2, [r3, #0]
 8004904:	4b0a      	ldr	r3, [pc, #40]	@ (8004930 <HAL_I2C_Mem_Write+0x224>)
 8004906:	400b      	ands	r3, r1
 8004908:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	2220      	movs	r2, #32
 800490e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	2200      	movs	r2, #0
 8004916:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	2200      	movs	r2, #0
 800491e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004922:	2300      	movs	r3, #0
 8004924:	e000      	b.n	8004928 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004926:	2302      	movs	r3, #2
  }
}
 8004928:	4618      	mov	r0, r3
 800492a:	3718      	adds	r7, #24
 800492c:	46bd      	mov	sp, r7
 800492e:	bd80      	pop	{r7, pc}
 8004930:	fe00e800 	.word	0xfe00e800

08004934 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b088      	sub	sp, #32
 8004938:	af02      	add	r7, sp, #8
 800493a:	60f8      	str	r0, [r7, #12]
 800493c:	4608      	mov	r0, r1
 800493e:	4611      	mov	r1, r2
 8004940:	461a      	mov	r2, r3
 8004942:	4603      	mov	r3, r0
 8004944:	817b      	strh	r3, [r7, #10]
 8004946:	460b      	mov	r3, r1
 8004948:	813b      	strh	r3, [r7, #8]
 800494a:	4613      	mov	r3, r2
 800494c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004954:	b2db      	uxtb	r3, r3
 8004956:	2b20      	cmp	r3, #32
 8004958:	f040 80fd 	bne.w	8004b56 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800495c:	6a3b      	ldr	r3, [r7, #32]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d002      	beq.n	8004968 <HAL_I2C_Mem_Read+0x34>
 8004962:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004964:	2b00      	cmp	r3, #0
 8004966:	d105      	bne.n	8004974 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800496e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004970:	2301      	movs	r3, #1
 8004972:	e0f1      	b.n	8004b58 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800497a:	2b01      	cmp	r3, #1
 800497c:	d101      	bne.n	8004982 <HAL_I2C_Mem_Read+0x4e>
 800497e:	2302      	movs	r3, #2
 8004980:	e0ea      	b.n	8004b58 <HAL_I2C_Mem_Read+0x224>
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	2201      	movs	r2, #1
 8004986:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800498a:	f7fe fbe5 	bl	8003158 <HAL_GetTick>
 800498e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004990:	697b      	ldr	r3, [r7, #20]
 8004992:	9300      	str	r3, [sp, #0]
 8004994:	2319      	movs	r3, #25
 8004996:	2201      	movs	r2, #1
 8004998:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800499c:	68f8      	ldr	r0, [r7, #12]
 800499e:	f000 f9af 	bl	8004d00 <I2C_WaitOnFlagUntilTimeout>
 80049a2:	4603      	mov	r3, r0
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d001      	beq.n	80049ac <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80049a8:	2301      	movs	r3, #1
 80049aa:	e0d5      	b.n	8004b58 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	2222      	movs	r2, #34	@ 0x22
 80049b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2240      	movs	r2, #64	@ 0x40
 80049b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	2200      	movs	r2, #0
 80049c0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	6a3a      	ldr	r2, [r7, #32]
 80049c6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80049cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	2200      	movs	r2, #0
 80049d2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80049d4:	88f8      	ldrh	r0, [r7, #6]
 80049d6:	893a      	ldrh	r2, [r7, #8]
 80049d8:	8979      	ldrh	r1, [r7, #10]
 80049da:	697b      	ldr	r3, [r7, #20]
 80049dc:	9301      	str	r3, [sp, #4]
 80049de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049e0:	9300      	str	r3, [sp, #0]
 80049e2:	4603      	mov	r3, r0
 80049e4:	68f8      	ldr	r0, [r7, #12]
 80049e6:	f000 f913 	bl	8004c10 <I2C_RequestMemoryRead>
 80049ea:	4603      	mov	r3, r0
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d005      	beq.n	80049fc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2200      	movs	r2, #0
 80049f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80049f8:	2301      	movs	r3, #1
 80049fa:	e0ad      	b.n	8004b58 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a00:	b29b      	uxth	r3, r3
 8004a02:	2bff      	cmp	r3, #255	@ 0xff
 8004a04:	d90e      	bls.n	8004a24 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	2201      	movs	r2, #1
 8004a0a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a10:	b2da      	uxtb	r2, r3
 8004a12:	8979      	ldrh	r1, [r7, #10]
 8004a14:	4b52      	ldr	r3, [pc, #328]	@ (8004b60 <HAL_I2C_Mem_Read+0x22c>)
 8004a16:	9300      	str	r3, [sp, #0]
 8004a18:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004a1c:	68f8      	ldr	r0, [r7, #12]
 8004a1e:	f000 fb33 	bl	8005088 <I2C_TransferConfig>
 8004a22:	e00f      	b.n	8004a44 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a28:	b29a      	uxth	r2, r3
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a32:	b2da      	uxtb	r2, r3
 8004a34:	8979      	ldrh	r1, [r7, #10]
 8004a36:	4b4a      	ldr	r3, [pc, #296]	@ (8004b60 <HAL_I2C_Mem_Read+0x22c>)
 8004a38:	9300      	str	r3, [sp, #0]
 8004a3a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004a3e:	68f8      	ldr	r0, [r7, #12]
 8004a40:	f000 fb22 	bl	8005088 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	9300      	str	r3, [sp, #0]
 8004a48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	2104      	movs	r1, #4
 8004a4e:	68f8      	ldr	r0, [r7, #12]
 8004a50:	f000 f956 	bl	8004d00 <I2C_WaitOnFlagUntilTimeout>
 8004a54:	4603      	mov	r3, r0
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d001      	beq.n	8004a5e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	e07c      	b.n	8004b58 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a68:	b2d2      	uxtb	r2, r2
 8004a6a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a70:	1c5a      	adds	r2, r3, #1
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a7a:	3b01      	subs	r3, #1
 8004a7c:	b29a      	uxth	r2, r3
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a86:	b29b      	uxth	r3, r3
 8004a88:	3b01      	subs	r3, #1
 8004a8a:	b29a      	uxth	r2, r3
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a94:	b29b      	uxth	r3, r3
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d034      	beq.n	8004b04 <HAL_I2C_Mem_Read+0x1d0>
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d130      	bne.n	8004b04 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004aa2:	697b      	ldr	r3, [r7, #20]
 8004aa4:	9300      	str	r3, [sp, #0]
 8004aa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	2180      	movs	r1, #128	@ 0x80
 8004aac:	68f8      	ldr	r0, [r7, #12]
 8004aae:	f000 f927 	bl	8004d00 <I2C_WaitOnFlagUntilTimeout>
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d001      	beq.n	8004abc <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004ab8:	2301      	movs	r3, #1
 8004aba:	e04d      	b.n	8004b58 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ac0:	b29b      	uxth	r3, r3
 8004ac2:	2bff      	cmp	r3, #255	@ 0xff
 8004ac4:	d90e      	bls.n	8004ae4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	2201      	movs	r2, #1
 8004aca:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ad0:	b2da      	uxtb	r2, r3
 8004ad2:	8979      	ldrh	r1, [r7, #10]
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	9300      	str	r3, [sp, #0]
 8004ad8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004adc:	68f8      	ldr	r0, [r7, #12]
 8004ade:	f000 fad3 	bl	8005088 <I2C_TransferConfig>
 8004ae2:	e00f      	b.n	8004b04 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ae8:	b29a      	uxth	r2, r3
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004af2:	b2da      	uxtb	r2, r3
 8004af4:	8979      	ldrh	r1, [r7, #10]
 8004af6:	2300      	movs	r3, #0
 8004af8:	9300      	str	r3, [sp, #0]
 8004afa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004afe:	68f8      	ldr	r0, [r7, #12]
 8004b00:	f000 fac2 	bl	8005088 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b08:	b29b      	uxth	r3, r3
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d19a      	bne.n	8004a44 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b0e:	697a      	ldr	r2, [r7, #20]
 8004b10:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004b12:	68f8      	ldr	r0, [r7, #12]
 8004b14:	f000 f994 	bl	8004e40 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004b18:	4603      	mov	r3, r0
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d001      	beq.n	8004b22 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	e01a      	b.n	8004b58 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	2220      	movs	r2, #32
 8004b28:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	6859      	ldr	r1, [r3, #4]
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681a      	ldr	r2, [r3, #0]
 8004b34:	4b0b      	ldr	r3, [pc, #44]	@ (8004b64 <HAL_I2C_Mem_Read+0x230>)
 8004b36:	400b      	ands	r3, r1
 8004b38:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	2220      	movs	r2, #32
 8004b3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	2200      	movs	r2, #0
 8004b46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004b52:	2300      	movs	r3, #0
 8004b54:	e000      	b.n	8004b58 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004b56:	2302      	movs	r3, #2
  }
}
 8004b58:	4618      	mov	r0, r3
 8004b5a:	3718      	adds	r7, #24
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	bd80      	pop	{r7, pc}
 8004b60:	80002400 	.word	0x80002400
 8004b64:	fe00e800 	.word	0xfe00e800

08004b68 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b086      	sub	sp, #24
 8004b6c:	af02      	add	r7, sp, #8
 8004b6e:	60f8      	str	r0, [r7, #12]
 8004b70:	4608      	mov	r0, r1
 8004b72:	4611      	mov	r1, r2
 8004b74:	461a      	mov	r2, r3
 8004b76:	4603      	mov	r3, r0
 8004b78:	817b      	strh	r3, [r7, #10]
 8004b7a:	460b      	mov	r3, r1
 8004b7c:	813b      	strh	r3, [r7, #8]
 8004b7e:	4613      	mov	r3, r2
 8004b80:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004b82:	88fb      	ldrh	r3, [r7, #6]
 8004b84:	b2da      	uxtb	r2, r3
 8004b86:	8979      	ldrh	r1, [r7, #10]
 8004b88:	4b20      	ldr	r3, [pc, #128]	@ (8004c0c <I2C_RequestMemoryWrite+0xa4>)
 8004b8a:	9300      	str	r3, [sp, #0]
 8004b8c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004b90:	68f8      	ldr	r0, [r7, #12]
 8004b92:	f000 fa79 	bl	8005088 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b96:	69fa      	ldr	r2, [r7, #28]
 8004b98:	69b9      	ldr	r1, [r7, #24]
 8004b9a:	68f8      	ldr	r0, [r7, #12]
 8004b9c:	f000 f909 	bl	8004db2 <I2C_WaitOnTXISFlagUntilTimeout>
 8004ba0:	4603      	mov	r3, r0
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d001      	beq.n	8004baa <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	e02c      	b.n	8004c04 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004baa:	88fb      	ldrh	r3, [r7, #6]
 8004bac:	2b01      	cmp	r3, #1
 8004bae:	d105      	bne.n	8004bbc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004bb0:	893b      	ldrh	r3, [r7, #8]
 8004bb2:	b2da      	uxtb	r2, r3
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	629a      	str	r2, [r3, #40]	@ 0x28
 8004bba:	e015      	b.n	8004be8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004bbc:	893b      	ldrh	r3, [r7, #8]
 8004bbe:	0a1b      	lsrs	r3, r3, #8
 8004bc0:	b29b      	uxth	r3, r3
 8004bc2:	b2da      	uxtb	r2, r3
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004bca:	69fa      	ldr	r2, [r7, #28]
 8004bcc:	69b9      	ldr	r1, [r7, #24]
 8004bce:	68f8      	ldr	r0, [r7, #12]
 8004bd0:	f000 f8ef 	bl	8004db2 <I2C_WaitOnTXISFlagUntilTimeout>
 8004bd4:	4603      	mov	r3, r0
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d001      	beq.n	8004bde <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004bda:	2301      	movs	r3, #1
 8004bdc:	e012      	b.n	8004c04 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004bde:	893b      	ldrh	r3, [r7, #8]
 8004be0:	b2da      	uxtb	r2, r3
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004be8:	69fb      	ldr	r3, [r7, #28]
 8004bea:	9300      	str	r3, [sp, #0]
 8004bec:	69bb      	ldr	r3, [r7, #24]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	2180      	movs	r1, #128	@ 0x80
 8004bf2:	68f8      	ldr	r0, [r7, #12]
 8004bf4:	f000 f884 	bl	8004d00 <I2C_WaitOnFlagUntilTimeout>
 8004bf8:	4603      	mov	r3, r0
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d001      	beq.n	8004c02 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004bfe:	2301      	movs	r3, #1
 8004c00:	e000      	b.n	8004c04 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004c02:	2300      	movs	r3, #0
}
 8004c04:	4618      	mov	r0, r3
 8004c06:	3710      	adds	r7, #16
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bd80      	pop	{r7, pc}
 8004c0c:	80002000 	.word	0x80002000

08004c10 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b086      	sub	sp, #24
 8004c14:	af02      	add	r7, sp, #8
 8004c16:	60f8      	str	r0, [r7, #12]
 8004c18:	4608      	mov	r0, r1
 8004c1a:	4611      	mov	r1, r2
 8004c1c:	461a      	mov	r2, r3
 8004c1e:	4603      	mov	r3, r0
 8004c20:	817b      	strh	r3, [r7, #10]
 8004c22:	460b      	mov	r3, r1
 8004c24:	813b      	strh	r3, [r7, #8]
 8004c26:	4613      	mov	r3, r2
 8004c28:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004c2a:	88fb      	ldrh	r3, [r7, #6]
 8004c2c:	b2da      	uxtb	r2, r3
 8004c2e:	8979      	ldrh	r1, [r7, #10]
 8004c30:	4b20      	ldr	r3, [pc, #128]	@ (8004cb4 <I2C_RequestMemoryRead+0xa4>)
 8004c32:	9300      	str	r3, [sp, #0]
 8004c34:	2300      	movs	r3, #0
 8004c36:	68f8      	ldr	r0, [r7, #12]
 8004c38:	f000 fa26 	bl	8005088 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c3c:	69fa      	ldr	r2, [r7, #28]
 8004c3e:	69b9      	ldr	r1, [r7, #24]
 8004c40:	68f8      	ldr	r0, [r7, #12]
 8004c42:	f000 f8b6 	bl	8004db2 <I2C_WaitOnTXISFlagUntilTimeout>
 8004c46:	4603      	mov	r3, r0
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d001      	beq.n	8004c50 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	e02c      	b.n	8004caa <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004c50:	88fb      	ldrh	r3, [r7, #6]
 8004c52:	2b01      	cmp	r3, #1
 8004c54:	d105      	bne.n	8004c62 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004c56:	893b      	ldrh	r3, [r7, #8]
 8004c58:	b2da      	uxtb	r2, r3
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	629a      	str	r2, [r3, #40]	@ 0x28
 8004c60:	e015      	b.n	8004c8e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004c62:	893b      	ldrh	r3, [r7, #8]
 8004c64:	0a1b      	lsrs	r3, r3, #8
 8004c66:	b29b      	uxth	r3, r3
 8004c68:	b2da      	uxtb	r2, r3
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c70:	69fa      	ldr	r2, [r7, #28]
 8004c72:	69b9      	ldr	r1, [r7, #24]
 8004c74:	68f8      	ldr	r0, [r7, #12]
 8004c76:	f000 f89c 	bl	8004db2 <I2C_WaitOnTXISFlagUntilTimeout>
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d001      	beq.n	8004c84 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004c80:	2301      	movs	r3, #1
 8004c82:	e012      	b.n	8004caa <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004c84:	893b      	ldrh	r3, [r7, #8]
 8004c86:	b2da      	uxtb	r2, r3
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004c8e:	69fb      	ldr	r3, [r7, #28]
 8004c90:	9300      	str	r3, [sp, #0]
 8004c92:	69bb      	ldr	r3, [r7, #24]
 8004c94:	2200      	movs	r2, #0
 8004c96:	2140      	movs	r1, #64	@ 0x40
 8004c98:	68f8      	ldr	r0, [r7, #12]
 8004c9a:	f000 f831 	bl	8004d00 <I2C_WaitOnFlagUntilTimeout>
 8004c9e:	4603      	mov	r3, r0
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d001      	beq.n	8004ca8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	e000      	b.n	8004caa <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004ca8:	2300      	movs	r3, #0
}
 8004caa:	4618      	mov	r0, r3
 8004cac:	3710      	adds	r7, #16
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	bd80      	pop	{r7, pc}
 8004cb2:	bf00      	nop
 8004cb4:	80002000 	.word	0x80002000

08004cb8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	b083      	sub	sp, #12
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	699b      	ldr	r3, [r3, #24]
 8004cc6:	f003 0302 	and.w	r3, r3, #2
 8004cca:	2b02      	cmp	r3, #2
 8004ccc:	d103      	bne.n	8004cd6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	699b      	ldr	r3, [r3, #24]
 8004cdc:	f003 0301 	and.w	r3, r3, #1
 8004ce0:	2b01      	cmp	r3, #1
 8004ce2:	d007      	beq.n	8004cf4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	699a      	ldr	r2, [r3, #24]
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f042 0201 	orr.w	r2, r2, #1
 8004cf2:	619a      	str	r2, [r3, #24]
  }
}
 8004cf4:	bf00      	nop
 8004cf6:	370c      	adds	r7, #12
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfe:	4770      	bx	lr

08004d00 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b084      	sub	sp, #16
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	60f8      	str	r0, [r7, #12]
 8004d08:	60b9      	str	r1, [r7, #8]
 8004d0a:	603b      	str	r3, [r7, #0]
 8004d0c:	4613      	mov	r3, r2
 8004d0e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d10:	e03b      	b.n	8004d8a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d12:	69ba      	ldr	r2, [r7, #24]
 8004d14:	6839      	ldr	r1, [r7, #0]
 8004d16:	68f8      	ldr	r0, [r7, #12]
 8004d18:	f000 f8d6 	bl	8004ec8 <I2C_IsErrorOccurred>
 8004d1c:	4603      	mov	r3, r0
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d001      	beq.n	8004d26 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004d22:	2301      	movs	r3, #1
 8004d24:	e041      	b.n	8004daa <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d2c:	d02d      	beq.n	8004d8a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d2e:	f7fe fa13 	bl	8003158 <HAL_GetTick>
 8004d32:	4602      	mov	r2, r0
 8004d34:	69bb      	ldr	r3, [r7, #24]
 8004d36:	1ad3      	subs	r3, r2, r3
 8004d38:	683a      	ldr	r2, [r7, #0]
 8004d3a:	429a      	cmp	r2, r3
 8004d3c:	d302      	bcc.n	8004d44 <I2C_WaitOnFlagUntilTimeout+0x44>
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d122      	bne.n	8004d8a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	699a      	ldr	r2, [r3, #24]
 8004d4a:	68bb      	ldr	r3, [r7, #8]
 8004d4c:	4013      	ands	r3, r2
 8004d4e:	68ba      	ldr	r2, [r7, #8]
 8004d50:	429a      	cmp	r2, r3
 8004d52:	bf0c      	ite	eq
 8004d54:	2301      	moveq	r3, #1
 8004d56:	2300      	movne	r3, #0
 8004d58:	b2db      	uxtb	r3, r3
 8004d5a:	461a      	mov	r2, r3
 8004d5c:	79fb      	ldrb	r3, [r7, #7]
 8004d5e:	429a      	cmp	r2, r3
 8004d60:	d113      	bne.n	8004d8a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d66:	f043 0220 	orr.w	r2, r3, #32
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	2220      	movs	r2, #32
 8004d72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	2200      	movs	r2, #0
 8004d82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004d86:	2301      	movs	r3, #1
 8004d88:	e00f      	b.n	8004daa <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	699a      	ldr	r2, [r3, #24]
 8004d90:	68bb      	ldr	r3, [r7, #8]
 8004d92:	4013      	ands	r3, r2
 8004d94:	68ba      	ldr	r2, [r7, #8]
 8004d96:	429a      	cmp	r2, r3
 8004d98:	bf0c      	ite	eq
 8004d9a:	2301      	moveq	r3, #1
 8004d9c:	2300      	movne	r3, #0
 8004d9e:	b2db      	uxtb	r3, r3
 8004da0:	461a      	mov	r2, r3
 8004da2:	79fb      	ldrb	r3, [r7, #7]
 8004da4:	429a      	cmp	r2, r3
 8004da6:	d0b4      	beq.n	8004d12 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004da8:	2300      	movs	r3, #0
}
 8004daa:	4618      	mov	r0, r3
 8004dac:	3710      	adds	r7, #16
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bd80      	pop	{r7, pc}

08004db2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004db2:	b580      	push	{r7, lr}
 8004db4:	b084      	sub	sp, #16
 8004db6:	af00      	add	r7, sp, #0
 8004db8:	60f8      	str	r0, [r7, #12]
 8004dba:	60b9      	str	r1, [r7, #8]
 8004dbc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004dbe:	e033      	b.n	8004e28 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004dc0:	687a      	ldr	r2, [r7, #4]
 8004dc2:	68b9      	ldr	r1, [r7, #8]
 8004dc4:	68f8      	ldr	r0, [r7, #12]
 8004dc6:	f000 f87f 	bl	8004ec8 <I2C_IsErrorOccurred>
 8004dca:	4603      	mov	r3, r0
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d001      	beq.n	8004dd4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	e031      	b.n	8004e38 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dda:	d025      	beq.n	8004e28 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ddc:	f7fe f9bc 	bl	8003158 <HAL_GetTick>
 8004de0:	4602      	mov	r2, r0
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	1ad3      	subs	r3, r2, r3
 8004de6:	68ba      	ldr	r2, [r7, #8]
 8004de8:	429a      	cmp	r2, r3
 8004dea:	d302      	bcc.n	8004df2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004dec:	68bb      	ldr	r3, [r7, #8]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d11a      	bne.n	8004e28 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	699b      	ldr	r3, [r3, #24]
 8004df8:	f003 0302 	and.w	r3, r3, #2
 8004dfc:	2b02      	cmp	r3, #2
 8004dfe:	d013      	beq.n	8004e28 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e04:	f043 0220 	orr.w	r2, r3, #32
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	2220      	movs	r2, #32
 8004e10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	2200      	movs	r2, #0
 8004e18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	2200      	movs	r2, #0
 8004e20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004e24:	2301      	movs	r3, #1
 8004e26:	e007      	b.n	8004e38 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	699b      	ldr	r3, [r3, #24]
 8004e2e:	f003 0302 	and.w	r3, r3, #2
 8004e32:	2b02      	cmp	r3, #2
 8004e34:	d1c4      	bne.n	8004dc0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004e36:	2300      	movs	r3, #0
}
 8004e38:	4618      	mov	r0, r3
 8004e3a:	3710      	adds	r7, #16
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bd80      	pop	{r7, pc}

08004e40 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b084      	sub	sp, #16
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	60f8      	str	r0, [r7, #12]
 8004e48:	60b9      	str	r1, [r7, #8]
 8004e4a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004e4c:	e02f      	b.n	8004eae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e4e:	687a      	ldr	r2, [r7, #4]
 8004e50:	68b9      	ldr	r1, [r7, #8]
 8004e52:	68f8      	ldr	r0, [r7, #12]
 8004e54:	f000 f838 	bl	8004ec8 <I2C_IsErrorOccurred>
 8004e58:	4603      	mov	r3, r0
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d001      	beq.n	8004e62 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	e02d      	b.n	8004ebe <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e62:	f7fe f979 	bl	8003158 <HAL_GetTick>
 8004e66:	4602      	mov	r2, r0
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	1ad3      	subs	r3, r2, r3
 8004e6c:	68ba      	ldr	r2, [r7, #8]
 8004e6e:	429a      	cmp	r2, r3
 8004e70:	d302      	bcc.n	8004e78 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004e72:	68bb      	ldr	r3, [r7, #8]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d11a      	bne.n	8004eae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	699b      	ldr	r3, [r3, #24]
 8004e7e:	f003 0320 	and.w	r3, r3, #32
 8004e82:	2b20      	cmp	r3, #32
 8004e84:	d013      	beq.n	8004eae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e8a:	f043 0220 	orr.w	r2, r3, #32
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	2220      	movs	r2, #32
 8004e96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	e007      	b.n	8004ebe <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	699b      	ldr	r3, [r3, #24]
 8004eb4:	f003 0320 	and.w	r3, r3, #32
 8004eb8:	2b20      	cmp	r3, #32
 8004eba:	d1c8      	bne.n	8004e4e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004ebc:	2300      	movs	r3, #0
}
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	3710      	adds	r7, #16
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bd80      	pop	{r7, pc}
	...

08004ec8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b08a      	sub	sp, #40	@ 0x28
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	60f8      	str	r0, [r7, #12]
 8004ed0:	60b9      	str	r1, [r7, #8]
 8004ed2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	699b      	ldr	r3, [r3, #24]
 8004ee0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004eea:	69bb      	ldr	r3, [r7, #24]
 8004eec:	f003 0310 	and.w	r3, r3, #16
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d068      	beq.n	8004fc6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	2210      	movs	r2, #16
 8004efa:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004efc:	e049      	b.n	8004f92 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004efe:	68bb      	ldr	r3, [r7, #8]
 8004f00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f04:	d045      	beq.n	8004f92 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004f06:	f7fe f927 	bl	8003158 <HAL_GetTick>
 8004f0a:	4602      	mov	r2, r0
 8004f0c:	69fb      	ldr	r3, [r7, #28]
 8004f0e:	1ad3      	subs	r3, r2, r3
 8004f10:	68ba      	ldr	r2, [r7, #8]
 8004f12:	429a      	cmp	r2, r3
 8004f14:	d302      	bcc.n	8004f1c <I2C_IsErrorOccurred+0x54>
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d13a      	bne.n	8004f92 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	685b      	ldr	r3, [r3, #4]
 8004f22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004f26:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004f2e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	699b      	ldr	r3, [r3, #24]
 8004f36:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004f3a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f3e:	d121      	bne.n	8004f84 <I2C_IsErrorOccurred+0xbc>
 8004f40:	697b      	ldr	r3, [r7, #20]
 8004f42:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004f46:	d01d      	beq.n	8004f84 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004f48:	7cfb      	ldrb	r3, [r7, #19]
 8004f4a:	2b20      	cmp	r3, #32
 8004f4c:	d01a      	beq.n	8004f84 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	685a      	ldr	r2, [r3, #4]
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004f5c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004f5e:	f7fe f8fb 	bl	8003158 <HAL_GetTick>
 8004f62:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004f64:	e00e      	b.n	8004f84 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004f66:	f7fe f8f7 	bl	8003158 <HAL_GetTick>
 8004f6a:	4602      	mov	r2, r0
 8004f6c:	69fb      	ldr	r3, [r7, #28]
 8004f6e:	1ad3      	subs	r3, r2, r3
 8004f70:	2b19      	cmp	r3, #25
 8004f72:	d907      	bls.n	8004f84 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004f74:	6a3b      	ldr	r3, [r7, #32]
 8004f76:	f043 0320 	orr.w	r3, r3, #32
 8004f7a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004f82:	e006      	b.n	8004f92 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	699b      	ldr	r3, [r3, #24]
 8004f8a:	f003 0320 	and.w	r3, r3, #32
 8004f8e:	2b20      	cmp	r3, #32
 8004f90:	d1e9      	bne.n	8004f66 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	699b      	ldr	r3, [r3, #24]
 8004f98:	f003 0320 	and.w	r3, r3, #32
 8004f9c:	2b20      	cmp	r3, #32
 8004f9e:	d003      	beq.n	8004fa8 <I2C_IsErrorOccurred+0xe0>
 8004fa0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d0aa      	beq.n	8004efe <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004fa8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d103      	bne.n	8004fb8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	2220      	movs	r2, #32
 8004fb6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004fb8:	6a3b      	ldr	r3, [r7, #32]
 8004fba:	f043 0304 	orr.w	r3, r3, #4
 8004fbe:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	699b      	ldr	r3, [r3, #24]
 8004fcc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004fce:	69bb      	ldr	r3, [r7, #24]
 8004fd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d00b      	beq.n	8004ff0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004fd8:	6a3b      	ldr	r3, [r7, #32]
 8004fda:	f043 0301 	orr.w	r3, r3, #1
 8004fde:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004fe8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004fea:	2301      	movs	r3, #1
 8004fec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004ff0:	69bb      	ldr	r3, [r7, #24]
 8004ff2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d00b      	beq.n	8005012 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004ffa:	6a3b      	ldr	r3, [r7, #32]
 8004ffc:	f043 0308 	orr.w	r3, r3, #8
 8005000:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800500a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800500c:	2301      	movs	r3, #1
 800500e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005012:	69bb      	ldr	r3, [r7, #24]
 8005014:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005018:	2b00      	cmp	r3, #0
 800501a:	d00b      	beq.n	8005034 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800501c:	6a3b      	ldr	r3, [r7, #32]
 800501e:	f043 0302 	orr.w	r3, r3, #2
 8005022:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800502c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800502e:	2301      	movs	r3, #1
 8005030:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005034:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005038:	2b00      	cmp	r3, #0
 800503a:	d01c      	beq.n	8005076 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800503c:	68f8      	ldr	r0, [r7, #12]
 800503e:	f7ff fe3b 	bl	8004cb8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	6859      	ldr	r1, [r3, #4]
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681a      	ldr	r2, [r3, #0]
 800504c:	4b0d      	ldr	r3, [pc, #52]	@ (8005084 <I2C_IsErrorOccurred+0x1bc>)
 800504e:	400b      	ands	r3, r1
 8005050:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005056:	6a3b      	ldr	r3, [r7, #32]
 8005058:	431a      	orrs	r2, r3
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	2220      	movs	r2, #32
 8005062:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	2200      	movs	r2, #0
 800506a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	2200      	movs	r2, #0
 8005072:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8005076:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800507a:	4618      	mov	r0, r3
 800507c:	3728      	adds	r7, #40	@ 0x28
 800507e:	46bd      	mov	sp, r7
 8005080:	bd80      	pop	{r7, pc}
 8005082:	bf00      	nop
 8005084:	fe00e800 	.word	0xfe00e800

08005088 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005088:	b480      	push	{r7}
 800508a:	b087      	sub	sp, #28
 800508c:	af00      	add	r7, sp, #0
 800508e:	60f8      	str	r0, [r7, #12]
 8005090:	607b      	str	r3, [r7, #4]
 8005092:	460b      	mov	r3, r1
 8005094:	817b      	strh	r3, [r7, #10]
 8005096:	4613      	mov	r3, r2
 8005098:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800509a:	897b      	ldrh	r3, [r7, #10]
 800509c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80050a0:	7a7b      	ldrb	r3, [r7, #9]
 80050a2:	041b      	lsls	r3, r3, #16
 80050a4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80050a8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80050ae:	6a3b      	ldr	r3, [r7, #32]
 80050b0:	4313      	orrs	r3, r2
 80050b2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80050b6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	685a      	ldr	r2, [r3, #4]
 80050be:	6a3b      	ldr	r3, [r7, #32]
 80050c0:	0d5b      	lsrs	r3, r3, #21
 80050c2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80050c6:	4b08      	ldr	r3, [pc, #32]	@ (80050e8 <I2C_TransferConfig+0x60>)
 80050c8:	430b      	orrs	r3, r1
 80050ca:	43db      	mvns	r3, r3
 80050cc:	ea02 0103 	and.w	r1, r2, r3
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	697a      	ldr	r2, [r7, #20]
 80050d6:	430a      	orrs	r2, r1
 80050d8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80050da:	bf00      	nop
 80050dc:	371c      	adds	r7, #28
 80050de:	46bd      	mov	sp, r7
 80050e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e4:	4770      	bx	lr
 80050e6:	bf00      	nop
 80050e8:	03ff63ff 	.word	0x03ff63ff

080050ec <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80050ec:	b480      	push	{r7}
 80050ee:	b083      	sub	sp, #12
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
 80050f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80050fc:	b2db      	uxtb	r3, r3
 80050fe:	2b20      	cmp	r3, #32
 8005100:	d138      	bne.n	8005174 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005108:	2b01      	cmp	r3, #1
 800510a:	d101      	bne.n	8005110 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800510c:	2302      	movs	r3, #2
 800510e:	e032      	b.n	8005176 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2201      	movs	r2, #1
 8005114:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2224      	movs	r2, #36	@ 0x24
 800511c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	681a      	ldr	r2, [r3, #0]
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f022 0201 	bic.w	r2, r2, #1
 800512e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	681a      	ldr	r2, [r3, #0]
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800513e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	6819      	ldr	r1, [r3, #0]
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	683a      	ldr	r2, [r7, #0]
 800514c:	430a      	orrs	r2, r1
 800514e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	681a      	ldr	r2, [r3, #0]
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f042 0201 	orr.w	r2, r2, #1
 800515e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2220      	movs	r2, #32
 8005164:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2200      	movs	r2, #0
 800516c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005170:	2300      	movs	r3, #0
 8005172:	e000      	b.n	8005176 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005174:	2302      	movs	r3, #2
  }
}
 8005176:	4618      	mov	r0, r3
 8005178:	370c      	adds	r7, #12
 800517a:	46bd      	mov	sp, r7
 800517c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005180:	4770      	bx	lr

08005182 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005182:	b480      	push	{r7}
 8005184:	b085      	sub	sp, #20
 8005186:	af00      	add	r7, sp, #0
 8005188:	6078      	str	r0, [r7, #4]
 800518a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005192:	b2db      	uxtb	r3, r3
 8005194:	2b20      	cmp	r3, #32
 8005196:	d139      	bne.n	800520c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800519e:	2b01      	cmp	r3, #1
 80051a0:	d101      	bne.n	80051a6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80051a2:	2302      	movs	r3, #2
 80051a4:	e033      	b.n	800520e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2201      	movs	r2, #1
 80051aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2224      	movs	r2, #36	@ 0x24
 80051b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	681a      	ldr	r2, [r3, #0]
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f022 0201 	bic.w	r2, r2, #1
 80051c4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80051d4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	021b      	lsls	r3, r3, #8
 80051da:	68fa      	ldr	r2, [r7, #12]
 80051dc:	4313      	orrs	r3, r2
 80051de:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	68fa      	ldr	r2, [r7, #12]
 80051e6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	681a      	ldr	r2, [r3, #0]
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f042 0201 	orr.w	r2, r2, #1
 80051f6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2220      	movs	r2, #32
 80051fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2200      	movs	r2, #0
 8005204:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005208:	2300      	movs	r3, #0
 800520a:	e000      	b.n	800520e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800520c:	2302      	movs	r3, #2
  }
}
 800520e:	4618      	mov	r0, r3
 8005210:	3714      	adds	r7, #20
 8005212:	46bd      	mov	sp, r7
 8005214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005218:	4770      	bx	lr
	...

0800521c <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b086      	sub	sp, #24
 8005220:	af02      	add	r7, sp, #8
 8005222:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005224:	2300      	movs	r3, #0
 8005226:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8005228:	f7fd ff96 	bl	8003158 <HAL_GetTick>
 800522c:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d102      	bne.n	800523a <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8005234:	2301      	movs	r3, #1
 8005236:	73fb      	strb	r3, [r7, #15]
 8005238:	e092      	b.n	8005360 <HAL_OSPI_Init+0x144>
#if   defined (OCTOSPI_DCR3_MAXTRAN)
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));
#endif

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2200      	movs	r2, #0
 800523e:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005244:	2b00      	cmp	r3, #0
 8005246:	f040 808b 	bne.w	8005360 <HAL_OSPI_Init+0x144>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 800524a:	6878      	ldr	r0, [r7, #4]
 800524c:	f7fc ffe4 	bl	8002218 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8005250:	f241 3188 	movw	r1, #5000	@ 0x1388
 8005254:	6878      	ldr	r0, [r7, #4]
 8005256:	f000 fad0 	bl	80057fa <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	689a      	ldr	r2, [r3, #8]
 8005260:	4b42      	ldr	r3, [pc, #264]	@ (800536c <HAL_OSPI_Init+0x150>)
 8005262:	4013      	ands	r3, r2
 8005264:	687a      	ldr	r2, [r7, #4]
 8005266:	68d1      	ldr	r1, [r2, #12]
 8005268:	687a      	ldr	r2, [r7, #4]
 800526a:	6912      	ldr	r2, [r2, #16]
 800526c:	3a01      	subs	r2, #1
 800526e:	0412      	lsls	r2, r2, #16
 8005270:	4311      	orrs	r1, r2
 8005272:	687a      	ldr	r2, [r7, #4]
 8005274:	6952      	ldr	r2, [r2, #20]
 8005276:	3a01      	subs	r2, #1
 8005278:	0212      	lsls	r2, r2, #8
 800527a:	4311      	orrs	r1, r2
 800527c:	687a      	ldr	r2, [r7, #4]
 800527e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005280:	4311      	orrs	r1, r2
 8005282:	687a      	ldr	r2, [r7, #4]
 8005284:	69d2      	ldr	r2, [r2, #28]
 8005286:	4311      	orrs	r1, r2
 8005288:	687a      	ldr	r2, [r7, #4]
 800528a:	6812      	ldr	r2, [r2, #0]
 800528c:	430b      	orrs	r3, r1
 800528e:	6093      	str	r3, [r2, #8]
      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
#else
      /* Configure chip select boundary */
      hospi->Instance->DCR3 = (hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	0412      	lsls	r2, r2, #16
 800529a:	611a      	str	r2, [r3, #16]
      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
#endif

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	3b01      	subs	r3, #1
 80052ac:	021a      	lsls	r2, r3, #8
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	430a      	orrs	r2, r1
 80052b4:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052ba:	9300      	str	r3, [sp, #0]
 80052bc:	68bb      	ldr	r3, [r7, #8]
 80052be:	2200      	movs	r2, #0
 80052c0:	2120      	movs	r1, #32
 80052c2:	6878      	ldr	r0, [r7, #4]
 80052c4:	f000 faa8 	bl	8005818 <OSPI_WaitFlagStateUntilTimeout>
 80052c8:	4603      	mov	r3, r0
 80052ca:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80052cc:	7bfb      	ldrb	r3, [r7, #15]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d146      	bne.n	8005360 <HAL_OSPI_Init+0x144>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	68db      	ldr	r3, [r3, #12]
 80052d8:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6a1b      	ldr	r3, [r3, #32]
 80052e0:	1e5a      	subs	r2, r3, #1
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	430a      	orrs	r2, r1
 80052e8:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	689a      	ldr	r2, [r3, #8]
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	430a      	orrs	r2, r1
 80052fe:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8005308:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005314:	431a      	orrs	r2, r3
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	430a      	orrs	r2, r1
 800531c:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	681a      	ldr	r2, [r3, #0]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f042 0201 	orr.w	r2, r2, #1
 800532e:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	699b      	ldr	r3, [r3, #24]
 8005334:	2b02      	cmp	r3, #2
 8005336:	d107      	bne.n	8005348 <HAL_OSPI_Init+0x12c>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	689a      	ldr	r2, [r3, #8]
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f042 0202 	orr.w	r2, r2, #2
 8005346:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	68db      	ldr	r3, [r3, #12]
 800534c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005350:	d103      	bne.n	800535a <HAL_OSPI_Init+0x13e>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2201      	movs	r2, #1
 8005356:	645a      	str	r2, [r3, #68]	@ 0x44
 8005358:	e002      	b.n	8005360 <HAL_OSPI_Init+0x144>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2202      	movs	r2, #2
 800535e:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
  }

  /* Return function status */
  return status;
 8005360:	7bfb      	ldrb	r3, [r7, #15]
}
 8005362:	4618      	mov	r0, r3
 8005364:	3710      	adds	r7, #16
 8005366:	46bd      	mov	sp, r7
 8005368:	bd80      	pop	{r7, pc}
 800536a:	bf00      	nop
 800536c:	f8e0f8f4 	.word	0xf8e0f8f4

08005370 <HAL_OSPI_DeInit>:
  * @brief  De-Initialize the OSPI peripheral.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_DeInit(OSPI_HandleTypeDef *hospi)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b084      	sub	sp, #16
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005378:	2300      	movs	r3, #0
 800537a:	73fb      	strb	r3, [r7, #15]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d102      	bne.n	8005388 <HAL_OSPI_DeInit+0x18>
  {
    status = HAL_ERROR;
 8005382:	2301      	movs	r3, #1
 8005384:	73fb      	strb	r3, [r7, #15]
 8005386:	e015      	b.n	80053b4 <HAL_OSPI_DeInit+0x44>
    /* No error code can be set set as the handler is null */
  }
  else
  {
    /* Disable OctoSPI */
    __HAL_OSPI_DISABLE(hospi);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	681a      	ldr	r2, [r3, #0]
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f022 0201 	bic.w	r2, r2, #1
 8005396:	601a      	str	r2, [r3, #0]

    /* Disable free running clock if needed : must be done after OSPI disable */
    CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	689a      	ldr	r2, [r3, #8]
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f022 0202 	bic.w	r2, r2, #2
 80053a6:	609a      	str	r2, [r3, #8]

    /* DeInit the low level hardware */
    hospi->MspDeInitCallback(hospi);
#else
    /* De-initialize the low-level hardware */
    HAL_OSPI_MspDeInit(hospi);
 80053a8:	6878      	ldr	r0, [r7, #4]
 80053aa:	f7fc ff75 	bl	8002298 <HAL_OSPI_MspDeInit>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

    /* Reset the driver state */
    hospi->State = HAL_OSPI_STATE_RESET;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2200      	movs	r2, #0
 80053b2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  return status;
 80053b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80053b6:	4618      	mov	r0, r3
 80053b8:	3710      	adds	r7, #16
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}

080053be <HAL_OSPI_Command>:
  * @param  cmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Command(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd, uint32_t Timeout)
{
 80053be:	b580      	push	{r7, lr}
 80053c0:	b08a      	sub	sp, #40	@ 0x28
 80053c2:	af02      	add	r7, sp, #8
 80053c4:	60f8      	str	r0, [r7, #12]
 80053c6:	60b9      	str	r1, [r7, #8]
 80053c8:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 80053ca:	f7fd fec5 	bl	8003158 <HAL_GetTick>
 80053ce:	61b8      	str	r0, [r7, #24]
    assert_param(IS_OSPI_ALT_BYTES_SIZE(cmd->AlternateBytesSize));
    assert_param(IS_OSPI_ALT_BYTES_DTR_MODE(cmd->AlternateBytesDtrMode));
  }

  assert_param(IS_OSPI_DATA_MODE(cmd->DataMode));
  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 80053d0:	68bb      	ldr	r3, [r7, #8]
 80053d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053d4:	2b00      	cmp	r3, #0

  assert_param(IS_OSPI_DQS_MODE(cmd->DQSMode));
  assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode));

  /* Check the state of the driver */
  state = hospi->State;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053da:	617b      	str	r3, [r7, #20]
  if (((state == HAL_OSPI_STATE_READY)         && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS)) ||
 80053dc:	697b      	ldr	r3, [r7, #20]
 80053de:	2b02      	cmp	r3, #2
 80053e0:	d104      	bne.n	80053ec <HAL_OSPI_Command+0x2e>
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	68db      	ldr	r3, [r3, #12]
 80053e6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80053ea:	d10d      	bne.n	8005408 <HAL_OSPI_Command+0x4a>
 80053ec:	697b      	ldr	r3, [r7, #20]
 80053ee:	2b14      	cmp	r3, #20
 80053f0:	d103      	bne.n	80053fa <HAL_OSPI_Command+0x3c>
      ((state == HAL_OSPI_STATE_READ_CMD_CFG)  && (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG))     ||
 80053f2:	68bb      	ldr	r3, [r7, #8]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	2b02      	cmp	r3, #2
 80053f8:	d006      	beq.n	8005408 <HAL_OSPI_Command+0x4a>
 80053fa:	697b      	ldr	r3, [r7, #20]
 80053fc:	2b24      	cmp	r3, #36	@ 0x24
 80053fe:	d153      	bne.n	80054a8 <HAL_OSPI_Command+0xea>
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)))
 8005400:	68bb      	ldr	r3, [r7, #8]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	2b01      	cmp	r3, #1
 8005406:	d14f      	bne.n	80054a8 <HAL_OSPI_Command+0xea>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	9300      	str	r3, [sp, #0]
 800540c:	69bb      	ldr	r3, [r7, #24]
 800540e:	2200      	movs	r2, #0
 8005410:	2120      	movs	r1, #32
 8005412:	68f8      	ldr	r0, [r7, #12]
 8005414:	f000 fa00 	bl	8005818 <OSPI_WaitFlagStateUntilTimeout>
 8005418:	4603      	mov	r3, r0
 800541a:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 800541c:	7ffb      	ldrb	r3, [r7, #31]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d148      	bne.n	80054b4 <HAL_OSPI_Command+0xf6>
    {
      /* Initialize error code */
      hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	2200      	movs	r2, #0
 8005426:	649a      	str	r2, [r3, #72]	@ 0x48

      /* Configure the registers */
      status = OSPI_ConfigCmd(hospi, cmd);
 8005428:	68b9      	ldr	r1, [r7, #8]
 800542a:	68f8      	ldr	r0, [r7, #12]
 800542c:	f000 fa2c 	bl	8005888 <OSPI_ConfigCmd>
 8005430:	4603      	mov	r3, r0
 8005432:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8005434:	7ffb      	ldrb	r3, [r7, #31]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d13c      	bne.n	80054b4 <HAL_OSPI_Command+0xf6>
      {
        if (cmd->DataMode == HAL_OSPI_DATA_NONE)
 800543a:	68bb      	ldr	r3, [r7, #8]
 800543c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800543e:	2b00      	cmp	r3, #0
 8005440:	d10e      	bne.n	8005460 <HAL_OSPI_Command+0xa2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until TC flag is set to go back in idle state */
          status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	9300      	str	r3, [sp, #0]
 8005446:	69bb      	ldr	r3, [r7, #24]
 8005448:	2201      	movs	r2, #1
 800544a:	2102      	movs	r1, #2
 800544c:	68f8      	ldr	r0, [r7, #12]
 800544e:	f000 f9e3 	bl	8005818 <OSPI_WaitFlagStateUntilTimeout>
 8005452:	4603      	mov	r3, r0
 8005454:	77fb      	strb	r3, [r7, #31]

          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	2202      	movs	r2, #2
 800545c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
 800545e:	e029      	b.n	80054b4 <HAL_OSPI_Command+0xf6>
        }
        else
        {
          /* Update the state */
          if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	2b00      	cmp	r3, #0
 8005466:	d103      	bne.n	8005470 <HAL_OSPI_Command+0xb2>
          {
            hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	2204      	movs	r2, #4
 800546c:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 800546e:	e021      	b.n	80054b4 <HAL_OSPI_Command+0xf6>
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	2b01      	cmp	r3, #1
 8005476:	d10b      	bne.n	8005490 <HAL_OSPI_Command+0xd2>
          {
            if (hospi->State == HAL_OSPI_STATE_WRITE_CMD_CFG)
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800547c:	2b24      	cmp	r3, #36	@ 0x24
 800547e:	d103      	bne.n	8005488 <HAL_OSPI_Command+0xca>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	2204      	movs	r2, #4
 8005484:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8005486:	e015      	b.n	80054b4 <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_READ_CMD_CFG;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	2214      	movs	r2, #20
 800548c:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 800548e:	e011      	b.n	80054b4 <HAL_OSPI_Command+0xf6>
            }
          }
          else
          {
            if (hospi->State == HAL_OSPI_STATE_READ_CMD_CFG)
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005494:	2b14      	cmp	r3, #20
 8005496:	d103      	bne.n	80054a0 <HAL_OSPI_Command+0xe2>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2204      	movs	r2, #4
 800549c:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 800549e:	e009      	b.n	80054b4 <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_WRITE_CMD_CFG;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	2224      	movs	r2, #36	@ 0x24
 80054a4:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 80054a6:	e005      	b.n	80054b4 <HAL_OSPI_Command+0xf6>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 80054a8:	2301      	movs	r3, #1
 80054aa:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	2210      	movs	r2, #16
 80054b0:	649a      	str	r2, [r3, #72]	@ 0x48
 80054b2:	e000      	b.n	80054b6 <HAL_OSPI_Command+0xf8>
    if (status == HAL_OK)
 80054b4:	bf00      	nop
  }

  /* Return function status */
  return status;
 80054b6:	7ffb      	ldrb	r3, [r7, #31]
}
 80054b8:	4618      	mov	r0, r3
 80054ba:	3720      	adds	r7, #32
 80054bc:	46bd      	mov	sp, r7
 80054be:	bd80      	pop	{r7, pc}

080054c0 <HAL_OSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Transmit(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	b08a      	sub	sp, #40	@ 0x28
 80054c4:	af02      	add	r7, sp, #8
 80054c6:	60f8      	str	r0, [r7, #12]
 80054c8:	60b9      	str	r1, [r7, #8]
 80054ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80054cc:	f7fd fe44 	bl	8003158 <HAL_GetTick>
 80054d0:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	3350      	adds	r3, #80	@ 0x50
 80054d8:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d105      	bne.n	80054ec <HAL_OSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
 80054e0:	2301      	movs	r3, #1
 80054e2:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	2208      	movs	r2, #8
 80054e8:	649a      	str	r2, [r3, #72]	@ 0x48
 80054ea:	e057      	b.n	800559c <HAL_OSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054f0:	2b04      	cmp	r3, #4
 80054f2:	d14e      	bne.n	8005592 <HAL_OSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054fa:	1c5a      	adds	r2, r3, #1
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	63da      	str	r2, [r3, #60]	@ 0x3c
      hospi->XferSize  = hospi->XferCount;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	639a      	str	r2, [r3, #56]	@ 0x38
      hospi->pBuffPtr  = pData;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	68ba      	ldr	r2, [r7, #8]
 800550c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	681a      	ldr	r2, [r3, #0]
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800551c:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_FT, SET, tickstart, Timeout);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	9300      	str	r3, [sp, #0]
 8005522:	69bb      	ldr	r3, [r7, #24]
 8005524:	2201      	movs	r2, #1
 8005526:	2104      	movs	r1, #4
 8005528:	68f8      	ldr	r0, [r7, #12]
 800552a:	f000 f975 	bl	8005818 <OSPI_WaitFlagStateUntilTimeout>
 800552e:	4603      	mov	r3, r0
 8005530:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8005532:	7ffb      	ldrb	r3, [r7, #31]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d113      	bne.n	8005560 <HAL_OSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800553c:	781a      	ldrb	r2, [r3, #0]
 800553e:	697b      	ldr	r3, [r7, #20]
 8005540:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005546:	1c5a      	adds	r2, r3, #1
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	635a      	str	r2, [r3, #52]	@ 0x34
        hospi->XferCount--;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005550:	1e5a      	subs	r2, r3, #1
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
      while (hospi->XferCount > 0U);
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800555a:	2b00      	cmp	r3, #0
 800555c:	d1df      	bne.n	800551e <HAL_OSPI_Transmit+0x5e>
 800555e:	e000      	b.n	8005562 <HAL_OSPI_Transmit+0xa2>
          break;
 8005560:	bf00      	nop

      if (status == HAL_OK)
 8005562:	7ffb      	ldrb	r3, [r7, #31]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d119      	bne.n	800559c <HAL_OSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	9300      	str	r3, [sp, #0]
 800556c:	69bb      	ldr	r3, [r7, #24]
 800556e:	2201      	movs	r2, #1
 8005570:	2102      	movs	r1, #2
 8005572:	68f8      	ldr	r0, [r7, #12]
 8005574:	f000 f950 	bl	8005818 <OSPI_WaitFlagStateUntilTimeout>
 8005578:	4603      	mov	r3, r0
 800557a:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 800557c:	7ffb      	ldrb	r3, [r7, #31]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d10c      	bne.n	800559c <HAL_OSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	2202      	movs	r2, #2
 8005588:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	2202      	movs	r2, #2
 800558e:	645a      	str	r2, [r3, #68]	@ 0x44
 8005590:	e004      	b.n	800559c <HAL_OSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 8005592:	2301      	movs	r3, #1
 8005594:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	2210      	movs	r2, #16
 800559a:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 800559c:	7ffb      	ldrb	r3, [r7, #31]
}
 800559e:	4618      	mov	r0, r3
 80055a0:	3720      	adds	r7, #32
 80055a2:	46bd      	mov	sp, r7
 80055a4:	bd80      	pop	{r7, pc}

080055a6 <HAL_OSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Receive(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 80055a6:	b580      	push	{r7, lr}
 80055a8:	b08c      	sub	sp, #48	@ 0x30
 80055aa:	af02      	add	r7, sp, #8
 80055ac:	60f8      	str	r0, [r7, #12]
 80055ae:	60b9      	str	r1, [r7, #8]
 80055b0:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80055b2:	f7fd fdd1 	bl	8003158 <HAL_GetTick>
 80055b6:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	3350      	adds	r3, #80	@ 0x50
 80055be:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hospi->Instance->AR;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055c6:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hospi->Instance->IR;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80055d0:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d106      	bne.n	80055e6 <HAL_OSPI_Receive+0x40>
  {
    status = HAL_ERROR;
 80055d8:	2301      	movs	r3, #1
 80055da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	2208      	movs	r2, #8
 80055e2:	649a      	str	r2, [r3, #72]	@ 0x48
 80055e4:	e07c      	b.n	80056e0 <HAL_OSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055ea:	2b04      	cmp	r3, #4
 80055ec:	d172      	bne.n	80056d4 <HAL_OSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055f4:	1c5a      	adds	r2, r3, #1
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	63da      	str	r2, [r3, #60]	@ 0x3c
      hospi->XferSize  = hospi->XferCount;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	639a      	str	r2, [r3, #56]	@ 0x38
      hospi->pBuffPtr  = pData;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	68ba      	ldr	r2, [r7, #8]
 8005606:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800561a:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	68db      	ldr	r3, [r3, #12]
 8005620:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005624:	d104      	bne.n	8005630 <HAL_OSPI_Receive+0x8a>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	69ba      	ldr	r2, [r7, #24]
 800562c:	649a      	str	r2, [r3, #72]	@ 0x48
 800562e:	e011      	b.n	8005654 <HAL_OSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8005638:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800563c:	2b00      	cmp	r3, #0
 800563e:	d004      	beq.n	800564a <HAL_OSPI_Receive+0xa4>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	69ba      	ldr	r2, [r7, #24]
 8005646:	649a      	str	r2, [r3, #72]	@ 0x48
 8005648:	e004      	b.n	8005654 <HAL_OSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	697a      	ldr	r2, [r7, #20]
 8005650:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, (HAL_OSPI_FLAG_FT | HAL_OSPI_FLAG_TC), SET, tickstart, Timeout);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	9300      	str	r3, [sp, #0]
 8005658:	6a3b      	ldr	r3, [r7, #32]
 800565a:	2201      	movs	r2, #1
 800565c:	2106      	movs	r1, #6
 800565e:	68f8      	ldr	r0, [r7, #12]
 8005660:	f000 f8da 	bl	8005818 <OSPI_WaitFlagStateUntilTimeout>
 8005664:	4603      	mov	r3, r0
 8005666:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
 800566a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800566e:	2b00      	cmp	r3, #0
 8005670:	d114      	bne.n	800569c <HAL_OSPI_Receive+0xf6>
        {
          break;
        }

        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005676:	69fa      	ldr	r2, [r7, #28]
 8005678:	7812      	ldrb	r2, [r2, #0]
 800567a:	b2d2      	uxtb	r2, r2
 800567c:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005682:	1c5a      	adds	r2, r3, #1
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	635a      	str	r2, [r3, #52]	@ 0x34
        hospi->XferCount--;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800568c:	1e5a      	subs	r2, r3, #1
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
      while (hospi->XferCount > 0U);
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005696:	2b00      	cmp	r3, #0
 8005698:	d1dc      	bne.n	8005654 <HAL_OSPI_Receive+0xae>
 800569a:	e000      	b.n	800569e <HAL_OSPI_Receive+0xf8>
          break;
 800569c:	bf00      	nop

      if (status == HAL_OK)
 800569e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d11c      	bne.n	80056e0 <HAL_OSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	9300      	str	r3, [sp, #0]
 80056aa:	6a3b      	ldr	r3, [r7, #32]
 80056ac:	2201      	movs	r2, #1
 80056ae:	2102      	movs	r1, #2
 80056b0:	68f8      	ldr	r0, [r7, #12]
 80056b2:	f000 f8b1 	bl	8005818 <OSPI_WaitFlagStateUntilTimeout>
 80056b6:	4603      	mov	r3, r0
 80056b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
 80056bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d10d      	bne.n	80056e0 <HAL_OSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	2202      	movs	r2, #2
 80056ca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	2202      	movs	r2, #2
 80056d0:	645a      	str	r2, [r3, #68]	@ 0x44
 80056d2:	e005      	b.n	80056e0 <HAL_OSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 80056d4:	2301      	movs	r3, #1
 80056d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	2210      	movs	r2, #16
 80056de:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 80056e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80056e4:	4618      	mov	r0, r3
 80056e6:	3728      	adds	r7, #40	@ 0x28
 80056e8:	46bd      	mov	sp, r7
 80056ea:	bd80      	pop	{r7, pc}

080056ec <HAL_OSPI_AutoPolling>:
  * @note   This function is used only in Automatic Polling Mode
  * @note   This function should not be used when the memory is in octal mode (see Errata Sheet)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_AutoPolling(OSPI_HandleTypeDef *hospi, OSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b08a      	sub	sp, #40	@ 0x28
 80056f0:	af02      	add	r7, sp, #8
 80056f2:	60f8      	str	r0, [r7, #12]
 80056f4:	60b9      	str	r1, [r7, #8]
 80056f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80056f8:	f7fd fd2e 	bl	8003158 <HAL_GetTick>
 80056fc:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = hospi->Instance->AR;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005704:	617b      	str	r3, [r7, #20]
  uint32_t ir_reg = hospi->Instance->IR;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800570e:	613b      	str	r3, [r7, #16]
  assert_param(IS_OSPI_AUTOMATIC_STOP(cfg->AutomaticStop));
  assert_param(IS_OSPI_INTERVAL(cfg->Interval));
  assert_param(IS_OSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));

  /* Check the state */
  if ((hospi->State == HAL_OSPI_STATE_CMD_CFG) && (cfg->AutomaticStop == HAL_OSPI_AUTOMATIC_STOP_ENABLE))
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005714:	2b04      	cmp	r3, #4
 8005716:	d164      	bne.n	80057e2 <HAL_OSPI_AutoPolling+0xf6>
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	68db      	ldr	r3, [r3, #12]
 800571c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005720:	d15f      	bne.n	80057e2 <HAL_OSPI_AutoPolling+0xf6>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	9300      	str	r3, [sp, #0]
 8005726:	69bb      	ldr	r3, [r7, #24]
 8005728:	2200      	movs	r2, #0
 800572a:	2120      	movs	r1, #32
 800572c:	68f8      	ldr	r0, [r7, #12]
 800572e:	f000 f873 	bl	8005818 <OSPI_WaitFlagStateUntilTimeout>
 8005732:	4603      	mov	r3, r0
 8005734:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 8005736:	7ffb      	ldrb	r3, [r7, #31]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d158      	bne.n	80057ee <HAL_OSPI_AutoPolling+0x102>
    {
      /* Configure registers */
      WRITE_REG(hospi->Instance->PSMAR, cfg->Match);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	68ba      	ldr	r2, [r7, #8]
 8005742:	6812      	ldr	r2, [r2, #0]
 8005744:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      WRITE_REG(hospi->Instance->PSMKR, cfg->Mask);
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	68ba      	ldr	r2, [r7, #8]
 800574e:	6852      	ldr	r2, [r2, #4]
 8005750:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      WRITE_REG(hospi->Instance->PIR,   cfg->Interval);
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	68ba      	ldr	r2, [r7, #8]
 800575a:	6912      	ldr	r2, [r2, #16]
 800575c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      MODIFY_REG(hospi->Instance->CR, (OCTOSPI_CR_PMM | OCTOSPI_CR_APMS | OCTOSPI_CR_FMODE),
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f023 5243 	bic.w	r2, r3, #817889280	@ 0x30c00000
 800576a:	68bb      	ldr	r3, [r7, #8]
 800576c:	6899      	ldr	r1, [r3, #8]
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	68db      	ldr	r3, [r3, #12]
 8005772:	430b      	orrs	r3, r1
 8005774:	431a      	orrs	r2, r3
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 800577e:	601a      	str	r2, [r3, #0]
                 (cfg->MatchMode | cfg->AutomaticStop | OSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	68db      	ldr	r3, [r3, #12]
 8005784:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005788:	d104      	bne.n	8005794 <HAL_OSPI_AutoPolling+0xa8>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	697a      	ldr	r2, [r7, #20]
 8005790:	649a      	str	r2, [r3, #72]	@ 0x48
 8005792:	e011      	b.n	80057b8 <HAL_OSPI_AutoPolling+0xcc>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800579c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d004      	beq.n	80057ae <HAL_OSPI_AutoPolling+0xc2>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	697a      	ldr	r2, [r7, #20]
 80057aa:	649a      	str	r2, [r3, #72]	@ 0x48
 80057ac:	e004      	b.n	80057b8 <HAL_OSPI_AutoPolling+0xcc>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	693a      	ldr	r2, [r7, #16]
 80057b4:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_SM, SET, tickstart, Timeout);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	9300      	str	r3, [sp, #0]
 80057bc:	69bb      	ldr	r3, [r7, #24]
 80057be:	2201      	movs	r2, #1
 80057c0:	2108      	movs	r1, #8
 80057c2:	68f8      	ldr	r0, [r7, #12]
 80057c4:	f000 f828 	bl	8005818 <OSPI_WaitFlagStateUntilTimeout>
 80057c8:	4603      	mov	r3, r0
 80057ca:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 80057cc:	7ffb      	ldrb	r3, [r7, #31]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d10d      	bne.n	80057ee <HAL_OSPI_AutoPolling+0x102>
      {
        /* Clear status match flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_SM);
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	2208      	movs	r2, #8
 80057d8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	2202      	movs	r2, #2
 80057de:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 80057e0:	e005      	b.n	80057ee <HAL_OSPI_AutoPolling+0x102>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 80057e2:	2301      	movs	r3, #1
 80057e4:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	2210      	movs	r2, #16
 80057ea:	649a      	str	r2, [r3, #72]	@ 0x48
 80057ec:	e000      	b.n	80057f0 <HAL_OSPI_AutoPolling+0x104>
    if (status == HAL_OK)
 80057ee:	bf00      	nop
  }

  /* Return function status */
  return status;
 80057f0:	7ffb      	ldrb	r3, [r7, #31]
}
 80057f2:	4618      	mov	r0, r3
 80057f4:	3720      	adds	r7, #32
 80057f6:	46bd      	mov	sp, r7
 80057f8:	bd80      	pop	{r7, pc}

080057fa <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 80057fa:	b480      	push	{r7}
 80057fc:	b083      	sub	sp, #12
 80057fe:	af00      	add	r7, sp, #0
 8005800:	6078      	str	r0, [r7, #4]
 8005802:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	683a      	ldr	r2, [r7, #0]
 8005808:	64da      	str	r2, [r3, #76]	@ 0x4c
  return HAL_OK;
 800580a:	2300      	movs	r3, #0
}
 800580c:	4618      	mov	r0, r3
 800580e:	370c      	adds	r7, #12
 8005810:	46bd      	mov	sp, r7
 8005812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005816:	4770      	bx	lr

08005818 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b084      	sub	sp, #16
 800581c:	af00      	add	r7, sp, #0
 800581e:	60f8      	str	r0, [r7, #12]
 8005820:	60b9      	str	r1, [r7, #8]
 8005822:	603b      	str	r3, [r7, #0]
 8005824:	4613      	mov	r3, r2
 8005826:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8005828:	e01a      	b.n	8005860 <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800582a:	69bb      	ldr	r3, [r7, #24]
 800582c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005830:	d016      	beq.n	8005860 <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005832:	f7fd fc91 	bl	8003158 <HAL_GetTick>
 8005836:	4602      	mov	r2, r0
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	1ad3      	subs	r3, r2, r3
 800583c:	69ba      	ldr	r2, [r7, #24]
 800583e:	429a      	cmp	r2, r3
 8005840:	d302      	bcc.n	8005848 <OSPI_WaitFlagStateUntilTimeout+0x30>
 8005842:	69bb      	ldr	r3, [r7, #24]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d10b      	bne.n	8005860 <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800584e:	645a      	str	r2, [r3, #68]	@ 0x44
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005854:	f043 0201 	orr.w	r2, r3, #1
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	649a      	str	r2, [r3, #72]	@ 0x48

        return HAL_ERROR;
 800585c:	2301      	movs	r3, #1
 800585e:	e00e      	b.n	800587e <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	6a1a      	ldr	r2, [r3, #32]
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	4013      	ands	r3, r2
 800586a:	2b00      	cmp	r3, #0
 800586c:	bf14      	ite	ne
 800586e:	2301      	movne	r3, #1
 8005870:	2300      	moveq	r3, #0
 8005872:	b2db      	uxtb	r3, r3
 8005874:	461a      	mov	r2, r3
 8005876:	79fb      	ldrb	r3, [r7, #7]
 8005878:	429a      	cmp	r2, r3
 800587a:	d1d6      	bne.n	800582a <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800587c:	2300      	movs	r3, #0
}
 800587e:	4618      	mov	r0, r3
 8005880:	3710      	adds	r7, #16
 8005882:	46bd      	mov	sp, r7
 8005884:	bd80      	pop	{r7, pc}
	...

08005888 <OSPI_ConfigCmd>:
  * @param  hospi : OSPI handle
  * @param  cmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_ConfigCmd(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd)
{
 8005888:	b480      	push	{r7}
 800588a:	b089      	sub	sp, #36	@ 0x24
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
 8005890:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005892:	2300      	movs	r3, #0
 8005894:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	681a      	ldr	r2, [r3, #0]
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80058a4:	601a      	str	r2, [r3, #0]

  /* Configure the flash ID */
  if (hospi->Init.DualQuad == HAL_OSPI_DUALQUAD_DISABLE)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	689b      	ldr	r3, [r3, #8]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d10a      	bne.n	80058c4 <OSPI_ConfigCmd+0x3c>
  {
    MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FSEL, cmd->FlashId);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	685a      	ldr	r2, [r3, #4]
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	430a      	orrs	r2, r1
 80058c2:	601a      	str	r2, [r3, #0]
  }

  if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	2b02      	cmp	r3, #2
 80058ca:	d114      	bne.n	80058f6 <OSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hospi->Instance->WCCR);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 80058d4:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WTCR);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80058de:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WIR);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 80058e8:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WABR);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 80058f2:	60fb      	str	r3, [r7, #12]
 80058f4:	e013      	b.n	800591e <OSPI_ConfigCmd+0x96>
  }
  else
  {
    ccr_reg = &(hospi->Instance->CCR);
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80058fe:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->TCR);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8005908:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->IR);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8005912:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->ABR);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 800591c:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = (cmd->DQSMode | cmd->SIOOMode);
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005926:	431a      	orrs	r2, r3
 8005928:	69bb      	ldr	r3, [r7, #24]
 800592a:	601a      	str	r2, [r3, #0]

  if (cmd->AlternateBytesMode != HAL_OSPI_ALTERNATE_BYTES_NONE)
 800592c:	683b      	ldr	r3, [r7, #0]
 800592e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005930:	2b00      	cmp	r3, #0
 8005932:	d012      	beq.n	800595a <OSPI_ConfigCmd+0xd2>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = cmd->AlternateBytes;
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ABMODE | OCTOSPI_CCR_ABDTR | OCTOSPI_CCR_ABSIZE),
 800593c:	69bb      	ldr	r3, [r7, #24]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800594c:	4319      	orrs	r1, r3
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005952:	430b      	orrs	r3, r1
 8005954:	431a      	orrs	r2, r3
 8005956:	69bb      	ldr	r3, [r7, #24]
 8005958:	601a      	str	r2, [r3, #0]
               (cmd->AlternateBytesMode | cmd->AlternateBytesDtrMode | cmd->AlternateBytesSize));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), OCTOSPI_TCR_DCYC, cmd->DummyCycles);
 800595a:	697b      	ldr	r3, [r7, #20]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f023 021f 	bic.w	r2, r3, #31
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005966:	431a      	orrs	r2, r3
 8005968:	697b      	ldr	r3, [r7, #20]
 800596a:	601a      	str	r2, [r3, #0]

  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005970:	2b00      	cmp	r3, #0
 8005972:	d009      	beq.n	8005988 <OSPI_ConfigCmd+0x100>
  {
    if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	2b00      	cmp	r3, #0
 800597a:	d105      	bne.n	8005988 <OSPI_ConfigCmd+0x100>
    {
      /* Configure the DLR register with the number of data */
      hospi->Instance->DLR = (cmd->NbData - 1U);
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	3a01      	subs	r2, #1
 8005986:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (cmd->InstructionMode != HAL_OSPI_INSTRUCTION_NONE)
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	68db      	ldr	r3, [r3, #12]
 800598c:	2b00      	cmp	r3, #0
 800598e:	f000 8099 	beq.w	8005ac4 <OSPI_ConfigCmd+0x23c>
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	69db      	ldr	r3, [r3, #28]
 8005996:	2b00      	cmp	r3, #0
 8005998:	d055      	beq.n	8005a46 <OSPI_ConfigCmd+0x1be>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d01e      	beq.n	80059e0 <OSPI_ConfigCmd+0x158>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 80059a2:	69bb      	ldr	r3, [r7, #24]
 80059a4:	681a      	ldr	r2, [r3, #0]
 80059a6:	4b68      	ldr	r3, [pc, #416]	@ (8005b48 <OSPI_ConfigCmd+0x2c0>)
 80059a8:	4013      	ands	r3, r2
 80059aa:	683a      	ldr	r2, [r7, #0]
 80059ac:	68d1      	ldr	r1, [r2, #12]
 80059ae:	683a      	ldr	r2, [r7, #0]
 80059b0:	6952      	ldr	r2, [r2, #20]
 80059b2:	4311      	orrs	r1, r2
 80059b4:	683a      	ldr	r2, [r7, #0]
 80059b6:	6912      	ldr	r2, [r2, #16]
 80059b8:	4311      	orrs	r1, r2
 80059ba:	683a      	ldr	r2, [r7, #0]
 80059bc:	69d2      	ldr	r2, [r2, #28]
 80059be:	4311      	orrs	r1, r2
 80059c0:	683a      	ldr	r2, [r7, #0]
 80059c2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80059c4:	4311      	orrs	r1, r2
 80059c6:	683a      	ldr	r2, [r7, #0]
 80059c8:	6a12      	ldr	r2, [r2, #32]
 80059ca:	4311      	orrs	r1, r2
 80059cc:	683a      	ldr	r2, [r7, #0]
 80059ce:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80059d0:	4311      	orrs	r1, r2
 80059d2:	683a      	ldr	r2, [r7, #0]
 80059d4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80059d6:	430a      	orrs	r2, r1
 80059d8:	431a      	orrs	r2, r3
 80059da:	69bb      	ldr	r3, [r7, #24]
 80059dc:	601a      	str	r2, [r3, #0]
 80059de:	e028      	b.n	8005a32 <OSPI_ConfigCmd+0x1aa>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 80059e0:	69bb      	ldr	r3, [r7, #24]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80059e8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80059ec:	683a      	ldr	r2, [r7, #0]
 80059ee:	68d1      	ldr	r1, [r2, #12]
 80059f0:	683a      	ldr	r2, [r7, #0]
 80059f2:	6952      	ldr	r2, [r2, #20]
 80059f4:	4311      	orrs	r1, r2
 80059f6:	683a      	ldr	r2, [r7, #0]
 80059f8:	6912      	ldr	r2, [r2, #16]
 80059fa:	4311      	orrs	r1, r2
 80059fc:	683a      	ldr	r2, [r7, #0]
 80059fe:	69d2      	ldr	r2, [r2, #28]
 8005a00:	4311      	orrs	r1, r2
 8005a02:	683a      	ldr	r2, [r7, #0]
 8005a04:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005a06:	4311      	orrs	r1, r2
 8005a08:	683a      	ldr	r2, [r7, #0]
 8005a0a:	6a12      	ldr	r2, [r2, #32]
 8005a0c:	430a      	orrs	r2, r1
 8005a0e:	431a      	orrs	r2, r3
 8005a10:	69bb      	ldr	r3, [r7, #24]
 8005a12:	601a      	str	r2, [r3, #0]
                                OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize |
                    cmd->AddressMode     | cmd->AddressDtrMode     | cmd->AddressSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a18:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005a1c:	d109      	bne.n	8005a32 <OSPI_ConfigCmd+0x1aa>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8005a22:	2b08      	cmp	r3, #8
 8005a24:	d105      	bne.n	8005a32 <OSPI_ConfigCmd+0x1aa>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 8005a26:	69bb      	ldr	r3, [r7, #24]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8005a2e:	69bb      	ldr	r3, [r7, #24]
 8005a30:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	689a      	ldr	r2, [r3, #8]
 8005a36:	693b      	ldr	r3, [r7, #16]
 8005a38:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hospi->Instance->AR = cmd->Address;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	683a      	ldr	r2, [r7, #0]
 8005a40:	6992      	ldr	r2, [r2, #24]
 8005a42:	649a      	str	r2, [r3, #72]	@ 0x48
 8005a44:	e078      	b.n	8005b38 <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d017      	beq.n	8005a7e <OSPI_ConfigCmd+0x1f6>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE |
 8005a4e:	69bb      	ldr	r3, [r7, #24]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8005a56:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005a5a:	683a      	ldr	r2, [r7, #0]
 8005a5c:	68d1      	ldr	r1, [r2, #12]
 8005a5e:	683a      	ldr	r2, [r7, #0]
 8005a60:	6952      	ldr	r2, [r2, #20]
 8005a62:	4311      	orrs	r1, r2
 8005a64:	683a      	ldr	r2, [r7, #0]
 8005a66:	6912      	ldr	r2, [r2, #16]
 8005a68:	4311      	orrs	r1, r2
 8005a6a:	683a      	ldr	r2, [r7, #0]
 8005a6c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005a6e:	4311      	orrs	r1, r2
 8005a70:	683a      	ldr	r2, [r7, #0]
 8005a72:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005a74:	430a      	orrs	r2, r1
 8005a76:	431a      	orrs	r2, r3
 8005a78:	69bb      	ldr	r3, [r7, #24]
 8005a7a:	601a      	str	r2, [r3, #0]
 8005a7c:	e01d      	b.n	8005aba <OSPI_ConfigCmd+0x232>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE),
 8005a7e:	69bb      	ldr	r3, [r7, #24]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	68d9      	ldr	r1, [r3, #12]
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	695b      	ldr	r3, [r3, #20]
 8005a8e:	4319      	orrs	r1, r3
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	691b      	ldr	r3, [r3, #16]
 8005a94:	430b      	orrs	r3, r1
 8005a96:	431a      	orrs	r2, r3
 8005a98:	69bb      	ldr	r3, [r7, #24]
 8005a9a:	601a      	str	r2, [r3, #0]
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aa0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005aa4:	d109      	bne.n	8005aba <OSPI_ConfigCmd+0x232>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8005aaa:	2b08      	cmp	r3, #8
 8005aac:	d105      	bne.n	8005aba <OSPI_ConfigCmd+0x232>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 8005aae:	69bb      	ldr	r3, [r7, #24]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8005ab6:	69bb      	ldr	r3, [r7, #24]
 8005ab8:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	689a      	ldr	r2, [r3, #8]
 8005abe:	693b      	ldr	r3, [r7, #16]
 8005ac0:	601a      	str	r2, [r3, #0]
 8005ac2:	e039      	b.n	8005b38 <OSPI_ConfigCmd+0x2b0>

    }
  }
  else
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	69db      	ldr	r3, [r3, #28]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d030      	beq.n	8005b2e <OSPI_ConfigCmd+0x2a6>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d017      	beq.n	8005b04 <OSPI_ConfigCmd+0x27c>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE |
 8005ad4:	69bb      	ldr	r3, [r7, #24]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8005adc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005ae0:	683a      	ldr	r2, [r7, #0]
 8005ae2:	69d1      	ldr	r1, [r2, #28]
 8005ae4:	683a      	ldr	r2, [r7, #0]
 8005ae6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005ae8:	4311      	orrs	r1, r2
 8005aea:	683a      	ldr	r2, [r7, #0]
 8005aec:	6a12      	ldr	r2, [r2, #32]
 8005aee:	4311      	orrs	r1, r2
 8005af0:	683a      	ldr	r2, [r7, #0]
 8005af2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005af4:	4311      	orrs	r1, r2
 8005af6:	683a      	ldr	r2, [r7, #0]
 8005af8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005afa:	430a      	orrs	r2, r1
 8005afc:	431a      	orrs	r2, r3
 8005afe:	69bb      	ldr	r3, [r7, #24]
 8005b00:	601a      	str	r2, [r3, #0]
 8005b02:	e00e      	b.n	8005b22 <OSPI_ConfigCmd+0x29a>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
 8005b04:	69bb      	ldr	r3, [r7, #24]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	69d9      	ldr	r1, [r3, #28]
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b14:	4319      	orrs	r1, r3
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	6a1b      	ldr	r3, [r3, #32]
 8005b1a:	430b      	orrs	r3, r1
 8005b1c:	431a      	orrs	r2, r3
 8005b1e:	69bb      	ldr	r3, [r7, #24]
 8005b20:	601a      	str	r2, [r3, #0]
                   (cmd->AddressMode | cmd->AddressDtrMode | cmd->AddressSize));
      }

      /* Configure the AR register with the instruction value */
      hospi->Instance->AR = cmd->Address;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	683a      	ldr	r2, [r7, #0]
 8005b28:	6992      	ldr	r2, [r2, #24]
 8005b2a:	649a      	str	r2, [r3, #72]	@ 0x48
 8005b2c:	e004      	b.n	8005b38 <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
 8005b2e:	2301      	movs	r3, #1
 8005b30:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2208      	movs	r2, #8
 8005b36:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 8005b38:	7ffb      	ldrb	r3, [r7, #31]
}
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	3724      	adds	r7, #36	@ 0x24
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b44:	4770      	bx	lr
 8005b46:	bf00      	nop
 8005b48:	f0ffc0c0 	.word	0xf0ffc0c0

08005b4c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005b4c:	b480      	push	{r7}
 8005b4e:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005b50:	4b0d      	ldr	r3, [pc, #52]	@ (8005b88 <HAL_PWREx_GetVoltageRange+0x3c>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005b58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b5c:	d102      	bne.n	8005b64 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8005b5e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005b62:	e00b      	b.n	8005b7c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8005b64:	4b08      	ldr	r3, [pc, #32]	@ (8005b88 <HAL_PWREx_GetVoltageRange+0x3c>)
 8005b66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b72:	d102      	bne.n	8005b7a <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8005b74:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005b78:	e000      	b.n	8005b7c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8005b7a:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b84:	4770      	bx	lr
 8005b86:	bf00      	nop
 8005b88:	40007000 	.word	0x40007000

08005b8c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005b8c:	b480      	push	{r7}
 8005b8e:	b085      	sub	sp, #20
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d141      	bne.n	8005c1e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005b9a:	4b4b      	ldr	r3, [pc, #300]	@ (8005cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005ba2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ba6:	d131      	bne.n	8005c0c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005ba8:	4b47      	ldr	r3, [pc, #284]	@ (8005cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005baa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bae:	4a46      	ldr	r2, [pc, #280]	@ (8005cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bb0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005bb4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005bb8:	4b43      	ldr	r3, [pc, #268]	@ (8005cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005bc0:	4a41      	ldr	r2, [pc, #260]	@ (8005cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bc2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005bc6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005bc8:	4b40      	ldr	r3, [pc, #256]	@ (8005ccc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	2232      	movs	r2, #50	@ 0x32
 8005bce:	fb02 f303 	mul.w	r3, r2, r3
 8005bd2:	4a3f      	ldr	r2, [pc, #252]	@ (8005cd0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005bd4:	fba2 2303 	umull	r2, r3, r2, r3
 8005bd8:	0c9b      	lsrs	r3, r3, #18
 8005bda:	3301      	adds	r3, #1
 8005bdc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005bde:	e002      	b.n	8005be6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	3b01      	subs	r3, #1
 8005be4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005be6:	4b38      	ldr	r3, [pc, #224]	@ (8005cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005be8:	695b      	ldr	r3, [r3, #20]
 8005bea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005bee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005bf2:	d102      	bne.n	8005bfa <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d1f2      	bne.n	8005be0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005bfa:	4b33      	ldr	r3, [pc, #204]	@ (8005cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bfc:	695b      	ldr	r3, [r3, #20]
 8005bfe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c06:	d158      	bne.n	8005cba <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005c08:	2303      	movs	r3, #3
 8005c0a:	e057      	b.n	8005cbc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005c0c:	4b2e      	ldr	r3, [pc, #184]	@ (8005cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c12:	4a2d      	ldr	r2, [pc, #180]	@ (8005cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c14:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c18:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005c1c:	e04d      	b.n	8005cba <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c24:	d141      	bne.n	8005caa <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005c26:	4b28      	ldr	r3, [pc, #160]	@ (8005cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005c2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c32:	d131      	bne.n	8005c98 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005c34:	4b24      	ldr	r3, [pc, #144]	@ (8005cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c3a:	4a23      	ldr	r2, [pc, #140]	@ (8005cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c40:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005c44:	4b20      	ldr	r3, [pc, #128]	@ (8005cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005c4c:	4a1e      	ldr	r2, [pc, #120]	@ (8005cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c4e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005c52:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005c54:	4b1d      	ldr	r3, [pc, #116]	@ (8005ccc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	2232      	movs	r2, #50	@ 0x32
 8005c5a:	fb02 f303 	mul.w	r3, r2, r3
 8005c5e:	4a1c      	ldr	r2, [pc, #112]	@ (8005cd0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005c60:	fba2 2303 	umull	r2, r3, r2, r3
 8005c64:	0c9b      	lsrs	r3, r3, #18
 8005c66:	3301      	adds	r3, #1
 8005c68:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005c6a:	e002      	b.n	8005c72 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	3b01      	subs	r3, #1
 8005c70:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005c72:	4b15      	ldr	r3, [pc, #84]	@ (8005cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c74:	695b      	ldr	r3, [r3, #20]
 8005c76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c7e:	d102      	bne.n	8005c86 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d1f2      	bne.n	8005c6c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005c86:	4b10      	ldr	r3, [pc, #64]	@ (8005cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c88:	695b      	ldr	r3, [r3, #20]
 8005c8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c92:	d112      	bne.n	8005cba <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005c94:	2303      	movs	r3, #3
 8005c96:	e011      	b.n	8005cbc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005c98:	4b0b      	ldr	r3, [pc, #44]	@ (8005cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c9e:	4a0a      	ldr	r2, [pc, #40]	@ (8005cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ca0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ca4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005ca8:	e007      	b.n	8005cba <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005caa:	4b07      	ldr	r3, [pc, #28]	@ (8005cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005cb2:	4a05      	ldr	r2, [pc, #20]	@ (8005cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005cb4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005cb8:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005cba:	2300      	movs	r3, #0
}
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	3714      	adds	r7, #20
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc6:	4770      	bx	lr
 8005cc8:	40007000 	.word	0x40007000
 8005ccc:	20000034 	.word	0x20000034
 8005cd0:	431bde83 	.word	0x431bde83

08005cd4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b088      	sub	sp, #32
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d102      	bne.n	8005ce8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	f000 bc08 	b.w	80064f8 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005ce8:	4b96      	ldr	r3, [pc, #600]	@ (8005f44 <HAL_RCC_OscConfig+0x270>)
 8005cea:	689b      	ldr	r3, [r3, #8]
 8005cec:	f003 030c 	and.w	r3, r3, #12
 8005cf0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005cf2:	4b94      	ldr	r3, [pc, #592]	@ (8005f44 <HAL_RCC_OscConfig+0x270>)
 8005cf4:	68db      	ldr	r3, [r3, #12]
 8005cf6:	f003 0303 	and.w	r3, r3, #3
 8005cfa:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f003 0310 	and.w	r3, r3, #16
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	f000 80e4 	beq.w	8005ed2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005d0a:	69bb      	ldr	r3, [r7, #24]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d007      	beq.n	8005d20 <HAL_RCC_OscConfig+0x4c>
 8005d10:	69bb      	ldr	r3, [r7, #24]
 8005d12:	2b0c      	cmp	r3, #12
 8005d14:	f040 808b 	bne.w	8005e2e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005d18:	697b      	ldr	r3, [r7, #20]
 8005d1a:	2b01      	cmp	r3, #1
 8005d1c:	f040 8087 	bne.w	8005e2e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005d20:	4b88      	ldr	r3, [pc, #544]	@ (8005f44 <HAL_RCC_OscConfig+0x270>)
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f003 0302 	and.w	r3, r3, #2
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d005      	beq.n	8005d38 <HAL_RCC_OscConfig+0x64>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	699b      	ldr	r3, [r3, #24]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d101      	bne.n	8005d38 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005d34:	2301      	movs	r3, #1
 8005d36:	e3df      	b.n	80064f8 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6a1a      	ldr	r2, [r3, #32]
 8005d3c:	4b81      	ldr	r3, [pc, #516]	@ (8005f44 <HAL_RCC_OscConfig+0x270>)
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f003 0308 	and.w	r3, r3, #8
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d004      	beq.n	8005d52 <HAL_RCC_OscConfig+0x7e>
 8005d48:	4b7e      	ldr	r3, [pc, #504]	@ (8005f44 <HAL_RCC_OscConfig+0x270>)
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005d50:	e005      	b.n	8005d5e <HAL_RCC_OscConfig+0x8a>
 8005d52:	4b7c      	ldr	r3, [pc, #496]	@ (8005f44 <HAL_RCC_OscConfig+0x270>)
 8005d54:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d58:	091b      	lsrs	r3, r3, #4
 8005d5a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d223      	bcs.n	8005daa <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6a1b      	ldr	r3, [r3, #32]
 8005d66:	4618      	mov	r0, r3
 8005d68:	f000 fdcc 	bl	8006904 <RCC_SetFlashLatencyFromMSIRange>
 8005d6c:	4603      	mov	r3, r0
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d001      	beq.n	8005d76 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8005d72:	2301      	movs	r3, #1
 8005d74:	e3c0      	b.n	80064f8 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005d76:	4b73      	ldr	r3, [pc, #460]	@ (8005f44 <HAL_RCC_OscConfig+0x270>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	4a72      	ldr	r2, [pc, #456]	@ (8005f44 <HAL_RCC_OscConfig+0x270>)
 8005d7c:	f043 0308 	orr.w	r3, r3, #8
 8005d80:	6013      	str	r3, [r2, #0]
 8005d82:	4b70      	ldr	r3, [pc, #448]	@ (8005f44 <HAL_RCC_OscConfig+0x270>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6a1b      	ldr	r3, [r3, #32]
 8005d8e:	496d      	ldr	r1, [pc, #436]	@ (8005f44 <HAL_RCC_OscConfig+0x270>)
 8005d90:	4313      	orrs	r3, r2
 8005d92:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005d94:	4b6b      	ldr	r3, [pc, #428]	@ (8005f44 <HAL_RCC_OscConfig+0x270>)
 8005d96:	685b      	ldr	r3, [r3, #4]
 8005d98:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	69db      	ldr	r3, [r3, #28]
 8005da0:	021b      	lsls	r3, r3, #8
 8005da2:	4968      	ldr	r1, [pc, #416]	@ (8005f44 <HAL_RCC_OscConfig+0x270>)
 8005da4:	4313      	orrs	r3, r2
 8005da6:	604b      	str	r3, [r1, #4]
 8005da8:	e025      	b.n	8005df6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005daa:	4b66      	ldr	r3, [pc, #408]	@ (8005f44 <HAL_RCC_OscConfig+0x270>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	4a65      	ldr	r2, [pc, #404]	@ (8005f44 <HAL_RCC_OscConfig+0x270>)
 8005db0:	f043 0308 	orr.w	r3, r3, #8
 8005db4:	6013      	str	r3, [r2, #0]
 8005db6:	4b63      	ldr	r3, [pc, #396]	@ (8005f44 <HAL_RCC_OscConfig+0x270>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6a1b      	ldr	r3, [r3, #32]
 8005dc2:	4960      	ldr	r1, [pc, #384]	@ (8005f44 <HAL_RCC_OscConfig+0x270>)
 8005dc4:	4313      	orrs	r3, r2
 8005dc6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005dc8:	4b5e      	ldr	r3, [pc, #376]	@ (8005f44 <HAL_RCC_OscConfig+0x270>)
 8005dca:	685b      	ldr	r3, [r3, #4]
 8005dcc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	69db      	ldr	r3, [r3, #28]
 8005dd4:	021b      	lsls	r3, r3, #8
 8005dd6:	495b      	ldr	r1, [pc, #364]	@ (8005f44 <HAL_RCC_OscConfig+0x270>)
 8005dd8:	4313      	orrs	r3, r2
 8005dda:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005ddc:	69bb      	ldr	r3, [r7, #24]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d109      	bne.n	8005df6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6a1b      	ldr	r3, [r3, #32]
 8005de6:	4618      	mov	r0, r3
 8005de8:	f000 fd8c 	bl	8006904 <RCC_SetFlashLatencyFromMSIRange>
 8005dec:	4603      	mov	r3, r0
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d001      	beq.n	8005df6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8005df2:	2301      	movs	r3, #1
 8005df4:	e380      	b.n	80064f8 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005df6:	f000 fcc1 	bl	800677c <HAL_RCC_GetSysClockFreq>
 8005dfa:	4602      	mov	r2, r0
 8005dfc:	4b51      	ldr	r3, [pc, #324]	@ (8005f44 <HAL_RCC_OscConfig+0x270>)
 8005dfe:	689b      	ldr	r3, [r3, #8]
 8005e00:	091b      	lsrs	r3, r3, #4
 8005e02:	f003 030f 	and.w	r3, r3, #15
 8005e06:	4950      	ldr	r1, [pc, #320]	@ (8005f48 <HAL_RCC_OscConfig+0x274>)
 8005e08:	5ccb      	ldrb	r3, [r1, r3]
 8005e0a:	f003 031f 	and.w	r3, r3, #31
 8005e0e:	fa22 f303 	lsr.w	r3, r2, r3
 8005e12:	4a4e      	ldr	r2, [pc, #312]	@ (8005f4c <HAL_RCC_OscConfig+0x278>)
 8005e14:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005e16:	4b4e      	ldr	r3, [pc, #312]	@ (8005f50 <HAL_RCC_OscConfig+0x27c>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	f7fd f94c 	bl	80030b8 <HAL_InitTick>
 8005e20:	4603      	mov	r3, r0
 8005e22:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005e24:	7bfb      	ldrb	r3, [r7, #15]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d052      	beq.n	8005ed0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8005e2a:	7bfb      	ldrb	r3, [r7, #15]
 8005e2c:	e364      	b.n	80064f8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	699b      	ldr	r3, [r3, #24]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d032      	beq.n	8005e9c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005e36:	4b43      	ldr	r3, [pc, #268]	@ (8005f44 <HAL_RCC_OscConfig+0x270>)
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	4a42      	ldr	r2, [pc, #264]	@ (8005f44 <HAL_RCC_OscConfig+0x270>)
 8005e3c:	f043 0301 	orr.w	r3, r3, #1
 8005e40:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005e42:	f7fd f989 	bl	8003158 <HAL_GetTick>
 8005e46:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005e48:	e008      	b.n	8005e5c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005e4a:	f7fd f985 	bl	8003158 <HAL_GetTick>
 8005e4e:	4602      	mov	r2, r0
 8005e50:	693b      	ldr	r3, [r7, #16]
 8005e52:	1ad3      	subs	r3, r2, r3
 8005e54:	2b02      	cmp	r3, #2
 8005e56:	d901      	bls.n	8005e5c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005e58:	2303      	movs	r3, #3
 8005e5a:	e34d      	b.n	80064f8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005e5c:	4b39      	ldr	r3, [pc, #228]	@ (8005f44 <HAL_RCC_OscConfig+0x270>)
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f003 0302 	and.w	r3, r3, #2
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d0f0      	beq.n	8005e4a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005e68:	4b36      	ldr	r3, [pc, #216]	@ (8005f44 <HAL_RCC_OscConfig+0x270>)
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4a35      	ldr	r2, [pc, #212]	@ (8005f44 <HAL_RCC_OscConfig+0x270>)
 8005e6e:	f043 0308 	orr.w	r3, r3, #8
 8005e72:	6013      	str	r3, [r2, #0]
 8005e74:	4b33      	ldr	r3, [pc, #204]	@ (8005f44 <HAL_RCC_OscConfig+0x270>)
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6a1b      	ldr	r3, [r3, #32]
 8005e80:	4930      	ldr	r1, [pc, #192]	@ (8005f44 <HAL_RCC_OscConfig+0x270>)
 8005e82:	4313      	orrs	r3, r2
 8005e84:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005e86:	4b2f      	ldr	r3, [pc, #188]	@ (8005f44 <HAL_RCC_OscConfig+0x270>)
 8005e88:	685b      	ldr	r3, [r3, #4]
 8005e8a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	69db      	ldr	r3, [r3, #28]
 8005e92:	021b      	lsls	r3, r3, #8
 8005e94:	492b      	ldr	r1, [pc, #172]	@ (8005f44 <HAL_RCC_OscConfig+0x270>)
 8005e96:	4313      	orrs	r3, r2
 8005e98:	604b      	str	r3, [r1, #4]
 8005e9a:	e01a      	b.n	8005ed2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005e9c:	4b29      	ldr	r3, [pc, #164]	@ (8005f44 <HAL_RCC_OscConfig+0x270>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	4a28      	ldr	r2, [pc, #160]	@ (8005f44 <HAL_RCC_OscConfig+0x270>)
 8005ea2:	f023 0301 	bic.w	r3, r3, #1
 8005ea6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005ea8:	f7fd f956 	bl	8003158 <HAL_GetTick>
 8005eac:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005eae:	e008      	b.n	8005ec2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005eb0:	f7fd f952 	bl	8003158 <HAL_GetTick>
 8005eb4:	4602      	mov	r2, r0
 8005eb6:	693b      	ldr	r3, [r7, #16]
 8005eb8:	1ad3      	subs	r3, r2, r3
 8005eba:	2b02      	cmp	r3, #2
 8005ebc:	d901      	bls.n	8005ec2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8005ebe:	2303      	movs	r3, #3
 8005ec0:	e31a      	b.n	80064f8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005ec2:	4b20      	ldr	r3, [pc, #128]	@ (8005f44 <HAL_RCC_OscConfig+0x270>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f003 0302 	and.w	r3, r3, #2
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d1f0      	bne.n	8005eb0 <HAL_RCC_OscConfig+0x1dc>
 8005ece:	e000      	b.n	8005ed2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005ed0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f003 0301 	and.w	r3, r3, #1
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d073      	beq.n	8005fc6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005ede:	69bb      	ldr	r3, [r7, #24]
 8005ee0:	2b08      	cmp	r3, #8
 8005ee2:	d005      	beq.n	8005ef0 <HAL_RCC_OscConfig+0x21c>
 8005ee4:	69bb      	ldr	r3, [r7, #24]
 8005ee6:	2b0c      	cmp	r3, #12
 8005ee8:	d10e      	bne.n	8005f08 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005eea:	697b      	ldr	r3, [r7, #20]
 8005eec:	2b03      	cmp	r3, #3
 8005eee:	d10b      	bne.n	8005f08 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ef0:	4b14      	ldr	r3, [pc, #80]	@ (8005f44 <HAL_RCC_OscConfig+0x270>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d063      	beq.n	8005fc4 <HAL_RCC_OscConfig+0x2f0>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d15f      	bne.n	8005fc4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005f04:	2301      	movs	r3, #1
 8005f06:	e2f7      	b.n	80064f8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	685b      	ldr	r3, [r3, #4]
 8005f0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f10:	d106      	bne.n	8005f20 <HAL_RCC_OscConfig+0x24c>
 8005f12:	4b0c      	ldr	r3, [pc, #48]	@ (8005f44 <HAL_RCC_OscConfig+0x270>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	4a0b      	ldr	r2, [pc, #44]	@ (8005f44 <HAL_RCC_OscConfig+0x270>)
 8005f18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f1c:	6013      	str	r3, [r2, #0]
 8005f1e:	e025      	b.n	8005f6c <HAL_RCC_OscConfig+0x298>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005f28:	d114      	bne.n	8005f54 <HAL_RCC_OscConfig+0x280>
 8005f2a:	4b06      	ldr	r3, [pc, #24]	@ (8005f44 <HAL_RCC_OscConfig+0x270>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	4a05      	ldr	r2, [pc, #20]	@ (8005f44 <HAL_RCC_OscConfig+0x270>)
 8005f30:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005f34:	6013      	str	r3, [r2, #0]
 8005f36:	4b03      	ldr	r3, [pc, #12]	@ (8005f44 <HAL_RCC_OscConfig+0x270>)
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	4a02      	ldr	r2, [pc, #8]	@ (8005f44 <HAL_RCC_OscConfig+0x270>)
 8005f3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f40:	6013      	str	r3, [r2, #0]
 8005f42:	e013      	b.n	8005f6c <HAL_RCC_OscConfig+0x298>
 8005f44:	40021000 	.word	0x40021000
 8005f48:	0800c6ec 	.word	0x0800c6ec
 8005f4c:	20000034 	.word	0x20000034
 8005f50:	20000048 	.word	0x20000048
 8005f54:	4ba0      	ldr	r3, [pc, #640]	@ (80061d8 <HAL_RCC_OscConfig+0x504>)
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	4a9f      	ldr	r2, [pc, #636]	@ (80061d8 <HAL_RCC_OscConfig+0x504>)
 8005f5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f5e:	6013      	str	r3, [r2, #0]
 8005f60:	4b9d      	ldr	r3, [pc, #628]	@ (80061d8 <HAL_RCC_OscConfig+0x504>)
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	4a9c      	ldr	r2, [pc, #624]	@ (80061d8 <HAL_RCC_OscConfig+0x504>)
 8005f66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005f6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	685b      	ldr	r3, [r3, #4]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d013      	beq.n	8005f9c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f74:	f7fd f8f0 	bl	8003158 <HAL_GetTick>
 8005f78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005f7a:	e008      	b.n	8005f8e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005f7c:	f7fd f8ec 	bl	8003158 <HAL_GetTick>
 8005f80:	4602      	mov	r2, r0
 8005f82:	693b      	ldr	r3, [r7, #16]
 8005f84:	1ad3      	subs	r3, r2, r3
 8005f86:	2b64      	cmp	r3, #100	@ 0x64
 8005f88:	d901      	bls.n	8005f8e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005f8a:	2303      	movs	r3, #3
 8005f8c:	e2b4      	b.n	80064f8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005f8e:	4b92      	ldr	r3, [pc, #584]	@ (80061d8 <HAL_RCC_OscConfig+0x504>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d0f0      	beq.n	8005f7c <HAL_RCC_OscConfig+0x2a8>
 8005f9a:	e014      	b.n	8005fc6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f9c:	f7fd f8dc 	bl	8003158 <HAL_GetTick>
 8005fa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005fa2:	e008      	b.n	8005fb6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005fa4:	f7fd f8d8 	bl	8003158 <HAL_GetTick>
 8005fa8:	4602      	mov	r2, r0
 8005faa:	693b      	ldr	r3, [r7, #16]
 8005fac:	1ad3      	subs	r3, r2, r3
 8005fae:	2b64      	cmp	r3, #100	@ 0x64
 8005fb0:	d901      	bls.n	8005fb6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005fb2:	2303      	movs	r3, #3
 8005fb4:	e2a0      	b.n	80064f8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005fb6:	4b88      	ldr	r3, [pc, #544]	@ (80061d8 <HAL_RCC_OscConfig+0x504>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d1f0      	bne.n	8005fa4 <HAL_RCC_OscConfig+0x2d0>
 8005fc2:	e000      	b.n	8005fc6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005fc4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f003 0302 	and.w	r3, r3, #2
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d060      	beq.n	8006094 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005fd2:	69bb      	ldr	r3, [r7, #24]
 8005fd4:	2b04      	cmp	r3, #4
 8005fd6:	d005      	beq.n	8005fe4 <HAL_RCC_OscConfig+0x310>
 8005fd8:	69bb      	ldr	r3, [r7, #24]
 8005fda:	2b0c      	cmp	r3, #12
 8005fdc:	d119      	bne.n	8006012 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005fde:	697b      	ldr	r3, [r7, #20]
 8005fe0:	2b02      	cmp	r3, #2
 8005fe2:	d116      	bne.n	8006012 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005fe4:	4b7c      	ldr	r3, [pc, #496]	@ (80061d8 <HAL_RCC_OscConfig+0x504>)
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d005      	beq.n	8005ffc <HAL_RCC_OscConfig+0x328>
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	68db      	ldr	r3, [r3, #12]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d101      	bne.n	8005ffc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	e27d      	b.n	80064f8 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ffc:	4b76      	ldr	r3, [pc, #472]	@ (80061d8 <HAL_RCC_OscConfig+0x504>)
 8005ffe:	685b      	ldr	r3, [r3, #4]
 8006000:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	691b      	ldr	r3, [r3, #16]
 8006008:	061b      	lsls	r3, r3, #24
 800600a:	4973      	ldr	r1, [pc, #460]	@ (80061d8 <HAL_RCC_OscConfig+0x504>)
 800600c:	4313      	orrs	r3, r2
 800600e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006010:	e040      	b.n	8006094 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	68db      	ldr	r3, [r3, #12]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d023      	beq.n	8006062 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800601a:	4b6f      	ldr	r3, [pc, #444]	@ (80061d8 <HAL_RCC_OscConfig+0x504>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	4a6e      	ldr	r2, [pc, #440]	@ (80061d8 <HAL_RCC_OscConfig+0x504>)
 8006020:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006024:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006026:	f7fd f897 	bl	8003158 <HAL_GetTick>
 800602a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800602c:	e008      	b.n	8006040 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800602e:	f7fd f893 	bl	8003158 <HAL_GetTick>
 8006032:	4602      	mov	r2, r0
 8006034:	693b      	ldr	r3, [r7, #16]
 8006036:	1ad3      	subs	r3, r2, r3
 8006038:	2b02      	cmp	r3, #2
 800603a:	d901      	bls.n	8006040 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800603c:	2303      	movs	r3, #3
 800603e:	e25b      	b.n	80064f8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006040:	4b65      	ldr	r3, [pc, #404]	@ (80061d8 <HAL_RCC_OscConfig+0x504>)
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006048:	2b00      	cmp	r3, #0
 800604a:	d0f0      	beq.n	800602e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800604c:	4b62      	ldr	r3, [pc, #392]	@ (80061d8 <HAL_RCC_OscConfig+0x504>)
 800604e:	685b      	ldr	r3, [r3, #4]
 8006050:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	691b      	ldr	r3, [r3, #16]
 8006058:	061b      	lsls	r3, r3, #24
 800605a:	495f      	ldr	r1, [pc, #380]	@ (80061d8 <HAL_RCC_OscConfig+0x504>)
 800605c:	4313      	orrs	r3, r2
 800605e:	604b      	str	r3, [r1, #4]
 8006060:	e018      	b.n	8006094 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006062:	4b5d      	ldr	r3, [pc, #372]	@ (80061d8 <HAL_RCC_OscConfig+0x504>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	4a5c      	ldr	r2, [pc, #368]	@ (80061d8 <HAL_RCC_OscConfig+0x504>)
 8006068:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800606c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800606e:	f7fd f873 	bl	8003158 <HAL_GetTick>
 8006072:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006074:	e008      	b.n	8006088 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006076:	f7fd f86f 	bl	8003158 <HAL_GetTick>
 800607a:	4602      	mov	r2, r0
 800607c:	693b      	ldr	r3, [r7, #16]
 800607e:	1ad3      	subs	r3, r2, r3
 8006080:	2b02      	cmp	r3, #2
 8006082:	d901      	bls.n	8006088 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8006084:	2303      	movs	r3, #3
 8006086:	e237      	b.n	80064f8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006088:	4b53      	ldr	r3, [pc, #332]	@ (80061d8 <HAL_RCC_OscConfig+0x504>)
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006090:	2b00      	cmp	r3, #0
 8006092:	d1f0      	bne.n	8006076 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f003 0308 	and.w	r3, r3, #8
 800609c:	2b00      	cmp	r3, #0
 800609e:	d03c      	beq.n	800611a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	695b      	ldr	r3, [r3, #20]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d01c      	beq.n	80060e2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80060a8:	4b4b      	ldr	r3, [pc, #300]	@ (80061d8 <HAL_RCC_OscConfig+0x504>)
 80060aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80060ae:	4a4a      	ldr	r2, [pc, #296]	@ (80061d8 <HAL_RCC_OscConfig+0x504>)
 80060b0:	f043 0301 	orr.w	r3, r3, #1
 80060b4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060b8:	f7fd f84e 	bl	8003158 <HAL_GetTick>
 80060bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80060be:	e008      	b.n	80060d2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80060c0:	f7fd f84a 	bl	8003158 <HAL_GetTick>
 80060c4:	4602      	mov	r2, r0
 80060c6:	693b      	ldr	r3, [r7, #16]
 80060c8:	1ad3      	subs	r3, r2, r3
 80060ca:	2b02      	cmp	r3, #2
 80060cc:	d901      	bls.n	80060d2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80060ce:	2303      	movs	r3, #3
 80060d0:	e212      	b.n	80064f8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80060d2:	4b41      	ldr	r3, [pc, #260]	@ (80061d8 <HAL_RCC_OscConfig+0x504>)
 80060d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80060d8:	f003 0302 	and.w	r3, r3, #2
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d0ef      	beq.n	80060c0 <HAL_RCC_OscConfig+0x3ec>
 80060e0:	e01b      	b.n	800611a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80060e2:	4b3d      	ldr	r3, [pc, #244]	@ (80061d8 <HAL_RCC_OscConfig+0x504>)
 80060e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80060e8:	4a3b      	ldr	r2, [pc, #236]	@ (80061d8 <HAL_RCC_OscConfig+0x504>)
 80060ea:	f023 0301 	bic.w	r3, r3, #1
 80060ee:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060f2:	f7fd f831 	bl	8003158 <HAL_GetTick>
 80060f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80060f8:	e008      	b.n	800610c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80060fa:	f7fd f82d 	bl	8003158 <HAL_GetTick>
 80060fe:	4602      	mov	r2, r0
 8006100:	693b      	ldr	r3, [r7, #16]
 8006102:	1ad3      	subs	r3, r2, r3
 8006104:	2b02      	cmp	r3, #2
 8006106:	d901      	bls.n	800610c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006108:	2303      	movs	r3, #3
 800610a:	e1f5      	b.n	80064f8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800610c:	4b32      	ldr	r3, [pc, #200]	@ (80061d8 <HAL_RCC_OscConfig+0x504>)
 800610e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006112:	f003 0302 	and.w	r3, r3, #2
 8006116:	2b00      	cmp	r3, #0
 8006118:	d1ef      	bne.n	80060fa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f003 0304 	and.w	r3, r3, #4
 8006122:	2b00      	cmp	r3, #0
 8006124:	f000 80a6 	beq.w	8006274 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006128:	2300      	movs	r3, #0
 800612a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800612c:	4b2a      	ldr	r3, [pc, #168]	@ (80061d8 <HAL_RCC_OscConfig+0x504>)
 800612e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006130:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006134:	2b00      	cmp	r3, #0
 8006136:	d10d      	bne.n	8006154 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006138:	4b27      	ldr	r3, [pc, #156]	@ (80061d8 <HAL_RCC_OscConfig+0x504>)
 800613a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800613c:	4a26      	ldr	r2, [pc, #152]	@ (80061d8 <HAL_RCC_OscConfig+0x504>)
 800613e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006142:	6593      	str	r3, [r2, #88]	@ 0x58
 8006144:	4b24      	ldr	r3, [pc, #144]	@ (80061d8 <HAL_RCC_OscConfig+0x504>)
 8006146:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006148:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800614c:	60bb      	str	r3, [r7, #8]
 800614e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006150:	2301      	movs	r3, #1
 8006152:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006154:	4b21      	ldr	r3, [pc, #132]	@ (80061dc <HAL_RCC_OscConfig+0x508>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800615c:	2b00      	cmp	r3, #0
 800615e:	d118      	bne.n	8006192 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006160:	4b1e      	ldr	r3, [pc, #120]	@ (80061dc <HAL_RCC_OscConfig+0x508>)
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	4a1d      	ldr	r2, [pc, #116]	@ (80061dc <HAL_RCC_OscConfig+0x508>)
 8006166:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800616a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800616c:	f7fc fff4 	bl	8003158 <HAL_GetTick>
 8006170:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006172:	e008      	b.n	8006186 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006174:	f7fc fff0 	bl	8003158 <HAL_GetTick>
 8006178:	4602      	mov	r2, r0
 800617a:	693b      	ldr	r3, [r7, #16]
 800617c:	1ad3      	subs	r3, r2, r3
 800617e:	2b02      	cmp	r3, #2
 8006180:	d901      	bls.n	8006186 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8006182:	2303      	movs	r3, #3
 8006184:	e1b8      	b.n	80064f8 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006186:	4b15      	ldr	r3, [pc, #84]	@ (80061dc <HAL_RCC_OscConfig+0x508>)
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800618e:	2b00      	cmp	r3, #0
 8006190:	d0f0      	beq.n	8006174 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	689b      	ldr	r3, [r3, #8]
 8006196:	2b01      	cmp	r3, #1
 8006198:	d108      	bne.n	80061ac <HAL_RCC_OscConfig+0x4d8>
 800619a:	4b0f      	ldr	r3, [pc, #60]	@ (80061d8 <HAL_RCC_OscConfig+0x504>)
 800619c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061a0:	4a0d      	ldr	r2, [pc, #52]	@ (80061d8 <HAL_RCC_OscConfig+0x504>)
 80061a2:	f043 0301 	orr.w	r3, r3, #1
 80061a6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80061aa:	e029      	b.n	8006200 <HAL_RCC_OscConfig+0x52c>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	689b      	ldr	r3, [r3, #8]
 80061b0:	2b05      	cmp	r3, #5
 80061b2:	d115      	bne.n	80061e0 <HAL_RCC_OscConfig+0x50c>
 80061b4:	4b08      	ldr	r3, [pc, #32]	@ (80061d8 <HAL_RCC_OscConfig+0x504>)
 80061b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061ba:	4a07      	ldr	r2, [pc, #28]	@ (80061d8 <HAL_RCC_OscConfig+0x504>)
 80061bc:	f043 0304 	orr.w	r3, r3, #4
 80061c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80061c4:	4b04      	ldr	r3, [pc, #16]	@ (80061d8 <HAL_RCC_OscConfig+0x504>)
 80061c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061ca:	4a03      	ldr	r2, [pc, #12]	@ (80061d8 <HAL_RCC_OscConfig+0x504>)
 80061cc:	f043 0301 	orr.w	r3, r3, #1
 80061d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80061d4:	e014      	b.n	8006200 <HAL_RCC_OscConfig+0x52c>
 80061d6:	bf00      	nop
 80061d8:	40021000 	.word	0x40021000
 80061dc:	40007000 	.word	0x40007000
 80061e0:	4b9d      	ldr	r3, [pc, #628]	@ (8006458 <HAL_RCC_OscConfig+0x784>)
 80061e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061e6:	4a9c      	ldr	r2, [pc, #624]	@ (8006458 <HAL_RCC_OscConfig+0x784>)
 80061e8:	f023 0301 	bic.w	r3, r3, #1
 80061ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80061f0:	4b99      	ldr	r3, [pc, #612]	@ (8006458 <HAL_RCC_OscConfig+0x784>)
 80061f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061f6:	4a98      	ldr	r2, [pc, #608]	@ (8006458 <HAL_RCC_OscConfig+0x784>)
 80061f8:	f023 0304 	bic.w	r3, r3, #4
 80061fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	689b      	ldr	r3, [r3, #8]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d016      	beq.n	8006236 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006208:	f7fc ffa6 	bl	8003158 <HAL_GetTick>
 800620c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800620e:	e00a      	b.n	8006226 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006210:	f7fc ffa2 	bl	8003158 <HAL_GetTick>
 8006214:	4602      	mov	r2, r0
 8006216:	693b      	ldr	r3, [r7, #16]
 8006218:	1ad3      	subs	r3, r2, r3
 800621a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800621e:	4293      	cmp	r3, r2
 8006220:	d901      	bls.n	8006226 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8006222:	2303      	movs	r3, #3
 8006224:	e168      	b.n	80064f8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006226:	4b8c      	ldr	r3, [pc, #560]	@ (8006458 <HAL_RCC_OscConfig+0x784>)
 8006228:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800622c:	f003 0302 	and.w	r3, r3, #2
 8006230:	2b00      	cmp	r3, #0
 8006232:	d0ed      	beq.n	8006210 <HAL_RCC_OscConfig+0x53c>
 8006234:	e015      	b.n	8006262 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006236:	f7fc ff8f 	bl	8003158 <HAL_GetTick>
 800623a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800623c:	e00a      	b.n	8006254 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800623e:	f7fc ff8b 	bl	8003158 <HAL_GetTick>
 8006242:	4602      	mov	r2, r0
 8006244:	693b      	ldr	r3, [r7, #16]
 8006246:	1ad3      	subs	r3, r2, r3
 8006248:	f241 3288 	movw	r2, #5000	@ 0x1388
 800624c:	4293      	cmp	r3, r2
 800624e:	d901      	bls.n	8006254 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006250:	2303      	movs	r3, #3
 8006252:	e151      	b.n	80064f8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006254:	4b80      	ldr	r3, [pc, #512]	@ (8006458 <HAL_RCC_OscConfig+0x784>)
 8006256:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800625a:	f003 0302 	and.w	r3, r3, #2
 800625e:	2b00      	cmp	r3, #0
 8006260:	d1ed      	bne.n	800623e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006262:	7ffb      	ldrb	r3, [r7, #31]
 8006264:	2b01      	cmp	r3, #1
 8006266:	d105      	bne.n	8006274 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006268:	4b7b      	ldr	r3, [pc, #492]	@ (8006458 <HAL_RCC_OscConfig+0x784>)
 800626a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800626c:	4a7a      	ldr	r2, [pc, #488]	@ (8006458 <HAL_RCC_OscConfig+0x784>)
 800626e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006272:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f003 0320 	and.w	r3, r3, #32
 800627c:	2b00      	cmp	r3, #0
 800627e:	d03c      	beq.n	80062fa <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006284:	2b00      	cmp	r3, #0
 8006286:	d01c      	beq.n	80062c2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006288:	4b73      	ldr	r3, [pc, #460]	@ (8006458 <HAL_RCC_OscConfig+0x784>)
 800628a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800628e:	4a72      	ldr	r2, [pc, #456]	@ (8006458 <HAL_RCC_OscConfig+0x784>)
 8006290:	f043 0301 	orr.w	r3, r3, #1
 8006294:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006298:	f7fc ff5e 	bl	8003158 <HAL_GetTick>
 800629c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800629e:	e008      	b.n	80062b2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80062a0:	f7fc ff5a 	bl	8003158 <HAL_GetTick>
 80062a4:	4602      	mov	r2, r0
 80062a6:	693b      	ldr	r3, [r7, #16]
 80062a8:	1ad3      	subs	r3, r2, r3
 80062aa:	2b02      	cmp	r3, #2
 80062ac:	d901      	bls.n	80062b2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80062ae:	2303      	movs	r3, #3
 80062b0:	e122      	b.n	80064f8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80062b2:	4b69      	ldr	r3, [pc, #420]	@ (8006458 <HAL_RCC_OscConfig+0x784>)
 80062b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80062b8:	f003 0302 	and.w	r3, r3, #2
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d0ef      	beq.n	80062a0 <HAL_RCC_OscConfig+0x5cc>
 80062c0:	e01b      	b.n	80062fa <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80062c2:	4b65      	ldr	r3, [pc, #404]	@ (8006458 <HAL_RCC_OscConfig+0x784>)
 80062c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80062c8:	4a63      	ldr	r2, [pc, #396]	@ (8006458 <HAL_RCC_OscConfig+0x784>)
 80062ca:	f023 0301 	bic.w	r3, r3, #1
 80062ce:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062d2:	f7fc ff41 	bl	8003158 <HAL_GetTick>
 80062d6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80062d8:	e008      	b.n	80062ec <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80062da:	f7fc ff3d 	bl	8003158 <HAL_GetTick>
 80062de:	4602      	mov	r2, r0
 80062e0:	693b      	ldr	r3, [r7, #16]
 80062e2:	1ad3      	subs	r3, r2, r3
 80062e4:	2b02      	cmp	r3, #2
 80062e6:	d901      	bls.n	80062ec <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80062e8:	2303      	movs	r3, #3
 80062ea:	e105      	b.n	80064f8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80062ec:	4b5a      	ldr	r3, [pc, #360]	@ (8006458 <HAL_RCC_OscConfig+0x784>)
 80062ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80062f2:	f003 0302 	and.w	r3, r3, #2
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d1ef      	bne.n	80062da <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062fe:	2b00      	cmp	r3, #0
 8006300:	f000 80f9 	beq.w	80064f6 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006308:	2b02      	cmp	r3, #2
 800630a:	f040 80cf 	bne.w	80064ac <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800630e:	4b52      	ldr	r3, [pc, #328]	@ (8006458 <HAL_RCC_OscConfig+0x784>)
 8006310:	68db      	ldr	r3, [r3, #12]
 8006312:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006314:	697b      	ldr	r3, [r7, #20]
 8006316:	f003 0203 	and.w	r2, r3, #3
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800631e:	429a      	cmp	r2, r3
 8006320:	d12c      	bne.n	800637c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006322:	697b      	ldr	r3, [r7, #20]
 8006324:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800632c:	3b01      	subs	r3, #1
 800632e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006330:	429a      	cmp	r2, r3
 8006332:	d123      	bne.n	800637c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006334:	697b      	ldr	r3, [r7, #20]
 8006336:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800633e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006340:	429a      	cmp	r2, r3
 8006342:	d11b      	bne.n	800637c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006344:	697b      	ldr	r3, [r7, #20]
 8006346:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800634e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006350:	429a      	cmp	r2, r3
 8006352:	d113      	bne.n	800637c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006354:	697b      	ldr	r3, [r7, #20]
 8006356:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800635e:	085b      	lsrs	r3, r3, #1
 8006360:	3b01      	subs	r3, #1
 8006362:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006364:	429a      	cmp	r2, r3
 8006366:	d109      	bne.n	800637c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006368:	697b      	ldr	r3, [r7, #20]
 800636a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006372:	085b      	lsrs	r3, r3, #1
 8006374:	3b01      	subs	r3, #1
 8006376:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006378:	429a      	cmp	r2, r3
 800637a:	d071      	beq.n	8006460 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800637c:	69bb      	ldr	r3, [r7, #24]
 800637e:	2b0c      	cmp	r3, #12
 8006380:	d068      	beq.n	8006454 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006382:	4b35      	ldr	r3, [pc, #212]	@ (8006458 <HAL_RCC_OscConfig+0x784>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800638a:	2b00      	cmp	r3, #0
 800638c:	d105      	bne.n	800639a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800638e:	4b32      	ldr	r3, [pc, #200]	@ (8006458 <HAL_RCC_OscConfig+0x784>)
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006396:	2b00      	cmp	r3, #0
 8006398:	d001      	beq.n	800639e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800639a:	2301      	movs	r3, #1
 800639c:	e0ac      	b.n	80064f8 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800639e:	4b2e      	ldr	r3, [pc, #184]	@ (8006458 <HAL_RCC_OscConfig+0x784>)
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	4a2d      	ldr	r2, [pc, #180]	@ (8006458 <HAL_RCC_OscConfig+0x784>)
 80063a4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80063a8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80063aa:	f7fc fed5 	bl	8003158 <HAL_GetTick>
 80063ae:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80063b0:	e008      	b.n	80063c4 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063b2:	f7fc fed1 	bl	8003158 <HAL_GetTick>
 80063b6:	4602      	mov	r2, r0
 80063b8:	693b      	ldr	r3, [r7, #16]
 80063ba:	1ad3      	subs	r3, r2, r3
 80063bc:	2b02      	cmp	r3, #2
 80063be:	d901      	bls.n	80063c4 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80063c0:	2303      	movs	r3, #3
 80063c2:	e099      	b.n	80064f8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80063c4:	4b24      	ldr	r3, [pc, #144]	@ (8006458 <HAL_RCC_OscConfig+0x784>)
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d1f0      	bne.n	80063b2 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80063d0:	4b21      	ldr	r3, [pc, #132]	@ (8006458 <HAL_RCC_OscConfig+0x784>)
 80063d2:	68da      	ldr	r2, [r3, #12]
 80063d4:	4b21      	ldr	r3, [pc, #132]	@ (800645c <HAL_RCC_OscConfig+0x788>)
 80063d6:	4013      	ands	r3, r2
 80063d8:	687a      	ldr	r2, [r7, #4]
 80063da:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80063dc:	687a      	ldr	r2, [r7, #4]
 80063de:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80063e0:	3a01      	subs	r2, #1
 80063e2:	0112      	lsls	r2, r2, #4
 80063e4:	4311      	orrs	r1, r2
 80063e6:	687a      	ldr	r2, [r7, #4]
 80063e8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80063ea:	0212      	lsls	r2, r2, #8
 80063ec:	4311      	orrs	r1, r2
 80063ee:	687a      	ldr	r2, [r7, #4]
 80063f0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80063f2:	0852      	lsrs	r2, r2, #1
 80063f4:	3a01      	subs	r2, #1
 80063f6:	0552      	lsls	r2, r2, #21
 80063f8:	4311      	orrs	r1, r2
 80063fa:	687a      	ldr	r2, [r7, #4]
 80063fc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80063fe:	0852      	lsrs	r2, r2, #1
 8006400:	3a01      	subs	r2, #1
 8006402:	0652      	lsls	r2, r2, #25
 8006404:	4311      	orrs	r1, r2
 8006406:	687a      	ldr	r2, [r7, #4]
 8006408:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800640a:	06d2      	lsls	r2, r2, #27
 800640c:	430a      	orrs	r2, r1
 800640e:	4912      	ldr	r1, [pc, #72]	@ (8006458 <HAL_RCC_OscConfig+0x784>)
 8006410:	4313      	orrs	r3, r2
 8006412:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006414:	4b10      	ldr	r3, [pc, #64]	@ (8006458 <HAL_RCC_OscConfig+0x784>)
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	4a0f      	ldr	r2, [pc, #60]	@ (8006458 <HAL_RCC_OscConfig+0x784>)
 800641a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800641e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006420:	4b0d      	ldr	r3, [pc, #52]	@ (8006458 <HAL_RCC_OscConfig+0x784>)
 8006422:	68db      	ldr	r3, [r3, #12]
 8006424:	4a0c      	ldr	r2, [pc, #48]	@ (8006458 <HAL_RCC_OscConfig+0x784>)
 8006426:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800642a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800642c:	f7fc fe94 	bl	8003158 <HAL_GetTick>
 8006430:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006432:	e008      	b.n	8006446 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006434:	f7fc fe90 	bl	8003158 <HAL_GetTick>
 8006438:	4602      	mov	r2, r0
 800643a:	693b      	ldr	r3, [r7, #16]
 800643c:	1ad3      	subs	r3, r2, r3
 800643e:	2b02      	cmp	r3, #2
 8006440:	d901      	bls.n	8006446 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8006442:	2303      	movs	r3, #3
 8006444:	e058      	b.n	80064f8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006446:	4b04      	ldr	r3, [pc, #16]	@ (8006458 <HAL_RCC_OscConfig+0x784>)
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800644e:	2b00      	cmp	r3, #0
 8006450:	d0f0      	beq.n	8006434 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006452:	e050      	b.n	80064f6 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006454:	2301      	movs	r3, #1
 8006456:	e04f      	b.n	80064f8 <HAL_RCC_OscConfig+0x824>
 8006458:	40021000 	.word	0x40021000
 800645c:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006460:	4b27      	ldr	r3, [pc, #156]	@ (8006500 <HAL_RCC_OscConfig+0x82c>)
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006468:	2b00      	cmp	r3, #0
 800646a:	d144      	bne.n	80064f6 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800646c:	4b24      	ldr	r3, [pc, #144]	@ (8006500 <HAL_RCC_OscConfig+0x82c>)
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4a23      	ldr	r2, [pc, #140]	@ (8006500 <HAL_RCC_OscConfig+0x82c>)
 8006472:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006476:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006478:	4b21      	ldr	r3, [pc, #132]	@ (8006500 <HAL_RCC_OscConfig+0x82c>)
 800647a:	68db      	ldr	r3, [r3, #12]
 800647c:	4a20      	ldr	r2, [pc, #128]	@ (8006500 <HAL_RCC_OscConfig+0x82c>)
 800647e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006482:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006484:	f7fc fe68 	bl	8003158 <HAL_GetTick>
 8006488:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800648a:	e008      	b.n	800649e <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800648c:	f7fc fe64 	bl	8003158 <HAL_GetTick>
 8006490:	4602      	mov	r2, r0
 8006492:	693b      	ldr	r3, [r7, #16]
 8006494:	1ad3      	subs	r3, r2, r3
 8006496:	2b02      	cmp	r3, #2
 8006498:	d901      	bls.n	800649e <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800649a:	2303      	movs	r3, #3
 800649c:	e02c      	b.n	80064f8 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800649e:	4b18      	ldr	r3, [pc, #96]	@ (8006500 <HAL_RCC_OscConfig+0x82c>)
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d0f0      	beq.n	800648c <HAL_RCC_OscConfig+0x7b8>
 80064aa:	e024      	b.n	80064f6 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80064ac:	69bb      	ldr	r3, [r7, #24]
 80064ae:	2b0c      	cmp	r3, #12
 80064b0:	d01f      	beq.n	80064f2 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80064b2:	4b13      	ldr	r3, [pc, #76]	@ (8006500 <HAL_RCC_OscConfig+0x82c>)
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	4a12      	ldr	r2, [pc, #72]	@ (8006500 <HAL_RCC_OscConfig+0x82c>)
 80064b8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80064bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064be:	f7fc fe4b 	bl	8003158 <HAL_GetTick>
 80064c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80064c4:	e008      	b.n	80064d8 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80064c6:	f7fc fe47 	bl	8003158 <HAL_GetTick>
 80064ca:	4602      	mov	r2, r0
 80064cc:	693b      	ldr	r3, [r7, #16]
 80064ce:	1ad3      	subs	r3, r2, r3
 80064d0:	2b02      	cmp	r3, #2
 80064d2:	d901      	bls.n	80064d8 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80064d4:	2303      	movs	r3, #3
 80064d6:	e00f      	b.n	80064f8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80064d8:	4b09      	ldr	r3, [pc, #36]	@ (8006500 <HAL_RCC_OscConfig+0x82c>)
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d1f0      	bne.n	80064c6 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80064e4:	4b06      	ldr	r3, [pc, #24]	@ (8006500 <HAL_RCC_OscConfig+0x82c>)
 80064e6:	68da      	ldr	r2, [r3, #12]
 80064e8:	4905      	ldr	r1, [pc, #20]	@ (8006500 <HAL_RCC_OscConfig+0x82c>)
 80064ea:	4b06      	ldr	r3, [pc, #24]	@ (8006504 <HAL_RCC_OscConfig+0x830>)
 80064ec:	4013      	ands	r3, r2
 80064ee:	60cb      	str	r3, [r1, #12]
 80064f0:	e001      	b.n	80064f6 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80064f2:	2301      	movs	r3, #1
 80064f4:	e000      	b.n	80064f8 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80064f6:	2300      	movs	r3, #0
}
 80064f8:	4618      	mov	r0, r3
 80064fa:	3720      	adds	r7, #32
 80064fc:	46bd      	mov	sp, r7
 80064fe:	bd80      	pop	{r7, pc}
 8006500:	40021000 	.word	0x40021000
 8006504:	feeefffc 	.word	0xfeeefffc

08006508 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b086      	sub	sp, #24
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
 8006510:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006512:	2300      	movs	r3, #0
 8006514:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d101      	bne.n	8006520 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800651c:	2301      	movs	r3, #1
 800651e:	e11d      	b.n	800675c <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006520:	4b90      	ldr	r3, [pc, #576]	@ (8006764 <HAL_RCC_ClockConfig+0x25c>)
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f003 030f 	and.w	r3, r3, #15
 8006528:	683a      	ldr	r2, [r7, #0]
 800652a:	429a      	cmp	r2, r3
 800652c:	d910      	bls.n	8006550 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800652e:	4b8d      	ldr	r3, [pc, #564]	@ (8006764 <HAL_RCC_ClockConfig+0x25c>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f023 020f 	bic.w	r2, r3, #15
 8006536:	498b      	ldr	r1, [pc, #556]	@ (8006764 <HAL_RCC_ClockConfig+0x25c>)
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	4313      	orrs	r3, r2
 800653c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800653e:	4b89      	ldr	r3, [pc, #548]	@ (8006764 <HAL_RCC_ClockConfig+0x25c>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f003 030f 	and.w	r3, r3, #15
 8006546:	683a      	ldr	r2, [r7, #0]
 8006548:	429a      	cmp	r2, r3
 800654a:	d001      	beq.n	8006550 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800654c:	2301      	movs	r3, #1
 800654e:	e105      	b.n	800675c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f003 0302 	and.w	r3, r3, #2
 8006558:	2b00      	cmp	r3, #0
 800655a:	d010      	beq.n	800657e <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	689a      	ldr	r2, [r3, #8]
 8006560:	4b81      	ldr	r3, [pc, #516]	@ (8006768 <HAL_RCC_ClockConfig+0x260>)
 8006562:	689b      	ldr	r3, [r3, #8]
 8006564:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006568:	429a      	cmp	r2, r3
 800656a:	d908      	bls.n	800657e <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800656c:	4b7e      	ldr	r3, [pc, #504]	@ (8006768 <HAL_RCC_ClockConfig+0x260>)
 800656e:	689b      	ldr	r3, [r3, #8]
 8006570:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	689b      	ldr	r3, [r3, #8]
 8006578:	497b      	ldr	r1, [pc, #492]	@ (8006768 <HAL_RCC_ClockConfig+0x260>)
 800657a:	4313      	orrs	r3, r2
 800657c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f003 0301 	and.w	r3, r3, #1
 8006586:	2b00      	cmp	r3, #0
 8006588:	d079      	beq.n	800667e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	685b      	ldr	r3, [r3, #4]
 800658e:	2b03      	cmp	r3, #3
 8006590:	d11e      	bne.n	80065d0 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006592:	4b75      	ldr	r3, [pc, #468]	@ (8006768 <HAL_RCC_ClockConfig+0x260>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800659a:	2b00      	cmp	r3, #0
 800659c:	d101      	bne.n	80065a2 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800659e:	2301      	movs	r3, #1
 80065a0:	e0dc      	b.n	800675c <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80065a2:	f000 fa09 	bl	80069b8 <RCC_GetSysClockFreqFromPLLSource>
 80065a6:	4603      	mov	r3, r0
 80065a8:	4a70      	ldr	r2, [pc, #448]	@ (800676c <HAL_RCC_ClockConfig+0x264>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d946      	bls.n	800663c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80065ae:	4b6e      	ldr	r3, [pc, #440]	@ (8006768 <HAL_RCC_ClockConfig+0x260>)
 80065b0:	689b      	ldr	r3, [r3, #8]
 80065b2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d140      	bne.n	800663c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80065ba:	4b6b      	ldr	r3, [pc, #428]	@ (8006768 <HAL_RCC_ClockConfig+0x260>)
 80065bc:	689b      	ldr	r3, [r3, #8]
 80065be:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80065c2:	4a69      	ldr	r2, [pc, #420]	@ (8006768 <HAL_RCC_ClockConfig+0x260>)
 80065c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065c8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80065ca:	2380      	movs	r3, #128	@ 0x80
 80065cc:	617b      	str	r3, [r7, #20]
 80065ce:	e035      	b.n	800663c <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	685b      	ldr	r3, [r3, #4]
 80065d4:	2b02      	cmp	r3, #2
 80065d6:	d107      	bne.n	80065e8 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80065d8:	4b63      	ldr	r3, [pc, #396]	@ (8006768 <HAL_RCC_ClockConfig+0x260>)
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d115      	bne.n	8006610 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80065e4:	2301      	movs	r3, #1
 80065e6:	e0b9      	b.n	800675c <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	685b      	ldr	r3, [r3, #4]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d107      	bne.n	8006600 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80065f0:	4b5d      	ldr	r3, [pc, #372]	@ (8006768 <HAL_RCC_ClockConfig+0x260>)
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f003 0302 	and.w	r3, r3, #2
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d109      	bne.n	8006610 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80065fc:	2301      	movs	r3, #1
 80065fe:	e0ad      	b.n	800675c <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006600:	4b59      	ldr	r3, [pc, #356]	@ (8006768 <HAL_RCC_ClockConfig+0x260>)
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006608:	2b00      	cmp	r3, #0
 800660a:	d101      	bne.n	8006610 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800660c:	2301      	movs	r3, #1
 800660e:	e0a5      	b.n	800675c <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8006610:	f000 f8b4 	bl	800677c <HAL_RCC_GetSysClockFreq>
 8006614:	4603      	mov	r3, r0
 8006616:	4a55      	ldr	r2, [pc, #340]	@ (800676c <HAL_RCC_ClockConfig+0x264>)
 8006618:	4293      	cmp	r3, r2
 800661a:	d90f      	bls.n	800663c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800661c:	4b52      	ldr	r3, [pc, #328]	@ (8006768 <HAL_RCC_ClockConfig+0x260>)
 800661e:	689b      	ldr	r3, [r3, #8]
 8006620:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006624:	2b00      	cmp	r3, #0
 8006626:	d109      	bne.n	800663c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006628:	4b4f      	ldr	r3, [pc, #316]	@ (8006768 <HAL_RCC_ClockConfig+0x260>)
 800662a:	689b      	ldr	r3, [r3, #8]
 800662c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006630:	4a4d      	ldr	r2, [pc, #308]	@ (8006768 <HAL_RCC_ClockConfig+0x260>)
 8006632:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006636:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006638:	2380      	movs	r3, #128	@ 0x80
 800663a:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800663c:	4b4a      	ldr	r3, [pc, #296]	@ (8006768 <HAL_RCC_ClockConfig+0x260>)
 800663e:	689b      	ldr	r3, [r3, #8]
 8006640:	f023 0203 	bic.w	r2, r3, #3
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	685b      	ldr	r3, [r3, #4]
 8006648:	4947      	ldr	r1, [pc, #284]	@ (8006768 <HAL_RCC_ClockConfig+0x260>)
 800664a:	4313      	orrs	r3, r2
 800664c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800664e:	f7fc fd83 	bl	8003158 <HAL_GetTick>
 8006652:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006654:	e00a      	b.n	800666c <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006656:	f7fc fd7f 	bl	8003158 <HAL_GetTick>
 800665a:	4602      	mov	r2, r0
 800665c:	693b      	ldr	r3, [r7, #16]
 800665e:	1ad3      	subs	r3, r2, r3
 8006660:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006664:	4293      	cmp	r3, r2
 8006666:	d901      	bls.n	800666c <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8006668:	2303      	movs	r3, #3
 800666a:	e077      	b.n	800675c <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800666c:	4b3e      	ldr	r3, [pc, #248]	@ (8006768 <HAL_RCC_ClockConfig+0x260>)
 800666e:	689b      	ldr	r3, [r3, #8]
 8006670:	f003 020c 	and.w	r2, r3, #12
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	685b      	ldr	r3, [r3, #4]
 8006678:	009b      	lsls	r3, r3, #2
 800667a:	429a      	cmp	r2, r3
 800667c:	d1eb      	bne.n	8006656 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800667e:	697b      	ldr	r3, [r7, #20]
 8006680:	2b80      	cmp	r3, #128	@ 0x80
 8006682:	d105      	bne.n	8006690 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8006684:	4b38      	ldr	r3, [pc, #224]	@ (8006768 <HAL_RCC_ClockConfig+0x260>)
 8006686:	689b      	ldr	r3, [r3, #8]
 8006688:	4a37      	ldr	r2, [pc, #220]	@ (8006768 <HAL_RCC_ClockConfig+0x260>)
 800668a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800668e:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f003 0302 	and.w	r3, r3, #2
 8006698:	2b00      	cmp	r3, #0
 800669a:	d010      	beq.n	80066be <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	689a      	ldr	r2, [r3, #8]
 80066a0:	4b31      	ldr	r3, [pc, #196]	@ (8006768 <HAL_RCC_ClockConfig+0x260>)
 80066a2:	689b      	ldr	r3, [r3, #8]
 80066a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80066a8:	429a      	cmp	r2, r3
 80066aa:	d208      	bcs.n	80066be <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80066ac:	4b2e      	ldr	r3, [pc, #184]	@ (8006768 <HAL_RCC_ClockConfig+0x260>)
 80066ae:	689b      	ldr	r3, [r3, #8]
 80066b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	689b      	ldr	r3, [r3, #8]
 80066b8:	492b      	ldr	r1, [pc, #172]	@ (8006768 <HAL_RCC_ClockConfig+0x260>)
 80066ba:	4313      	orrs	r3, r2
 80066bc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80066be:	4b29      	ldr	r3, [pc, #164]	@ (8006764 <HAL_RCC_ClockConfig+0x25c>)
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f003 030f 	and.w	r3, r3, #15
 80066c6:	683a      	ldr	r2, [r7, #0]
 80066c8:	429a      	cmp	r2, r3
 80066ca:	d210      	bcs.n	80066ee <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80066cc:	4b25      	ldr	r3, [pc, #148]	@ (8006764 <HAL_RCC_ClockConfig+0x25c>)
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f023 020f 	bic.w	r2, r3, #15
 80066d4:	4923      	ldr	r1, [pc, #140]	@ (8006764 <HAL_RCC_ClockConfig+0x25c>)
 80066d6:	683b      	ldr	r3, [r7, #0]
 80066d8:	4313      	orrs	r3, r2
 80066da:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80066dc:	4b21      	ldr	r3, [pc, #132]	@ (8006764 <HAL_RCC_ClockConfig+0x25c>)
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f003 030f 	and.w	r3, r3, #15
 80066e4:	683a      	ldr	r2, [r7, #0]
 80066e6:	429a      	cmp	r2, r3
 80066e8:	d001      	beq.n	80066ee <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80066ea:	2301      	movs	r3, #1
 80066ec:	e036      	b.n	800675c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f003 0304 	and.w	r3, r3, #4
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d008      	beq.n	800670c <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80066fa:	4b1b      	ldr	r3, [pc, #108]	@ (8006768 <HAL_RCC_ClockConfig+0x260>)
 80066fc:	689b      	ldr	r3, [r3, #8]
 80066fe:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	68db      	ldr	r3, [r3, #12]
 8006706:	4918      	ldr	r1, [pc, #96]	@ (8006768 <HAL_RCC_ClockConfig+0x260>)
 8006708:	4313      	orrs	r3, r2
 800670a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f003 0308 	and.w	r3, r3, #8
 8006714:	2b00      	cmp	r3, #0
 8006716:	d009      	beq.n	800672c <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006718:	4b13      	ldr	r3, [pc, #76]	@ (8006768 <HAL_RCC_ClockConfig+0x260>)
 800671a:	689b      	ldr	r3, [r3, #8]
 800671c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	691b      	ldr	r3, [r3, #16]
 8006724:	00db      	lsls	r3, r3, #3
 8006726:	4910      	ldr	r1, [pc, #64]	@ (8006768 <HAL_RCC_ClockConfig+0x260>)
 8006728:	4313      	orrs	r3, r2
 800672a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800672c:	f000 f826 	bl	800677c <HAL_RCC_GetSysClockFreq>
 8006730:	4602      	mov	r2, r0
 8006732:	4b0d      	ldr	r3, [pc, #52]	@ (8006768 <HAL_RCC_ClockConfig+0x260>)
 8006734:	689b      	ldr	r3, [r3, #8]
 8006736:	091b      	lsrs	r3, r3, #4
 8006738:	f003 030f 	and.w	r3, r3, #15
 800673c:	490c      	ldr	r1, [pc, #48]	@ (8006770 <HAL_RCC_ClockConfig+0x268>)
 800673e:	5ccb      	ldrb	r3, [r1, r3]
 8006740:	f003 031f 	and.w	r3, r3, #31
 8006744:	fa22 f303 	lsr.w	r3, r2, r3
 8006748:	4a0a      	ldr	r2, [pc, #40]	@ (8006774 <HAL_RCC_ClockConfig+0x26c>)
 800674a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800674c:	4b0a      	ldr	r3, [pc, #40]	@ (8006778 <HAL_RCC_ClockConfig+0x270>)
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	4618      	mov	r0, r3
 8006752:	f7fc fcb1 	bl	80030b8 <HAL_InitTick>
 8006756:	4603      	mov	r3, r0
 8006758:	73fb      	strb	r3, [r7, #15]

  return status;
 800675a:	7bfb      	ldrb	r3, [r7, #15]
}
 800675c:	4618      	mov	r0, r3
 800675e:	3718      	adds	r7, #24
 8006760:	46bd      	mov	sp, r7
 8006762:	bd80      	pop	{r7, pc}
 8006764:	40022000 	.word	0x40022000
 8006768:	40021000 	.word	0x40021000
 800676c:	04c4b400 	.word	0x04c4b400
 8006770:	0800c6ec 	.word	0x0800c6ec
 8006774:	20000034 	.word	0x20000034
 8006778:	20000048 	.word	0x20000048

0800677c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800677c:	b480      	push	{r7}
 800677e:	b089      	sub	sp, #36	@ 0x24
 8006780:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006782:	2300      	movs	r3, #0
 8006784:	61fb      	str	r3, [r7, #28]
 8006786:	2300      	movs	r3, #0
 8006788:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800678a:	4b3e      	ldr	r3, [pc, #248]	@ (8006884 <HAL_RCC_GetSysClockFreq+0x108>)
 800678c:	689b      	ldr	r3, [r3, #8]
 800678e:	f003 030c 	and.w	r3, r3, #12
 8006792:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006794:	4b3b      	ldr	r3, [pc, #236]	@ (8006884 <HAL_RCC_GetSysClockFreq+0x108>)
 8006796:	68db      	ldr	r3, [r3, #12]
 8006798:	f003 0303 	and.w	r3, r3, #3
 800679c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800679e:	693b      	ldr	r3, [r7, #16]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d005      	beq.n	80067b0 <HAL_RCC_GetSysClockFreq+0x34>
 80067a4:	693b      	ldr	r3, [r7, #16]
 80067a6:	2b0c      	cmp	r3, #12
 80067a8:	d121      	bne.n	80067ee <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	2b01      	cmp	r3, #1
 80067ae:	d11e      	bne.n	80067ee <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80067b0:	4b34      	ldr	r3, [pc, #208]	@ (8006884 <HAL_RCC_GetSysClockFreq+0x108>)
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f003 0308 	and.w	r3, r3, #8
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d107      	bne.n	80067cc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80067bc:	4b31      	ldr	r3, [pc, #196]	@ (8006884 <HAL_RCC_GetSysClockFreq+0x108>)
 80067be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80067c2:	0a1b      	lsrs	r3, r3, #8
 80067c4:	f003 030f 	and.w	r3, r3, #15
 80067c8:	61fb      	str	r3, [r7, #28]
 80067ca:	e005      	b.n	80067d8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80067cc:	4b2d      	ldr	r3, [pc, #180]	@ (8006884 <HAL_RCC_GetSysClockFreq+0x108>)
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	091b      	lsrs	r3, r3, #4
 80067d2:	f003 030f 	and.w	r3, r3, #15
 80067d6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80067d8:	4a2b      	ldr	r2, [pc, #172]	@ (8006888 <HAL_RCC_GetSysClockFreq+0x10c>)
 80067da:	69fb      	ldr	r3, [r7, #28]
 80067dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80067e0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80067e2:	693b      	ldr	r3, [r7, #16]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d10d      	bne.n	8006804 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80067e8:	69fb      	ldr	r3, [r7, #28]
 80067ea:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80067ec:	e00a      	b.n	8006804 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80067ee:	693b      	ldr	r3, [r7, #16]
 80067f0:	2b04      	cmp	r3, #4
 80067f2:	d102      	bne.n	80067fa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80067f4:	4b25      	ldr	r3, [pc, #148]	@ (800688c <HAL_RCC_GetSysClockFreq+0x110>)
 80067f6:	61bb      	str	r3, [r7, #24]
 80067f8:	e004      	b.n	8006804 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80067fa:	693b      	ldr	r3, [r7, #16]
 80067fc:	2b08      	cmp	r3, #8
 80067fe:	d101      	bne.n	8006804 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006800:	4b23      	ldr	r3, [pc, #140]	@ (8006890 <HAL_RCC_GetSysClockFreq+0x114>)
 8006802:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006804:	693b      	ldr	r3, [r7, #16]
 8006806:	2b0c      	cmp	r3, #12
 8006808:	d134      	bne.n	8006874 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800680a:	4b1e      	ldr	r3, [pc, #120]	@ (8006884 <HAL_RCC_GetSysClockFreq+0x108>)
 800680c:	68db      	ldr	r3, [r3, #12]
 800680e:	f003 0303 	and.w	r3, r3, #3
 8006812:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	2b02      	cmp	r3, #2
 8006818:	d003      	beq.n	8006822 <HAL_RCC_GetSysClockFreq+0xa6>
 800681a:	68bb      	ldr	r3, [r7, #8]
 800681c:	2b03      	cmp	r3, #3
 800681e:	d003      	beq.n	8006828 <HAL_RCC_GetSysClockFreq+0xac>
 8006820:	e005      	b.n	800682e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006822:	4b1a      	ldr	r3, [pc, #104]	@ (800688c <HAL_RCC_GetSysClockFreq+0x110>)
 8006824:	617b      	str	r3, [r7, #20]
      break;
 8006826:	e005      	b.n	8006834 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006828:	4b19      	ldr	r3, [pc, #100]	@ (8006890 <HAL_RCC_GetSysClockFreq+0x114>)
 800682a:	617b      	str	r3, [r7, #20]
      break;
 800682c:	e002      	b.n	8006834 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800682e:	69fb      	ldr	r3, [r7, #28]
 8006830:	617b      	str	r3, [r7, #20]
      break;
 8006832:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006834:	4b13      	ldr	r3, [pc, #76]	@ (8006884 <HAL_RCC_GetSysClockFreq+0x108>)
 8006836:	68db      	ldr	r3, [r3, #12]
 8006838:	091b      	lsrs	r3, r3, #4
 800683a:	f003 030f 	and.w	r3, r3, #15
 800683e:	3301      	adds	r3, #1
 8006840:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006842:	4b10      	ldr	r3, [pc, #64]	@ (8006884 <HAL_RCC_GetSysClockFreq+0x108>)
 8006844:	68db      	ldr	r3, [r3, #12]
 8006846:	0a1b      	lsrs	r3, r3, #8
 8006848:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800684c:	697a      	ldr	r2, [r7, #20]
 800684e:	fb03 f202 	mul.w	r2, r3, r2
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	fbb2 f3f3 	udiv	r3, r2, r3
 8006858:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800685a:	4b0a      	ldr	r3, [pc, #40]	@ (8006884 <HAL_RCC_GetSysClockFreq+0x108>)
 800685c:	68db      	ldr	r3, [r3, #12]
 800685e:	0e5b      	lsrs	r3, r3, #25
 8006860:	f003 0303 	and.w	r3, r3, #3
 8006864:	3301      	adds	r3, #1
 8006866:	005b      	lsls	r3, r3, #1
 8006868:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800686a:	697a      	ldr	r2, [r7, #20]
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006872:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006874:	69bb      	ldr	r3, [r7, #24]
}
 8006876:	4618      	mov	r0, r3
 8006878:	3724      	adds	r7, #36	@ 0x24
 800687a:	46bd      	mov	sp, r7
 800687c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006880:	4770      	bx	lr
 8006882:	bf00      	nop
 8006884:	40021000 	.word	0x40021000
 8006888:	0800c704 	.word	0x0800c704
 800688c:	00f42400 	.word	0x00f42400
 8006890:	007a1200 	.word	0x007a1200

08006894 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006894:	b480      	push	{r7}
 8006896:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006898:	4b03      	ldr	r3, [pc, #12]	@ (80068a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800689a:	681b      	ldr	r3, [r3, #0]
}
 800689c:	4618      	mov	r0, r3
 800689e:	46bd      	mov	sp, r7
 80068a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a4:	4770      	bx	lr
 80068a6:	bf00      	nop
 80068a8:	20000034 	.word	0x20000034

080068ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80068b0:	f7ff fff0 	bl	8006894 <HAL_RCC_GetHCLKFreq>
 80068b4:	4602      	mov	r2, r0
 80068b6:	4b06      	ldr	r3, [pc, #24]	@ (80068d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80068b8:	689b      	ldr	r3, [r3, #8]
 80068ba:	0a1b      	lsrs	r3, r3, #8
 80068bc:	f003 0307 	and.w	r3, r3, #7
 80068c0:	4904      	ldr	r1, [pc, #16]	@ (80068d4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80068c2:	5ccb      	ldrb	r3, [r1, r3]
 80068c4:	f003 031f 	and.w	r3, r3, #31
 80068c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80068cc:	4618      	mov	r0, r3
 80068ce:	bd80      	pop	{r7, pc}
 80068d0:	40021000 	.word	0x40021000
 80068d4:	0800c6fc 	.word	0x0800c6fc

080068d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80068d8:	b580      	push	{r7, lr}
 80068da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80068dc:	f7ff ffda 	bl	8006894 <HAL_RCC_GetHCLKFreq>
 80068e0:	4602      	mov	r2, r0
 80068e2:	4b06      	ldr	r3, [pc, #24]	@ (80068fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80068e4:	689b      	ldr	r3, [r3, #8]
 80068e6:	0adb      	lsrs	r3, r3, #11
 80068e8:	f003 0307 	and.w	r3, r3, #7
 80068ec:	4904      	ldr	r1, [pc, #16]	@ (8006900 <HAL_RCC_GetPCLK2Freq+0x28>)
 80068ee:	5ccb      	ldrb	r3, [r1, r3]
 80068f0:	f003 031f 	and.w	r3, r3, #31
 80068f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80068f8:	4618      	mov	r0, r3
 80068fa:	bd80      	pop	{r7, pc}
 80068fc:	40021000 	.word	0x40021000
 8006900:	0800c6fc 	.word	0x0800c6fc

08006904 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006904:	b580      	push	{r7, lr}
 8006906:	b086      	sub	sp, #24
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800690c:	2300      	movs	r3, #0
 800690e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006910:	4b27      	ldr	r3, [pc, #156]	@ (80069b0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006912:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006914:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006918:	2b00      	cmp	r3, #0
 800691a:	d003      	beq.n	8006924 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800691c:	f7ff f916 	bl	8005b4c <HAL_PWREx_GetVoltageRange>
 8006920:	6178      	str	r0, [r7, #20]
 8006922:	e014      	b.n	800694e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006924:	4b22      	ldr	r3, [pc, #136]	@ (80069b0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006926:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006928:	4a21      	ldr	r2, [pc, #132]	@ (80069b0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800692a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800692e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006930:	4b1f      	ldr	r3, [pc, #124]	@ (80069b0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006932:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006934:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006938:	60fb      	str	r3, [r7, #12]
 800693a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800693c:	f7ff f906 	bl	8005b4c <HAL_PWREx_GetVoltageRange>
 8006940:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006942:	4b1b      	ldr	r3, [pc, #108]	@ (80069b0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006944:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006946:	4a1a      	ldr	r2, [pc, #104]	@ (80069b0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006948:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800694c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800694e:	697b      	ldr	r3, [r7, #20]
 8006950:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006954:	d10b      	bne.n	800696e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	2b80      	cmp	r3, #128	@ 0x80
 800695a:	d913      	bls.n	8006984 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2ba0      	cmp	r3, #160	@ 0xa0
 8006960:	d902      	bls.n	8006968 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006962:	2302      	movs	r3, #2
 8006964:	613b      	str	r3, [r7, #16]
 8006966:	e00d      	b.n	8006984 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006968:	2301      	movs	r3, #1
 800696a:	613b      	str	r3, [r7, #16]
 800696c:	e00a      	b.n	8006984 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	2b7f      	cmp	r3, #127	@ 0x7f
 8006972:	d902      	bls.n	800697a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8006974:	2302      	movs	r3, #2
 8006976:	613b      	str	r3, [r7, #16]
 8006978:	e004      	b.n	8006984 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2b70      	cmp	r3, #112	@ 0x70
 800697e:	d101      	bne.n	8006984 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006980:	2301      	movs	r3, #1
 8006982:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006984:	4b0b      	ldr	r3, [pc, #44]	@ (80069b4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f023 020f 	bic.w	r2, r3, #15
 800698c:	4909      	ldr	r1, [pc, #36]	@ (80069b4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800698e:	693b      	ldr	r3, [r7, #16]
 8006990:	4313      	orrs	r3, r2
 8006992:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006994:	4b07      	ldr	r3, [pc, #28]	@ (80069b4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f003 030f 	and.w	r3, r3, #15
 800699c:	693a      	ldr	r2, [r7, #16]
 800699e:	429a      	cmp	r2, r3
 80069a0:	d001      	beq.n	80069a6 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80069a2:	2301      	movs	r3, #1
 80069a4:	e000      	b.n	80069a8 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80069a6:	2300      	movs	r3, #0
}
 80069a8:	4618      	mov	r0, r3
 80069aa:	3718      	adds	r7, #24
 80069ac:	46bd      	mov	sp, r7
 80069ae:	bd80      	pop	{r7, pc}
 80069b0:	40021000 	.word	0x40021000
 80069b4:	40022000 	.word	0x40022000

080069b8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80069b8:	b480      	push	{r7}
 80069ba:	b087      	sub	sp, #28
 80069bc:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80069be:	4b2d      	ldr	r3, [pc, #180]	@ (8006a74 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80069c0:	68db      	ldr	r3, [r3, #12]
 80069c2:	f003 0303 	and.w	r3, r3, #3
 80069c6:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	2b03      	cmp	r3, #3
 80069cc:	d00b      	beq.n	80069e6 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	2b03      	cmp	r3, #3
 80069d2:	d825      	bhi.n	8006a20 <RCC_GetSysClockFreqFromPLLSource+0x68>
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	2b01      	cmp	r3, #1
 80069d8:	d008      	beq.n	80069ec <RCC_GetSysClockFreqFromPLLSource+0x34>
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	2b02      	cmp	r3, #2
 80069de:	d11f      	bne.n	8006a20 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80069e0:	4b25      	ldr	r3, [pc, #148]	@ (8006a78 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80069e2:	613b      	str	r3, [r7, #16]
    break;
 80069e4:	e01f      	b.n	8006a26 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80069e6:	4b25      	ldr	r3, [pc, #148]	@ (8006a7c <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80069e8:	613b      	str	r3, [r7, #16]
    break;
 80069ea:	e01c      	b.n	8006a26 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80069ec:	4b21      	ldr	r3, [pc, #132]	@ (8006a74 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f003 0308 	and.w	r3, r3, #8
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d107      	bne.n	8006a08 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80069f8:	4b1e      	ldr	r3, [pc, #120]	@ (8006a74 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80069fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80069fe:	0a1b      	lsrs	r3, r3, #8
 8006a00:	f003 030f 	and.w	r3, r3, #15
 8006a04:	617b      	str	r3, [r7, #20]
 8006a06:	e005      	b.n	8006a14 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006a08:	4b1a      	ldr	r3, [pc, #104]	@ (8006a74 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	091b      	lsrs	r3, r3, #4
 8006a0e:	f003 030f 	and.w	r3, r3, #15
 8006a12:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8006a14:	4a1a      	ldr	r2, [pc, #104]	@ (8006a80 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8006a16:	697b      	ldr	r3, [r7, #20]
 8006a18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a1c:	613b      	str	r3, [r7, #16]
    break;
 8006a1e:	e002      	b.n	8006a26 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8006a20:	2300      	movs	r3, #0
 8006a22:	613b      	str	r3, [r7, #16]
    break;
 8006a24:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006a26:	4b13      	ldr	r3, [pc, #76]	@ (8006a74 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006a28:	68db      	ldr	r3, [r3, #12]
 8006a2a:	091b      	lsrs	r3, r3, #4
 8006a2c:	f003 030f 	and.w	r3, r3, #15
 8006a30:	3301      	adds	r3, #1
 8006a32:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006a34:	4b0f      	ldr	r3, [pc, #60]	@ (8006a74 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006a36:	68db      	ldr	r3, [r3, #12]
 8006a38:	0a1b      	lsrs	r3, r3, #8
 8006a3a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a3e:	693a      	ldr	r2, [r7, #16]
 8006a40:	fb03 f202 	mul.w	r2, r3, r2
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a4a:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006a4c:	4b09      	ldr	r3, [pc, #36]	@ (8006a74 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006a4e:	68db      	ldr	r3, [r3, #12]
 8006a50:	0e5b      	lsrs	r3, r3, #25
 8006a52:	f003 0303 	and.w	r3, r3, #3
 8006a56:	3301      	adds	r3, #1
 8006a58:	005b      	lsls	r3, r3, #1
 8006a5a:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8006a5c:	693a      	ldr	r2, [r7, #16]
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a64:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8006a66:	683b      	ldr	r3, [r7, #0]
}
 8006a68:	4618      	mov	r0, r3
 8006a6a:	371c      	adds	r7, #28
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a72:	4770      	bx	lr
 8006a74:	40021000 	.word	0x40021000
 8006a78:	00f42400 	.word	0x00f42400
 8006a7c:	007a1200 	.word	0x007a1200
 8006a80:	0800c704 	.word	0x0800c704

08006a84 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	b086      	sub	sp, #24
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006a90:	2300      	movs	r3, #0
 8006a92:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d040      	beq.n	8006b22 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006aa4:	2b80      	cmp	r3, #128	@ 0x80
 8006aa6:	d02a      	beq.n	8006afe <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006aa8:	2b80      	cmp	r3, #128	@ 0x80
 8006aaa:	d825      	bhi.n	8006af8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006aac:	2b60      	cmp	r3, #96	@ 0x60
 8006aae:	d026      	beq.n	8006afe <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006ab0:	2b60      	cmp	r3, #96	@ 0x60
 8006ab2:	d821      	bhi.n	8006af8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006ab4:	2b40      	cmp	r3, #64	@ 0x40
 8006ab6:	d006      	beq.n	8006ac6 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8006ab8:	2b40      	cmp	r3, #64	@ 0x40
 8006aba:	d81d      	bhi.n	8006af8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d009      	beq.n	8006ad4 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8006ac0:	2b20      	cmp	r3, #32
 8006ac2:	d010      	beq.n	8006ae6 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8006ac4:	e018      	b.n	8006af8 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006ac6:	4b89      	ldr	r3, [pc, #548]	@ (8006cec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006ac8:	68db      	ldr	r3, [r3, #12]
 8006aca:	4a88      	ldr	r2, [pc, #544]	@ (8006cec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006acc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006ad0:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006ad2:	e015      	b.n	8006b00 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	3304      	adds	r3, #4
 8006ad8:	2100      	movs	r1, #0
 8006ada:	4618      	mov	r0, r3
 8006adc:	f000 fb02 	bl	80070e4 <RCCEx_PLLSAI1_Config>
 8006ae0:	4603      	mov	r3, r0
 8006ae2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006ae4:	e00c      	b.n	8006b00 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	3320      	adds	r3, #32
 8006aea:	2100      	movs	r1, #0
 8006aec:	4618      	mov	r0, r3
 8006aee:	f000 fbed 	bl	80072cc <RCCEx_PLLSAI2_Config>
 8006af2:	4603      	mov	r3, r0
 8006af4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006af6:	e003      	b.n	8006b00 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006af8:	2301      	movs	r3, #1
 8006afa:	74fb      	strb	r3, [r7, #19]
      break;
 8006afc:	e000      	b.n	8006b00 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8006afe:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006b00:	7cfb      	ldrb	r3, [r7, #19]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d10b      	bne.n	8006b1e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006b06:	4b79      	ldr	r3, [pc, #484]	@ (8006cec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006b08:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006b0c:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b14:	4975      	ldr	r1, [pc, #468]	@ (8006cec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006b16:	4313      	orrs	r3, r2
 8006b18:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8006b1c:	e001      	b.n	8006b22 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b1e:	7cfb      	ldrb	r3, [r7, #19]
 8006b20:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d047      	beq.n	8006bbe <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b36:	d030      	beq.n	8006b9a <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006b38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b3c:	d82a      	bhi.n	8006b94 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006b3e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006b42:	d02a      	beq.n	8006b9a <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006b44:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006b48:	d824      	bhi.n	8006b94 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006b4a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b4e:	d008      	beq.n	8006b62 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8006b50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b54:	d81e      	bhi.n	8006b94 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d00a      	beq.n	8006b70 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8006b5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b5e:	d010      	beq.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8006b60:	e018      	b.n	8006b94 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006b62:	4b62      	ldr	r3, [pc, #392]	@ (8006cec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006b64:	68db      	ldr	r3, [r3, #12]
 8006b66:	4a61      	ldr	r2, [pc, #388]	@ (8006cec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006b68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006b6c:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006b6e:	e015      	b.n	8006b9c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	3304      	adds	r3, #4
 8006b74:	2100      	movs	r1, #0
 8006b76:	4618      	mov	r0, r3
 8006b78:	f000 fab4 	bl	80070e4 <RCCEx_PLLSAI1_Config>
 8006b7c:	4603      	mov	r3, r0
 8006b7e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006b80:	e00c      	b.n	8006b9c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	3320      	adds	r3, #32
 8006b86:	2100      	movs	r1, #0
 8006b88:	4618      	mov	r0, r3
 8006b8a:	f000 fb9f 	bl	80072cc <RCCEx_PLLSAI2_Config>
 8006b8e:	4603      	mov	r3, r0
 8006b90:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006b92:	e003      	b.n	8006b9c <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006b94:	2301      	movs	r3, #1
 8006b96:	74fb      	strb	r3, [r7, #19]
      break;
 8006b98:	e000      	b.n	8006b9c <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8006b9a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006b9c:	7cfb      	ldrb	r3, [r7, #19]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d10b      	bne.n	8006bba <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006ba2:	4b52      	ldr	r3, [pc, #328]	@ (8006cec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006ba4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006ba8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006bb0:	494e      	ldr	r1, [pc, #312]	@ (8006cec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006bb2:	4313      	orrs	r3, r2
 8006bb4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8006bb8:	e001      	b.n	8006bbe <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006bba:	7cfb      	ldrb	r3, [r7, #19]
 8006bbc:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	f000 809f 	beq.w	8006d0a <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006bcc:	2300      	movs	r3, #0
 8006bce:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006bd0:	4b46      	ldr	r3, [pc, #280]	@ (8006cec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006bd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bd4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d101      	bne.n	8006be0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8006bdc:	2301      	movs	r3, #1
 8006bde:	e000      	b.n	8006be2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8006be0:	2300      	movs	r3, #0
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d00d      	beq.n	8006c02 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006be6:	4b41      	ldr	r3, [pc, #260]	@ (8006cec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006be8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bea:	4a40      	ldr	r2, [pc, #256]	@ (8006cec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006bec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006bf0:	6593      	str	r3, [r2, #88]	@ 0x58
 8006bf2:	4b3e      	ldr	r3, [pc, #248]	@ (8006cec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006bf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bf6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006bfa:	60bb      	str	r3, [r7, #8]
 8006bfc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006bfe:	2301      	movs	r3, #1
 8006c00:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006c02:	4b3b      	ldr	r3, [pc, #236]	@ (8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	4a3a      	ldr	r2, [pc, #232]	@ (8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006c08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006c0c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006c0e:	f7fc faa3 	bl	8003158 <HAL_GetTick>
 8006c12:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006c14:	e009      	b.n	8006c2a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006c16:	f7fc fa9f 	bl	8003158 <HAL_GetTick>
 8006c1a:	4602      	mov	r2, r0
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	1ad3      	subs	r3, r2, r3
 8006c20:	2b02      	cmp	r3, #2
 8006c22:	d902      	bls.n	8006c2a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8006c24:	2303      	movs	r3, #3
 8006c26:	74fb      	strb	r3, [r7, #19]
        break;
 8006c28:	e005      	b.n	8006c36 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006c2a:	4b31      	ldr	r3, [pc, #196]	@ (8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d0ef      	beq.n	8006c16 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8006c36:	7cfb      	ldrb	r3, [r7, #19]
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d15b      	bne.n	8006cf4 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006c3c:	4b2b      	ldr	r3, [pc, #172]	@ (8006cec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006c3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c46:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006c48:	697b      	ldr	r3, [r7, #20]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d01f      	beq.n	8006c8e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c54:	697a      	ldr	r2, [r7, #20]
 8006c56:	429a      	cmp	r2, r3
 8006c58:	d019      	beq.n	8006c8e <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006c5a:	4b24      	ldr	r3, [pc, #144]	@ (8006cec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006c5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c60:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c64:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006c66:	4b21      	ldr	r3, [pc, #132]	@ (8006cec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006c68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c6c:	4a1f      	ldr	r2, [pc, #124]	@ (8006cec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006c6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c72:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006c76:	4b1d      	ldr	r3, [pc, #116]	@ (8006cec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006c78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c7c:	4a1b      	ldr	r2, [pc, #108]	@ (8006cec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006c7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006c82:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006c86:	4a19      	ldr	r2, [pc, #100]	@ (8006cec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006c88:	697b      	ldr	r3, [r7, #20]
 8006c8a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006c8e:	697b      	ldr	r3, [r7, #20]
 8006c90:	f003 0301 	and.w	r3, r3, #1
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d016      	beq.n	8006cc6 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c98:	f7fc fa5e 	bl	8003158 <HAL_GetTick>
 8006c9c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006c9e:	e00b      	b.n	8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ca0:	f7fc fa5a 	bl	8003158 <HAL_GetTick>
 8006ca4:	4602      	mov	r2, r0
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	1ad3      	subs	r3, r2, r3
 8006caa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006cae:	4293      	cmp	r3, r2
 8006cb0:	d902      	bls.n	8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8006cb2:	2303      	movs	r3, #3
 8006cb4:	74fb      	strb	r3, [r7, #19]
            break;
 8006cb6:	e006      	b.n	8006cc6 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006cb8:	4b0c      	ldr	r3, [pc, #48]	@ (8006cec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006cba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006cbe:	f003 0302 	and.w	r3, r3, #2
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d0ec      	beq.n	8006ca0 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8006cc6:	7cfb      	ldrb	r3, [r7, #19]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d10c      	bne.n	8006ce6 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006ccc:	4b07      	ldr	r3, [pc, #28]	@ (8006cec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006cce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006cd2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006cdc:	4903      	ldr	r1, [pc, #12]	@ (8006cec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006cde:	4313      	orrs	r3, r2
 8006ce0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006ce4:	e008      	b.n	8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006ce6:	7cfb      	ldrb	r3, [r7, #19]
 8006ce8:	74bb      	strb	r3, [r7, #18]
 8006cea:	e005      	b.n	8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8006cec:	40021000 	.word	0x40021000
 8006cf0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cf4:	7cfb      	ldrb	r3, [r7, #19]
 8006cf6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006cf8:	7c7b      	ldrb	r3, [r7, #17]
 8006cfa:	2b01      	cmp	r3, #1
 8006cfc:	d105      	bne.n	8006d0a <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006cfe:	4ba0      	ldr	r3, [pc, #640]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006d00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d02:	4a9f      	ldr	r2, [pc, #636]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006d04:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006d08:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f003 0301 	and.w	r3, r3, #1
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d00a      	beq.n	8006d2c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006d16:	4b9a      	ldr	r3, [pc, #616]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006d18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d1c:	f023 0203 	bic.w	r2, r3, #3
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d24:	4996      	ldr	r1, [pc, #600]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006d26:	4313      	orrs	r3, r2
 8006d28:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f003 0302 	and.w	r3, r3, #2
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d00a      	beq.n	8006d4e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006d38:	4b91      	ldr	r3, [pc, #580]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006d3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d3e:	f023 020c 	bic.w	r2, r3, #12
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d46:	498e      	ldr	r1, [pc, #568]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006d48:	4313      	orrs	r3, r2
 8006d4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f003 0304 	and.w	r3, r3, #4
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d00a      	beq.n	8006d70 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006d5a:	4b89      	ldr	r3, [pc, #548]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006d5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d60:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d68:	4985      	ldr	r1, [pc, #532]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006d6a:	4313      	orrs	r3, r2
 8006d6c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f003 0308 	and.w	r3, r3, #8
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d00a      	beq.n	8006d92 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006d7c:	4b80      	ldr	r3, [pc, #512]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d82:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d8a:	497d      	ldr	r1, [pc, #500]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f003 0310 	and.w	r3, r3, #16
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d00a      	beq.n	8006db4 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006d9e:	4b78      	ldr	r3, [pc, #480]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006da0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006da4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006dac:	4974      	ldr	r1, [pc, #464]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006dae:	4313      	orrs	r3, r2
 8006db0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f003 0320 	and.w	r3, r3, #32
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d00a      	beq.n	8006dd6 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006dc0:	4b6f      	ldr	r3, [pc, #444]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006dc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006dc6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006dce:	496c      	ldr	r1, [pc, #432]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006dd0:	4313      	orrs	r3, r2
 8006dd2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d00a      	beq.n	8006df8 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006de2:	4b67      	ldr	r3, [pc, #412]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006de4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006de8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006df0:	4963      	ldr	r1, [pc, #396]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006df2:	4313      	orrs	r3, r2
 8006df4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d00a      	beq.n	8006e1a <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006e04:	4b5e      	ldr	r3, [pc, #376]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e0a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006e12:	495b      	ldr	r1, [pc, #364]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e14:	4313      	orrs	r3, r2
 8006e16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d00a      	beq.n	8006e3c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006e26:	4b56      	ldr	r3, [pc, #344]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e2c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e34:	4952      	ldr	r1, [pc, #328]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e36:	4313      	orrs	r3, r2
 8006e38:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d00a      	beq.n	8006e5e <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006e48:	4b4d      	ldr	r3, [pc, #308]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e4e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e56:	494a      	ldr	r1, [pc, #296]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e58:	4313      	orrs	r3, r2
 8006e5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d00a      	beq.n	8006e80 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006e6a:	4b45      	ldr	r3, [pc, #276]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e70:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e78:	4941      	ldr	r1, [pc, #260]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e7a:	4313      	orrs	r3, r2
 8006e7c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d00a      	beq.n	8006ea2 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006e8c:	4b3c      	ldr	r3, [pc, #240]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e8e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006e92:	f023 0203 	bic.w	r2, r3, #3
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e9a:	4939      	ldr	r1, [pc, #228]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e9c:	4313      	orrs	r3, r2
 8006e9e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d028      	beq.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006eae:	4b34      	ldr	r3, [pc, #208]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006eb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006eb4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ebc:	4930      	ldr	r1, [pc, #192]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006ebe:	4313      	orrs	r3, r2
 8006ec0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ec8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006ecc:	d106      	bne.n	8006edc <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006ece:	4b2c      	ldr	r3, [pc, #176]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006ed0:	68db      	ldr	r3, [r3, #12]
 8006ed2:	4a2b      	ldr	r2, [pc, #172]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006ed4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006ed8:	60d3      	str	r3, [r2, #12]
 8006eda:	e011      	b.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ee0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006ee4:	d10c      	bne.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	3304      	adds	r3, #4
 8006eea:	2101      	movs	r1, #1
 8006eec:	4618      	mov	r0, r3
 8006eee:	f000 f8f9 	bl	80070e4 <RCCEx_PLLSAI1_Config>
 8006ef2:	4603      	mov	r3, r0
 8006ef4:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006ef6:	7cfb      	ldrb	r3, [r7, #19]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d001      	beq.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8006efc:	7cfb      	ldrb	r3, [r7, #19]
 8006efe:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d04d      	beq.n	8006fa8 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006f10:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006f14:	d108      	bne.n	8006f28 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8006f16:	4b1a      	ldr	r3, [pc, #104]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f18:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006f1c:	4a18      	ldr	r2, [pc, #96]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f1e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006f22:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8006f26:	e012      	b.n	8006f4e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8006f28:	4b15      	ldr	r3, [pc, #84]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f2a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006f2e:	4a14      	ldr	r2, [pc, #80]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f30:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006f34:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8006f38:	4b11      	ldr	r3, [pc, #68]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f3e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006f46:	490e      	ldr	r1, [pc, #56]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f48:	4313      	orrs	r3, r2
 8006f4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006f52:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006f56:	d106      	bne.n	8006f66 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006f58:	4b09      	ldr	r3, [pc, #36]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f5a:	68db      	ldr	r3, [r3, #12]
 8006f5c:	4a08      	ldr	r2, [pc, #32]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f5e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006f62:	60d3      	str	r3, [r2, #12]
 8006f64:	e020      	b.n	8006fa8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006f6a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006f6e:	d109      	bne.n	8006f84 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006f70:	4b03      	ldr	r3, [pc, #12]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f72:	68db      	ldr	r3, [r3, #12]
 8006f74:	4a02      	ldr	r2, [pc, #8]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f76:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f7a:	60d3      	str	r3, [r2, #12]
 8006f7c:	e014      	b.n	8006fa8 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8006f7e:	bf00      	nop
 8006f80:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006f88:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006f8c:	d10c      	bne.n	8006fa8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	3304      	adds	r3, #4
 8006f92:	2101      	movs	r1, #1
 8006f94:	4618      	mov	r0, r3
 8006f96:	f000 f8a5 	bl	80070e4 <RCCEx_PLLSAI1_Config>
 8006f9a:	4603      	mov	r3, r0
 8006f9c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006f9e:	7cfb      	ldrb	r3, [r7, #19]
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d001      	beq.n	8006fa8 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8006fa4:	7cfb      	ldrb	r3, [r7, #19]
 8006fa6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d028      	beq.n	8007006 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006fb4:	4b4a      	ldr	r3, [pc, #296]	@ (80070e0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006fb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fba:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006fc2:	4947      	ldr	r1, [pc, #284]	@ (80070e0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006fc4:	4313      	orrs	r3, r2
 8006fc6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006fce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006fd2:	d106      	bne.n	8006fe2 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006fd4:	4b42      	ldr	r3, [pc, #264]	@ (80070e0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006fd6:	68db      	ldr	r3, [r3, #12]
 8006fd8:	4a41      	ldr	r2, [pc, #260]	@ (80070e0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006fda:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006fde:	60d3      	str	r3, [r2, #12]
 8006fe0:	e011      	b.n	8007006 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006fe6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006fea:	d10c      	bne.n	8007006 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	3304      	adds	r3, #4
 8006ff0:	2101      	movs	r1, #1
 8006ff2:	4618      	mov	r0, r3
 8006ff4:	f000 f876 	bl	80070e4 <RCCEx_PLLSAI1_Config>
 8006ff8:	4603      	mov	r3, r0
 8006ffa:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006ffc:	7cfb      	ldrb	r3, [r7, #19]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d001      	beq.n	8007006 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8007002:	7cfb      	ldrb	r3, [r7, #19]
 8007004:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800700e:	2b00      	cmp	r3, #0
 8007010:	d01e      	beq.n	8007050 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007012:	4b33      	ldr	r3, [pc, #204]	@ (80070e0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007014:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007018:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007022:	492f      	ldr	r1, [pc, #188]	@ (80070e0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007024:	4313      	orrs	r3, r2
 8007026:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007030:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007034:	d10c      	bne.n	8007050 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	3304      	adds	r3, #4
 800703a:	2102      	movs	r1, #2
 800703c:	4618      	mov	r0, r3
 800703e:	f000 f851 	bl	80070e4 <RCCEx_PLLSAI1_Config>
 8007042:	4603      	mov	r3, r0
 8007044:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007046:	7cfb      	ldrb	r3, [r7, #19]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d001      	beq.n	8007050 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 800704c:	7cfb      	ldrb	r3, [r7, #19]
 800704e:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007058:	2b00      	cmp	r3, #0
 800705a:	d00b      	beq.n	8007074 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800705c:	4b20      	ldr	r3, [pc, #128]	@ (80070e0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800705e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007062:	f023 0204 	bic.w	r2, r3, #4
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800706c:	491c      	ldr	r1, [pc, #112]	@ (80070e0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800706e:	4313      	orrs	r3, r2
 8007070:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800707c:	2b00      	cmp	r3, #0
 800707e:	d00b      	beq.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8007080:	4b17      	ldr	r3, [pc, #92]	@ (80070e0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007082:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007086:	f023 0218 	bic.w	r2, r3, #24
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007090:	4913      	ldr	r1, [pc, #76]	@ (80070e0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007092:	4313      	orrs	r3, r2
 8007094:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d017      	beq.n	80070d4 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80070a4:	4b0e      	ldr	r3, [pc, #56]	@ (80070e0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80070a6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80070aa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80070b4:	490a      	ldr	r1, [pc, #40]	@ (80070e0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80070b6:	4313      	orrs	r3, r2
 80070b8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80070c2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80070c6:	d105      	bne.n	80070d4 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80070c8:	4b05      	ldr	r3, [pc, #20]	@ (80070e0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80070ca:	68db      	ldr	r3, [r3, #12]
 80070cc:	4a04      	ldr	r2, [pc, #16]	@ (80070e0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80070ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80070d2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80070d4:	7cbb      	ldrb	r3, [r7, #18]
}
 80070d6:	4618      	mov	r0, r3
 80070d8:	3718      	adds	r7, #24
 80070da:	46bd      	mov	sp, r7
 80070dc:	bd80      	pop	{r7, pc}
 80070de:	bf00      	nop
 80070e0:	40021000 	.word	0x40021000

080070e4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b084      	sub	sp, #16
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
 80070ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80070ee:	2300      	movs	r3, #0
 80070f0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80070f2:	4b72      	ldr	r3, [pc, #456]	@ (80072bc <RCCEx_PLLSAI1_Config+0x1d8>)
 80070f4:	68db      	ldr	r3, [r3, #12]
 80070f6:	f003 0303 	and.w	r3, r3, #3
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d00e      	beq.n	800711c <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80070fe:	4b6f      	ldr	r3, [pc, #444]	@ (80072bc <RCCEx_PLLSAI1_Config+0x1d8>)
 8007100:	68db      	ldr	r3, [r3, #12]
 8007102:	f003 0203 	and.w	r2, r3, #3
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	429a      	cmp	r2, r3
 800710c:	d103      	bne.n	8007116 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
       ||
 8007112:	2b00      	cmp	r3, #0
 8007114:	d142      	bne.n	800719c <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8007116:	2301      	movs	r3, #1
 8007118:	73fb      	strb	r3, [r7, #15]
 800711a:	e03f      	b.n	800719c <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	2b03      	cmp	r3, #3
 8007122:	d018      	beq.n	8007156 <RCCEx_PLLSAI1_Config+0x72>
 8007124:	2b03      	cmp	r3, #3
 8007126:	d825      	bhi.n	8007174 <RCCEx_PLLSAI1_Config+0x90>
 8007128:	2b01      	cmp	r3, #1
 800712a:	d002      	beq.n	8007132 <RCCEx_PLLSAI1_Config+0x4e>
 800712c:	2b02      	cmp	r3, #2
 800712e:	d009      	beq.n	8007144 <RCCEx_PLLSAI1_Config+0x60>
 8007130:	e020      	b.n	8007174 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007132:	4b62      	ldr	r3, [pc, #392]	@ (80072bc <RCCEx_PLLSAI1_Config+0x1d8>)
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f003 0302 	and.w	r3, r3, #2
 800713a:	2b00      	cmp	r3, #0
 800713c:	d11d      	bne.n	800717a <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800713e:	2301      	movs	r3, #1
 8007140:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007142:	e01a      	b.n	800717a <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007144:	4b5d      	ldr	r3, [pc, #372]	@ (80072bc <RCCEx_PLLSAI1_Config+0x1d8>)
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800714c:	2b00      	cmp	r3, #0
 800714e:	d116      	bne.n	800717e <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8007150:	2301      	movs	r3, #1
 8007152:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007154:	e013      	b.n	800717e <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007156:	4b59      	ldr	r3, [pc, #356]	@ (80072bc <RCCEx_PLLSAI1_Config+0x1d8>)
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800715e:	2b00      	cmp	r3, #0
 8007160:	d10f      	bne.n	8007182 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007162:	4b56      	ldr	r3, [pc, #344]	@ (80072bc <RCCEx_PLLSAI1_Config+0x1d8>)
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800716a:	2b00      	cmp	r3, #0
 800716c:	d109      	bne.n	8007182 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800716e:	2301      	movs	r3, #1
 8007170:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007172:	e006      	b.n	8007182 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8007174:	2301      	movs	r3, #1
 8007176:	73fb      	strb	r3, [r7, #15]
      break;
 8007178:	e004      	b.n	8007184 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800717a:	bf00      	nop
 800717c:	e002      	b.n	8007184 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800717e:	bf00      	nop
 8007180:	e000      	b.n	8007184 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8007182:	bf00      	nop
    }

    if(status == HAL_OK)
 8007184:	7bfb      	ldrb	r3, [r7, #15]
 8007186:	2b00      	cmp	r3, #0
 8007188:	d108      	bne.n	800719c <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800718a:	4b4c      	ldr	r3, [pc, #304]	@ (80072bc <RCCEx_PLLSAI1_Config+0x1d8>)
 800718c:	68db      	ldr	r3, [r3, #12]
 800718e:	f023 0203 	bic.w	r2, r3, #3
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	4949      	ldr	r1, [pc, #292]	@ (80072bc <RCCEx_PLLSAI1_Config+0x1d8>)
 8007198:	4313      	orrs	r3, r2
 800719a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800719c:	7bfb      	ldrb	r3, [r7, #15]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	f040 8086 	bne.w	80072b0 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80071a4:	4b45      	ldr	r3, [pc, #276]	@ (80072bc <RCCEx_PLLSAI1_Config+0x1d8>)
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	4a44      	ldr	r2, [pc, #272]	@ (80072bc <RCCEx_PLLSAI1_Config+0x1d8>)
 80071aa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80071ae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80071b0:	f7fb ffd2 	bl	8003158 <HAL_GetTick>
 80071b4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80071b6:	e009      	b.n	80071cc <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80071b8:	f7fb ffce 	bl	8003158 <HAL_GetTick>
 80071bc:	4602      	mov	r2, r0
 80071be:	68bb      	ldr	r3, [r7, #8]
 80071c0:	1ad3      	subs	r3, r2, r3
 80071c2:	2b02      	cmp	r3, #2
 80071c4:	d902      	bls.n	80071cc <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80071c6:	2303      	movs	r3, #3
 80071c8:	73fb      	strb	r3, [r7, #15]
        break;
 80071ca:	e005      	b.n	80071d8 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80071cc:	4b3b      	ldr	r3, [pc, #236]	@ (80072bc <RCCEx_PLLSAI1_Config+0x1d8>)
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d1ef      	bne.n	80071b8 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80071d8:	7bfb      	ldrb	r3, [r7, #15]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d168      	bne.n	80072b0 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d113      	bne.n	800720c <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80071e4:	4b35      	ldr	r3, [pc, #212]	@ (80072bc <RCCEx_PLLSAI1_Config+0x1d8>)
 80071e6:	691a      	ldr	r2, [r3, #16]
 80071e8:	4b35      	ldr	r3, [pc, #212]	@ (80072c0 <RCCEx_PLLSAI1_Config+0x1dc>)
 80071ea:	4013      	ands	r3, r2
 80071ec:	687a      	ldr	r2, [r7, #4]
 80071ee:	6892      	ldr	r2, [r2, #8]
 80071f0:	0211      	lsls	r1, r2, #8
 80071f2:	687a      	ldr	r2, [r7, #4]
 80071f4:	68d2      	ldr	r2, [r2, #12]
 80071f6:	06d2      	lsls	r2, r2, #27
 80071f8:	4311      	orrs	r1, r2
 80071fa:	687a      	ldr	r2, [r7, #4]
 80071fc:	6852      	ldr	r2, [r2, #4]
 80071fe:	3a01      	subs	r2, #1
 8007200:	0112      	lsls	r2, r2, #4
 8007202:	430a      	orrs	r2, r1
 8007204:	492d      	ldr	r1, [pc, #180]	@ (80072bc <RCCEx_PLLSAI1_Config+0x1d8>)
 8007206:	4313      	orrs	r3, r2
 8007208:	610b      	str	r3, [r1, #16]
 800720a:	e02d      	b.n	8007268 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	2b01      	cmp	r3, #1
 8007210:	d115      	bne.n	800723e <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007212:	4b2a      	ldr	r3, [pc, #168]	@ (80072bc <RCCEx_PLLSAI1_Config+0x1d8>)
 8007214:	691a      	ldr	r2, [r3, #16]
 8007216:	4b2b      	ldr	r3, [pc, #172]	@ (80072c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007218:	4013      	ands	r3, r2
 800721a:	687a      	ldr	r2, [r7, #4]
 800721c:	6892      	ldr	r2, [r2, #8]
 800721e:	0211      	lsls	r1, r2, #8
 8007220:	687a      	ldr	r2, [r7, #4]
 8007222:	6912      	ldr	r2, [r2, #16]
 8007224:	0852      	lsrs	r2, r2, #1
 8007226:	3a01      	subs	r2, #1
 8007228:	0552      	lsls	r2, r2, #21
 800722a:	4311      	orrs	r1, r2
 800722c:	687a      	ldr	r2, [r7, #4]
 800722e:	6852      	ldr	r2, [r2, #4]
 8007230:	3a01      	subs	r2, #1
 8007232:	0112      	lsls	r2, r2, #4
 8007234:	430a      	orrs	r2, r1
 8007236:	4921      	ldr	r1, [pc, #132]	@ (80072bc <RCCEx_PLLSAI1_Config+0x1d8>)
 8007238:	4313      	orrs	r3, r2
 800723a:	610b      	str	r3, [r1, #16]
 800723c:	e014      	b.n	8007268 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800723e:	4b1f      	ldr	r3, [pc, #124]	@ (80072bc <RCCEx_PLLSAI1_Config+0x1d8>)
 8007240:	691a      	ldr	r2, [r3, #16]
 8007242:	4b21      	ldr	r3, [pc, #132]	@ (80072c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007244:	4013      	ands	r3, r2
 8007246:	687a      	ldr	r2, [r7, #4]
 8007248:	6892      	ldr	r2, [r2, #8]
 800724a:	0211      	lsls	r1, r2, #8
 800724c:	687a      	ldr	r2, [r7, #4]
 800724e:	6952      	ldr	r2, [r2, #20]
 8007250:	0852      	lsrs	r2, r2, #1
 8007252:	3a01      	subs	r2, #1
 8007254:	0652      	lsls	r2, r2, #25
 8007256:	4311      	orrs	r1, r2
 8007258:	687a      	ldr	r2, [r7, #4]
 800725a:	6852      	ldr	r2, [r2, #4]
 800725c:	3a01      	subs	r2, #1
 800725e:	0112      	lsls	r2, r2, #4
 8007260:	430a      	orrs	r2, r1
 8007262:	4916      	ldr	r1, [pc, #88]	@ (80072bc <RCCEx_PLLSAI1_Config+0x1d8>)
 8007264:	4313      	orrs	r3, r2
 8007266:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8007268:	4b14      	ldr	r3, [pc, #80]	@ (80072bc <RCCEx_PLLSAI1_Config+0x1d8>)
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	4a13      	ldr	r2, [pc, #76]	@ (80072bc <RCCEx_PLLSAI1_Config+0x1d8>)
 800726e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007272:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007274:	f7fb ff70 	bl	8003158 <HAL_GetTick>
 8007278:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800727a:	e009      	b.n	8007290 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800727c:	f7fb ff6c 	bl	8003158 <HAL_GetTick>
 8007280:	4602      	mov	r2, r0
 8007282:	68bb      	ldr	r3, [r7, #8]
 8007284:	1ad3      	subs	r3, r2, r3
 8007286:	2b02      	cmp	r3, #2
 8007288:	d902      	bls.n	8007290 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800728a:	2303      	movs	r3, #3
 800728c:	73fb      	strb	r3, [r7, #15]
          break;
 800728e:	e005      	b.n	800729c <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007290:	4b0a      	ldr	r3, [pc, #40]	@ (80072bc <RCCEx_PLLSAI1_Config+0x1d8>)
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007298:	2b00      	cmp	r3, #0
 800729a:	d0ef      	beq.n	800727c <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800729c:	7bfb      	ldrb	r3, [r7, #15]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d106      	bne.n	80072b0 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80072a2:	4b06      	ldr	r3, [pc, #24]	@ (80072bc <RCCEx_PLLSAI1_Config+0x1d8>)
 80072a4:	691a      	ldr	r2, [r3, #16]
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	699b      	ldr	r3, [r3, #24]
 80072aa:	4904      	ldr	r1, [pc, #16]	@ (80072bc <RCCEx_PLLSAI1_Config+0x1d8>)
 80072ac:	4313      	orrs	r3, r2
 80072ae:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80072b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80072b2:	4618      	mov	r0, r3
 80072b4:	3710      	adds	r7, #16
 80072b6:	46bd      	mov	sp, r7
 80072b8:	bd80      	pop	{r7, pc}
 80072ba:	bf00      	nop
 80072bc:	40021000 	.word	0x40021000
 80072c0:	07ff800f 	.word	0x07ff800f
 80072c4:	ff9f800f 	.word	0xff9f800f
 80072c8:	f9ff800f 	.word	0xf9ff800f

080072cc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80072cc:	b580      	push	{r7, lr}
 80072ce:	b084      	sub	sp, #16
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	6078      	str	r0, [r7, #4]
 80072d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80072d6:	2300      	movs	r3, #0
 80072d8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80072da:	4b72      	ldr	r3, [pc, #456]	@ (80074a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80072dc:	68db      	ldr	r3, [r3, #12]
 80072de:	f003 0303 	and.w	r3, r3, #3
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d00e      	beq.n	8007304 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80072e6:	4b6f      	ldr	r3, [pc, #444]	@ (80074a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80072e8:	68db      	ldr	r3, [r3, #12]
 80072ea:	f003 0203 	and.w	r2, r3, #3
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	429a      	cmp	r2, r3
 80072f4:	d103      	bne.n	80072fe <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
       ||
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d142      	bne.n	8007384 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80072fe:	2301      	movs	r3, #1
 8007300:	73fb      	strb	r3, [r7, #15]
 8007302:	e03f      	b.n	8007384 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	2b03      	cmp	r3, #3
 800730a:	d018      	beq.n	800733e <RCCEx_PLLSAI2_Config+0x72>
 800730c:	2b03      	cmp	r3, #3
 800730e:	d825      	bhi.n	800735c <RCCEx_PLLSAI2_Config+0x90>
 8007310:	2b01      	cmp	r3, #1
 8007312:	d002      	beq.n	800731a <RCCEx_PLLSAI2_Config+0x4e>
 8007314:	2b02      	cmp	r3, #2
 8007316:	d009      	beq.n	800732c <RCCEx_PLLSAI2_Config+0x60>
 8007318:	e020      	b.n	800735c <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800731a:	4b62      	ldr	r3, [pc, #392]	@ (80074a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f003 0302 	and.w	r3, r3, #2
 8007322:	2b00      	cmp	r3, #0
 8007324:	d11d      	bne.n	8007362 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8007326:	2301      	movs	r3, #1
 8007328:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800732a:	e01a      	b.n	8007362 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800732c:	4b5d      	ldr	r3, [pc, #372]	@ (80074a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007334:	2b00      	cmp	r3, #0
 8007336:	d116      	bne.n	8007366 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8007338:	2301      	movs	r3, #1
 800733a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800733c:	e013      	b.n	8007366 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800733e:	4b59      	ldr	r3, [pc, #356]	@ (80074a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007346:	2b00      	cmp	r3, #0
 8007348:	d10f      	bne.n	800736a <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800734a:	4b56      	ldr	r3, [pc, #344]	@ (80074a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007352:	2b00      	cmp	r3, #0
 8007354:	d109      	bne.n	800736a <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8007356:	2301      	movs	r3, #1
 8007358:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800735a:	e006      	b.n	800736a <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 800735c:	2301      	movs	r3, #1
 800735e:	73fb      	strb	r3, [r7, #15]
      break;
 8007360:	e004      	b.n	800736c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8007362:	bf00      	nop
 8007364:	e002      	b.n	800736c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8007366:	bf00      	nop
 8007368:	e000      	b.n	800736c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800736a:	bf00      	nop
    }

    if(status == HAL_OK)
 800736c:	7bfb      	ldrb	r3, [r7, #15]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d108      	bne.n	8007384 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8007372:	4b4c      	ldr	r3, [pc, #304]	@ (80074a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007374:	68db      	ldr	r3, [r3, #12]
 8007376:	f023 0203 	bic.w	r2, r3, #3
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	4949      	ldr	r1, [pc, #292]	@ (80074a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007380:	4313      	orrs	r3, r2
 8007382:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8007384:	7bfb      	ldrb	r3, [r7, #15]
 8007386:	2b00      	cmp	r3, #0
 8007388:	f040 8086 	bne.w	8007498 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800738c:	4b45      	ldr	r3, [pc, #276]	@ (80074a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	4a44      	ldr	r2, [pc, #272]	@ (80074a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007392:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007396:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007398:	f7fb fede 	bl	8003158 <HAL_GetTick>
 800739c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800739e:	e009      	b.n	80073b4 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80073a0:	f7fb feda 	bl	8003158 <HAL_GetTick>
 80073a4:	4602      	mov	r2, r0
 80073a6:	68bb      	ldr	r3, [r7, #8]
 80073a8:	1ad3      	subs	r3, r2, r3
 80073aa:	2b02      	cmp	r3, #2
 80073ac:	d902      	bls.n	80073b4 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80073ae:	2303      	movs	r3, #3
 80073b0:	73fb      	strb	r3, [r7, #15]
        break;
 80073b2:	e005      	b.n	80073c0 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80073b4:	4b3b      	ldr	r3, [pc, #236]	@ (80074a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d1ef      	bne.n	80073a0 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80073c0:	7bfb      	ldrb	r3, [r7, #15]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d168      	bne.n	8007498 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d113      	bne.n	80073f4 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80073cc:	4b35      	ldr	r3, [pc, #212]	@ (80074a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80073ce:	695a      	ldr	r2, [r3, #20]
 80073d0:	4b35      	ldr	r3, [pc, #212]	@ (80074a8 <RCCEx_PLLSAI2_Config+0x1dc>)
 80073d2:	4013      	ands	r3, r2
 80073d4:	687a      	ldr	r2, [r7, #4]
 80073d6:	6892      	ldr	r2, [r2, #8]
 80073d8:	0211      	lsls	r1, r2, #8
 80073da:	687a      	ldr	r2, [r7, #4]
 80073dc:	68d2      	ldr	r2, [r2, #12]
 80073de:	06d2      	lsls	r2, r2, #27
 80073e0:	4311      	orrs	r1, r2
 80073e2:	687a      	ldr	r2, [r7, #4]
 80073e4:	6852      	ldr	r2, [r2, #4]
 80073e6:	3a01      	subs	r2, #1
 80073e8:	0112      	lsls	r2, r2, #4
 80073ea:	430a      	orrs	r2, r1
 80073ec:	492d      	ldr	r1, [pc, #180]	@ (80074a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80073ee:	4313      	orrs	r3, r2
 80073f0:	614b      	str	r3, [r1, #20]
 80073f2:	e02d      	b.n	8007450 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80073f4:	683b      	ldr	r3, [r7, #0]
 80073f6:	2b01      	cmp	r3, #1
 80073f8:	d115      	bne.n	8007426 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80073fa:	4b2a      	ldr	r3, [pc, #168]	@ (80074a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80073fc:	695a      	ldr	r2, [r3, #20]
 80073fe:	4b2b      	ldr	r3, [pc, #172]	@ (80074ac <RCCEx_PLLSAI2_Config+0x1e0>)
 8007400:	4013      	ands	r3, r2
 8007402:	687a      	ldr	r2, [r7, #4]
 8007404:	6892      	ldr	r2, [r2, #8]
 8007406:	0211      	lsls	r1, r2, #8
 8007408:	687a      	ldr	r2, [r7, #4]
 800740a:	6912      	ldr	r2, [r2, #16]
 800740c:	0852      	lsrs	r2, r2, #1
 800740e:	3a01      	subs	r2, #1
 8007410:	0552      	lsls	r2, r2, #21
 8007412:	4311      	orrs	r1, r2
 8007414:	687a      	ldr	r2, [r7, #4]
 8007416:	6852      	ldr	r2, [r2, #4]
 8007418:	3a01      	subs	r2, #1
 800741a:	0112      	lsls	r2, r2, #4
 800741c:	430a      	orrs	r2, r1
 800741e:	4921      	ldr	r1, [pc, #132]	@ (80074a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007420:	4313      	orrs	r3, r2
 8007422:	614b      	str	r3, [r1, #20]
 8007424:	e014      	b.n	8007450 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007426:	4b1f      	ldr	r3, [pc, #124]	@ (80074a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007428:	695a      	ldr	r2, [r3, #20]
 800742a:	4b21      	ldr	r3, [pc, #132]	@ (80074b0 <RCCEx_PLLSAI2_Config+0x1e4>)
 800742c:	4013      	ands	r3, r2
 800742e:	687a      	ldr	r2, [r7, #4]
 8007430:	6892      	ldr	r2, [r2, #8]
 8007432:	0211      	lsls	r1, r2, #8
 8007434:	687a      	ldr	r2, [r7, #4]
 8007436:	6952      	ldr	r2, [r2, #20]
 8007438:	0852      	lsrs	r2, r2, #1
 800743a:	3a01      	subs	r2, #1
 800743c:	0652      	lsls	r2, r2, #25
 800743e:	4311      	orrs	r1, r2
 8007440:	687a      	ldr	r2, [r7, #4]
 8007442:	6852      	ldr	r2, [r2, #4]
 8007444:	3a01      	subs	r2, #1
 8007446:	0112      	lsls	r2, r2, #4
 8007448:	430a      	orrs	r2, r1
 800744a:	4916      	ldr	r1, [pc, #88]	@ (80074a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800744c:	4313      	orrs	r3, r2
 800744e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007450:	4b14      	ldr	r3, [pc, #80]	@ (80074a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	4a13      	ldr	r2, [pc, #76]	@ (80074a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007456:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800745a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800745c:	f7fb fe7c 	bl	8003158 <HAL_GetTick>
 8007460:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007462:	e009      	b.n	8007478 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007464:	f7fb fe78 	bl	8003158 <HAL_GetTick>
 8007468:	4602      	mov	r2, r0
 800746a:	68bb      	ldr	r3, [r7, #8]
 800746c:	1ad3      	subs	r3, r2, r3
 800746e:	2b02      	cmp	r3, #2
 8007470:	d902      	bls.n	8007478 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8007472:	2303      	movs	r3, #3
 8007474:	73fb      	strb	r3, [r7, #15]
          break;
 8007476:	e005      	b.n	8007484 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007478:	4b0a      	ldr	r3, [pc, #40]	@ (80074a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007480:	2b00      	cmp	r3, #0
 8007482:	d0ef      	beq.n	8007464 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8007484:	7bfb      	ldrb	r3, [r7, #15]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d106      	bne.n	8007498 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800748a:	4b06      	ldr	r3, [pc, #24]	@ (80074a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800748c:	695a      	ldr	r2, [r3, #20]
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	699b      	ldr	r3, [r3, #24]
 8007492:	4904      	ldr	r1, [pc, #16]	@ (80074a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007494:	4313      	orrs	r3, r2
 8007496:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8007498:	7bfb      	ldrb	r3, [r7, #15]
}
 800749a:	4618      	mov	r0, r3
 800749c:	3710      	adds	r7, #16
 800749e:	46bd      	mov	sp, r7
 80074a0:	bd80      	pop	{r7, pc}
 80074a2:	bf00      	nop
 80074a4:	40021000 	.word	0x40021000
 80074a8:	07ff800f 	.word	0x07ff800f
 80074ac:	ff9f800f 	.word	0xff9f800f
 80074b0:	f9ff800f 	.word	0xf9ff800f

080074b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80074b4:	b580      	push	{r7, lr}
 80074b6:	b084      	sub	sp, #16
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d101      	bne.n	80074c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80074c2:	2301      	movs	r3, #1
 80074c4:	e095      	b.n	80075f2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d108      	bne.n	80074e0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	685b      	ldr	r3, [r3, #4]
 80074d2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80074d6:	d009      	beq.n	80074ec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2200      	movs	r2, #0
 80074dc:	61da      	str	r2, [r3, #28]
 80074de:	e005      	b.n	80074ec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2200      	movs	r2, #0
 80074e4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	2200      	movs	r2, #0
 80074ea:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	2200      	movs	r2, #0
 80074f0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80074f8:	b2db      	uxtb	r3, r3
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d106      	bne.n	800750c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	2200      	movs	r2, #0
 8007502:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007506:	6878      	ldr	r0, [r7, #4]
 8007508:	f7fa fee6 	bl	80022d8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	2202      	movs	r2, #2
 8007510:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	681a      	ldr	r2, [r3, #0]
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007522:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	68db      	ldr	r3, [r3, #12]
 8007528:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800752c:	d902      	bls.n	8007534 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800752e:	2300      	movs	r3, #0
 8007530:	60fb      	str	r3, [r7, #12]
 8007532:	e002      	b.n	800753a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007534:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007538:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	68db      	ldr	r3, [r3, #12]
 800753e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8007542:	d007      	beq.n	8007554 <HAL_SPI_Init+0xa0>
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	68db      	ldr	r3, [r3, #12]
 8007548:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800754c:	d002      	beq.n	8007554 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	2200      	movs	r2, #0
 8007552:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	685b      	ldr	r3, [r3, #4]
 8007558:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	689b      	ldr	r3, [r3, #8]
 8007560:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007564:	431a      	orrs	r2, r3
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	691b      	ldr	r3, [r3, #16]
 800756a:	f003 0302 	and.w	r3, r3, #2
 800756e:	431a      	orrs	r2, r3
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	695b      	ldr	r3, [r3, #20]
 8007574:	f003 0301 	and.w	r3, r3, #1
 8007578:	431a      	orrs	r2, r3
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	699b      	ldr	r3, [r3, #24]
 800757e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007582:	431a      	orrs	r2, r3
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	69db      	ldr	r3, [r3, #28]
 8007588:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800758c:	431a      	orrs	r2, r3
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6a1b      	ldr	r3, [r3, #32]
 8007592:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007596:	ea42 0103 	orr.w	r1, r2, r3
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800759e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	430a      	orrs	r2, r1
 80075a8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	699b      	ldr	r3, [r3, #24]
 80075ae:	0c1b      	lsrs	r3, r3, #16
 80075b0:	f003 0204 	and.w	r2, r3, #4
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075b8:	f003 0310 	and.w	r3, r3, #16
 80075bc:	431a      	orrs	r2, r3
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80075c2:	f003 0308 	and.w	r3, r3, #8
 80075c6:	431a      	orrs	r2, r3
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	68db      	ldr	r3, [r3, #12]
 80075cc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80075d0:	ea42 0103 	orr.w	r1, r2, r3
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	430a      	orrs	r2, r1
 80075e0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	2200      	movs	r2, #0
 80075e6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	2201      	movs	r2, #1
 80075ec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80075f0:	2300      	movs	r3, #0
}
 80075f2:	4618      	mov	r0, r3
 80075f4:	3710      	adds	r7, #16
 80075f6:	46bd      	mov	sp, r7
 80075f8:	bd80      	pop	{r7, pc}

080075fa <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80075fa:	b580      	push	{r7, lr}
 80075fc:	b088      	sub	sp, #32
 80075fe:	af00      	add	r7, sp, #0
 8007600:	60f8      	str	r0, [r7, #12]
 8007602:	60b9      	str	r1, [r7, #8]
 8007604:	603b      	str	r3, [r7, #0]
 8007606:	4613      	mov	r3, r2
 8007608:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800760a:	f7fb fda5 	bl	8003158 <HAL_GetTick>
 800760e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8007610:	88fb      	ldrh	r3, [r7, #6]
 8007612:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800761a:	b2db      	uxtb	r3, r3
 800761c:	2b01      	cmp	r3, #1
 800761e:	d001      	beq.n	8007624 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8007620:	2302      	movs	r3, #2
 8007622:	e15c      	b.n	80078de <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8007624:	68bb      	ldr	r3, [r7, #8]
 8007626:	2b00      	cmp	r3, #0
 8007628:	d002      	beq.n	8007630 <HAL_SPI_Transmit+0x36>
 800762a:	88fb      	ldrh	r3, [r7, #6]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d101      	bne.n	8007634 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8007630:	2301      	movs	r3, #1
 8007632:	e154      	b.n	80078de <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800763a:	2b01      	cmp	r3, #1
 800763c:	d101      	bne.n	8007642 <HAL_SPI_Transmit+0x48>
 800763e:	2302      	movs	r3, #2
 8007640:	e14d      	b.n	80078de <HAL_SPI_Transmit+0x2e4>
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	2201      	movs	r2, #1
 8007646:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	2203      	movs	r2, #3
 800764e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	2200      	movs	r2, #0
 8007656:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	68ba      	ldr	r2, [r7, #8]
 800765c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	88fa      	ldrh	r2, [r7, #6]
 8007662:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	88fa      	ldrh	r2, [r7, #6]
 8007668:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	2200      	movs	r2, #0
 800766e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	2200      	movs	r2, #0
 8007674:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	2200      	movs	r2, #0
 800767c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	2200      	movs	r2, #0
 8007684:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	2200      	movs	r2, #0
 800768a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	689b      	ldr	r3, [r3, #8]
 8007690:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007694:	d10f      	bne.n	80076b6 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	681a      	ldr	r2, [r3, #0]
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80076a4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	681a      	ldr	r2, [r3, #0]
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80076b4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076c0:	2b40      	cmp	r3, #64	@ 0x40
 80076c2:	d007      	beq.n	80076d4 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	681a      	ldr	r2, [r3, #0]
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80076d2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	68db      	ldr	r3, [r3, #12]
 80076d8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80076dc:	d952      	bls.n	8007784 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	685b      	ldr	r3, [r3, #4]
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d002      	beq.n	80076ec <HAL_SPI_Transmit+0xf2>
 80076e6:	8b7b      	ldrh	r3, [r7, #26]
 80076e8:	2b01      	cmp	r3, #1
 80076ea:	d145      	bne.n	8007778 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076f0:	881a      	ldrh	r2, [r3, #0]
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076fc:	1c9a      	adds	r2, r3, #2
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007706:	b29b      	uxth	r3, r3
 8007708:	3b01      	subs	r3, #1
 800770a:	b29a      	uxth	r2, r3
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007710:	e032      	b.n	8007778 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	689b      	ldr	r3, [r3, #8]
 8007718:	f003 0302 	and.w	r3, r3, #2
 800771c:	2b02      	cmp	r3, #2
 800771e:	d112      	bne.n	8007746 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007724:	881a      	ldrh	r2, [r3, #0]
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007730:	1c9a      	adds	r2, r3, #2
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800773a:	b29b      	uxth	r3, r3
 800773c:	3b01      	subs	r3, #1
 800773e:	b29a      	uxth	r2, r3
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007744:	e018      	b.n	8007778 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007746:	f7fb fd07 	bl	8003158 <HAL_GetTick>
 800774a:	4602      	mov	r2, r0
 800774c:	69fb      	ldr	r3, [r7, #28]
 800774e:	1ad3      	subs	r3, r2, r3
 8007750:	683a      	ldr	r2, [r7, #0]
 8007752:	429a      	cmp	r2, r3
 8007754:	d803      	bhi.n	800775e <HAL_SPI_Transmit+0x164>
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	f1b3 3fff 	cmp.w	r3, #4294967295
 800775c:	d102      	bne.n	8007764 <HAL_SPI_Transmit+0x16a>
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	2b00      	cmp	r3, #0
 8007762:	d109      	bne.n	8007778 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	2201      	movs	r2, #1
 8007768:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	2200      	movs	r2, #0
 8007770:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8007774:	2303      	movs	r3, #3
 8007776:	e0b2      	b.n	80078de <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800777c:	b29b      	uxth	r3, r3
 800777e:	2b00      	cmp	r3, #0
 8007780:	d1c7      	bne.n	8007712 <HAL_SPI_Transmit+0x118>
 8007782:	e083      	b.n	800788c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	685b      	ldr	r3, [r3, #4]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d002      	beq.n	8007792 <HAL_SPI_Transmit+0x198>
 800778c:	8b7b      	ldrh	r3, [r7, #26]
 800778e:	2b01      	cmp	r3, #1
 8007790:	d177      	bne.n	8007882 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007796:	b29b      	uxth	r3, r3
 8007798:	2b01      	cmp	r3, #1
 800779a:	d912      	bls.n	80077c2 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077a0:	881a      	ldrh	r2, [r3, #0]
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077ac:	1c9a      	adds	r2, r3, #2
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80077b6:	b29b      	uxth	r3, r3
 80077b8:	3b02      	subs	r3, #2
 80077ba:	b29a      	uxth	r2, r3
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80077c0:	e05f      	b.n	8007882 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	330c      	adds	r3, #12
 80077cc:	7812      	ldrb	r2, [r2, #0]
 80077ce:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077d4:	1c5a      	adds	r2, r3, #1
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80077de:	b29b      	uxth	r3, r3
 80077e0:	3b01      	subs	r3, #1
 80077e2:	b29a      	uxth	r2, r3
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80077e8:	e04b      	b.n	8007882 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	689b      	ldr	r3, [r3, #8]
 80077f0:	f003 0302 	and.w	r3, r3, #2
 80077f4:	2b02      	cmp	r3, #2
 80077f6:	d12b      	bne.n	8007850 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80077fc:	b29b      	uxth	r3, r3
 80077fe:	2b01      	cmp	r3, #1
 8007800:	d912      	bls.n	8007828 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007806:	881a      	ldrh	r2, [r3, #0]
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007812:	1c9a      	adds	r2, r3, #2
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800781c:	b29b      	uxth	r3, r3
 800781e:	3b02      	subs	r3, #2
 8007820:	b29a      	uxth	r2, r3
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007826:	e02c      	b.n	8007882 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	330c      	adds	r3, #12
 8007832:	7812      	ldrb	r2, [r2, #0]
 8007834:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800783a:	1c5a      	adds	r2, r3, #1
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007844:	b29b      	uxth	r3, r3
 8007846:	3b01      	subs	r3, #1
 8007848:	b29a      	uxth	r2, r3
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800784e:	e018      	b.n	8007882 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007850:	f7fb fc82 	bl	8003158 <HAL_GetTick>
 8007854:	4602      	mov	r2, r0
 8007856:	69fb      	ldr	r3, [r7, #28]
 8007858:	1ad3      	subs	r3, r2, r3
 800785a:	683a      	ldr	r2, [r7, #0]
 800785c:	429a      	cmp	r2, r3
 800785e:	d803      	bhi.n	8007868 <HAL_SPI_Transmit+0x26e>
 8007860:	683b      	ldr	r3, [r7, #0]
 8007862:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007866:	d102      	bne.n	800786e <HAL_SPI_Transmit+0x274>
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	2b00      	cmp	r3, #0
 800786c:	d109      	bne.n	8007882 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	2201      	movs	r2, #1
 8007872:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	2200      	movs	r2, #0
 800787a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800787e:	2303      	movs	r3, #3
 8007880:	e02d      	b.n	80078de <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007886:	b29b      	uxth	r3, r3
 8007888:	2b00      	cmp	r3, #0
 800788a:	d1ae      	bne.n	80077ea <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800788c:	69fa      	ldr	r2, [r7, #28]
 800788e:	6839      	ldr	r1, [r7, #0]
 8007890:	68f8      	ldr	r0, [r7, #12]
 8007892:	f000 fcf5 	bl	8008280 <SPI_EndRxTxTransaction>
 8007896:	4603      	mov	r3, r0
 8007898:	2b00      	cmp	r3, #0
 800789a:	d002      	beq.n	80078a2 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	2220      	movs	r2, #32
 80078a0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	689b      	ldr	r3, [r3, #8]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d10a      	bne.n	80078c0 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80078aa:	2300      	movs	r3, #0
 80078ac:	617b      	str	r3, [r7, #20]
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	68db      	ldr	r3, [r3, #12]
 80078b4:	617b      	str	r3, [r7, #20]
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	689b      	ldr	r3, [r3, #8]
 80078bc:	617b      	str	r3, [r7, #20]
 80078be:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	2201      	movs	r2, #1
 80078c4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	2200      	movs	r2, #0
 80078cc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d001      	beq.n	80078dc <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80078d8:	2301      	movs	r3, #1
 80078da:	e000      	b.n	80078de <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80078dc:	2300      	movs	r3, #0
  }
}
 80078de:	4618      	mov	r0, r3
 80078e0:	3720      	adds	r7, #32
 80078e2:	46bd      	mov	sp, r7
 80078e4:	bd80      	pop	{r7, pc}

080078e6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80078e6:	b580      	push	{r7, lr}
 80078e8:	b088      	sub	sp, #32
 80078ea:	af02      	add	r7, sp, #8
 80078ec:	60f8      	str	r0, [r7, #12]
 80078ee:	60b9      	str	r1, [r7, #8]
 80078f0:	603b      	str	r3, [r7, #0]
 80078f2:	4613      	mov	r3, r2
 80078f4:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80078fc:	b2db      	uxtb	r3, r3
 80078fe:	2b01      	cmp	r3, #1
 8007900:	d001      	beq.n	8007906 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8007902:	2302      	movs	r3, #2
 8007904:	e123      	b.n	8007b4e <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	685b      	ldr	r3, [r3, #4]
 800790a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800790e:	d112      	bne.n	8007936 <HAL_SPI_Receive+0x50>
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	689b      	ldr	r3, [r3, #8]
 8007914:	2b00      	cmp	r3, #0
 8007916:	d10e      	bne.n	8007936 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	2204      	movs	r2, #4
 800791c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007920:	88fa      	ldrh	r2, [r7, #6]
 8007922:	683b      	ldr	r3, [r7, #0]
 8007924:	9300      	str	r3, [sp, #0]
 8007926:	4613      	mov	r3, r2
 8007928:	68ba      	ldr	r2, [r7, #8]
 800792a:	68b9      	ldr	r1, [r7, #8]
 800792c:	68f8      	ldr	r0, [r7, #12]
 800792e:	f000 f912 	bl	8007b56 <HAL_SPI_TransmitReceive>
 8007932:	4603      	mov	r3, r0
 8007934:	e10b      	b.n	8007b4e <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007936:	f7fb fc0f 	bl	8003158 <HAL_GetTick>
 800793a:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800793c:	68bb      	ldr	r3, [r7, #8]
 800793e:	2b00      	cmp	r3, #0
 8007940:	d002      	beq.n	8007948 <HAL_SPI_Receive+0x62>
 8007942:	88fb      	ldrh	r3, [r7, #6]
 8007944:	2b00      	cmp	r3, #0
 8007946:	d101      	bne.n	800794c <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8007948:	2301      	movs	r3, #1
 800794a:	e100      	b.n	8007b4e <HAL_SPI_Receive+0x268>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007952:	2b01      	cmp	r3, #1
 8007954:	d101      	bne.n	800795a <HAL_SPI_Receive+0x74>
 8007956:	2302      	movs	r3, #2
 8007958:	e0f9      	b.n	8007b4e <HAL_SPI_Receive+0x268>
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	2201      	movs	r2, #1
 800795e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	2204      	movs	r2, #4
 8007966:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	2200      	movs	r2, #0
 800796e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	68ba      	ldr	r2, [r7, #8]
 8007974:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	88fa      	ldrh	r2, [r7, #6]
 800797a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	88fa      	ldrh	r2, [r7, #6]
 8007982:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	2200      	movs	r2, #0
 800798a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	2200      	movs	r2, #0
 8007990:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	2200      	movs	r2, #0
 8007996:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	2200      	movs	r2, #0
 800799c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	2200      	movs	r2, #0
 80079a2:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	68db      	ldr	r3, [r3, #12]
 80079a8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80079ac:	d908      	bls.n	80079c0 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	685a      	ldr	r2, [r3, #4]
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80079bc:	605a      	str	r2, [r3, #4]
 80079be:	e007      	b.n	80079d0 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	685a      	ldr	r2, [r3, #4]
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80079ce:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	689b      	ldr	r3, [r3, #8]
 80079d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80079d8:	d10f      	bne.n	80079fa <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	681a      	ldr	r2, [r3, #0]
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80079e8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	681a      	ldr	r2, [r3, #0]
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80079f8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a04:	2b40      	cmp	r3, #64	@ 0x40
 8007a06:	d007      	beq.n	8007a18 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	681a      	ldr	r2, [r3, #0]
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007a16:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	68db      	ldr	r3, [r3, #12]
 8007a1c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007a20:	d875      	bhi.n	8007b0e <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007a22:	e037      	b.n	8007a94 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	689b      	ldr	r3, [r3, #8]
 8007a2a:	f003 0301 	and.w	r3, r3, #1
 8007a2e:	2b01      	cmp	r3, #1
 8007a30:	d117      	bne.n	8007a62 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	f103 020c 	add.w	r2, r3, #12
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a3e:	7812      	ldrb	r2, [r2, #0]
 8007a40:	b2d2      	uxtb	r2, r2
 8007a42:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a48:	1c5a      	adds	r2, r3, #1
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007a54:	b29b      	uxth	r3, r3
 8007a56:	3b01      	subs	r3, #1
 8007a58:	b29a      	uxth	r2, r3
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8007a60:	e018      	b.n	8007a94 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007a62:	f7fb fb79 	bl	8003158 <HAL_GetTick>
 8007a66:	4602      	mov	r2, r0
 8007a68:	697b      	ldr	r3, [r7, #20]
 8007a6a:	1ad3      	subs	r3, r2, r3
 8007a6c:	683a      	ldr	r2, [r7, #0]
 8007a6e:	429a      	cmp	r2, r3
 8007a70:	d803      	bhi.n	8007a7a <HAL_SPI_Receive+0x194>
 8007a72:	683b      	ldr	r3, [r7, #0]
 8007a74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a78:	d102      	bne.n	8007a80 <HAL_SPI_Receive+0x19a>
 8007a7a:	683b      	ldr	r3, [r7, #0]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d109      	bne.n	8007a94 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	2201      	movs	r2, #1
 8007a84:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8007a90:	2303      	movs	r3, #3
 8007a92:	e05c      	b.n	8007b4e <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007a9a:	b29b      	uxth	r3, r3
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d1c1      	bne.n	8007a24 <HAL_SPI_Receive+0x13e>
 8007aa0:	e03b      	b.n	8007b1a <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	689b      	ldr	r3, [r3, #8]
 8007aa8:	f003 0301 	and.w	r3, r3, #1
 8007aac:	2b01      	cmp	r3, #1
 8007aae:	d115      	bne.n	8007adc <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	68da      	ldr	r2, [r3, #12]
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007aba:	b292      	uxth	r2, r2
 8007abc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ac2:	1c9a      	adds	r2, r3, #2
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007ace:	b29b      	uxth	r3, r3
 8007ad0:	3b01      	subs	r3, #1
 8007ad2:	b29a      	uxth	r2, r3
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8007ada:	e018      	b.n	8007b0e <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007adc:	f7fb fb3c 	bl	8003158 <HAL_GetTick>
 8007ae0:	4602      	mov	r2, r0
 8007ae2:	697b      	ldr	r3, [r7, #20]
 8007ae4:	1ad3      	subs	r3, r2, r3
 8007ae6:	683a      	ldr	r2, [r7, #0]
 8007ae8:	429a      	cmp	r2, r3
 8007aea:	d803      	bhi.n	8007af4 <HAL_SPI_Receive+0x20e>
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007af2:	d102      	bne.n	8007afa <HAL_SPI_Receive+0x214>
 8007af4:	683b      	ldr	r3, [r7, #0]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d109      	bne.n	8007b0e <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	2201      	movs	r2, #1
 8007afe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	2200      	movs	r2, #0
 8007b06:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8007b0a:	2303      	movs	r3, #3
 8007b0c:	e01f      	b.n	8007b4e <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007b14:	b29b      	uxth	r3, r3
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d1c3      	bne.n	8007aa2 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007b1a:	697a      	ldr	r2, [r7, #20]
 8007b1c:	6839      	ldr	r1, [r7, #0]
 8007b1e:	68f8      	ldr	r0, [r7, #12]
 8007b20:	f000 fb56 	bl	80081d0 <SPI_EndRxTransaction>
 8007b24:	4603      	mov	r3, r0
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d002      	beq.n	8007b30 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	2220      	movs	r2, #32
 8007b2e:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	2201      	movs	r2, #1
 8007b34:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d001      	beq.n	8007b4c <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8007b48:	2301      	movs	r3, #1
 8007b4a:	e000      	b.n	8007b4e <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8007b4c:	2300      	movs	r3, #0
  }
}
 8007b4e:	4618      	mov	r0, r3
 8007b50:	3718      	adds	r7, #24
 8007b52:	46bd      	mov	sp, r7
 8007b54:	bd80      	pop	{r7, pc}

08007b56 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007b56:	b580      	push	{r7, lr}
 8007b58:	b08a      	sub	sp, #40	@ 0x28
 8007b5a:	af00      	add	r7, sp, #0
 8007b5c:	60f8      	str	r0, [r7, #12]
 8007b5e:	60b9      	str	r1, [r7, #8]
 8007b60:	607a      	str	r2, [r7, #4]
 8007b62:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007b64:	2301      	movs	r3, #1
 8007b66:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007b68:	f7fb faf6 	bl	8003158 <HAL_GetTick>
 8007b6c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007b74:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	685b      	ldr	r3, [r3, #4]
 8007b7a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007b7c:	887b      	ldrh	r3, [r7, #2]
 8007b7e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8007b80:	887b      	ldrh	r3, [r7, #2]
 8007b82:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007b84:	7ffb      	ldrb	r3, [r7, #31]
 8007b86:	2b01      	cmp	r3, #1
 8007b88:	d00c      	beq.n	8007ba4 <HAL_SPI_TransmitReceive+0x4e>
 8007b8a:	69bb      	ldr	r3, [r7, #24]
 8007b8c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007b90:	d106      	bne.n	8007ba0 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	689b      	ldr	r3, [r3, #8]
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d102      	bne.n	8007ba0 <HAL_SPI_TransmitReceive+0x4a>
 8007b9a:	7ffb      	ldrb	r3, [r7, #31]
 8007b9c:	2b04      	cmp	r3, #4
 8007b9e:	d001      	beq.n	8007ba4 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8007ba0:	2302      	movs	r3, #2
 8007ba2:	e1f3      	b.n	8007f8c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007ba4:	68bb      	ldr	r3, [r7, #8]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d005      	beq.n	8007bb6 <HAL_SPI_TransmitReceive+0x60>
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d002      	beq.n	8007bb6 <HAL_SPI_TransmitReceive+0x60>
 8007bb0:	887b      	ldrh	r3, [r7, #2]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d101      	bne.n	8007bba <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8007bb6:	2301      	movs	r3, #1
 8007bb8:	e1e8      	b.n	8007f8c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007bc0:	2b01      	cmp	r3, #1
 8007bc2:	d101      	bne.n	8007bc8 <HAL_SPI_TransmitReceive+0x72>
 8007bc4:	2302      	movs	r3, #2
 8007bc6:	e1e1      	b.n	8007f8c <HAL_SPI_TransmitReceive+0x436>
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	2201      	movs	r2, #1
 8007bcc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007bd6:	b2db      	uxtb	r3, r3
 8007bd8:	2b04      	cmp	r3, #4
 8007bda:	d003      	beq.n	8007be4 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	2205      	movs	r2, #5
 8007be0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	2200      	movs	r2, #0
 8007be8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	687a      	ldr	r2, [r7, #4]
 8007bee:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	887a      	ldrh	r2, [r7, #2]
 8007bf4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	887a      	ldrh	r2, [r7, #2]
 8007bfc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	68ba      	ldr	r2, [r7, #8]
 8007c04:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	887a      	ldrh	r2, [r7, #2]
 8007c0a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	887a      	ldrh	r2, [r7, #2]
 8007c10:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	2200      	movs	r2, #0
 8007c16:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	68db      	ldr	r3, [r3, #12]
 8007c22:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007c26:	d802      	bhi.n	8007c2e <HAL_SPI_TransmitReceive+0xd8>
 8007c28:	8abb      	ldrh	r3, [r7, #20]
 8007c2a:	2b01      	cmp	r3, #1
 8007c2c:	d908      	bls.n	8007c40 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	685a      	ldr	r2, [r3, #4]
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007c3c:	605a      	str	r2, [r3, #4]
 8007c3e:	e007      	b.n	8007c50 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	685a      	ldr	r2, [r3, #4]
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007c4e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c5a:	2b40      	cmp	r3, #64	@ 0x40
 8007c5c:	d007      	beq.n	8007c6e <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	681a      	ldr	r2, [r3, #0]
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007c6c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	68db      	ldr	r3, [r3, #12]
 8007c72:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007c76:	f240 8083 	bls.w	8007d80 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	685b      	ldr	r3, [r3, #4]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d002      	beq.n	8007c88 <HAL_SPI_TransmitReceive+0x132>
 8007c82:	8afb      	ldrh	r3, [r7, #22]
 8007c84:	2b01      	cmp	r3, #1
 8007c86:	d16f      	bne.n	8007d68 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c8c:	881a      	ldrh	r2, [r3, #0]
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c98:	1c9a      	adds	r2, r3, #2
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ca2:	b29b      	uxth	r3, r3
 8007ca4:	3b01      	subs	r3, #1
 8007ca6:	b29a      	uxth	r2, r3
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007cac:	e05c      	b.n	8007d68 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	689b      	ldr	r3, [r3, #8]
 8007cb4:	f003 0302 	and.w	r3, r3, #2
 8007cb8:	2b02      	cmp	r3, #2
 8007cba:	d11b      	bne.n	8007cf4 <HAL_SPI_TransmitReceive+0x19e>
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007cc0:	b29b      	uxth	r3, r3
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d016      	beq.n	8007cf4 <HAL_SPI_TransmitReceive+0x19e>
 8007cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cc8:	2b01      	cmp	r3, #1
 8007cca:	d113      	bne.n	8007cf4 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cd0:	881a      	ldrh	r2, [r3, #0]
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cdc:	1c9a      	adds	r2, r3, #2
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ce6:	b29b      	uxth	r3, r3
 8007ce8:	3b01      	subs	r3, #1
 8007cea:	b29a      	uxth	r2, r3
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	689b      	ldr	r3, [r3, #8]
 8007cfa:	f003 0301 	and.w	r3, r3, #1
 8007cfe:	2b01      	cmp	r3, #1
 8007d00:	d11c      	bne.n	8007d3c <HAL_SPI_TransmitReceive+0x1e6>
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007d08:	b29b      	uxth	r3, r3
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d016      	beq.n	8007d3c <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	68da      	ldr	r2, [r3, #12]
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d18:	b292      	uxth	r2, r2
 8007d1a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d20:	1c9a      	adds	r2, r3, #2
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007d2c:	b29b      	uxth	r3, r3
 8007d2e:	3b01      	subs	r3, #1
 8007d30:	b29a      	uxth	r2, r3
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007d38:	2301      	movs	r3, #1
 8007d3a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007d3c:	f7fb fa0c 	bl	8003158 <HAL_GetTick>
 8007d40:	4602      	mov	r2, r0
 8007d42:	6a3b      	ldr	r3, [r7, #32]
 8007d44:	1ad3      	subs	r3, r2, r3
 8007d46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d48:	429a      	cmp	r2, r3
 8007d4a:	d80d      	bhi.n	8007d68 <HAL_SPI_TransmitReceive+0x212>
 8007d4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d52:	d009      	beq.n	8007d68 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	2201      	movs	r2, #1
 8007d58:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	2200      	movs	r2, #0
 8007d60:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8007d64:	2303      	movs	r3, #3
 8007d66:	e111      	b.n	8007f8c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d6c:	b29b      	uxth	r3, r3
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d19d      	bne.n	8007cae <HAL_SPI_TransmitReceive+0x158>
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007d78:	b29b      	uxth	r3, r3
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d197      	bne.n	8007cae <HAL_SPI_TransmitReceive+0x158>
 8007d7e:	e0e5      	b.n	8007f4c <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	685b      	ldr	r3, [r3, #4]
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d003      	beq.n	8007d90 <HAL_SPI_TransmitReceive+0x23a>
 8007d88:	8afb      	ldrh	r3, [r7, #22]
 8007d8a:	2b01      	cmp	r3, #1
 8007d8c:	f040 80d1 	bne.w	8007f32 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d94:	b29b      	uxth	r3, r3
 8007d96:	2b01      	cmp	r3, #1
 8007d98:	d912      	bls.n	8007dc0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d9e:	881a      	ldrh	r2, [r3, #0]
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007daa:	1c9a      	adds	r2, r3, #2
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007db4:	b29b      	uxth	r3, r3
 8007db6:	3b02      	subs	r3, #2
 8007db8:	b29a      	uxth	r2, r3
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007dbe:	e0b8      	b.n	8007f32 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	330c      	adds	r3, #12
 8007dca:	7812      	ldrb	r2, [r2, #0]
 8007dcc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dd2:	1c5a      	adds	r2, r3, #1
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ddc:	b29b      	uxth	r3, r3
 8007dde:	3b01      	subs	r3, #1
 8007de0:	b29a      	uxth	r2, r3
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007de6:	e0a4      	b.n	8007f32 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	689b      	ldr	r3, [r3, #8]
 8007dee:	f003 0302 	and.w	r3, r3, #2
 8007df2:	2b02      	cmp	r3, #2
 8007df4:	d134      	bne.n	8007e60 <HAL_SPI_TransmitReceive+0x30a>
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007dfa:	b29b      	uxth	r3, r3
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d02f      	beq.n	8007e60 <HAL_SPI_TransmitReceive+0x30a>
 8007e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e02:	2b01      	cmp	r3, #1
 8007e04:	d12c      	bne.n	8007e60 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e0a:	b29b      	uxth	r3, r3
 8007e0c:	2b01      	cmp	r3, #1
 8007e0e:	d912      	bls.n	8007e36 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e14:	881a      	ldrh	r2, [r3, #0]
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e20:	1c9a      	adds	r2, r3, #2
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e2a:	b29b      	uxth	r3, r3
 8007e2c:	3b02      	subs	r3, #2
 8007e2e:	b29a      	uxth	r2, r3
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007e34:	e012      	b.n	8007e5c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	330c      	adds	r3, #12
 8007e40:	7812      	ldrb	r2, [r2, #0]
 8007e42:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e48:	1c5a      	adds	r2, r3, #1
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e52:	b29b      	uxth	r3, r3
 8007e54:	3b01      	subs	r3, #1
 8007e56:	b29a      	uxth	r2, r3
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007e5c:	2300      	movs	r3, #0
 8007e5e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	689b      	ldr	r3, [r3, #8]
 8007e66:	f003 0301 	and.w	r3, r3, #1
 8007e6a:	2b01      	cmp	r3, #1
 8007e6c:	d148      	bne.n	8007f00 <HAL_SPI_TransmitReceive+0x3aa>
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007e74:	b29b      	uxth	r3, r3
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d042      	beq.n	8007f00 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007e80:	b29b      	uxth	r3, r3
 8007e82:	2b01      	cmp	r3, #1
 8007e84:	d923      	bls.n	8007ece <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	68da      	ldr	r2, [r3, #12]
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e90:	b292      	uxth	r2, r2
 8007e92:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e98:	1c9a      	adds	r2, r3, #2
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007ea4:	b29b      	uxth	r3, r3
 8007ea6:	3b02      	subs	r3, #2
 8007ea8:	b29a      	uxth	r2, r3
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007eb6:	b29b      	uxth	r3, r3
 8007eb8:	2b01      	cmp	r3, #1
 8007eba:	d81f      	bhi.n	8007efc <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	685a      	ldr	r2, [r3, #4]
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007eca:	605a      	str	r2, [r3, #4]
 8007ecc:	e016      	b.n	8007efc <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	f103 020c 	add.w	r2, r3, #12
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007eda:	7812      	ldrb	r2, [r2, #0]
 8007edc:	b2d2      	uxtb	r2, r2
 8007ede:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ee4:	1c5a      	adds	r2, r3, #1
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007ef0:	b29b      	uxth	r3, r3
 8007ef2:	3b01      	subs	r3, #1
 8007ef4:	b29a      	uxth	r2, r3
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007efc:	2301      	movs	r3, #1
 8007efe:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007f00:	f7fb f92a 	bl	8003158 <HAL_GetTick>
 8007f04:	4602      	mov	r2, r0
 8007f06:	6a3b      	ldr	r3, [r7, #32]
 8007f08:	1ad3      	subs	r3, r2, r3
 8007f0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f0c:	429a      	cmp	r2, r3
 8007f0e:	d803      	bhi.n	8007f18 <HAL_SPI_TransmitReceive+0x3c2>
 8007f10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f16:	d102      	bne.n	8007f1e <HAL_SPI_TransmitReceive+0x3c8>
 8007f18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d109      	bne.n	8007f32 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	2201      	movs	r2, #1
 8007f22:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	2200      	movs	r2, #0
 8007f2a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8007f2e:	2303      	movs	r3, #3
 8007f30:	e02c      	b.n	8007f8c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f36:	b29b      	uxth	r3, r3
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	f47f af55 	bne.w	8007de8 <HAL_SPI_TransmitReceive+0x292>
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007f44:	b29b      	uxth	r3, r3
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	f47f af4e 	bne.w	8007de8 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007f4c:	6a3a      	ldr	r2, [r7, #32]
 8007f4e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007f50:	68f8      	ldr	r0, [r7, #12]
 8007f52:	f000 f995 	bl	8008280 <SPI_EndRxTxTransaction>
 8007f56:	4603      	mov	r3, r0
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d008      	beq.n	8007f6e <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	2220      	movs	r2, #32
 8007f60:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	2200      	movs	r2, #0
 8007f66:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8007f6a:	2301      	movs	r3, #1
 8007f6c:	e00e      	b.n	8007f8c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	2201      	movs	r2, #1
 8007f72:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	2200      	movs	r2, #0
 8007f7a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d001      	beq.n	8007f8a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8007f86:	2301      	movs	r3, #1
 8007f88:	e000      	b.n	8007f8c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8007f8a:	2300      	movs	r3, #0
  }
}
 8007f8c:	4618      	mov	r0, r3
 8007f8e:	3728      	adds	r7, #40	@ 0x28
 8007f90:	46bd      	mov	sp, r7
 8007f92:	bd80      	pop	{r7, pc}

08007f94 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007f94:	b580      	push	{r7, lr}
 8007f96:	b088      	sub	sp, #32
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	60f8      	str	r0, [r7, #12]
 8007f9c:	60b9      	str	r1, [r7, #8]
 8007f9e:	603b      	str	r3, [r7, #0]
 8007fa0:	4613      	mov	r3, r2
 8007fa2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007fa4:	f7fb f8d8 	bl	8003158 <HAL_GetTick>
 8007fa8:	4602      	mov	r2, r0
 8007faa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fac:	1a9b      	subs	r3, r3, r2
 8007fae:	683a      	ldr	r2, [r7, #0]
 8007fb0:	4413      	add	r3, r2
 8007fb2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007fb4:	f7fb f8d0 	bl	8003158 <HAL_GetTick>
 8007fb8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007fba:	4b39      	ldr	r3, [pc, #228]	@ (80080a0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	015b      	lsls	r3, r3, #5
 8007fc0:	0d1b      	lsrs	r3, r3, #20
 8007fc2:	69fa      	ldr	r2, [r7, #28]
 8007fc4:	fb02 f303 	mul.w	r3, r2, r3
 8007fc8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007fca:	e054      	b.n	8008076 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007fcc:	683b      	ldr	r3, [r7, #0]
 8007fce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fd2:	d050      	beq.n	8008076 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007fd4:	f7fb f8c0 	bl	8003158 <HAL_GetTick>
 8007fd8:	4602      	mov	r2, r0
 8007fda:	69bb      	ldr	r3, [r7, #24]
 8007fdc:	1ad3      	subs	r3, r2, r3
 8007fde:	69fa      	ldr	r2, [r7, #28]
 8007fe0:	429a      	cmp	r2, r3
 8007fe2:	d902      	bls.n	8007fea <SPI_WaitFlagStateUntilTimeout+0x56>
 8007fe4:	69fb      	ldr	r3, [r7, #28]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d13d      	bne.n	8008066 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	685a      	ldr	r2, [r3, #4]
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007ff8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	685b      	ldr	r3, [r3, #4]
 8007ffe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008002:	d111      	bne.n	8008028 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	689b      	ldr	r3, [r3, #8]
 8008008:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800800c:	d004      	beq.n	8008018 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	689b      	ldr	r3, [r3, #8]
 8008012:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008016:	d107      	bne.n	8008028 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	681a      	ldr	r2, [r3, #0]
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008026:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800802c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008030:	d10f      	bne.n	8008052 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	681a      	ldr	r2, [r3, #0]
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008040:	601a      	str	r2, [r3, #0]
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	681a      	ldr	r2, [r3, #0]
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008050:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	2201      	movs	r2, #1
 8008056:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	2200      	movs	r2, #0
 800805e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008062:	2303      	movs	r3, #3
 8008064:	e017      	b.n	8008096 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008066:	697b      	ldr	r3, [r7, #20]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d101      	bne.n	8008070 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800806c:	2300      	movs	r3, #0
 800806e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008070:	697b      	ldr	r3, [r7, #20]
 8008072:	3b01      	subs	r3, #1
 8008074:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	689a      	ldr	r2, [r3, #8]
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	4013      	ands	r3, r2
 8008080:	68ba      	ldr	r2, [r7, #8]
 8008082:	429a      	cmp	r2, r3
 8008084:	bf0c      	ite	eq
 8008086:	2301      	moveq	r3, #1
 8008088:	2300      	movne	r3, #0
 800808a:	b2db      	uxtb	r3, r3
 800808c:	461a      	mov	r2, r3
 800808e:	79fb      	ldrb	r3, [r7, #7]
 8008090:	429a      	cmp	r2, r3
 8008092:	d19b      	bne.n	8007fcc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008094:	2300      	movs	r3, #0
}
 8008096:	4618      	mov	r0, r3
 8008098:	3720      	adds	r7, #32
 800809a:	46bd      	mov	sp, r7
 800809c:	bd80      	pop	{r7, pc}
 800809e:	bf00      	nop
 80080a0:	20000034 	.word	0x20000034

080080a4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80080a4:	b580      	push	{r7, lr}
 80080a6:	b08a      	sub	sp, #40	@ 0x28
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	60f8      	str	r0, [r7, #12]
 80080ac:	60b9      	str	r1, [r7, #8]
 80080ae:	607a      	str	r2, [r7, #4]
 80080b0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80080b2:	2300      	movs	r3, #0
 80080b4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80080b6:	f7fb f84f 	bl	8003158 <HAL_GetTick>
 80080ba:	4602      	mov	r2, r0
 80080bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080be:	1a9b      	subs	r3, r3, r2
 80080c0:	683a      	ldr	r2, [r7, #0]
 80080c2:	4413      	add	r3, r2
 80080c4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80080c6:	f7fb f847 	bl	8003158 <HAL_GetTick>
 80080ca:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	330c      	adds	r3, #12
 80080d2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80080d4:	4b3d      	ldr	r3, [pc, #244]	@ (80081cc <SPI_WaitFifoStateUntilTimeout+0x128>)
 80080d6:	681a      	ldr	r2, [r3, #0]
 80080d8:	4613      	mov	r3, r2
 80080da:	009b      	lsls	r3, r3, #2
 80080dc:	4413      	add	r3, r2
 80080de:	00da      	lsls	r2, r3, #3
 80080e0:	1ad3      	subs	r3, r2, r3
 80080e2:	0d1b      	lsrs	r3, r3, #20
 80080e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80080e6:	fb02 f303 	mul.w	r3, r2, r3
 80080ea:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80080ec:	e060      	b.n	80081b0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80080ee:	68bb      	ldr	r3, [r7, #8]
 80080f0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80080f4:	d107      	bne.n	8008106 <SPI_WaitFifoStateUntilTimeout+0x62>
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d104      	bne.n	8008106 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80080fc:	69fb      	ldr	r3, [r7, #28]
 80080fe:	781b      	ldrb	r3, [r3, #0]
 8008100:	b2db      	uxtb	r3, r3
 8008102:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008104:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008106:	683b      	ldr	r3, [r7, #0]
 8008108:	f1b3 3fff 	cmp.w	r3, #4294967295
 800810c:	d050      	beq.n	80081b0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800810e:	f7fb f823 	bl	8003158 <HAL_GetTick>
 8008112:	4602      	mov	r2, r0
 8008114:	6a3b      	ldr	r3, [r7, #32]
 8008116:	1ad3      	subs	r3, r2, r3
 8008118:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800811a:	429a      	cmp	r2, r3
 800811c:	d902      	bls.n	8008124 <SPI_WaitFifoStateUntilTimeout+0x80>
 800811e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008120:	2b00      	cmp	r3, #0
 8008122:	d13d      	bne.n	80081a0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	685a      	ldr	r2, [r3, #4]
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008132:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	685b      	ldr	r3, [r3, #4]
 8008138:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800813c:	d111      	bne.n	8008162 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	689b      	ldr	r3, [r3, #8]
 8008142:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008146:	d004      	beq.n	8008152 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	689b      	ldr	r3, [r3, #8]
 800814c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008150:	d107      	bne.n	8008162 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	681a      	ldr	r2, [r3, #0]
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008160:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008166:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800816a:	d10f      	bne.n	800818c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	681a      	ldr	r2, [r3, #0]
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800817a:	601a      	str	r2, [r3, #0]
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	681a      	ldr	r2, [r3, #0]
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800818a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	2201      	movs	r2, #1
 8008190:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	2200      	movs	r2, #0
 8008198:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800819c:	2303      	movs	r3, #3
 800819e:	e010      	b.n	80081c2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80081a0:	69bb      	ldr	r3, [r7, #24]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d101      	bne.n	80081aa <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80081a6:	2300      	movs	r3, #0
 80081a8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80081aa:	69bb      	ldr	r3, [r7, #24]
 80081ac:	3b01      	subs	r3, #1
 80081ae:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	689a      	ldr	r2, [r3, #8]
 80081b6:	68bb      	ldr	r3, [r7, #8]
 80081b8:	4013      	ands	r3, r2
 80081ba:	687a      	ldr	r2, [r7, #4]
 80081bc:	429a      	cmp	r2, r3
 80081be:	d196      	bne.n	80080ee <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80081c0:	2300      	movs	r3, #0
}
 80081c2:	4618      	mov	r0, r3
 80081c4:	3728      	adds	r7, #40	@ 0x28
 80081c6:	46bd      	mov	sp, r7
 80081c8:	bd80      	pop	{r7, pc}
 80081ca:	bf00      	nop
 80081cc:	20000034 	.word	0x20000034

080081d0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80081d0:	b580      	push	{r7, lr}
 80081d2:	b086      	sub	sp, #24
 80081d4:	af02      	add	r7, sp, #8
 80081d6:	60f8      	str	r0, [r7, #12]
 80081d8:	60b9      	str	r1, [r7, #8]
 80081da:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	685b      	ldr	r3, [r3, #4]
 80081e0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80081e4:	d111      	bne.n	800820a <SPI_EndRxTransaction+0x3a>
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	689b      	ldr	r3, [r3, #8]
 80081ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80081ee:	d004      	beq.n	80081fa <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	689b      	ldr	r3, [r3, #8]
 80081f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80081f8:	d107      	bne.n	800820a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	681a      	ldr	r2, [r3, #0]
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008208:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	9300      	str	r3, [sp, #0]
 800820e:	68bb      	ldr	r3, [r7, #8]
 8008210:	2200      	movs	r2, #0
 8008212:	2180      	movs	r1, #128	@ 0x80
 8008214:	68f8      	ldr	r0, [r7, #12]
 8008216:	f7ff febd 	bl	8007f94 <SPI_WaitFlagStateUntilTimeout>
 800821a:	4603      	mov	r3, r0
 800821c:	2b00      	cmp	r3, #0
 800821e:	d007      	beq.n	8008230 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008224:	f043 0220 	orr.w	r2, r3, #32
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800822c:	2303      	movs	r3, #3
 800822e:	e023      	b.n	8008278 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	685b      	ldr	r3, [r3, #4]
 8008234:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008238:	d11d      	bne.n	8008276 <SPI_EndRxTransaction+0xa6>
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	689b      	ldr	r3, [r3, #8]
 800823e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008242:	d004      	beq.n	800824e <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	689b      	ldr	r3, [r3, #8]
 8008248:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800824c:	d113      	bne.n	8008276 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	9300      	str	r3, [sp, #0]
 8008252:	68bb      	ldr	r3, [r7, #8]
 8008254:	2200      	movs	r2, #0
 8008256:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800825a:	68f8      	ldr	r0, [r7, #12]
 800825c:	f7ff ff22 	bl	80080a4 <SPI_WaitFifoStateUntilTimeout>
 8008260:	4603      	mov	r3, r0
 8008262:	2b00      	cmp	r3, #0
 8008264:	d007      	beq.n	8008276 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800826a:	f043 0220 	orr.w	r2, r3, #32
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8008272:	2303      	movs	r3, #3
 8008274:	e000      	b.n	8008278 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8008276:	2300      	movs	r3, #0
}
 8008278:	4618      	mov	r0, r3
 800827a:	3710      	adds	r7, #16
 800827c:	46bd      	mov	sp, r7
 800827e:	bd80      	pop	{r7, pc}

08008280 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008280:	b580      	push	{r7, lr}
 8008282:	b086      	sub	sp, #24
 8008284:	af02      	add	r7, sp, #8
 8008286:	60f8      	str	r0, [r7, #12]
 8008288:	60b9      	str	r1, [r7, #8]
 800828a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	9300      	str	r3, [sp, #0]
 8008290:	68bb      	ldr	r3, [r7, #8]
 8008292:	2200      	movs	r2, #0
 8008294:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8008298:	68f8      	ldr	r0, [r7, #12]
 800829a:	f7ff ff03 	bl	80080a4 <SPI_WaitFifoStateUntilTimeout>
 800829e:	4603      	mov	r3, r0
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d007      	beq.n	80082b4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80082a8:	f043 0220 	orr.w	r2, r3, #32
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80082b0:	2303      	movs	r3, #3
 80082b2:	e027      	b.n	8008304 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	9300      	str	r3, [sp, #0]
 80082b8:	68bb      	ldr	r3, [r7, #8]
 80082ba:	2200      	movs	r2, #0
 80082bc:	2180      	movs	r1, #128	@ 0x80
 80082be:	68f8      	ldr	r0, [r7, #12]
 80082c0:	f7ff fe68 	bl	8007f94 <SPI_WaitFlagStateUntilTimeout>
 80082c4:	4603      	mov	r3, r0
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d007      	beq.n	80082da <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80082ce:	f043 0220 	orr.w	r2, r3, #32
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80082d6:	2303      	movs	r3, #3
 80082d8:	e014      	b.n	8008304 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	9300      	str	r3, [sp, #0]
 80082de:	68bb      	ldr	r3, [r7, #8]
 80082e0:	2200      	movs	r2, #0
 80082e2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80082e6:	68f8      	ldr	r0, [r7, #12]
 80082e8:	f7ff fedc 	bl	80080a4 <SPI_WaitFifoStateUntilTimeout>
 80082ec:	4603      	mov	r3, r0
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d007      	beq.n	8008302 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80082f6:	f043 0220 	orr.w	r2, r3, #32
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80082fe:	2303      	movs	r3, #3
 8008300:	e000      	b.n	8008304 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8008302:	2300      	movs	r3, #0
}
 8008304:	4618      	mov	r0, r3
 8008306:	3710      	adds	r7, #16
 8008308:	46bd      	mov	sp, r7
 800830a:	bd80      	pop	{r7, pc}

0800830c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800830c:	b580      	push	{r7, lr}
 800830e:	b082      	sub	sp, #8
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	2b00      	cmp	r3, #0
 8008318:	d101      	bne.n	800831e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800831a:	2301      	movs	r3, #1
 800831c:	e049      	b.n	80083b2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008324:	b2db      	uxtb	r3, r3
 8008326:	2b00      	cmp	r3, #0
 8008328:	d106      	bne.n	8008338 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	2200      	movs	r2, #0
 800832e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008332:	6878      	ldr	r0, [r7, #4]
 8008334:	f7fa f814 	bl	8002360 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	2202      	movs	r2, #2
 800833c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681a      	ldr	r2, [r3, #0]
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	3304      	adds	r3, #4
 8008348:	4619      	mov	r1, r3
 800834a:	4610      	mov	r0, r2
 800834c:	f001 f89a 	bl	8009484 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	2201      	movs	r2, #1
 8008354:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	2201      	movs	r2, #1
 800835c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2201      	movs	r2, #1
 8008364:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	2201      	movs	r2, #1
 800836c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	2201      	movs	r2, #1
 8008374:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	2201      	movs	r2, #1
 800837c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2201      	movs	r2, #1
 8008384:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2201      	movs	r2, #1
 800838c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2201      	movs	r2, #1
 8008394:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	2201      	movs	r2, #1
 800839c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	2201      	movs	r2, #1
 80083a4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	2201      	movs	r2, #1
 80083ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80083b0:	2300      	movs	r3, #0
}
 80083b2:	4618      	mov	r0, r3
 80083b4:	3708      	adds	r7, #8
 80083b6:	46bd      	mov	sp, r7
 80083b8:	bd80      	pop	{r7, pc}
	...

080083bc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80083bc:	b480      	push	{r7}
 80083be:	b085      	sub	sp, #20
 80083c0:	af00      	add	r7, sp, #0
 80083c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80083ca:	b2db      	uxtb	r3, r3
 80083cc:	2b01      	cmp	r3, #1
 80083ce:	d001      	beq.n	80083d4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80083d0:	2301      	movs	r3, #1
 80083d2:	e047      	b.n	8008464 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	2202      	movs	r2, #2
 80083d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	4a23      	ldr	r2, [pc, #140]	@ (8008470 <HAL_TIM_Base_Start+0xb4>)
 80083e2:	4293      	cmp	r3, r2
 80083e4:	d01d      	beq.n	8008422 <HAL_TIM_Base_Start+0x66>
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083ee:	d018      	beq.n	8008422 <HAL_TIM_Base_Start+0x66>
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	4a1f      	ldr	r2, [pc, #124]	@ (8008474 <HAL_TIM_Base_Start+0xb8>)
 80083f6:	4293      	cmp	r3, r2
 80083f8:	d013      	beq.n	8008422 <HAL_TIM_Base_Start+0x66>
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	4a1e      	ldr	r2, [pc, #120]	@ (8008478 <HAL_TIM_Base_Start+0xbc>)
 8008400:	4293      	cmp	r3, r2
 8008402:	d00e      	beq.n	8008422 <HAL_TIM_Base_Start+0x66>
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	4a1c      	ldr	r2, [pc, #112]	@ (800847c <HAL_TIM_Base_Start+0xc0>)
 800840a:	4293      	cmp	r3, r2
 800840c:	d009      	beq.n	8008422 <HAL_TIM_Base_Start+0x66>
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	4a1b      	ldr	r2, [pc, #108]	@ (8008480 <HAL_TIM_Base_Start+0xc4>)
 8008414:	4293      	cmp	r3, r2
 8008416:	d004      	beq.n	8008422 <HAL_TIM_Base_Start+0x66>
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	4a19      	ldr	r2, [pc, #100]	@ (8008484 <HAL_TIM_Base_Start+0xc8>)
 800841e:	4293      	cmp	r3, r2
 8008420:	d115      	bne.n	800844e <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	689a      	ldr	r2, [r3, #8]
 8008428:	4b17      	ldr	r3, [pc, #92]	@ (8008488 <HAL_TIM_Base_Start+0xcc>)
 800842a:	4013      	ands	r3, r2
 800842c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	2b06      	cmp	r3, #6
 8008432:	d015      	beq.n	8008460 <HAL_TIM_Base_Start+0xa4>
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800843a:	d011      	beq.n	8008460 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	681a      	ldr	r2, [r3, #0]
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	f042 0201 	orr.w	r2, r2, #1
 800844a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800844c:	e008      	b.n	8008460 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	681a      	ldr	r2, [r3, #0]
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	f042 0201 	orr.w	r2, r2, #1
 800845c:	601a      	str	r2, [r3, #0]
 800845e:	e000      	b.n	8008462 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008460:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008462:	2300      	movs	r3, #0
}
 8008464:	4618      	mov	r0, r3
 8008466:	3714      	adds	r7, #20
 8008468:	46bd      	mov	sp, r7
 800846a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846e:	4770      	bx	lr
 8008470:	40012c00 	.word	0x40012c00
 8008474:	40000400 	.word	0x40000400
 8008478:	40000800 	.word	0x40000800
 800847c:	40000c00 	.word	0x40000c00
 8008480:	40013400 	.word	0x40013400
 8008484:	40014000 	.word	0x40014000
 8008488:	00010007 	.word	0x00010007

0800848c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800848c:	b580      	push	{r7, lr}
 800848e:	b082      	sub	sp, #8
 8008490:	af00      	add	r7, sp, #0
 8008492:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d101      	bne.n	800849e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800849a:	2301      	movs	r3, #1
 800849c:	e049      	b.n	8008532 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80084a4:	b2db      	uxtb	r3, r3
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d106      	bne.n	80084b8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	2200      	movs	r2, #0
 80084ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80084b2:	6878      	ldr	r0, [r7, #4]
 80084b4:	f000 f841 	bl	800853a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2202      	movs	r2, #2
 80084bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681a      	ldr	r2, [r3, #0]
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	3304      	adds	r3, #4
 80084c8:	4619      	mov	r1, r3
 80084ca:	4610      	mov	r0, r2
 80084cc:	f000 ffda 	bl	8009484 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	2201      	movs	r2, #1
 80084d4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2201      	movs	r2, #1
 80084dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	2201      	movs	r2, #1
 80084e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	2201      	movs	r2, #1
 80084ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	2201      	movs	r2, #1
 80084f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	2201      	movs	r2, #1
 80084fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2201      	movs	r2, #1
 8008504:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	2201      	movs	r2, #1
 800850c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	2201      	movs	r2, #1
 8008514:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	2201      	movs	r2, #1
 800851c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	2201      	movs	r2, #1
 8008524:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	2201      	movs	r2, #1
 800852c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008530:	2300      	movs	r3, #0
}
 8008532:	4618      	mov	r0, r3
 8008534:	3708      	adds	r7, #8
 8008536:	46bd      	mov	sp, r7
 8008538:	bd80      	pop	{r7, pc}

0800853a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800853a:	b480      	push	{r7}
 800853c:	b083      	sub	sp, #12
 800853e:	af00      	add	r7, sp, #0
 8008540:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008542:	bf00      	nop
 8008544:	370c      	adds	r7, #12
 8008546:	46bd      	mov	sp, r7
 8008548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854c:	4770      	bx	lr
	...

08008550 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008550:	b580      	push	{r7, lr}
 8008552:	b084      	sub	sp, #16
 8008554:	af00      	add	r7, sp, #0
 8008556:	6078      	str	r0, [r7, #4]
 8008558:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800855a:	683b      	ldr	r3, [r7, #0]
 800855c:	2b00      	cmp	r3, #0
 800855e:	d109      	bne.n	8008574 <HAL_TIM_PWM_Start+0x24>
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008566:	b2db      	uxtb	r3, r3
 8008568:	2b01      	cmp	r3, #1
 800856a:	bf14      	ite	ne
 800856c:	2301      	movne	r3, #1
 800856e:	2300      	moveq	r3, #0
 8008570:	b2db      	uxtb	r3, r3
 8008572:	e03c      	b.n	80085ee <HAL_TIM_PWM_Start+0x9e>
 8008574:	683b      	ldr	r3, [r7, #0]
 8008576:	2b04      	cmp	r3, #4
 8008578:	d109      	bne.n	800858e <HAL_TIM_PWM_Start+0x3e>
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008580:	b2db      	uxtb	r3, r3
 8008582:	2b01      	cmp	r3, #1
 8008584:	bf14      	ite	ne
 8008586:	2301      	movne	r3, #1
 8008588:	2300      	moveq	r3, #0
 800858a:	b2db      	uxtb	r3, r3
 800858c:	e02f      	b.n	80085ee <HAL_TIM_PWM_Start+0x9e>
 800858e:	683b      	ldr	r3, [r7, #0]
 8008590:	2b08      	cmp	r3, #8
 8008592:	d109      	bne.n	80085a8 <HAL_TIM_PWM_Start+0x58>
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800859a:	b2db      	uxtb	r3, r3
 800859c:	2b01      	cmp	r3, #1
 800859e:	bf14      	ite	ne
 80085a0:	2301      	movne	r3, #1
 80085a2:	2300      	moveq	r3, #0
 80085a4:	b2db      	uxtb	r3, r3
 80085a6:	e022      	b.n	80085ee <HAL_TIM_PWM_Start+0x9e>
 80085a8:	683b      	ldr	r3, [r7, #0]
 80085aa:	2b0c      	cmp	r3, #12
 80085ac:	d109      	bne.n	80085c2 <HAL_TIM_PWM_Start+0x72>
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80085b4:	b2db      	uxtb	r3, r3
 80085b6:	2b01      	cmp	r3, #1
 80085b8:	bf14      	ite	ne
 80085ba:	2301      	movne	r3, #1
 80085bc:	2300      	moveq	r3, #0
 80085be:	b2db      	uxtb	r3, r3
 80085c0:	e015      	b.n	80085ee <HAL_TIM_PWM_Start+0x9e>
 80085c2:	683b      	ldr	r3, [r7, #0]
 80085c4:	2b10      	cmp	r3, #16
 80085c6:	d109      	bne.n	80085dc <HAL_TIM_PWM_Start+0x8c>
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80085ce:	b2db      	uxtb	r3, r3
 80085d0:	2b01      	cmp	r3, #1
 80085d2:	bf14      	ite	ne
 80085d4:	2301      	movne	r3, #1
 80085d6:	2300      	moveq	r3, #0
 80085d8:	b2db      	uxtb	r3, r3
 80085da:	e008      	b.n	80085ee <HAL_TIM_PWM_Start+0x9e>
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80085e2:	b2db      	uxtb	r3, r3
 80085e4:	2b01      	cmp	r3, #1
 80085e6:	bf14      	ite	ne
 80085e8:	2301      	movne	r3, #1
 80085ea:	2300      	moveq	r3, #0
 80085ec:	b2db      	uxtb	r3, r3
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d001      	beq.n	80085f6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80085f2:	2301      	movs	r3, #1
 80085f4:	e09c      	b.n	8008730 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80085f6:	683b      	ldr	r3, [r7, #0]
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d104      	bne.n	8008606 <HAL_TIM_PWM_Start+0xb6>
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	2202      	movs	r2, #2
 8008600:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008604:	e023      	b.n	800864e <HAL_TIM_PWM_Start+0xfe>
 8008606:	683b      	ldr	r3, [r7, #0]
 8008608:	2b04      	cmp	r3, #4
 800860a:	d104      	bne.n	8008616 <HAL_TIM_PWM_Start+0xc6>
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	2202      	movs	r2, #2
 8008610:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008614:	e01b      	b.n	800864e <HAL_TIM_PWM_Start+0xfe>
 8008616:	683b      	ldr	r3, [r7, #0]
 8008618:	2b08      	cmp	r3, #8
 800861a:	d104      	bne.n	8008626 <HAL_TIM_PWM_Start+0xd6>
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2202      	movs	r2, #2
 8008620:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008624:	e013      	b.n	800864e <HAL_TIM_PWM_Start+0xfe>
 8008626:	683b      	ldr	r3, [r7, #0]
 8008628:	2b0c      	cmp	r3, #12
 800862a:	d104      	bne.n	8008636 <HAL_TIM_PWM_Start+0xe6>
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2202      	movs	r2, #2
 8008630:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008634:	e00b      	b.n	800864e <HAL_TIM_PWM_Start+0xfe>
 8008636:	683b      	ldr	r3, [r7, #0]
 8008638:	2b10      	cmp	r3, #16
 800863a:	d104      	bne.n	8008646 <HAL_TIM_PWM_Start+0xf6>
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	2202      	movs	r2, #2
 8008640:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008644:	e003      	b.n	800864e <HAL_TIM_PWM_Start+0xfe>
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	2202      	movs	r2, #2
 800864a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	2201      	movs	r2, #1
 8008654:	6839      	ldr	r1, [r7, #0]
 8008656:	4618      	mov	r0, r3
 8008658:	f001 fce2 	bl	800a020 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	4a35      	ldr	r2, [pc, #212]	@ (8008738 <HAL_TIM_PWM_Start+0x1e8>)
 8008662:	4293      	cmp	r3, r2
 8008664:	d013      	beq.n	800868e <HAL_TIM_PWM_Start+0x13e>
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	4a34      	ldr	r2, [pc, #208]	@ (800873c <HAL_TIM_PWM_Start+0x1ec>)
 800866c:	4293      	cmp	r3, r2
 800866e:	d00e      	beq.n	800868e <HAL_TIM_PWM_Start+0x13e>
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	4a32      	ldr	r2, [pc, #200]	@ (8008740 <HAL_TIM_PWM_Start+0x1f0>)
 8008676:	4293      	cmp	r3, r2
 8008678:	d009      	beq.n	800868e <HAL_TIM_PWM_Start+0x13e>
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	4a31      	ldr	r2, [pc, #196]	@ (8008744 <HAL_TIM_PWM_Start+0x1f4>)
 8008680:	4293      	cmp	r3, r2
 8008682:	d004      	beq.n	800868e <HAL_TIM_PWM_Start+0x13e>
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	4a2f      	ldr	r2, [pc, #188]	@ (8008748 <HAL_TIM_PWM_Start+0x1f8>)
 800868a:	4293      	cmp	r3, r2
 800868c:	d101      	bne.n	8008692 <HAL_TIM_PWM_Start+0x142>
 800868e:	2301      	movs	r3, #1
 8008690:	e000      	b.n	8008694 <HAL_TIM_PWM_Start+0x144>
 8008692:	2300      	movs	r3, #0
 8008694:	2b00      	cmp	r3, #0
 8008696:	d007      	beq.n	80086a8 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80086a6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	4a22      	ldr	r2, [pc, #136]	@ (8008738 <HAL_TIM_PWM_Start+0x1e8>)
 80086ae:	4293      	cmp	r3, r2
 80086b0:	d01d      	beq.n	80086ee <HAL_TIM_PWM_Start+0x19e>
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80086ba:	d018      	beq.n	80086ee <HAL_TIM_PWM_Start+0x19e>
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	4a22      	ldr	r2, [pc, #136]	@ (800874c <HAL_TIM_PWM_Start+0x1fc>)
 80086c2:	4293      	cmp	r3, r2
 80086c4:	d013      	beq.n	80086ee <HAL_TIM_PWM_Start+0x19e>
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	4a21      	ldr	r2, [pc, #132]	@ (8008750 <HAL_TIM_PWM_Start+0x200>)
 80086cc:	4293      	cmp	r3, r2
 80086ce:	d00e      	beq.n	80086ee <HAL_TIM_PWM_Start+0x19e>
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	4a1f      	ldr	r2, [pc, #124]	@ (8008754 <HAL_TIM_PWM_Start+0x204>)
 80086d6:	4293      	cmp	r3, r2
 80086d8:	d009      	beq.n	80086ee <HAL_TIM_PWM_Start+0x19e>
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	4a17      	ldr	r2, [pc, #92]	@ (800873c <HAL_TIM_PWM_Start+0x1ec>)
 80086e0:	4293      	cmp	r3, r2
 80086e2:	d004      	beq.n	80086ee <HAL_TIM_PWM_Start+0x19e>
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	4a15      	ldr	r2, [pc, #84]	@ (8008740 <HAL_TIM_PWM_Start+0x1f0>)
 80086ea:	4293      	cmp	r3, r2
 80086ec:	d115      	bne.n	800871a <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	689a      	ldr	r2, [r3, #8]
 80086f4:	4b18      	ldr	r3, [pc, #96]	@ (8008758 <HAL_TIM_PWM_Start+0x208>)
 80086f6:	4013      	ands	r3, r2
 80086f8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	2b06      	cmp	r3, #6
 80086fe:	d015      	beq.n	800872c <HAL_TIM_PWM_Start+0x1dc>
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008706:	d011      	beq.n	800872c <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	681a      	ldr	r2, [r3, #0]
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	f042 0201 	orr.w	r2, r2, #1
 8008716:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008718:	e008      	b.n	800872c <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	681a      	ldr	r2, [r3, #0]
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	f042 0201 	orr.w	r2, r2, #1
 8008728:	601a      	str	r2, [r3, #0]
 800872a:	e000      	b.n	800872e <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800872c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800872e:	2300      	movs	r3, #0
}
 8008730:	4618      	mov	r0, r3
 8008732:	3710      	adds	r7, #16
 8008734:	46bd      	mov	sp, r7
 8008736:	bd80      	pop	{r7, pc}
 8008738:	40012c00 	.word	0x40012c00
 800873c:	40013400 	.word	0x40013400
 8008740:	40014000 	.word	0x40014000
 8008744:	40014400 	.word	0x40014400
 8008748:	40014800 	.word	0x40014800
 800874c:	40000400 	.word	0x40000400
 8008750:	40000800 	.word	0x40000800
 8008754:	40000c00 	.word	0x40000c00
 8008758:	00010007 	.word	0x00010007

0800875c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800875c:	b580      	push	{r7, lr}
 800875e:	b082      	sub	sp, #8
 8008760:	af00      	add	r7, sp, #0
 8008762:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	2b00      	cmp	r3, #0
 8008768:	d101      	bne.n	800876e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800876a:	2301      	movs	r3, #1
 800876c:	e049      	b.n	8008802 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008774:	b2db      	uxtb	r3, r3
 8008776:	2b00      	cmp	r3, #0
 8008778:	d106      	bne.n	8008788 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	2200      	movs	r2, #0
 800877e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8008782:	6878      	ldr	r0, [r7, #4]
 8008784:	f000 f841 	bl	800880a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	2202      	movs	r2, #2
 800878c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681a      	ldr	r2, [r3, #0]
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	3304      	adds	r3, #4
 8008798:	4619      	mov	r1, r3
 800879a:	4610      	mov	r0, r2
 800879c:	f000 fe72 	bl	8009484 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	2201      	movs	r2, #1
 80087a4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	2201      	movs	r2, #1
 80087ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	2201      	movs	r2, #1
 80087b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	2201      	movs	r2, #1
 80087bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2201      	movs	r2, #1
 80087c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2201      	movs	r2, #1
 80087cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2201      	movs	r2, #1
 80087d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	2201      	movs	r2, #1
 80087dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	2201      	movs	r2, #1
 80087e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	2201      	movs	r2, #1
 80087ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	2201      	movs	r2, #1
 80087f4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	2201      	movs	r2, #1
 80087fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008800:	2300      	movs	r3, #0
}
 8008802:	4618      	mov	r0, r3
 8008804:	3708      	adds	r7, #8
 8008806:	46bd      	mov	sp, r7
 8008808:	bd80      	pop	{r7, pc}

0800880a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800880a:	b480      	push	{r7}
 800880c:	b083      	sub	sp, #12
 800880e:	af00      	add	r7, sp, #0
 8008810:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8008812:	bf00      	nop
 8008814:	370c      	adds	r7, #12
 8008816:	46bd      	mov	sp, r7
 8008818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881c:	4770      	bx	lr
	...

08008820 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008820:	b580      	push	{r7, lr}
 8008822:	b084      	sub	sp, #16
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
 8008828:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800882a:	683b      	ldr	r3, [r7, #0]
 800882c:	2b00      	cmp	r3, #0
 800882e:	d104      	bne.n	800883a <HAL_TIM_IC_Start+0x1a>
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008836:	b2db      	uxtb	r3, r3
 8008838:	e023      	b.n	8008882 <HAL_TIM_IC_Start+0x62>
 800883a:	683b      	ldr	r3, [r7, #0]
 800883c:	2b04      	cmp	r3, #4
 800883e:	d104      	bne.n	800884a <HAL_TIM_IC_Start+0x2a>
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008846:	b2db      	uxtb	r3, r3
 8008848:	e01b      	b.n	8008882 <HAL_TIM_IC_Start+0x62>
 800884a:	683b      	ldr	r3, [r7, #0]
 800884c:	2b08      	cmp	r3, #8
 800884e:	d104      	bne.n	800885a <HAL_TIM_IC_Start+0x3a>
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008856:	b2db      	uxtb	r3, r3
 8008858:	e013      	b.n	8008882 <HAL_TIM_IC_Start+0x62>
 800885a:	683b      	ldr	r3, [r7, #0]
 800885c:	2b0c      	cmp	r3, #12
 800885e:	d104      	bne.n	800886a <HAL_TIM_IC_Start+0x4a>
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008866:	b2db      	uxtb	r3, r3
 8008868:	e00b      	b.n	8008882 <HAL_TIM_IC_Start+0x62>
 800886a:	683b      	ldr	r3, [r7, #0]
 800886c:	2b10      	cmp	r3, #16
 800886e:	d104      	bne.n	800887a <HAL_TIM_IC_Start+0x5a>
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008876:	b2db      	uxtb	r3, r3
 8008878:	e003      	b.n	8008882 <HAL_TIM_IC_Start+0x62>
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008880:	b2db      	uxtb	r3, r3
 8008882:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8008884:	683b      	ldr	r3, [r7, #0]
 8008886:	2b00      	cmp	r3, #0
 8008888:	d104      	bne.n	8008894 <HAL_TIM_IC_Start+0x74>
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008890:	b2db      	uxtb	r3, r3
 8008892:	e013      	b.n	80088bc <HAL_TIM_IC_Start+0x9c>
 8008894:	683b      	ldr	r3, [r7, #0]
 8008896:	2b04      	cmp	r3, #4
 8008898:	d104      	bne.n	80088a4 <HAL_TIM_IC_Start+0x84>
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80088a0:	b2db      	uxtb	r3, r3
 80088a2:	e00b      	b.n	80088bc <HAL_TIM_IC_Start+0x9c>
 80088a4:	683b      	ldr	r3, [r7, #0]
 80088a6:	2b08      	cmp	r3, #8
 80088a8:	d104      	bne.n	80088b4 <HAL_TIM_IC_Start+0x94>
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80088b0:	b2db      	uxtb	r3, r3
 80088b2:	e003      	b.n	80088bc <HAL_TIM_IC_Start+0x9c>
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80088ba:	b2db      	uxtb	r3, r3
 80088bc:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80088be:	7bfb      	ldrb	r3, [r7, #15]
 80088c0:	2b01      	cmp	r3, #1
 80088c2:	d102      	bne.n	80088ca <HAL_TIM_IC_Start+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80088c4:	7bbb      	ldrb	r3, [r7, #14]
 80088c6:	2b01      	cmp	r3, #1
 80088c8:	d001      	beq.n	80088ce <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 80088ca:	2301      	movs	r3, #1
 80088cc:	e092      	b.n	80089f4 <HAL_TIM_IC_Start+0x1d4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80088ce:	683b      	ldr	r3, [r7, #0]
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d104      	bne.n	80088de <HAL_TIM_IC_Start+0xbe>
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2202      	movs	r2, #2
 80088d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80088dc:	e023      	b.n	8008926 <HAL_TIM_IC_Start+0x106>
 80088de:	683b      	ldr	r3, [r7, #0]
 80088e0:	2b04      	cmp	r3, #4
 80088e2:	d104      	bne.n	80088ee <HAL_TIM_IC_Start+0xce>
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	2202      	movs	r2, #2
 80088e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80088ec:	e01b      	b.n	8008926 <HAL_TIM_IC_Start+0x106>
 80088ee:	683b      	ldr	r3, [r7, #0]
 80088f0:	2b08      	cmp	r3, #8
 80088f2:	d104      	bne.n	80088fe <HAL_TIM_IC_Start+0xde>
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2202      	movs	r2, #2
 80088f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80088fc:	e013      	b.n	8008926 <HAL_TIM_IC_Start+0x106>
 80088fe:	683b      	ldr	r3, [r7, #0]
 8008900:	2b0c      	cmp	r3, #12
 8008902:	d104      	bne.n	800890e <HAL_TIM_IC_Start+0xee>
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	2202      	movs	r2, #2
 8008908:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800890c:	e00b      	b.n	8008926 <HAL_TIM_IC_Start+0x106>
 800890e:	683b      	ldr	r3, [r7, #0]
 8008910:	2b10      	cmp	r3, #16
 8008912:	d104      	bne.n	800891e <HAL_TIM_IC_Start+0xfe>
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	2202      	movs	r2, #2
 8008918:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800891c:	e003      	b.n	8008926 <HAL_TIM_IC_Start+0x106>
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	2202      	movs	r2, #2
 8008922:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008926:	683b      	ldr	r3, [r7, #0]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d104      	bne.n	8008936 <HAL_TIM_IC_Start+0x116>
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	2202      	movs	r2, #2
 8008930:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008934:	e013      	b.n	800895e <HAL_TIM_IC_Start+0x13e>
 8008936:	683b      	ldr	r3, [r7, #0]
 8008938:	2b04      	cmp	r3, #4
 800893a:	d104      	bne.n	8008946 <HAL_TIM_IC_Start+0x126>
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	2202      	movs	r2, #2
 8008940:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008944:	e00b      	b.n	800895e <HAL_TIM_IC_Start+0x13e>
 8008946:	683b      	ldr	r3, [r7, #0]
 8008948:	2b08      	cmp	r3, #8
 800894a:	d104      	bne.n	8008956 <HAL_TIM_IC_Start+0x136>
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	2202      	movs	r2, #2
 8008950:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008954:	e003      	b.n	800895e <HAL_TIM_IC_Start+0x13e>
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	2202      	movs	r2, #2
 800895a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	2201      	movs	r2, #1
 8008964:	6839      	ldr	r1, [r7, #0]
 8008966:	4618      	mov	r0, r3
 8008968:	f001 fb5a 	bl	800a020 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	4a22      	ldr	r2, [pc, #136]	@ (80089fc <HAL_TIM_IC_Start+0x1dc>)
 8008972:	4293      	cmp	r3, r2
 8008974:	d01d      	beq.n	80089b2 <HAL_TIM_IC_Start+0x192>
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800897e:	d018      	beq.n	80089b2 <HAL_TIM_IC_Start+0x192>
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	4a1e      	ldr	r2, [pc, #120]	@ (8008a00 <HAL_TIM_IC_Start+0x1e0>)
 8008986:	4293      	cmp	r3, r2
 8008988:	d013      	beq.n	80089b2 <HAL_TIM_IC_Start+0x192>
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	4a1d      	ldr	r2, [pc, #116]	@ (8008a04 <HAL_TIM_IC_Start+0x1e4>)
 8008990:	4293      	cmp	r3, r2
 8008992:	d00e      	beq.n	80089b2 <HAL_TIM_IC_Start+0x192>
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	4a1b      	ldr	r2, [pc, #108]	@ (8008a08 <HAL_TIM_IC_Start+0x1e8>)
 800899a:	4293      	cmp	r3, r2
 800899c:	d009      	beq.n	80089b2 <HAL_TIM_IC_Start+0x192>
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	4a1a      	ldr	r2, [pc, #104]	@ (8008a0c <HAL_TIM_IC_Start+0x1ec>)
 80089a4:	4293      	cmp	r3, r2
 80089a6:	d004      	beq.n	80089b2 <HAL_TIM_IC_Start+0x192>
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	4a18      	ldr	r2, [pc, #96]	@ (8008a10 <HAL_TIM_IC_Start+0x1f0>)
 80089ae:	4293      	cmp	r3, r2
 80089b0:	d115      	bne.n	80089de <HAL_TIM_IC_Start+0x1be>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	689a      	ldr	r2, [r3, #8]
 80089b8:	4b16      	ldr	r3, [pc, #88]	@ (8008a14 <HAL_TIM_IC_Start+0x1f4>)
 80089ba:	4013      	ands	r3, r2
 80089bc:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089be:	68bb      	ldr	r3, [r7, #8]
 80089c0:	2b06      	cmp	r3, #6
 80089c2:	d015      	beq.n	80089f0 <HAL_TIM_IC_Start+0x1d0>
 80089c4:	68bb      	ldr	r3, [r7, #8]
 80089c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80089ca:	d011      	beq.n	80089f0 <HAL_TIM_IC_Start+0x1d0>
    {
      __HAL_TIM_ENABLE(htim);
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	681a      	ldr	r2, [r3, #0]
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	f042 0201 	orr.w	r2, r2, #1
 80089da:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089dc:	e008      	b.n	80089f0 <HAL_TIM_IC_Start+0x1d0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	681a      	ldr	r2, [r3, #0]
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	f042 0201 	orr.w	r2, r2, #1
 80089ec:	601a      	str	r2, [r3, #0]
 80089ee:	e000      	b.n	80089f2 <HAL_TIM_IC_Start+0x1d2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089f0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80089f2:	2300      	movs	r3, #0
}
 80089f4:	4618      	mov	r0, r3
 80089f6:	3710      	adds	r7, #16
 80089f8:	46bd      	mov	sp, r7
 80089fa:	bd80      	pop	{r7, pc}
 80089fc:	40012c00 	.word	0x40012c00
 8008a00:	40000400 	.word	0x40000400
 8008a04:	40000800 	.word	0x40000800
 8008a08:	40000c00 	.word	0x40000c00
 8008a0c:	40013400 	.word	0x40013400
 8008a10:	40014000 	.word	0x40014000
 8008a14:	00010007 	.word	0x00010007

08008a18 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008a18:	b580      	push	{r7, lr}
 8008a1a:	b084      	sub	sp, #16
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	6078      	str	r0, [r7, #4]
 8008a20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008a22:	2300      	movs	r3, #0
 8008a24:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8008a26:	683b      	ldr	r3, [r7, #0]
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d104      	bne.n	8008a36 <HAL_TIM_IC_Start_IT+0x1e>
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008a32:	b2db      	uxtb	r3, r3
 8008a34:	e023      	b.n	8008a7e <HAL_TIM_IC_Start_IT+0x66>
 8008a36:	683b      	ldr	r3, [r7, #0]
 8008a38:	2b04      	cmp	r3, #4
 8008a3a:	d104      	bne.n	8008a46 <HAL_TIM_IC_Start_IT+0x2e>
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008a42:	b2db      	uxtb	r3, r3
 8008a44:	e01b      	b.n	8008a7e <HAL_TIM_IC_Start_IT+0x66>
 8008a46:	683b      	ldr	r3, [r7, #0]
 8008a48:	2b08      	cmp	r3, #8
 8008a4a:	d104      	bne.n	8008a56 <HAL_TIM_IC_Start_IT+0x3e>
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008a52:	b2db      	uxtb	r3, r3
 8008a54:	e013      	b.n	8008a7e <HAL_TIM_IC_Start_IT+0x66>
 8008a56:	683b      	ldr	r3, [r7, #0]
 8008a58:	2b0c      	cmp	r3, #12
 8008a5a:	d104      	bne.n	8008a66 <HAL_TIM_IC_Start_IT+0x4e>
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008a62:	b2db      	uxtb	r3, r3
 8008a64:	e00b      	b.n	8008a7e <HAL_TIM_IC_Start_IT+0x66>
 8008a66:	683b      	ldr	r3, [r7, #0]
 8008a68:	2b10      	cmp	r3, #16
 8008a6a:	d104      	bne.n	8008a76 <HAL_TIM_IC_Start_IT+0x5e>
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008a72:	b2db      	uxtb	r3, r3
 8008a74:	e003      	b.n	8008a7e <HAL_TIM_IC_Start_IT+0x66>
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008a7c:	b2db      	uxtb	r3, r3
 8008a7e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8008a80:	683b      	ldr	r3, [r7, #0]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d104      	bne.n	8008a90 <HAL_TIM_IC_Start_IT+0x78>
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008a8c:	b2db      	uxtb	r3, r3
 8008a8e:	e013      	b.n	8008ab8 <HAL_TIM_IC_Start_IT+0xa0>
 8008a90:	683b      	ldr	r3, [r7, #0]
 8008a92:	2b04      	cmp	r3, #4
 8008a94:	d104      	bne.n	8008aa0 <HAL_TIM_IC_Start_IT+0x88>
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008a9c:	b2db      	uxtb	r3, r3
 8008a9e:	e00b      	b.n	8008ab8 <HAL_TIM_IC_Start_IT+0xa0>
 8008aa0:	683b      	ldr	r3, [r7, #0]
 8008aa2:	2b08      	cmp	r3, #8
 8008aa4:	d104      	bne.n	8008ab0 <HAL_TIM_IC_Start_IT+0x98>
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8008aac:	b2db      	uxtb	r3, r3
 8008aae:	e003      	b.n	8008ab8 <HAL_TIM_IC_Start_IT+0xa0>
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8008ab6:	b2db      	uxtb	r3, r3
 8008ab8:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8008aba:	7bbb      	ldrb	r3, [r7, #14]
 8008abc:	2b01      	cmp	r3, #1
 8008abe:	d102      	bne.n	8008ac6 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8008ac0:	7b7b      	ldrb	r3, [r7, #13]
 8008ac2:	2b01      	cmp	r3, #1
 8008ac4:	d001      	beq.n	8008aca <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8008ac6:	2301      	movs	r3, #1
 8008ac8:	e0dd      	b.n	8008c86 <HAL_TIM_IC_Start_IT+0x26e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008aca:	683b      	ldr	r3, [r7, #0]
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d104      	bne.n	8008ada <HAL_TIM_IC_Start_IT+0xc2>
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	2202      	movs	r2, #2
 8008ad4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008ad8:	e023      	b.n	8008b22 <HAL_TIM_IC_Start_IT+0x10a>
 8008ada:	683b      	ldr	r3, [r7, #0]
 8008adc:	2b04      	cmp	r3, #4
 8008ade:	d104      	bne.n	8008aea <HAL_TIM_IC_Start_IT+0xd2>
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2202      	movs	r2, #2
 8008ae4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008ae8:	e01b      	b.n	8008b22 <HAL_TIM_IC_Start_IT+0x10a>
 8008aea:	683b      	ldr	r3, [r7, #0]
 8008aec:	2b08      	cmp	r3, #8
 8008aee:	d104      	bne.n	8008afa <HAL_TIM_IC_Start_IT+0xe2>
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2202      	movs	r2, #2
 8008af4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008af8:	e013      	b.n	8008b22 <HAL_TIM_IC_Start_IT+0x10a>
 8008afa:	683b      	ldr	r3, [r7, #0]
 8008afc:	2b0c      	cmp	r3, #12
 8008afe:	d104      	bne.n	8008b0a <HAL_TIM_IC_Start_IT+0xf2>
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	2202      	movs	r2, #2
 8008b04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008b08:	e00b      	b.n	8008b22 <HAL_TIM_IC_Start_IT+0x10a>
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	2b10      	cmp	r3, #16
 8008b0e:	d104      	bne.n	8008b1a <HAL_TIM_IC_Start_IT+0x102>
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	2202      	movs	r2, #2
 8008b14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008b18:	e003      	b.n	8008b22 <HAL_TIM_IC_Start_IT+0x10a>
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	2202      	movs	r2, #2
 8008b1e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008b22:	683b      	ldr	r3, [r7, #0]
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d104      	bne.n	8008b32 <HAL_TIM_IC_Start_IT+0x11a>
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	2202      	movs	r2, #2
 8008b2c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008b30:	e013      	b.n	8008b5a <HAL_TIM_IC_Start_IT+0x142>
 8008b32:	683b      	ldr	r3, [r7, #0]
 8008b34:	2b04      	cmp	r3, #4
 8008b36:	d104      	bne.n	8008b42 <HAL_TIM_IC_Start_IT+0x12a>
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	2202      	movs	r2, #2
 8008b3c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008b40:	e00b      	b.n	8008b5a <HAL_TIM_IC_Start_IT+0x142>
 8008b42:	683b      	ldr	r3, [r7, #0]
 8008b44:	2b08      	cmp	r3, #8
 8008b46:	d104      	bne.n	8008b52 <HAL_TIM_IC_Start_IT+0x13a>
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	2202      	movs	r2, #2
 8008b4c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008b50:	e003      	b.n	8008b5a <HAL_TIM_IC_Start_IT+0x142>
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	2202      	movs	r2, #2
 8008b56:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 8008b5a:	683b      	ldr	r3, [r7, #0]
 8008b5c:	2b0c      	cmp	r3, #12
 8008b5e:	d841      	bhi.n	8008be4 <HAL_TIM_IC_Start_IT+0x1cc>
 8008b60:	a201      	add	r2, pc, #4	@ (adr r2, 8008b68 <HAL_TIM_IC_Start_IT+0x150>)
 8008b62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b66:	bf00      	nop
 8008b68:	08008b9d 	.word	0x08008b9d
 8008b6c:	08008be5 	.word	0x08008be5
 8008b70:	08008be5 	.word	0x08008be5
 8008b74:	08008be5 	.word	0x08008be5
 8008b78:	08008baf 	.word	0x08008baf
 8008b7c:	08008be5 	.word	0x08008be5
 8008b80:	08008be5 	.word	0x08008be5
 8008b84:	08008be5 	.word	0x08008be5
 8008b88:	08008bc1 	.word	0x08008bc1
 8008b8c:	08008be5 	.word	0x08008be5
 8008b90:	08008be5 	.word	0x08008be5
 8008b94:	08008be5 	.word	0x08008be5
 8008b98:	08008bd3 	.word	0x08008bd3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	68da      	ldr	r2, [r3, #12]
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	f042 0202 	orr.w	r2, r2, #2
 8008baa:	60da      	str	r2, [r3, #12]
      break;
 8008bac:	e01d      	b.n	8008bea <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	68da      	ldr	r2, [r3, #12]
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	f042 0204 	orr.w	r2, r2, #4
 8008bbc:	60da      	str	r2, [r3, #12]
      break;
 8008bbe:	e014      	b.n	8008bea <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	68da      	ldr	r2, [r3, #12]
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	f042 0208 	orr.w	r2, r2, #8
 8008bce:	60da      	str	r2, [r3, #12]
      break;
 8008bd0:	e00b      	b.n	8008bea <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	68da      	ldr	r2, [r3, #12]
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	f042 0210 	orr.w	r2, r2, #16
 8008be0:	60da      	str	r2, [r3, #12]
      break;
 8008be2:	e002      	b.n	8008bea <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8008be4:	2301      	movs	r3, #1
 8008be6:	73fb      	strb	r3, [r7, #15]
      break;
 8008be8:	bf00      	nop
  }

  if (status == HAL_OK)
 8008bea:	7bfb      	ldrb	r3, [r7, #15]
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d149      	bne.n	8008c84 <HAL_TIM_IC_Start_IT+0x26c>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	2201      	movs	r2, #1
 8008bf6:	6839      	ldr	r1, [r7, #0]
 8008bf8:	4618      	mov	r0, r3
 8008bfa:	f001 fa11 	bl	800a020 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	4a23      	ldr	r2, [pc, #140]	@ (8008c90 <HAL_TIM_IC_Start_IT+0x278>)
 8008c04:	4293      	cmp	r3, r2
 8008c06:	d01d      	beq.n	8008c44 <HAL_TIM_IC_Start_IT+0x22c>
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c10:	d018      	beq.n	8008c44 <HAL_TIM_IC_Start_IT+0x22c>
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	4a1f      	ldr	r2, [pc, #124]	@ (8008c94 <HAL_TIM_IC_Start_IT+0x27c>)
 8008c18:	4293      	cmp	r3, r2
 8008c1a:	d013      	beq.n	8008c44 <HAL_TIM_IC_Start_IT+0x22c>
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	4a1d      	ldr	r2, [pc, #116]	@ (8008c98 <HAL_TIM_IC_Start_IT+0x280>)
 8008c22:	4293      	cmp	r3, r2
 8008c24:	d00e      	beq.n	8008c44 <HAL_TIM_IC_Start_IT+0x22c>
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	4a1c      	ldr	r2, [pc, #112]	@ (8008c9c <HAL_TIM_IC_Start_IT+0x284>)
 8008c2c:	4293      	cmp	r3, r2
 8008c2e:	d009      	beq.n	8008c44 <HAL_TIM_IC_Start_IT+0x22c>
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	4a1a      	ldr	r2, [pc, #104]	@ (8008ca0 <HAL_TIM_IC_Start_IT+0x288>)
 8008c36:	4293      	cmp	r3, r2
 8008c38:	d004      	beq.n	8008c44 <HAL_TIM_IC_Start_IT+0x22c>
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	4a19      	ldr	r2, [pc, #100]	@ (8008ca4 <HAL_TIM_IC_Start_IT+0x28c>)
 8008c40:	4293      	cmp	r3, r2
 8008c42:	d115      	bne.n	8008c70 <HAL_TIM_IC_Start_IT+0x258>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	689a      	ldr	r2, [r3, #8]
 8008c4a:	4b17      	ldr	r3, [pc, #92]	@ (8008ca8 <HAL_TIM_IC_Start_IT+0x290>)
 8008c4c:	4013      	ands	r3, r2
 8008c4e:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c50:	68bb      	ldr	r3, [r7, #8]
 8008c52:	2b06      	cmp	r3, #6
 8008c54:	d015      	beq.n	8008c82 <HAL_TIM_IC_Start_IT+0x26a>
 8008c56:	68bb      	ldr	r3, [r7, #8]
 8008c58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008c5c:	d011      	beq.n	8008c82 <HAL_TIM_IC_Start_IT+0x26a>
      {
        __HAL_TIM_ENABLE(htim);
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	681a      	ldr	r2, [r3, #0]
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	f042 0201 	orr.w	r2, r2, #1
 8008c6c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c6e:	e008      	b.n	8008c82 <HAL_TIM_IC_Start_IT+0x26a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	681a      	ldr	r2, [r3, #0]
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	f042 0201 	orr.w	r2, r2, #1
 8008c7e:	601a      	str	r2, [r3, #0]
 8008c80:	e000      	b.n	8008c84 <HAL_TIM_IC_Start_IT+0x26c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c82:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8008c84:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c86:	4618      	mov	r0, r3
 8008c88:	3710      	adds	r7, #16
 8008c8a:	46bd      	mov	sp, r7
 8008c8c:	bd80      	pop	{r7, pc}
 8008c8e:	bf00      	nop
 8008c90:	40012c00 	.word	0x40012c00
 8008c94:	40000400 	.word	0x40000400
 8008c98:	40000800 	.word	0x40000800
 8008c9c:	40000c00 	.word	0x40000c00
 8008ca0:	40013400 	.word	0x40013400
 8008ca4:	40014000 	.word	0x40014000
 8008ca8:	00010007 	.word	0x00010007

08008cac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008cac:	b580      	push	{r7, lr}
 8008cae:	b084      	sub	sp, #16
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	68db      	ldr	r3, [r3, #12]
 8008cba:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	691b      	ldr	r3, [r3, #16]
 8008cc2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008cc4:	68bb      	ldr	r3, [r7, #8]
 8008cc6:	f003 0302 	and.w	r3, r3, #2
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d020      	beq.n	8008d10 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	f003 0302 	and.w	r3, r3, #2
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d01b      	beq.n	8008d10 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	f06f 0202 	mvn.w	r2, #2
 8008ce0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	2201      	movs	r2, #1
 8008ce6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	699b      	ldr	r3, [r3, #24]
 8008cee:	f003 0303 	and.w	r3, r3, #3
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d003      	beq.n	8008cfe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008cf6:	6878      	ldr	r0, [r7, #4]
 8008cf8:	f7f8 face 	bl	8001298 <HAL_TIM_IC_CaptureCallback>
 8008cfc:	e005      	b.n	8008d0a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008cfe:	6878      	ldr	r0, [r7, #4]
 8008d00:	f000 fba1 	bl	8009446 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d04:	6878      	ldr	r0, [r7, #4]
 8008d06:	f000 fba8 	bl	800945a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	2200      	movs	r2, #0
 8008d0e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008d10:	68bb      	ldr	r3, [r7, #8]
 8008d12:	f003 0304 	and.w	r3, r3, #4
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d020      	beq.n	8008d5c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	f003 0304 	and.w	r3, r3, #4
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d01b      	beq.n	8008d5c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	f06f 0204 	mvn.w	r2, #4
 8008d2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	2202      	movs	r2, #2
 8008d32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	699b      	ldr	r3, [r3, #24]
 8008d3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d003      	beq.n	8008d4a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008d42:	6878      	ldr	r0, [r7, #4]
 8008d44:	f7f8 faa8 	bl	8001298 <HAL_TIM_IC_CaptureCallback>
 8008d48:	e005      	b.n	8008d56 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d4a:	6878      	ldr	r0, [r7, #4]
 8008d4c:	f000 fb7b 	bl	8009446 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d50:	6878      	ldr	r0, [r7, #4]
 8008d52:	f000 fb82 	bl	800945a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	2200      	movs	r2, #0
 8008d5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008d5c:	68bb      	ldr	r3, [r7, #8]
 8008d5e:	f003 0308 	and.w	r3, r3, #8
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d020      	beq.n	8008da8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	f003 0308 	and.w	r3, r3, #8
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d01b      	beq.n	8008da8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	f06f 0208 	mvn.w	r2, #8
 8008d78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	2204      	movs	r2, #4
 8008d7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	69db      	ldr	r3, [r3, #28]
 8008d86:	f003 0303 	and.w	r3, r3, #3
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d003      	beq.n	8008d96 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008d8e:	6878      	ldr	r0, [r7, #4]
 8008d90:	f7f8 fa82 	bl	8001298 <HAL_TIM_IC_CaptureCallback>
 8008d94:	e005      	b.n	8008da2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d96:	6878      	ldr	r0, [r7, #4]
 8008d98:	f000 fb55 	bl	8009446 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d9c:	6878      	ldr	r0, [r7, #4]
 8008d9e:	f000 fb5c 	bl	800945a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	2200      	movs	r2, #0
 8008da6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008da8:	68bb      	ldr	r3, [r7, #8]
 8008daa:	f003 0310 	and.w	r3, r3, #16
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d020      	beq.n	8008df4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	f003 0310 	and.w	r3, r3, #16
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d01b      	beq.n	8008df4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	f06f 0210 	mvn.w	r2, #16
 8008dc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	2208      	movs	r2, #8
 8008dca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	69db      	ldr	r3, [r3, #28]
 8008dd2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d003      	beq.n	8008de2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008dda:	6878      	ldr	r0, [r7, #4]
 8008ddc:	f7f8 fa5c 	bl	8001298 <HAL_TIM_IC_CaptureCallback>
 8008de0:	e005      	b.n	8008dee <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008de2:	6878      	ldr	r0, [r7, #4]
 8008de4:	f000 fb2f 	bl	8009446 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008de8:	6878      	ldr	r0, [r7, #4]
 8008dea:	f000 fb36 	bl	800945a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	2200      	movs	r2, #0
 8008df2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008df4:	68bb      	ldr	r3, [r7, #8]
 8008df6:	f003 0301 	and.w	r3, r3, #1
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d00c      	beq.n	8008e18 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	f003 0301 	and.w	r3, r3, #1
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d007      	beq.n	8008e18 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	f06f 0201 	mvn.w	r2, #1
 8008e10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008e12:	6878      	ldr	r0, [r7, #4]
 8008e14:	f000 fb0d 	bl	8009432 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008e18:	68bb      	ldr	r3, [r7, #8]
 8008e1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d104      	bne.n	8008e2c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8008e22:	68bb      	ldr	r3, [r7, #8]
 8008e24:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d00c      	beq.n	8008e46 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d007      	beq.n	8008e46 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008e3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008e40:	6878      	ldr	r0, [r7, #4]
 8008e42:	f001 f9a5 	bl	800a190 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008e46:	68bb      	ldr	r3, [r7, #8]
 8008e48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d00c      	beq.n	8008e6a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d007      	beq.n	8008e6a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008e62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008e64:	6878      	ldr	r0, [r7, #4]
 8008e66:	f001 f99d 	bl	800a1a4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008e6a:	68bb      	ldr	r3, [r7, #8]
 8008e6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d00c      	beq.n	8008e8e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d007      	beq.n	8008e8e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008e86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008e88:	6878      	ldr	r0, [r7, #4]
 8008e8a:	f000 faf0 	bl	800946e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008e8e:	68bb      	ldr	r3, [r7, #8]
 8008e90:	f003 0320 	and.w	r3, r3, #32
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d00c      	beq.n	8008eb2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	f003 0320 	and.w	r3, r3, #32
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d007      	beq.n	8008eb2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	f06f 0220 	mvn.w	r2, #32
 8008eaa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008eac:	6878      	ldr	r0, [r7, #4]
 8008eae:	f001 f965 	bl	800a17c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008eb2:	bf00      	nop
 8008eb4:	3710      	adds	r7, #16
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	bd80      	pop	{r7, pc}

08008eba <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8008eba:	b580      	push	{r7, lr}
 8008ebc:	b086      	sub	sp, #24
 8008ebe:	af00      	add	r7, sp, #0
 8008ec0:	60f8      	str	r0, [r7, #12]
 8008ec2:	60b9      	str	r1, [r7, #8]
 8008ec4:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008ed0:	2b01      	cmp	r3, #1
 8008ed2:	d101      	bne.n	8008ed8 <HAL_TIM_IC_ConfigChannel+0x1e>
 8008ed4:	2302      	movs	r3, #2
 8008ed6:	e088      	b.n	8008fea <HAL_TIM_IC_ConfigChannel+0x130>
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	2201      	movs	r2, #1
 8008edc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d11b      	bne.n	8008f1e <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008eea:	68bb      	ldr	r3, [r7, #8]
 8008eec:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008eee:	68bb      	ldr	r3, [r7, #8]
 8008ef0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008ef2:	68bb      	ldr	r3, [r7, #8]
 8008ef4:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8008ef6:	f000 fed5 	bl	8009ca4 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	699a      	ldr	r2, [r3, #24]
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	f022 020c 	bic.w	r2, r2, #12
 8008f08:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	6999      	ldr	r1, [r3, #24]
 8008f10:	68bb      	ldr	r3, [r7, #8]
 8008f12:	689a      	ldr	r2, [r3, #8]
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	430a      	orrs	r2, r1
 8008f1a:	619a      	str	r2, [r3, #24]
 8008f1c:	e060      	b.n	8008fe0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	2b04      	cmp	r3, #4
 8008f22:	d11c      	bne.n	8008f5e <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008f28:	68bb      	ldr	r3, [r7, #8]
 8008f2a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008f2c:	68bb      	ldr	r3, [r7, #8]
 8008f2e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008f30:	68bb      	ldr	r3, [r7, #8]
 8008f32:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8008f34:	f000 ff53 	bl	8009dde <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	699a      	ldr	r2, [r3, #24]
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8008f46:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	6999      	ldr	r1, [r3, #24]
 8008f4e:	68bb      	ldr	r3, [r7, #8]
 8008f50:	689b      	ldr	r3, [r3, #8]
 8008f52:	021a      	lsls	r2, r3, #8
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	430a      	orrs	r2, r1
 8008f5a:	619a      	str	r2, [r3, #24]
 8008f5c:	e040      	b.n	8008fe0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	2b08      	cmp	r3, #8
 8008f62:	d11b      	bne.n	8008f9c <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008f68:	68bb      	ldr	r3, [r7, #8]
 8008f6a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008f6c:	68bb      	ldr	r3, [r7, #8]
 8008f6e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008f70:	68bb      	ldr	r3, [r7, #8]
 8008f72:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8008f74:	f000 ffa0 	bl	8009eb8 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	69da      	ldr	r2, [r3, #28]
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	f022 020c 	bic.w	r2, r2, #12
 8008f86:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	69d9      	ldr	r1, [r3, #28]
 8008f8e:	68bb      	ldr	r3, [r7, #8]
 8008f90:	689a      	ldr	r2, [r3, #8]
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	430a      	orrs	r2, r1
 8008f98:	61da      	str	r2, [r3, #28]
 8008f9a:	e021      	b.n	8008fe0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	2b0c      	cmp	r3, #12
 8008fa0:	d11c      	bne.n	8008fdc <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008fa6:	68bb      	ldr	r3, [r7, #8]
 8008fa8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008faa:	68bb      	ldr	r3, [r7, #8]
 8008fac:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008fae:	68bb      	ldr	r3, [r7, #8]
 8008fb0:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8008fb2:	f000 ffbd 	bl	8009f30 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	69da      	ldr	r2, [r3, #28]
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8008fc4:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	69d9      	ldr	r1, [r3, #28]
 8008fcc:	68bb      	ldr	r3, [r7, #8]
 8008fce:	689b      	ldr	r3, [r3, #8]
 8008fd0:	021a      	lsls	r2, r3, #8
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	430a      	orrs	r2, r1
 8008fd8:	61da      	str	r2, [r3, #28]
 8008fda:	e001      	b.n	8008fe0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8008fdc:	2301      	movs	r3, #1
 8008fde:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008fe8:	7dfb      	ldrb	r3, [r7, #23]
}
 8008fea:	4618      	mov	r0, r3
 8008fec:	3718      	adds	r7, #24
 8008fee:	46bd      	mov	sp, r7
 8008ff0:	bd80      	pop	{r7, pc}
	...

08008ff4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008ff4:	b580      	push	{r7, lr}
 8008ff6:	b086      	sub	sp, #24
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	60f8      	str	r0, [r7, #12]
 8008ffc:	60b9      	str	r1, [r7, #8]
 8008ffe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009000:	2300      	movs	r3, #0
 8009002:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800900a:	2b01      	cmp	r3, #1
 800900c:	d101      	bne.n	8009012 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800900e:	2302      	movs	r3, #2
 8009010:	e0ff      	b.n	8009212 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	2201      	movs	r2, #1
 8009016:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	2b14      	cmp	r3, #20
 800901e:	f200 80f0 	bhi.w	8009202 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8009022:	a201      	add	r2, pc, #4	@ (adr r2, 8009028 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009024:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009028:	0800907d 	.word	0x0800907d
 800902c:	08009203 	.word	0x08009203
 8009030:	08009203 	.word	0x08009203
 8009034:	08009203 	.word	0x08009203
 8009038:	080090bd 	.word	0x080090bd
 800903c:	08009203 	.word	0x08009203
 8009040:	08009203 	.word	0x08009203
 8009044:	08009203 	.word	0x08009203
 8009048:	080090ff 	.word	0x080090ff
 800904c:	08009203 	.word	0x08009203
 8009050:	08009203 	.word	0x08009203
 8009054:	08009203 	.word	0x08009203
 8009058:	0800913f 	.word	0x0800913f
 800905c:	08009203 	.word	0x08009203
 8009060:	08009203 	.word	0x08009203
 8009064:	08009203 	.word	0x08009203
 8009068:	08009181 	.word	0x08009181
 800906c:	08009203 	.word	0x08009203
 8009070:	08009203 	.word	0x08009203
 8009074:	08009203 	.word	0x08009203
 8009078:	080091c1 	.word	0x080091c1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	68b9      	ldr	r1, [r7, #8]
 8009082:	4618      	mov	r0, r3
 8009084:	f000 faa4 	bl	80095d0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	699a      	ldr	r2, [r3, #24]
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	f042 0208 	orr.w	r2, r2, #8
 8009096:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	699a      	ldr	r2, [r3, #24]
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	f022 0204 	bic.w	r2, r2, #4
 80090a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	6999      	ldr	r1, [r3, #24]
 80090ae:	68bb      	ldr	r3, [r7, #8]
 80090b0:	691a      	ldr	r2, [r3, #16]
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	430a      	orrs	r2, r1
 80090b8:	619a      	str	r2, [r3, #24]
      break;
 80090ba:	e0a5      	b.n	8009208 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	68b9      	ldr	r1, [r7, #8]
 80090c2:	4618      	mov	r0, r3
 80090c4:	f000 fb14 	bl	80096f0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	699a      	ldr	r2, [r3, #24]
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80090d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	699a      	ldr	r2, [r3, #24]
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80090e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	6999      	ldr	r1, [r3, #24]
 80090ee:	68bb      	ldr	r3, [r7, #8]
 80090f0:	691b      	ldr	r3, [r3, #16]
 80090f2:	021a      	lsls	r2, r3, #8
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	430a      	orrs	r2, r1
 80090fa:	619a      	str	r2, [r3, #24]
      break;
 80090fc:	e084      	b.n	8009208 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	68b9      	ldr	r1, [r7, #8]
 8009104:	4618      	mov	r0, r3
 8009106:	f000 fb7d 	bl	8009804 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	69da      	ldr	r2, [r3, #28]
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	f042 0208 	orr.w	r2, r2, #8
 8009118:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	69da      	ldr	r2, [r3, #28]
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	f022 0204 	bic.w	r2, r2, #4
 8009128:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	69d9      	ldr	r1, [r3, #28]
 8009130:	68bb      	ldr	r3, [r7, #8]
 8009132:	691a      	ldr	r2, [r3, #16]
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	430a      	orrs	r2, r1
 800913a:	61da      	str	r2, [r3, #28]
      break;
 800913c:	e064      	b.n	8009208 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	68b9      	ldr	r1, [r7, #8]
 8009144:	4618      	mov	r0, r3
 8009146:	f000 fbe5 	bl	8009914 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	69da      	ldr	r2, [r3, #28]
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009158:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	69da      	ldr	r2, [r3, #28]
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009168:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	69d9      	ldr	r1, [r3, #28]
 8009170:	68bb      	ldr	r3, [r7, #8]
 8009172:	691b      	ldr	r3, [r3, #16]
 8009174:	021a      	lsls	r2, r3, #8
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	430a      	orrs	r2, r1
 800917c:	61da      	str	r2, [r3, #28]
      break;
 800917e:	e043      	b.n	8009208 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	68b9      	ldr	r1, [r7, #8]
 8009186:	4618      	mov	r0, r3
 8009188:	f000 fc2e 	bl	80099e8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	f042 0208 	orr.w	r2, r2, #8
 800919a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	f022 0204 	bic.w	r2, r2, #4
 80091aa:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80091b2:	68bb      	ldr	r3, [r7, #8]
 80091b4:	691a      	ldr	r2, [r3, #16]
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	430a      	orrs	r2, r1
 80091bc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80091be:	e023      	b.n	8009208 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	68b9      	ldr	r1, [r7, #8]
 80091c6:	4618      	mov	r0, r3
 80091c8:	f000 fc72 	bl	8009ab0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80091da:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80091ea:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80091f2:	68bb      	ldr	r3, [r7, #8]
 80091f4:	691b      	ldr	r3, [r3, #16]
 80091f6:	021a      	lsls	r2, r3, #8
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	430a      	orrs	r2, r1
 80091fe:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8009200:	e002      	b.n	8009208 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8009202:	2301      	movs	r3, #1
 8009204:	75fb      	strb	r3, [r7, #23]
      break;
 8009206:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	2200      	movs	r2, #0
 800920c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009210:	7dfb      	ldrb	r3, [r7, #23]
}
 8009212:	4618      	mov	r0, r3
 8009214:	3718      	adds	r7, #24
 8009216:	46bd      	mov	sp, r7
 8009218:	bd80      	pop	{r7, pc}
 800921a:	bf00      	nop

0800921c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800921c:	b580      	push	{r7, lr}
 800921e:	b084      	sub	sp, #16
 8009220:	af00      	add	r7, sp, #0
 8009222:	6078      	str	r0, [r7, #4]
 8009224:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009226:	2300      	movs	r3, #0
 8009228:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009230:	2b01      	cmp	r3, #1
 8009232:	d101      	bne.n	8009238 <HAL_TIM_ConfigClockSource+0x1c>
 8009234:	2302      	movs	r3, #2
 8009236:	e0b6      	b.n	80093a6 <HAL_TIM_ConfigClockSource+0x18a>
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	2201      	movs	r2, #1
 800923c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	2202      	movs	r2, #2
 8009244:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	689b      	ldr	r3, [r3, #8]
 800924e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009250:	68bb      	ldr	r3, [r7, #8]
 8009252:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009256:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800925a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800925c:	68bb      	ldr	r3, [r7, #8]
 800925e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009262:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	68ba      	ldr	r2, [r7, #8]
 800926a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800926c:	683b      	ldr	r3, [r7, #0]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009274:	d03e      	beq.n	80092f4 <HAL_TIM_ConfigClockSource+0xd8>
 8009276:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800927a:	f200 8087 	bhi.w	800938c <HAL_TIM_ConfigClockSource+0x170>
 800927e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009282:	f000 8086 	beq.w	8009392 <HAL_TIM_ConfigClockSource+0x176>
 8009286:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800928a:	d87f      	bhi.n	800938c <HAL_TIM_ConfigClockSource+0x170>
 800928c:	2b70      	cmp	r3, #112	@ 0x70
 800928e:	d01a      	beq.n	80092c6 <HAL_TIM_ConfigClockSource+0xaa>
 8009290:	2b70      	cmp	r3, #112	@ 0x70
 8009292:	d87b      	bhi.n	800938c <HAL_TIM_ConfigClockSource+0x170>
 8009294:	2b60      	cmp	r3, #96	@ 0x60
 8009296:	d050      	beq.n	800933a <HAL_TIM_ConfigClockSource+0x11e>
 8009298:	2b60      	cmp	r3, #96	@ 0x60
 800929a:	d877      	bhi.n	800938c <HAL_TIM_ConfigClockSource+0x170>
 800929c:	2b50      	cmp	r3, #80	@ 0x50
 800929e:	d03c      	beq.n	800931a <HAL_TIM_ConfigClockSource+0xfe>
 80092a0:	2b50      	cmp	r3, #80	@ 0x50
 80092a2:	d873      	bhi.n	800938c <HAL_TIM_ConfigClockSource+0x170>
 80092a4:	2b40      	cmp	r3, #64	@ 0x40
 80092a6:	d058      	beq.n	800935a <HAL_TIM_ConfigClockSource+0x13e>
 80092a8:	2b40      	cmp	r3, #64	@ 0x40
 80092aa:	d86f      	bhi.n	800938c <HAL_TIM_ConfigClockSource+0x170>
 80092ac:	2b30      	cmp	r3, #48	@ 0x30
 80092ae:	d064      	beq.n	800937a <HAL_TIM_ConfigClockSource+0x15e>
 80092b0:	2b30      	cmp	r3, #48	@ 0x30
 80092b2:	d86b      	bhi.n	800938c <HAL_TIM_ConfigClockSource+0x170>
 80092b4:	2b20      	cmp	r3, #32
 80092b6:	d060      	beq.n	800937a <HAL_TIM_ConfigClockSource+0x15e>
 80092b8:	2b20      	cmp	r3, #32
 80092ba:	d867      	bhi.n	800938c <HAL_TIM_ConfigClockSource+0x170>
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d05c      	beq.n	800937a <HAL_TIM_ConfigClockSource+0x15e>
 80092c0:	2b10      	cmp	r3, #16
 80092c2:	d05a      	beq.n	800937a <HAL_TIM_ConfigClockSource+0x15e>
 80092c4:	e062      	b.n	800938c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80092ca:	683b      	ldr	r3, [r7, #0]
 80092cc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80092ce:	683b      	ldr	r3, [r7, #0]
 80092d0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80092d2:	683b      	ldr	r3, [r7, #0]
 80092d4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80092d6:	f000 fe83 	bl	8009fe0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	689b      	ldr	r3, [r3, #8]
 80092e0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80092e2:	68bb      	ldr	r3, [r7, #8]
 80092e4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80092e8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	68ba      	ldr	r2, [r7, #8]
 80092f0:	609a      	str	r2, [r3, #8]
      break;
 80092f2:	e04f      	b.n	8009394 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80092f8:	683b      	ldr	r3, [r7, #0]
 80092fa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80092fc:	683b      	ldr	r3, [r7, #0]
 80092fe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009300:	683b      	ldr	r3, [r7, #0]
 8009302:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009304:	f000 fe6c 	bl	8009fe0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	689a      	ldr	r2, [r3, #8]
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009316:	609a      	str	r2, [r3, #8]
      break;
 8009318:	e03c      	b.n	8009394 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800931e:	683b      	ldr	r3, [r7, #0]
 8009320:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009322:	683b      	ldr	r3, [r7, #0]
 8009324:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009326:	461a      	mov	r2, r3
 8009328:	f000 fd2a 	bl	8009d80 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	2150      	movs	r1, #80	@ 0x50
 8009332:	4618      	mov	r0, r3
 8009334:	f000 fe39 	bl	8009faa <TIM_ITRx_SetConfig>
      break;
 8009338:	e02c      	b.n	8009394 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800933e:	683b      	ldr	r3, [r7, #0]
 8009340:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009342:	683b      	ldr	r3, [r7, #0]
 8009344:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009346:	461a      	mov	r2, r3
 8009348:	f000 fd86 	bl	8009e58 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	2160      	movs	r1, #96	@ 0x60
 8009352:	4618      	mov	r0, r3
 8009354:	f000 fe29 	bl	8009faa <TIM_ITRx_SetConfig>
      break;
 8009358:	e01c      	b.n	8009394 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800935e:	683b      	ldr	r3, [r7, #0]
 8009360:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009362:	683b      	ldr	r3, [r7, #0]
 8009364:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009366:	461a      	mov	r2, r3
 8009368:	f000 fd0a 	bl	8009d80 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	2140      	movs	r1, #64	@ 0x40
 8009372:	4618      	mov	r0, r3
 8009374:	f000 fe19 	bl	8009faa <TIM_ITRx_SetConfig>
      break;
 8009378:	e00c      	b.n	8009394 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	681a      	ldr	r2, [r3, #0]
 800937e:	683b      	ldr	r3, [r7, #0]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	4619      	mov	r1, r3
 8009384:	4610      	mov	r0, r2
 8009386:	f000 fe10 	bl	8009faa <TIM_ITRx_SetConfig>
      break;
 800938a:	e003      	b.n	8009394 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800938c:	2301      	movs	r3, #1
 800938e:	73fb      	strb	r3, [r7, #15]
      break;
 8009390:	e000      	b.n	8009394 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8009392:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	2201      	movs	r2, #1
 8009398:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	2200      	movs	r2, #0
 80093a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80093a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80093a6:	4618      	mov	r0, r3
 80093a8:	3710      	adds	r7, #16
 80093aa:	46bd      	mov	sp, r7
 80093ac:	bd80      	pop	{r7, pc}

080093ae <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80093ae:	b580      	push	{r7, lr}
 80093b0:	b082      	sub	sp, #8
 80093b2:	af00      	add	r7, sp, #0
 80093b4:	6078      	str	r0, [r7, #4]
 80093b6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80093be:	2b01      	cmp	r3, #1
 80093c0:	d101      	bne.n	80093c6 <HAL_TIM_SlaveConfigSynchro+0x18>
 80093c2:	2302      	movs	r3, #2
 80093c4:	e031      	b.n	800942a <HAL_TIM_SlaveConfigSynchro+0x7c>
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	2201      	movs	r2, #1
 80093ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	2202      	movs	r2, #2
 80093d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80093d6:	6839      	ldr	r1, [r7, #0]
 80093d8:	6878      	ldr	r0, [r7, #4]
 80093da:	f000 fbcf 	bl	8009b7c <TIM_SlaveTimer_SetConfig>
 80093de:	4603      	mov	r3, r0
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d009      	beq.n	80093f8 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	2201      	movs	r2, #1
 80093e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	2200      	movs	r2, #0
 80093f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 80093f4:	2301      	movs	r3, #1
 80093f6:	e018      	b.n	800942a <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	68da      	ldr	r2, [r3, #12]
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009406:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	68da      	ldr	r2, [r3, #12]
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009416:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	2201      	movs	r2, #1
 800941c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	2200      	movs	r2, #0
 8009424:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009428:	2300      	movs	r3, #0
}
 800942a:	4618      	mov	r0, r3
 800942c:	3708      	adds	r7, #8
 800942e:	46bd      	mov	sp, r7
 8009430:	bd80      	pop	{r7, pc}

08009432 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009432:	b480      	push	{r7}
 8009434:	b083      	sub	sp, #12
 8009436:	af00      	add	r7, sp, #0
 8009438:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800943a:	bf00      	nop
 800943c:	370c      	adds	r7, #12
 800943e:	46bd      	mov	sp, r7
 8009440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009444:	4770      	bx	lr

08009446 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009446:	b480      	push	{r7}
 8009448:	b083      	sub	sp, #12
 800944a:	af00      	add	r7, sp, #0
 800944c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800944e:	bf00      	nop
 8009450:	370c      	adds	r7, #12
 8009452:	46bd      	mov	sp, r7
 8009454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009458:	4770      	bx	lr

0800945a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800945a:	b480      	push	{r7}
 800945c:	b083      	sub	sp, #12
 800945e:	af00      	add	r7, sp, #0
 8009460:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009462:	bf00      	nop
 8009464:	370c      	adds	r7, #12
 8009466:	46bd      	mov	sp, r7
 8009468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800946c:	4770      	bx	lr

0800946e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800946e:	b480      	push	{r7}
 8009470:	b083      	sub	sp, #12
 8009472:	af00      	add	r7, sp, #0
 8009474:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009476:	bf00      	nop
 8009478:	370c      	adds	r7, #12
 800947a:	46bd      	mov	sp, r7
 800947c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009480:	4770      	bx	lr
	...

08009484 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009484:	b480      	push	{r7}
 8009486:	b085      	sub	sp, #20
 8009488:	af00      	add	r7, sp, #0
 800948a:	6078      	str	r0, [r7, #4]
 800948c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	4a46      	ldr	r2, [pc, #280]	@ (80095b0 <TIM_Base_SetConfig+0x12c>)
 8009498:	4293      	cmp	r3, r2
 800949a:	d013      	beq.n	80094c4 <TIM_Base_SetConfig+0x40>
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80094a2:	d00f      	beq.n	80094c4 <TIM_Base_SetConfig+0x40>
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	4a43      	ldr	r2, [pc, #268]	@ (80095b4 <TIM_Base_SetConfig+0x130>)
 80094a8:	4293      	cmp	r3, r2
 80094aa:	d00b      	beq.n	80094c4 <TIM_Base_SetConfig+0x40>
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	4a42      	ldr	r2, [pc, #264]	@ (80095b8 <TIM_Base_SetConfig+0x134>)
 80094b0:	4293      	cmp	r3, r2
 80094b2:	d007      	beq.n	80094c4 <TIM_Base_SetConfig+0x40>
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	4a41      	ldr	r2, [pc, #260]	@ (80095bc <TIM_Base_SetConfig+0x138>)
 80094b8:	4293      	cmp	r3, r2
 80094ba:	d003      	beq.n	80094c4 <TIM_Base_SetConfig+0x40>
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	4a40      	ldr	r2, [pc, #256]	@ (80095c0 <TIM_Base_SetConfig+0x13c>)
 80094c0:	4293      	cmp	r3, r2
 80094c2:	d108      	bne.n	80094d6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80094ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80094cc:	683b      	ldr	r3, [r7, #0]
 80094ce:	685b      	ldr	r3, [r3, #4]
 80094d0:	68fa      	ldr	r2, [r7, #12]
 80094d2:	4313      	orrs	r3, r2
 80094d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	4a35      	ldr	r2, [pc, #212]	@ (80095b0 <TIM_Base_SetConfig+0x12c>)
 80094da:	4293      	cmp	r3, r2
 80094dc:	d01f      	beq.n	800951e <TIM_Base_SetConfig+0x9a>
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80094e4:	d01b      	beq.n	800951e <TIM_Base_SetConfig+0x9a>
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	4a32      	ldr	r2, [pc, #200]	@ (80095b4 <TIM_Base_SetConfig+0x130>)
 80094ea:	4293      	cmp	r3, r2
 80094ec:	d017      	beq.n	800951e <TIM_Base_SetConfig+0x9a>
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	4a31      	ldr	r2, [pc, #196]	@ (80095b8 <TIM_Base_SetConfig+0x134>)
 80094f2:	4293      	cmp	r3, r2
 80094f4:	d013      	beq.n	800951e <TIM_Base_SetConfig+0x9a>
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	4a30      	ldr	r2, [pc, #192]	@ (80095bc <TIM_Base_SetConfig+0x138>)
 80094fa:	4293      	cmp	r3, r2
 80094fc:	d00f      	beq.n	800951e <TIM_Base_SetConfig+0x9a>
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	4a2f      	ldr	r2, [pc, #188]	@ (80095c0 <TIM_Base_SetConfig+0x13c>)
 8009502:	4293      	cmp	r3, r2
 8009504:	d00b      	beq.n	800951e <TIM_Base_SetConfig+0x9a>
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	4a2e      	ldr	r2, [pc, #184]	@ (80095c4 <TIM_Base_SetConfig+0x140>)
 800950a:	4293      	cmp	r3, r2
 800950c:	d007      	beq.n	800951e <TIM_Base_SetConfig+0x9a>
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	4a2d      	ldr	r2, [pc, #180]	@ (80095c8 <TIM_Base_SetConfig+0x144>)
 8009512:	4293      	cmp	r3, r2
 8009514:	d003      	beq.n	800951e <TIM_Base_SetConfig+0x9a>
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	4a2c      	ldr	r2, [pc, #176]	@ (80095cc <TIM_Base_SetConfig+0x148>)
 800951a:	4293      	cmp	r3, r2
 800951c:	d108      	bne.n	8009530 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009524:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009526:	683b      	ldr	r3, [r7, #0]
 8009528:	68db      	ldr	r3, [r3, #12]
 800952a:	68fa      	ldr	r2, [r7, #12]
 800952c:	4313      	orrs	r3, r2
 800952e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009536:	683b      	ldr	r3, [r7, #0]
 8009538:	695b      	ldr	r3, [r3, #20]
 800953a:	4313      	orrs	r3, r2
 800953c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	68fa      	ldr	r2, [r7, #12]
 8009542:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009544:	683b      	ldr	r3, [r7, #0]
 8009546:	689a      	ldr	r2, [r3, #8]
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800954c:	683b      	ldr	r3, [r7, #0]
 800954e:	681a      	ldr	r2, [r3, #0]
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	4a16      	ldr	r2, [pc, #88]	@ (80095b0 <TIM_Base_SetConfig+0x12c>)
 8009558:	4293      	cmp	r3, r2
 800955a:	d00f      	beq.n	800957c <TIM_Base_SetConfig+0xf8>
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	4a18      	ldr	r2, [pc, #96]	@ (80095c0 <TIM_Base_SetConfig+0x13c>)
 8009560:	4293      	cmp	r3, r2
 8009562:	d00b      	beq.n	800957c <TIM_Base_SetConfig+0xf8>
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	4a17      	ldr	r2, [pc, #92]	@ (80095c4 <TIM_Base_SetConfig+0x140>)
 8009568:	4293      	cmp	r3, r2
 800956a:	d007      	beq.n	800957c <TIM_Base_SetConfig+0xf8>
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	4a16      	ldr	r2, [pc, #88]	@ (80095c8 <TIM_Base_SetConfig+0x144>)
 8009570:	4293      	cmp	r3, r2
 8009572:	d003      	beq.n	800957c <TIM_Base_SetConfig+0xf8>
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	4a15      	ldr	r2, [pc, #84]	@ (80095cc <TIM_Base_SetConfig+0x148>)
 8009578:	4293      	cmp	r3, r2
 800957a:	d103      	bne.n	8009584 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800957c:	683b      	ldr	r3, [r7, #0]
 800957e:	691a      	ldr	r2, [r3, #16]
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	2201      	movs	r2, #1
 8009588:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	691b      	ldr	r3, [r3, #16]
 800958e:	f003 0301 	and.w	r3, r3, #1
 8009592:	2b01      	cmp	r3, #1
 8009594:	d105      	bne.n	80095a2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	691b      	ldr	r3, [r3, #16]
 800959a:	f023 0201 	bic.w	r2, r3, #1
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	611a      	str	r2, [r3, #16]
  }
}
 80095a2:	bf00      	nop
 80095a4:	3714      	adds	r7, #20
 80095a6:	46bd      	mov	sp, r7
 80095a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ac:	4770      	bx	lr
 80095ae:	bf00      	nop
 80095b0:	40012c00 	.word	0x40012c00
 80095b4:	40000400 	.word	0x40000400
 80095b8:	40000800 	.word	0x40000800
 80095bc:	40000c00 	.word	0x40000c00
 80095c0:	40013400 	.word	0x40013400
 80095c4:	40014000 	.word	0x40014000
 80095c8:	40014400 	.word	0x40014400
 80095cc:	40014800 	.word	0x40014800

080095d0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80095d0:	b480      	push	{r7}
 80095d2:	b087      	sub	sp, #28
 80095d4:	af00      	add	r7, sp, #0
 80095d6:	6078      	str	r0, [r7, #4]
 80095d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	6a1b      	ldr	r3, [r3, #32]
 80095de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	6a1b      	ldr	r3, [r3, #32]
 80095e4:	f023 0201 	bic.w	r2, r3, #1
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	685b      	ldr	r3, [r3, #4]
 80095f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	699b      	ldr	r3, [r3, #24]
 80095f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80095fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009602:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	f023 0303 	bic.w	r3, r3, #3
 800960a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800960c:	683b      	ldr	r3, [r7, #0]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	68fa      	ldr	r2, [r7, #12]
 8009612:	4313      	orrs	r3, r2
 8009614:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009616:	697b      	ldr	r3, [r7, #20]
 8009618:	f023 0302 	bic.w	r3, r3, #2
 800961c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800961e:	683b      	ldr	r3, [r7, #0]
 8009620:	689b      	ldr	r3, [r3, #8]
 8009622:	697a      	ldr	r2, [r7, #20]
 8009624:	4313      	orrs	r3, r2
 8009626:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	4a2c      	ldr	r2, [pc, #176]	@ (80096dc <TIM_OC1_SetConfig+0x10c>)
 800962c:	4293      	cmp	r3, r2
 800962e:	d00f      	beq.n	8009650 <TIM_OC1_SetConfig+0x80>
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	4a2b      	ldr	r2, [pc, #172]	@ (80096e0 <TIM_OC1_SetConfig+0x110>)
 8009634:	4293      	cmp	r3, r2
 8009636:	d00b      	beq.n	8009650 <TIM_OC1_SetConfig+0x80>
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	4a2a      	ldr	r2, [pc, #168]	@ (80096e4 <TIM_OC1_SetConfig+0x114>)
 800963c:	4293      	cmp	r3, r2
 800963e:	d007      	beq.n	8009650 <TIM_OC1_SetConfig+0x80>
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	4a29      	ldr	r2, [pc, #164]	@ (80096e8 <TIM_OC1_SetConfig+0x118>)
 8009644:	4293      	cmp	r3, r2
 8009646:	d003      	beq.n	8009650 <TIM_OC1_SetConfig+0x80>
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	4a28      	ldr	r2, [pc, #160]	@ (80096ec <TIM_OC1_SetConfig+0x11c>)
 800964c:	4293      	cmp	r3, r2
 800964e:	d10c      	bne.n	800966a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009650:	697b      	ldr	r3, [r7, #20]
 8009652:	f023 0308 	bic.w	r3, r3, #8
 8009656:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009658:	683b      	ldr	r3, [r7, #0]
 800965a:	68db      	ldr	r3, [r3, #12]
 800965c:	697a      	ldr	r2, [r7, #20]
 800965e:	4313      	orrs	r3, r2
 8009660:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009662:	697b      	ldr	r3, [r7, #20]
 8009664:	f023 0304 	bic.w	r3, r3, #4
 8009668:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	4a1b      	ldr	r2, [pc, #108]	@ (80096dc <TIM_OC1_SetConfig+0x10c>)
 800966e:	4293      	cmp	r3, r2
 8009670:	d00f      	beq.n	8009692 <TIM_OC1_SetConfig+0xc2>
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	4a1a      	ldr	r2, [pc, #104]	@ (80096e0 <TIM_OC1_SetConfig+0x110>)
 8009676:	4293      	cmp	r3, r2
 8009678:	d00b      	beq.n	8009692 <TIM_OC1_SetConfig+0xc2>
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	4a19      	ldr	r2, [pc, #100]	@ (80096e4 <TIM_OC1_SetConfig+0x114>)
 800967e:	4293      	cmp	r3, r2
 8009680:	d007      	beq.n	8009692 <TIM_OC1_SetConfig+0xc2>
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	4a18      	ldr	r2, [pc, #96]	@ (80096e8 <TIM_OC1_SetConfig+0x118>)
 8009686:	4293      	cmp	r3, r2
 8009688:	d003      	beq.n	8009692 <TIM_OC1_SetConfig+0xc2>
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	4a17      	ldr	r2, [pc, #92]	@ (80096ec <TIM_OC1_SetConfig+0x11c>)
 800968e:	4293      	cmp	r3, r2
 8009690:	d111      	bne.n	80096b6 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009692:	693b      	ldr	r3, [r7, #16]
 8009694:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009698:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800969a:	693b      	ldr	r3, [r7, #16]
 800969c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80096a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80096a2:	683b      	ldr	r3, [r7, #0]
 80096a4:	695b      	ldr	r3, [r3, #20]
 80096a6:	693a      	ldr	r2, [r7, #16]
 80096a8:	4313      	orrs	r3, r2
 80096aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80096ac:	683b      	ldr	r3, [r7, #0]
 80096ae:	699b      	ldr	r3, [r3, #24]
 80096b0:	693a      	ldr	r2, [r7, #16]
 80096b2:	4313      	orrs	r3, r2
 80096b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	693a      	ldr	r2, [r7, #16]
 80096ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	68fa      	ldr	r2, [r7, #12]
 80096c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80096c2:	683b      	ldr	r3, [r7, #0]
 80096c4:	685a      	ldr	r2, [r3, #4]
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	697a      	ldr	r2, [r7, #20]
 80096ce:	621a      	str	r2, [r3, #32]
}
 80096d0:	bf00      	nop
 80096d2:	371c      	adds	r7, #28
 80096d4:	46bd      	mov	sp, r7
 80096d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096da:	4770      	bx	lr
 80096dc:	40012c00 	.word	0x40012c00
 80096e0:	40013400 	.word	0x40013400
 80096e4:	40014000 	.word	0x40014000
 80096e8:	40014400 	.word	0x40014400
 80096ec:	40014800 	.word	0x40014800

080096f0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80096f0:	b480      	push	{r7}
 80096f2:	b087      	sub	sp, #28
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	6078      	str	r0, [r7, #4]
 80096f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	6a1b      	ldr	r3, [r3, #32]
 80096fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	6a1b      	ldr	r3, [r3, #32]
 8009704:	f023 0210 	bic.w	r2, r3, #16
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	685b      	ldr	r3, [r3, #4]
 8009710:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	699b      	ldr	r3, [r3, #24]
 8009716:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800971e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009722:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800972a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800972c:	683b      	ldr	r3, [r7, #0]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	021b      	lsls	r3, r3, #8
 8009732:	68fa      	ldr	r2, [r7, #12]
 8009734:	4313      	orrs	r3, r2
 8009736:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009738:	697b      	ldr	r3, [r7, #20]
 800973a:	f023 0320 	bic.w	r3, r3, #32
 800973e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009740:	683b      	ldr	r3, [r7, #0]
 8009742:	689b      	ldr	r3, [r3, #8]
 8009744:	011b      	lsls	r3, r3, #4
 8009746:	697a      	ldr	r2, [r7, #20]
 8009748:	4313      	orrs	r3, r2
 800974a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	4a28      	ldr	r2, [pc, #160]	@ (80097f0 <TIM_OC2_SetConfig+0x100>)
 8009750:	4293      	cmp	r3, r2
 8009752:	d003      	beq.n	800975c <TIM_OC2_SetConfig+0x6c>
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	4a27      	ldr	r2, [pc, #156]	@ (80097f4 <TIM_OC2_SetConfig+0x104>)
 8009758:	4293      	cmp	r3, r2
 800975a:	d10d      	bne.n	8009778 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800975c:	697b      	ldr	r3, [r7, #20]
 800975e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009762:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009764:	683b      	ldr	r3, [r7, #0]
 8009766:	68db      	ldr	r3, [r3, #12]
 8009768:	011b      	lsls	r3, r3, #4
 800976a:	697a      	ldr	r2, [r7, #20]
 800976c:	4313      	orrs	r3, r2
 800976e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009770:	697b      	ldr	r3, [r7, #20]
 8009772:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009776:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	4a1d      	ldr	r2, [pc, #116]	@ (80097f0 <TIM_OC2_SetConfig+0x100>)
 800977c:	4293      	cmp	r3, r2
 800977e:	d00f      	beq.n	80097a0 <TIM_OC2_SetConfig+0xb0>
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	4a1c      	ldr	r2, [pc, #112]	@ (80097f4 <TIM_OC2_SetConfig+0x104>)
 8009784:	4293      	cmp	r3, r2
 8009786:	d00b      	beq.n	80097a0 <TIM_OC2_SetConfig+0xb0>
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	4a1b      	ldr	r2, [pc, #108]	@ (80097f8 <TIM_OC2_SetConfig+0x108>)
 800978c:	4293      	cmp	r3, r2
 800978e:	d007      	beq.n	80097a0 <TIM_OC2_SetConfig+0xb0>
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	4a1a      	ldr	r2, [pc, #104]	@ (80097fc <TIM_OC2_SetConfig+0x10c>)
 8009794:	4293      	cmp	r3, r2
 8009796:	d003      	beq.n	80097a0 <TIM_OC2_SetConfig+0xb0>
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	4a19      	ldr	r2, [pc, #100]	@ (8009800 <TIM_OC2_SetConfig+0x110>)
 800979c:	4293      	cmp	r3, r2
 800979e:	d113      	bne.n	80097c8 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80097a0:	693b      	ldr	r3, [r7, #16]
 80097a2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80097a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80097a8:	693b      	ldr	r3, [r7, #16]
 80097aa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80097ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80097b0:	683b      	ldr	r3, [r7, #0]
 80097b2:	695b      	ldr	r3, [r3, #20]
 80097b4:	009b      	lsls	r3, r3, #2
 80097b6:	693a      	ldr	r2, [r7, #16]
 80097b8:	4313      	orrs	r3, r2
 80097ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80097bc:	683b      	ldr	r3, [r7, #0]
 80097be:	699b      	ldr	r3, [r3, #24]
 80097c0:	009b      	lsls	r3, r3, #2
 80097c2:	693a      	ldr	r2, [r7, #16]
 80097c4:	4313      	orrs	r3, r2
 80097c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	693a      	ldr	r2, [r7, #16]
 80097cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	68fa      	ldr	r2, [r7, #12]
 80097d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80097d4:	683b      	ldr	r3, [r7, #0]
 80097d6:	685a      	ldr	r2, [r3, #4]
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	697a      	ldr	r2, [r7, #20]
 80097e0:	621a      	str	r2, [r3, #32]
}
 80097e2:	bf00      	nop
 80097e4:	371c      	adds	r7, #28
 80097e6:	46bd      	mov	sp, r7
 80097e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ec:	4770      	bx	lr
 80097ee:	bf00      	nop
 80097f0:	40012c00 	.word	0x40012c00
 80097f4:	40013400 	.word	0x40013400
 80097f8:	40014000 	.word	0x40014000
 80097fc:	40014400 	.word	0x40014400
 8009800:	40014800 	.word	0x40014800

08009804 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009804:	b480      	push	{r7}
 8009806:	b087      	sub	sp, #28
 8009808:	af00      	add	r7, sp, #0
 800980a:	6078      	str	r0, [r7, #4]
 800980c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	6a1b      	ldr	r3, [r3, #32]
 8009812:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	6a1b      	ldr	r3, [r3, #32]
 8009818:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	685b      	ldr	r3, [r3, #4]
 8009824:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	69db      	ldr	r3, [r3, #28]
 800982a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009832:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009836:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	f023 0303 	bic.w	r3, r3, #3
 800983e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009840:	683b      	ldr	r3, [r7, #0]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	68fa      	ldr	r2, [r7, #12]
 8009846:	4313      	orrs	r3, r2
 8009848:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800984a:	697b      	ldr	r3, [r7, #20]
 800984c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009850:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009852:	683b      	ldr	r3, [r7, #0]
 8009854:	689b      	ldr	r3, [r3, #8]
 8009856:	021b      	lsls	r3, r3, #8
 8009858:	697a      	ldr	r2, [r7, #20]
 800985a:	4313      	orrs	r3, r2
 800985c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	4a27      	ldr	r2, [pc, #156]	@ (8009900 <TIM_OC3_SetConfig+0xfc>)
 8009862:	4293      	cmp	r3, r2
 8009864:	d003      	beq.n	800986e <TIM_OC3_SetConfig+0x6a>
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	4a26      	ldr	r2, [pc, #152]	@ (8009904 <TIM_OC3_SetConfig+0x100>)
 800986a:	4293      	cmp	r3, r2
 800986c:	d10d      	bne.n	800988a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800986e:	697b      	ldr	r3, [r7, #20]
 8009870:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009874:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009876:	683b      	ldr	r3, [r7, #0]
 8009878:	68db      	ldr	r3, [r3, #12]
 800987a:	021b      	lsls	r3, r3, #8
 800987c:	697a      	ldr	r2, [r7, #20]
 800987e:	4313      	orrs	r3, r2
 8009880:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009882:	697b      	ldr	r3, [r7, #20]
 8009884:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009888:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	4a1c      	ldr	r2, [pc, #112]	@ (8009900 <TIM_OC3_SetConfig+0xfc>)
 800988e:	4293      	cmp	r3, r2
 8009890:	d00f      	beq.n	80098b2 <TIM_OC3_SetConfig+0xae>
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	4a1b      	ldr	r2, [pc, #108]	@ (8009904 <TIM_OC3_SetConfig+0x100>)
 8009896:	4293      	cmp	r3, r2
 8009898:	d00b      	beq.n	80098b2 <TIM_OC3_SetConfig+0xae>
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	4a1a      	ldr	r2, [pc, #104]	@ (8009908 <TIM_OC3_SetConfig+0x104>)
 800989e:	4293      	cmp	r3, r2
 80098a0:	d007      	beq.n	80098b2 <TIM_OC3_SetConfig+0xae>
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	4a19      	ldr	r2, [pc, #100]	@ (800990c <TIM_OC3_SetConfig+0x108>)
 80098a6:	4293      	cmp	r3, r2
 80098a8:	d003      	beq.n	80098b2 <TIM_OC3_SetConfig+0xae>
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	4a18      	ldr	r2, [pc, #96]	@ (8009910 <TIM_OC3_SetConfig+0x10c>)
 80098ae:	4293      	cmp	r3, r2
 80098b0:	d113      	bne.n	80098da <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80098b2:	693b      	ldr	r3, [r7, #16]
 80098b4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80098b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80098ba:	693b      	ldr	r3, [r7, #16]
 80098bc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80098c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80098c2:	683b      	ldr	r3, [r7, #0]
 80098c4:	695b      	ldr	r3, [r3, #20]
 80098c6:	011b      	lsls	r3, r3, #4
 80098c8:	693a      	ldr	r2, [r7, #16]
 80098ca:	4313      	orrs	r3, r2
 80098cc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80098ce:	683b      	ldr	r3, [r7, #0]
 80098d0:	699b      	ldr	r3, [r3, #24]
 80098d2:	011b      	lsls	r3, r3, #4
 80098d4:	693a      	ldr	r2, [r7, #16]
 80098d6:	4313      	orrs	r3, r2
 80098d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	693a      	ldr	r2, [r7, #16]
 80098de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	68fa      	ldr	r2, [r7, #12]
 80098e4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80098e6:	683b      	ldr	r3, [r7, #0]
 80098e8:	685a      	ldr	r2, [r3, #4]
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	697a      	ldr	r2, [r7, #20]
 80098f2:	621a      	str	r2, [r3, #32]
}
 80098f4:	bf00      	nop
 80098f6:	371c      	adds	r7, #28
 80098f8:	46bd      	mov	sp, r7
 80098fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098fe:	4770      	bx	lr
 8009900:	40012c00 	.word	0x40012c00
 8009904:	40013400 	.word	0x40013400
 8009908:	40014000 	.word	0x40014000
 800990c:	40014400 	.word	0x40014400
 8009910:	40014800 	.word	0x40014800

08009914 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009914:	b480      	push	{r7}
 8009916:	b087      	sub	sp, #28
 8009918:	af00      	add	r7, sp, #0
 800991a:	6078      	str	r0, [r7, #4]
 800991c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	6a1b      	ldr	r3, [r3, #32]
 8009922:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	6a1b      	ldr	r3, [r3, #32]
 8009928:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	685b      	ldr	r3, [r3, #4]
 8009934:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	69db      	ldr	r3, [r3, #28]
 800993a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009942:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009946:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800994e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009950:	683b      	ldr	r3, [r7, #0]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	021b      	lsls	r3, r3, #8
 8009956:	68fa      	ldr	r2, [r7, #12]
 8009958:	4313      	orrs	r3, r2
 800995a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800995c:	693b      	ldr	r3, [r7, #16]
 800995e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009962:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009964:	683b      	ldr	r3, [r7, #0]
 8009966:	689b      	ldr	r3, [r3, #8]
 8009968:	031b      	lsls	r3, r3, #12
 800996a:	693a      	ldr	r2, [r7, #16]
 800996c:	4313      	orrs	r3, r2
 800996e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	4a18      	ldr	r2, [pc, #96]	@ (80099d4 <TIM_OC4_SetConfig+0xc0>)
 8009974:	4293      	cmp	r3, r2
 8009976:	d00f      	beq.n	8009998 <TIM_OC4_SetConfig+0x84>
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	4a17      	ldr	r2, [pc, #92]	@ (80099d8 <TIM_OC4_SetConfig+0xc4>)
 800997c:	4293      	cmp	r3, r2
 800997e:	d00b      	beq.n	8009998 <TIM_OC4_SetConfig+0x84>
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	4a16      	ldr	r2, [pc, #88]	@ (80099dc <TIM_OC4_SetConfig+0xc8>)
 8009984:	4293      	cmp	r3, r2
 8009986:	d007      	beq.n	8009998 <TIM_OC4_SetConfig+0x84>
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	4a15      	ldr	r2, [pc, #84]	@ (80099e0 <TIM_OC4_SetConfig+0xcc>)
 800998c:	4293      	cmp	r3, r2
 800998e:	d003      	beq.n	8009998 <TIM_OC4_SetConfig+0x84>
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	4a14      	ldr	r2, [pc, #80]	@ (80099e4 <TIM_OC4_SetConfig+0xd0>)
 8009994:	4293      	cmp	r3, r2
 8009996:	d109      	bne.n	80099ac <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009998:	697b      	ldr	r3, [r7, #20]
 800999a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800999e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80099a0:	683b      	ldr	r3, [r7, #0]
 80099a2:	695b      	ldr	r3, [r3, #20]
 80099a4:	019b      	lsls	r3, r3, #6
 80099a6:	697a      	ldr	r2, [r7, #20]
 80099a8:	4313      	orrs	r3, r2
 80099aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	697a      	ldr	r2, [r7, #20]
 80099b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	68fa      	ldr	r2, [r7, #12]
 80099b6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80099b8:	683b      	ldr	r3, [r7, #0]
 80099ba:	685a      	ldr	r2, [r3, #4]
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	693a      	ldr	r2, [r7, #16]
 80099c4:	621a      	str	r2, [r3, #32]
}
 80099c6:	bf00      	nop
 80099c8:	371c      	adds	r7, #28
 80099ca:	46bd      	mov	sp, r7
 80099cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d0:	4770      	bx	lr
 80099d2:	bf00      	nop
 80099d4:	40012c00 	.word	0x40012c00
 80099d8:	40013400 	.word	0x40013400
 80099dc:	40014000 	.word	0x40014000
 80099e0:	40014400 	.word	0x40014400
 80099e4:	40014800 	.word	0x40014800

080099e8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80099e8:	b480      	push	{r7}
 80099ea:	b087      	sub	sp, #28
 80099ec:	af00      	add	r7, sp, #0
 80099ee:	6078      	str	r0, [r7, #4]
 80099f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	6a1b      	ldr	r3, [r3, #32]
 80099f6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	6a1b      	ldr	r3, [r3, #32]
 80099fc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	685b      	ldr	r3, [r3, #4]
 8009a08:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009a16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009a1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009a1c:	683b      	ldr	r3, [r7, #0]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	68fa      	ldr	r2, [r7, #12]
 8009a22:	4313      	orrs	r3, r2
 8009a24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009a26:	693b      	ldr	r3, [r7, #16]
 8009a28:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8009a2c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009a2e:	683b      	ldr	r3, [r7, #0]
 8009a30:	689b      	ldr	r3, [r3, #8]
 8009a32:	041b      	lsls	r3, r3, #16
 8009a34:	693a      	ldr	r2, [r7, #16]
 8009a36:	4313      	orrs	r3, r2
 8009a38:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	4a17      	ldr	r2, [pc, #92]	@ (8009a9c <TIM_OC5_SetConfig+0xb4>)
 8009a3e:	4293      	cmp	r3, r2
 8009a40:	d00f      	beq.n	8009a62 <TIM_OC5_SetConfig+0x7a>
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	4a16      	ldr	r2, [pc, #88]	@ (8009aa0 <TIM_OC5_SetConfig+0xb8>)
 8009a46:	4293      	cmp	r3, r2
 8009a48:	d00b      	beq.n	8009a62 <TIM_OC5_SetConfig+0x7a>
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	4a15      	ldr	r2, [pc, #84]	@ (8009aa4 <TIM_OC5_SetConfig+0xbc>)
 8009a4e:	4293      	cmp	r3, r2
 8009a50:	d007      	beq.n	8009a62 <TIM_OC5_SetConfig+0x7a>
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	4a14      	ldr	r2, [pc, #80]	@ (8009aa8 <TIM_OC5_SetConfig+0xc0>)
 8009a56:	4293      	cmp	r3, r2
 8009a58:	d003      	beq.n	8009a62 <TIM_OC5_SetConfig+0x7a>
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	4a13      	ldr	r2, [pc, #76]	@ (8009aac <TIM_OC5_SetConfig+0xc4>)
 8009a5e:	4293      	cmp	r3, r2
 8009a60:	d109      	bne.n	8009a76 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009a62:	697b      	ldr	r3, [r7, #20]
 8009a64:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009a68:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009a6a:	683b      	ldr	r3, [r7, #0]
 8009a6c:	695b      	ldr	r3, [r3, #20]
 8009a6e:	021b      	lsls	r3, r3, #8
 8009a70:	697a      	ldr	r2, [r7, #20]
 8009a72:	4313      	orrs	r3, r2
 8009a74:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	697a      	ldr	r2, [r7, #20]
 8009a7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	68fa      	ldr	r2, [r7, #12]
 8009a80:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009a82:	683b      	ldr	r3, [r7, #0]
 8009a84:	685a      	ldr	r2, [r3, #4]
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	693a      	ldr	r2, [r7, #16]
 8009a8e:	621a      	str	r2, [r3, #32]
}
 8009a90:	bf00      	nop
 8009a92:	371c      	adds	r7, #28
 8009a94:	46bd      	mov	sp, r7
 8009a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a9a:	4770      	bx	lr
 8009a9c:	40012c00 	.word	0x40012c00
 8009aa0:	40013400 	.word	0x40013400
 8009aa4:	40014000 	.word	0x40014000
 8009aa8:	40014400 	.word	0x40014400
 8009aac:	40014800 	.word	0x40014800

08009ab0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009ab0:	b480      	push	{r7}
 8009ab2:	b087      	sub	sp, #28
 8009ab4:	af00      	add	r7, sp, #0
 8009ab6:	6078      	str	r0, [r7, #4]
 8009ab8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	6a1b      	ldr	r3, [r3, #32]
 8009abe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	6a1b      	ldr	r3, [r3, #32]
 8009ac4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	685b      	ldr	r3, [r3, #4]
 8009ad0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ad6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009ade:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009ae2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009ae4:	683b      	ldr	r3, [r7, #0]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	021b      	lsls	r3, r3, #8
 8009aea:	68fa      	ldr	r2, [r7, #12]
 8009aec:	4313      	orrs	r3, r2
 8009aee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009af0:	693b      	ldr	r3, [r7, #16]
 8009af2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009af6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009af8:	683b      	ldr	r3, [r7, #0]
 8009afa:	689b      	ldr	r3, [r3, #8]
 8009afc:	051b      	lsls	r3, r3, #20
 8009afe:	693a      	ldr	r2, [r7, #16]
 8009b00:	4313      	orrs	r3, r2
 8009b02:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	4a18      	ldr	r2, [pc, #96]	@ (8009b68 <TIM_OC6_SetConfig+0xb8>)
 8009b08:	4293      	cmp	r3, r2
 8009b0a:	d00f      	beq.n	8009b2c <TIM_OC6_SetConfig+0x7c>
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	4a17      	ldr	r2, [pc, #92]	@ (8009b6c <TIM_OC6_SetConfig+0xbc>)
 8009b10:	4293      	cmp	r3, r2
 8009b12:	d00b      	beq.n	8009b2c <TIM_OC6_SetConfig+0x7c>
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	4a16      	ldr	r2, [pc, #88]	@ (8009b70 <TIM_OC6_SetConfig+0xc0>)
 8009b18:	4293      	cmp	r3, r2
 8009b1a:	d007      	beq.n	8009b2c <TIM_OC6_SetConfig+0x7c>
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	4a15      	ldr	r2, [pc, #84]	@ (8009b74 <TIM_OC6_SetConfig+0xc4>)
 8009b20:	4293      	cmp	r3, r2
 8009b22:	d003      	beq.n	8009b2c <TIM_OC6_SetConfig+0x7c>
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	4a14      	ldr	r2, [pc, #80]	@ (8009b78 <TIM_OC6_SetConfig+0xc8>)
 8009b28:	4293      	cmp	r3, r2
 8009b2a:	d109      	bne.n	8009b40 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009b2c:	697b      	ldr	r3, [r7, #20]
 8009b2e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009b32:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009b34:	683b      	ldr	r3, [r7, #0]
 8009b36:	695b      	ldr	r3, [r3, #20]
 8009b38:	029b      	lsls	r3, r3, #10
 8009b3a:	697a      	ldr	r2, [r7, #20]
 8009b3c:	4313      	orrs	r3, r2
 8009b3e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	697a      	ldr	r2, [r7, #20]
 8009b44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	68fa      	ldr	r2, [r7, #12]
 8009b4a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009b4c:	683b      	ldr	r3, [r7, #0]
 8009b4e:	685a      	ldr	r2, [r3, #4]
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	693a      	ldr	r2, [r7, #16]
 8009b58:	621a      	str	r2, [r3, #32]
}
 8009b5a:	bf00      	nop
 8009b5c:	371c      	adds	r7, #28
 8009b5e:	46bd      	mov	sp, r7
 8009b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b64:	4770      	bx	lr
 8009b66:	bf00      	nop
 8009b68:	40012c00 	.word	0x40012c00
 8009b6c:	40013400 	.word	0x40013400
 8009b70:	40014000 	.word	0x40014000
 8009b74:	40014400 	.word	0x40014400
 8009b78:	40014800 	.word	0x40014800

08009b7c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8009b7c:	b580      	push	{r7, lr}
 8009b7e:	b086      	sub	sp, #24
 8009b80:	af00      	add	r7, sp, #0
 8009b82:	6078      	str	r0, [r7, #4]
 8009b84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009b86:	2300      	movs	r3, #0
 8009b88:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	689b      	ldr	r3, [r3, #8]
 8009b90:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009b92:	693b      	ldr	r3, [r7, #16]
 8009b94:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009b98:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8009b9a:	683b      	ldr	r3, [r7, #0]
 8009b9c:	685b      	ldr	r3, [r3, #4]
 8009b9e:	693a      	ldr	r2, [r7, #16]
 8009ba0:	4313      	orrs	r3, r2
 8009ba2:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8009ba4:	693b      	ldr	r3, [r7, #16]
 8009ba6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009baa:	f023 0307 	bic.w	r3, r3, #7
 8009bae:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8009bb0:	683b      	ldr	r3, [r7, #0]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	693a      	ldr	r2, [r7, #16]
 8009bb6:	4313      	orrs	r3, r2
 8009bb8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	693a      	ldr	r2, [r7, #16]
 8009bc0:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8009bc2:	683b      	ldr	r3, [r7, #0]
 8009bc4:	685b      	ldr	r3, [r3, #4]
 8009bc6:	2b70      	cmp	r3, #112	@ 0x70
 8009bc8:	d01a      	beq.n	8009c00 <TIM_SlaveTimer_SetConfig+0x84>
 8009bca:	2b70      	cmp	r3, #112	@ 0x70
 8009bcc:	d860      	bhi.n	8009c90 <TIM_SlaveTimer_SetConfig+0x114>
 8009bce:	2b60      	cmp	r3, #96	@ 0x60
 8009bd0:	d054      	beq.n	8009c7c <TIM_SlaveTimer_SetConfig+0x100>
 8009bd2:	2b60      	cmp	r3, #96	@ 0x60
 8009bd4:	d85c      	bhi.n	8009c90 <TIM_SlaveTimer_SetConfig+0x114>
 8009bd6:	2b50      	cmp	r3, #80	@ 0x50
 8009bd8:	d046      	beq.n	8009c68 <TIM_SlaveTimer_SetConfig+0xec>
 8009bda:	2b50      	cmp	r3, #80	@ 0x50
 8009bdc:	d858      	bhi.n	8009c90 <TIM_SlaveTimer_SetConfig+0x114>
 8009bde:	2b40      	cmp	r3, #64	@ 0x40
 8009be0:	d019      	beq.n	8009c16 <TIM_SlaveTimer_SetConfig+0x9a>
 8009be2:	2b40      	cmp	r3, #64	@ 0x40
 8009be4:	d854      	bhi.n	8009c90 <TIM_SlaveTimer_SetConfig+0x114>
 8009be6:	2b30      	cmp	r3, #48	@ 0x30
 8009be8:	d055      	beq.n	8009c96 <TIM_SlaveTimer_SetConfig+0x11a>
 8009bea:	2b30      	cmp	r3, #48	@ 0x30
 8009bec:	d850      	bhi.n	8009c90 <TIM_SlaveTimer_SetConfig+0x114>
 8009bee:	2b20      	cmp	r3, #32
 8009bf0:	d051      	beq.n	8009c96 <TIM_SlaveTimer_SetConfig+0x11a>
 8009bf2:	2b20      	cmp	r3, #32
 8009bf4:	d84c      	bhi.n	8009c90 <TIM_SlaveTimer_SetConfig+0x114>
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d04d      	beq.n	8009c96 <TIM_SlaveTimer_SetConfig+0x11a>
 8009bfa:	2b10      	cmp	r3, #16
 8009bfc:	d04b      	beq.n	8009c96 <TIM_SlaveTimer_SetConfig+0x11a>
 8009bfe:	e047      	b.n	8009c90 <TIM_SlaveTimer_SetConfig+0x114>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8009c04:	683b      	ldr	r3, [r7, #0]
 8009c06:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8009c08:	683b      	ldr	r3, [r7, #0]
 8009c0a:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8009c0c:	683b      	ldr	r3, [r7, #0]
 8009c0e:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8009c10:	f000 f9e6 	bl	8009fe0 <TIM_ETR_SetConfig>
      break;
 8009c14:	e040      	b.n	8009c98 <TIM_SlaveTimer_SetConfig+0x11c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8009c16:	683b      	ldr	r3, [r7, #0]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	2b05      	cmp	r3, #5
 8009c1c:	d101      	bne.n	8009c22 <TIM_SlaveTimer_SetConfig+0xa6>
      {
        return HAL_ERROR;
 8009c1e:	2301      	movs	r3, #1
 8009c20:	e03b      	b.n	8009c9a <TIM_SlaveTimer_SetConfig+0x11e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	6a1b      	ldr	r3, [r3, #32]
 8009c28:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	6a1a      	ldr	r2, [r3, #32]
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	f022 0201 	bic.w	r2, r2, #1
 8009c38:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	699b      	ldr	r3, [r3, #24]
 8009c40:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009c42:	68bb      	ldr	r3, [r7, #8]
 8009c44:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009c48:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8009c4a:	683b      	ldr	r3, [r7, #0]
 8009c4c:	691b      	ldr	r3, [r3, #16]
 8009c4e:	011b      	lsls	r3, r3, #4
 8009c50:	68ba      	ldr	r2, [r7, #8]
 8009c52:	4313      	orrs	r3, r2
 8009c54:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	68ba      	ldr	r2, [r7, #8]
 8009c5c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	68fa      	ldr	r2, [r7, #12]
 8009c64:	621a      	str	r2, [r3, #32]
      break;
 8009c66:	e017      	b.n	8009c98 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8009c6c:	683b      	ldr	r3, [r7, #0]
 8009c6e:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8009c70:	683b      	ldr	r3, [r7, #0]
 8009c72:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009c74:	461a      	mov	r2, r3
 8009c76:	f000 f883 	bl	8009d80 <TIM_TI1_ConfigInputStage>
      break;
 8009c7a:	e00d      	b.n	8009c98 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8009c80:	683b      	ldr	r3, [r7, #0]
 8009c82:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8009c84:	683b      	ldr	r3, [r7, #0]
 8009c86:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009c88:	461a      	mov	r2, r3
 8009c8a:	f000 f8e5 	bl	8009e58 <TIM_TI2_ConfigInputStage>
      break;
 8009c8e:	e003      	b.n	8009c98 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8009c90:	2301      	movs	r3, #1
 8009c92:	75fb      	strb	r3, [r7, #23]
      break;
 8009c94:	e000      	b.n	8009c98 <TIM_SlaveTimer_SetConfig+0x11c>
      break;
 8009c96:	bf00      	nop
  }

  return status;
 8009c98:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c9a:	4618      	mov	r0, r3
 8009c9c:	3718      	adds	r7, #24
 8009c9e:	46bd      	mov	sp, r7
 8009ca0:	bd80      	pop	{r7, pc}
	...

08009ca4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8009ca4:	b480      	push	{r7}
 8009ca6:	b087      	sub	sp, #28
 8009ca8:	af00      	add	r7, sp, #0
 8009caa:	60f8      	str	r0, [r7, #12]
 8009cac:	60b9      	str	r1, [r7, #8]
 8009cae:	607a      	str	r2, [r7, #4]
 8009cb0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	6a1b      	ldr	r3, [r3, #32]
 8009cb6:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	6a1b      	ldr	r3, [r3, #32]
 8009cbc:	f023 0201 	bic.w	r2, r3, #1
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	699b      	ldr	r3, [r3, #24]
 8009cc8:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	4a26      	ldr	r2, [pc, #152]	@ (8009d68 <TIM_TI1_SetConfig+0xc4>)
 8009cce:	4293      	cmp	r3, r2
 8009cd0:	d017      	beq.n	8009d02 <TIM_TI1_SetConfig+0x5e>
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009cd8:	d013      	beq.n	8009d02 <TIM_TI1_SetConfig+0x5e>
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	4a23      	ldr	r2, [pc, #140]	@ (8009d6c <TIM_TI1_SetConfig+0xc8>)
 8009cde:	4293      	cmp	r3, r2
 8009ce0:	d00f      	beq.n	8009d02 <TIM_TI1_SetConfig+0x5e>
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	4a22      	ldr	r2, [pc, #136]	@ (8009d70 <TIM_TI1_SetConfig+0xcc>)
 8009ce6:	4293      	cmp	r3, r2
 8009ce8:	d00b      	beq.n	8009d02 <TIM_TI1_SetConfig+0x5e>
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	4a21      	ldr	r2, [pc, #132]	@ (8009d74 <TIM_TI1_SetConfig+0xd0>)
 8009cee:	4293      	cmp	r3, r2
 8009cf0:	d007      	beq.n	8009d02 <TIM_TI1_SetConfig+0x5e>
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	4a20      	ldr	r2, [pc, #128]	@ (8009d78 <TIM_TI1_SetConfig+0xd4>)
 8009cf6:	4293      	cmp	r3, r2
 8009cf8:	d003      	beq.n	8009d02 <TIM_TI1_SetConfig+0x5e>
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	4a1f      	ldr	r2, [pc, #124]	@ (8009d7c <TIM_TI1_SetConfig+0xd8>)
 8009cfe:	4293      	cmp	r3, r2
 8009d00:	d101      	bne.n	8009d06 <TIM_TI1_SetConfig+0x62>
 8009d02:	2301      	movs	r3, #1
 8009d04:	e000      	b.n	8009d08 <TIM_TI1_SetConfig+0x64>
 8009d06:	2300      	movs	r3, #0
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d008      	beq.n	8009d1e <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8009d0c:	697b      	ldr	r3, [r7, #20]
 8009d0e:	f023 0303 	bic.w	r3, r3, #3
 8009d12:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8009d14:	697a      	ldr	r2, [r7, #20]
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	4313      	orrs	r3, r2
 8009d1a:	617b      	str	r3, [r7, #20]
 8009d1c:	e003      	b.n	8009d26 <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8009d1e:	697b      	ldr	r3, [r7, #20]
 8009d20:	f043 0301 	orr.w	r3, r3, #1
 8009d24:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009d26:	697b      	ldr	r3, [r7, #20]
 8009d28:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009d2c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8009d2e:	683b      	ldr	r3, [r7, #0]
 8009d30:	011b      	lsls	r3, r3, #4
 8009d32:	b2db      	uxtb	r3, r3
 8009d34:	697a      	ldr	r2, [r7, #20]
 8009d36:	4313      	orrs	r3, r2
 8009d38:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009d3a:	693b      	ldr	r3, [r7, #16]
 8009d3c:	f023 030a 	bic.w	r3, r3, #10
 8009d40:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8009d42:	68bb      	ldr	r3, [r7, #8]
 8009d44:	f003 030a 	and.w	r3, r3, #10
 8009d48:	693a      	ldr	r2, [r7, #16]
 8009d4a:	4313      	orrs	r3, r2
 8009d4c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	697a      	ldr	r2, [r7, #20]
 8009d52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	693a      	ldr	r2, [r7, #16]
 8009d58:	621a      	str	r2, [r3, #32]
}
 8009d5a:	bf00      	nop
 8009d5c:	371c      	adds	r7, #28
 8009d5e:	46bd      	mov	sp, r7
 8009d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d64:	4770      	bx	lr
 8009d66:	bf00      	nop
 8009d68:	40012c00 	.word	0x40012c00
 8009d6c:	40000400 	.word	0x40000400
 8009d70:	40000800 	.word	0x40000800
 8009d74:	40000c00 	.word	0x40000c00
 8009d78:	40013400 	.word	0x40013400
 8009d7c:	40014000 	.word	0x40014000

08009d80 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009d80:	b480      	push	{r7}
 8009d82:	b087      	sub	sp, #28
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	60f8      	str	r0, [r7, #12]
 8009d88:	60b9      	str	r1, [r7, #8]
 8009d8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	6a1b      	ldr	r3, [r3, #32]
 8009d90:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	6a1b      	ldr	r3, [r3, #32]
 8009d96:	f023 0201 	bic.w	r2, r3, #1
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	699b      	ldr	r3, [r3, #24]
 8009da2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009da4:	693b      	ldr	r3, [r7, #16]
 8009da6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009daa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	011b      	lsls	r3, r3, #4
 8009db0:	693a      	ldr	r2, [r7, #16]
 8009db2:	4313      	orrs	r3, r2
 8009db4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009db6:	697b      	ldr	r3, [r7, #20]
 8009db8:	f023 030a 	bic.w	r3, r3, #10
 8009dbc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009dbe:	697a      	ldr	r2, [r7, #20]
 8009dc0:	68bb      	ldr	r3, [r7, #8]
 8009dc2:	4313      	orrs	r3, r2
 8009dc4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	693a      	ldr	r2, [r7, #16]
 8009dca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	697a      	ldr	r2, [r7, #20]
 8009dd0:	621a      	str	r2, [r3, #32]
}
 8009dd2:	bf00      	nop
 8009dd4:	371c      	adds	r7, #28
 8009dd6:	46bd      	mov	sp, r7
 8009dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ddc:	4770      	bx	lr

08009dde <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009dde:	b480      	push	{r7}
 8009de0:	b087      	sub	sp, #28
 8009de2:	af00      	add	r7, sp, #0
 8009de4:	60f8      	str	r0, [r7, #12]
 8009de6:	60b9      	str	r1, [r7, #8]
 8009de8:	607a      	str	r2, [r7, #4]
 8009dea:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	6a1b      	ldr	r3, [r3, #32]
 8009df0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	6a1b      	ldr	r3, [r3, #32]
 8009df6:	f023 0210 	bic.w	r2, r3, #16
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	699b      	ldr	r3, [r3, #24]
 8009e02:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8009e04:	693b      	ldr	r3, [r7, #16]
 8009e06:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009e0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	021b      	lsls	r3, r3, #8
 8009e10:	693a      	ldr	r2, [r7, #16]
 8009e12:	4313      	orrs	r3, r2
 8009e14:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009e16:	693b      	ldr	r3, [r7, #16]
 8009e18:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009e1c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8009e1e:	683b      	ldr	r3, [r7, #0]
 8009e20:	031b      	lsls	r3, r3, #12
 8009e22:	b29b      	uxth	r3, r3
 8009e24:	693a      	ldr	r2, [r7, #16]
 8009e26:	4313      	orrs	r3, r2
 8009e28:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009e2a:	697b      	ldr	r3, [r7, #20]
 8009e2c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009e30:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8009e32:	68bb      	ldr	r3, [r7, #8]
 8009e34:	011b      	lsls	r3, r3, #4
 8009e36:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8009e3a:	697a      	ldr	r2, [r7, #20]
 8009e3c:	4313      	orrs	r3, r2
 8009e3e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	693a      	ldr	r2, [r7, #16]
 8009e44:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	697a      	ldr	r2, [r7, #20]
 8009e4a:	621a      	str	r2, [r3, #32]
}
 8009e4c:	bf00      	nop
 8009e4e:	371c      	adds	r7, #28
 8009e50:	46bd      	mov	sp, r7
 8009e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e56:	4770      	bx	lr

08009e58 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009e58:	b480      	push	{r7}
 8009e5a:	b087      	sub	sp, #28
 8009e5c:	af00      	add	r7, sp, #0
 8009e5e:	60f8      	str	r0, [r7, #12]
 8009e60:	60b9      	str	r1, [r7, #8]
 8009e62:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	6a1b      	ldr	r3, [r3, #32]
 8009e68:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	6a1b      	ldr	r3, [r3, #32]
 8009e6e:	f023 0210 	bic.w	r2, r3, #16
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	699b      	ldr	r3, [r3, #24]
 8009e7a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009e7c:	693b      	ldr	r3, [r7, #16]
 8009e7e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009e82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	031b      	lsls	r3, r3, #12
 8009e88:	693a      	ldr	r2, [r7, #16]
 8009e8a:	4313      	orrs	r3, r2
 8009e8c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009e8e:	697b      	ldr	r3, [r7, #20]
 8009e90:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009e94:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009e96:	68bb      	ldr	r3, [r7, #8]
 8009e98:	011b      	lsls	r3, r3, #4
 8009e9a:	697a      	ldr	r2, [r7, #20]
 8009e9c:	4313      	orrs	r3, r2
 8009e9e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	693a      	ldr	r2, [r7, #16]
 8009ea4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	697a      	ldr	r2, [r7, #20]
 8009eaa:	621a      	str	r2, [r3, #32]
}
 8009eac:	bf00      	nop
 8009eae:	371c      	adds	r7, #28
 8009eb0:	46bd      	mov	sp, r7
 8009eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb6:	4770      	bx	lr

08009eb8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009eb8:	b480      	push	{r7}
 8009eba:	b087      	sub	sp, #28
 8009ebc:	af00      	add	r7, sp, #0
 8009ebe:	60f8      	str	r0, [r7, #12]
 8009ec0:	60b9      	str	r1, [r7, #8]
 8009ec2:	607a      	str	r2, [r7, #4]
 8009ec4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	6a1b      	ldr	r3, [r3, #32]
 8009eca:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	6a1b      	ldr	r3, [r3, #32]
 8009ed0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	69db      	ldr	r3, [r3, #28]
 8009edc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8009ede:	693b      	ldr	r3, [r7, #16]
 8009ee0:	f023 0303 	bic.w	r3, r3, #3
 8009ee4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8009ee6:	693a      	ldr	r2, [r7, #16]
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	4313      	orrs	r3, r2
 8009eec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8009eee:	693b      	ldr	r3, [r7, #16]
 8009ef0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009ef4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8009ef6:	683b      	ldr	r3, [r7, #0]
 8009ef8:	011b      	lsls	r3, r3, #4
 8009efa:	b2db      	uxtb	r3, r3
 8009efc:	693a      	ldr	r2, [r7, #16]
 8009efe:	4313      	orrs	r3, r2
 8009f00:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8009f02:	697b      	ldr	r3, [r7, #20]
 8009f04:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8009f08:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8009f0a:	68bb      	ldr	r3, [r7, #8]
 8009f0c:	021b      	lsls	r3, r3, #8
 8009f0e:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8009f12:	697a      	ldr	r2, [r7, #20]
 8009f14:	4313      	orrs	r3, r2
 8009f16:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	693a      	ldr	r2, [r7, #16]
 8009f1c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	697a      	ldr	r2, [r7, #20]
 8009f22:	621a      	str	r2, [r3, #32]
}
 8009f24:	bf00      	nop
 8009f26:	371c      	adds	r7, #28
 8009f28:	46bd      	mov	sp, r7
 8009f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f2e:	4770      	bx	lr

08009f30 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009f30:	b480      	push	{r7}
 8009f32:	b087      	sub	sp, #28
 8009f34:	af00      	add	r7, sp, #0
 8009f36:	60f8      	str	r0, [r7, #12]
 8009f38:	60b9      	str	r1, [r7, #8]
 8009f3a:	607a      	str	r2, [r7, #4]
 8009f3c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	6a1b      	ldr	r3, [r3, #32]
 8009f42:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	6a1b      	ldr	r3, [r3, #32]
 8009f48:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	69db      	ldr	r3, [r3, #28]
 8009f54:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8009f56:	693b      	ldr	r3, [r7, #16]
 8009f58:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009f5c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	021b      	lsls	r3, r3, #8
 8009f62:	693a      	ldr	r2, [r7, #16]
 8009f64:	4313      	orrs	r3, r2
 8009f66:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8009f68:	693b      	ldr	r3, [r7, #16]
 8009f6a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009f6e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8009f70:	683b      	ldr	r3, [r7, #0]
 8009f72:	031b      	lsls	r3, r3, #12
 8009f74:	b29b      	uxth	r3, r3
 8009f76:	693a      	ldr	r2, [r7, #16]
 8009f78:	4313      	orrs	r3, r2
 8009f7a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8009f7c:	697b      	ldr	r3, [r7, #20]
 8009f7e:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8009f82:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8009f84:	68bb      	ldr	r3, [r7, #8]
 8009f86:	031b      	lsls	r3, r3, #12
 8009f88:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8009f8c:	697a      	ldr	r2, [r7, #20]
 8009f8e:	4313      	orrs	r3, r2
 8009f90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	693a      	ldr	r2, [r7, #16]
 8009f96:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	697a      	ldr	r2, [r7, #20]
 8009f9c:	621a      	str	r2, [r3, #32]
}
 8009f9e:	bf00      	nop
 8009fa0:	371c      	adds	r7, #28
 8009fa2:	46bd      	mov	sp, r7
 8009fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa8:	4770      	bx	lr

08009faa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009faa:	b480      	push	{r7}
 8009fac:	b085      	sub	sp, #20
 8009fae:	af00      	add	r7, sp, #0
 8009fb0:	6078      	str	r0, [r7, #4]
 8009fb2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	689b      	ldr	r3, [r3, #8]
 8009fb8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009fc0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009fc2:	683a      	ldr	r2, [r7, #0]
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	4313      	orrs	r3, r2
 8009fc8:	f043 0307 	orr.w	r3, r3, #7
 8009fcc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	68fa      	ldr	r2, [r7, #12]
 8009fd2:	609a      	str	r2, [r3, #8]
}
 8009fd4:	bf00      	nop
 8009fd6:	3714      	adds	r7, #20
 8009fd8:	46bd      	mov	sp, r7
 8009fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fde:	4770      	bx	lr

08009fe0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009fe0:	b480      	push	{r7}
 8009fe2:	b087      	sub	sp, #28
 8009fe4:	af00      	add	r7, sp, #0
 8009fe6:	60f8      	str	r0, [r7, #12]
 8009fe8:	60b9      	str	r1, [r7, #8]
 8009fea:	607a      	str	r2, [r7, #4]
 8009fec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	689b      	ldr	r3, [r3, #8]
 8009ff2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009ff4:	697b      	ldr	r3, [r7, #20]
 8009ff6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009ffa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009ffc:	683b      	ldr	r3, [r7, #0]
 8009ffe:	021a      	lsls	r2, r3, #8
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	431a      	orrs	r2, r3
 800a004:	68bb      	ldr	r3, [r7, #8]
 800a006:	4313      	orrs	r3, r2
 800a008:	697a      	ldr	r2, [r7, #20]
 800a00a:	4313      	orrs	r3, r2
 800a00c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	697a      	ldr	r2, [r7, #20]
 800a012:	609a      	str	r2, [r3, #8]
}
 800a014:	bf00      	nop
 800a016:	371c      	adds	r7, #28
 800a018:	46bd      	mov	sp, r7
 800a01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a01e:	4770      	bx	lr

0800a020 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a020:	b480      	push	{r7}
 800a022:	b087      	sub	sp, #28
 800a024:	af00      	add	r7, sp, #0
 800a026:	60f8      	str	r0, [r7, #12]
 800a028:	60b9      	str	r1, [r7, #8]
 800a02a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a02c:	68bb      	ldr	r3, [r7, #8]
 800a02e:	f003 031f 	and.w	r3, r3, #31
 800a032:	2201      	movs	r2, #1
 800a034:	fa02 f303 	lsl.w	r3, r2, r3
 800a038:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	6a1a      	ldr	r2, [r3, #32]
 800a03e:	697b      	ldr	r3, [r7, #20]
 800a040:	43db      	mvns	r3, r3
 800a042:	401a      	ands	r2, r3
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	6a1a      	ldr	r2, [r3, #32]
 800a04c:	68bb      	ldr	r3, [r7, #8]
 800a04e:	f003 031f 	and.w	r3, r3, #31
 800a052:	6879      	ldr	r1, [r7, #4]
 800a054:	fa01 f303 	lsl.w	r3, r1, r3
 800a058:	431a      	orrs	r2, r3
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	621a      	str	r2, [r3, #32]
}
 800a05e:	bf00      	nop
 800a060:	371c      	adds	r7, #28
 800a062:	46bd      	mov	sp, r7
 800a064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a068:	4770      	bx	lr
	...

0800a06c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a06c:	b480      	push	{r7}
 800a06e:	b085      	sub	sp, #20
 800a070:	af00      	add	r7, sp, #0
 800a072:	6078      	str	r0, [r7, #4]
 800a074:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a07c:	2b01      	cmp	r3, #1
 800a07e:	d101      	bne.n	800a084 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a080:	2302      	movs	r3, #2
 800a082:	e068      	b.n	800a156 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	2201      	movs	r2, #1
 800a088:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	2202      	movs	r2, #2
 800a090:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	685b      	ldr	r3, [r3, #4]
 800a09a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	689b      	ldr	r3, [r3, #8]
 800a0a2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	4a2e      	ldr	r2, [pc, #184]	@ (800a164 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800a0aa:	4293      	cmp	r3, r2
 800a0ac:	d004      	beq.n	800a0b8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	4a2d      	ldr	r2, [pc, #180]	@ (800a168 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800a0b4:	4293      	cmp	r3, r2
 800a0b6:	d108      	bne.n	800a0ca <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a0be:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a0c0:	683b      	ldr	r3, [r7, #0]
 800a0c2:	685b      	ldr	r3, [r3, #4]
 800a0c4:	68fa      	ldr	r2, [r7, #12]
 800a0c6:	4313      	orrs	r3, r2
 800a0c8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a0d0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a0d2:	683b      	ldr	r3, [r7, #0]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	68fa      	ldr	r2, [r7, #12]
 800a0d8:	4313      	orrs	r3, r2
 800a0da:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	68fa      	ldr	r2, [r7, #12]
 800a0e2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	4a1e      	ldr	r2, [pc, #120]	@ (800a164 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800a0ea:	4293      	cmp	r3, r2
 800a0ec:	d01d      	beq.n	800a12a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a0f6:	d018      	beq.n	800a12a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	4a1b      	ldr	r2, [pc, #108]	@ (800a16c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a0fe:	4293      	cmp	r3, r2
 800a100:	d013      	beq.n	800a12a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	4a1a      	ldr	r2, [pc, #104]	@ (800a170 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a108:	4293      	cmp	r3, r2
 800a10a:	d00e      	beq.n	800a12a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	4a18      	ldr	r2, [pc, #96]	@ (800a174 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800a112:	4293      	cmp	r3, r2
 800a114:	d009      	beq.n	800a12a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	4a13      	ldr	r2, [pc, #76]	@ (800a168 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800a11c:	4293      	cmp	r3, r2
 800a11e:	d004      	beq.n	800a12a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	4a14      	ldr	r2, [pc, #80]	@ (800a178 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800a126:	4293      	cmp	r3, r2
 800a128:	d10c      	bne.n	800a144 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a12a:	68bb      	ldr	r3, [r7, #8]
 800a12c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a130:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a132:	683b      	ldr	r3, [r7, #0]
 800a134:	689b      	ldr	r3, [r3, #8]
 800a136:	68ba      	ldr	r2, [r7, #8]
 800a138:	4313      	orrs	r3, r2
 800a13a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	68ba      	ldr	r2, [r7, #8]
 800a142:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	2201      	movs	r2, #1
 800a148:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	2200      	movs	r2, #0
 800a150:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a154:	2300      	movs	r3, #0
}
 800a156:	4618      	mov	r0, r3
 800a158:	3714      	adds	r7, #20
 800a15a:	46bd      	mov	sp, r7
 800a15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a160:	4770      	bx	lr
 800a162:	bf00      	nop
 800a164:	40012c00 	.word	0x40012c00
 800a168:	40013400 	.word	0x40013400
 800a16c:	40000400 	.word	0x40000400
 800a170:	40000800 	.word	0x40000800
 800a174:	40000c00 	.word	0x40000c00
 800a178:	40014000 	.word	0x40014000

0800a17c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a17c:	b480      	push	{r7}
 800a17e:	b083      	sub	sp, #12
 800a180:	af00      	add	r7, sp, #0
 800a182:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a184:	bf00      	nop
 800a186:	370c      	adds	r7, #12
 800a188:	46bd      	mov	sp, r7
 800a18a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a18e:	4770      	bx	lr

0800a190 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a190:	b480      	push	{r7}
 800a192:	b083      	sub	sp, #12
 800a194:	af00      	add	r7, sp, #0
 800a196:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a198:	bf00      	nop
 800a19a:	370c      	adds	r7, #12
 800a19c:	46bd      	mov	sp, r7
 800a19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1a2:	4770      	bx	lr

0800a1a4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a1a4:	b480      	push	{r7}
 800a1a6:	b083      	sub	sp, #12
 800a1a8:	af00      	add	r7, sp, #0
 800a1aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a1ac:	bf00      	nop
 800a1ae:	370c      	adds	r7, #12
 800a1b0:	46bd      	mov	sp, r7
 800a1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1b6:	4770      	bx	lr

0800a1b8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a1b8:	b580      	push	{r7, lr}
 800a1ba:	b082      	sub	sp, #8
 800a1bc:	af00      	add	r7, sp, #0
 800a1be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d101      	bne.n	800a1ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a1c6:	2301      	movs	r3, #1
 800a1c8:	e042      	b.n	800a250 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d106      	bne.n	800a1e2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	2200      	movs	r2, #0
 800a1d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a1dc:	6878      	ldr	r0, [r7, #4]
 800a1de:	f7f8 f971 	bl	80024c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	2224      	movs	r2, #36	@ 0x24
 800a1e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	681a      	ldr	r2, [r3, #0]
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	f022 0201 	bic.w	r2, r2, #1
 800a1f8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d002      	beq.n	800a208 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a202:	6878      	ldr	r0, [r7, #4]
 800a204:	f000 fc7c 	bl	800ab00 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a208:	6878      	ldr	r0, [r7, #4]
 800a20a:	f000 f97d 	bl	800a508 <UART_SetConfig>
 800a20e:	4603      	mov	r3, r0
 800a210:	2b01      	cmp	r3, #1
 800a212:	d101      	bne.n	800a218 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a214:	2301      	movs	r3, #1
 800a216:	e01b      	b.n	800a250 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	685a      	ldr	r2, [r3, #4]
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a226:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	689a      	ldr	r2, [r3, #8]
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a236:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	681a      	ldr	r2, [r3, #0]
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	f042 0201 	orr.w	r2, r2, #1
 800a246:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a248:	6878      	ldr	r0, [r7, #4]
 800a24a:	f000 fcfb 	bl	800ac44 <UART_CheckIdleState>
 800a24e:	4603      	mov	r3, r0
}
 800a250:	4618      	mov	r0, r3
 800a252:	3708      	adds	r7, #8
 800a254:	46bd      	mov	sp, r7
 800a256:	bd80      	pop	{r7, pc}

0800a258 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a258:	b580      	push	{r7, lr}
 800a25a:	b08a      	sub	sp, #40	@ 0x28
 800a25c:	af02      	add	r7, sp, #8
 800a25e:	60f8      	str	r0, [r7, #12]
 800a260:	60b9      	str	r1, [r7, #8]
 800a262:	603b      	str	r3, [r7, #0]
 800a264:	4613      	mov	r3, r2
 800a266:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a26e:	2b20      	cmp	r3, #32
 800a270:	d17b      	bne.n	800a36a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800a272:	68bb      	ldr	r3, [r7, #8]
 800a274:	2b00      	cmp	r3, #0
 800a276:	d002      	beq.n	800a27e <HAL_UART_Transmit+0x26>
 800a278:	88fb      	ldrh	r3, [r7, #6]
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d101      	bne.n	800a282 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800a27e:	2301      	movs	r3, #1
 800a280:	e074      	b.n	800a36c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	2200      	movs	r2, #0
 800a286:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	2221      	movs	r2, #33	@ 0x21
 800a28e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a292:	f7f8 ff61 	bl	8003158 <HAL_GetTick>
 800a296:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	88fa      	ldrh	r2, [r7, #6]
 800a29c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	88fa      	ldrh	r2, [r7, #6]
 800a2a4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	689b      	ldr	r3, [r3, #8]
 800a2ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a2b0:	d108      	bne.n	800a2c4 <HAL_UART_Transmit+0x6c>
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	691b      	ldr	r3, [r3, #16]
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d104      	bne.n	800a2c4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800a2ba:	2300      	movs	r3, #0
 800a2bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a2be:	68bb      	ldr	r3, [r7, #8]
 800a2c0:	61bb      	str	r3, [r7, #24]
 800a2c2:	e003      	b.n	800a2cc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800a2c4:	68bb      	ldr	r3, [r7, #8]
 800a2c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a2c8:	2300      	movs	r3, #0
 800a2ca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a2cc:	e030      	b.n	800a330 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a2ce:	683b      	ldr	r3, [r7, #0]
 800a2d0:	9300      	str	r3, [sp, #0]
 800a2d2:	697b      	ldr	r3, [r7, #20]
 800a2d4:	2200      	movs	r2, #0
 800a2d6:	2180      	movs	r1, #128	@ 0x80
 800a2d8:	68f8      	ldr	r0, [r7, #12]
 800a2da:	f000 fd5d 	bl	800ad98 <UART_WaitOnFlagUntilTimeout>
 800a2de:	4603      	mov	r3, r0
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d005      	beq.n	800a2f0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	2220      	movs	r2, #32
 800a2e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800a2ec:	2303      	movs	r3, #3
 800a2ee:	e03d      	b.n	800a36c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800a2f0:	69fb      	ldr	r3, [r7, #28]
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d10b      	bne.n	800a30e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a2f6:	69bb      	ldr	r3, [r7, #24]
 800a2f8:	881a      	ldrh	r2, [r3, #0]
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a302:	b292      	uxth	r2, r2
 800a304:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800a306:	69bb      	ldr	r3, [r7, #24]
 800a308:	3302      	adds	r3, #2
 800a30a:	61bb      	str	r3, [r7, #24]
 800a30c:	e007      	b.n	800a31e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a30e:	69fb      	ldr	r3, [r7, #28]
 800a310:	781a      	ldrb	r2, [r3, #0]
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800a318:	69fb      	ldr	r3, [r7, #28]
 800a31a:	3301      	adds	r3, #1
 800a31c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a324:	b29b      	uxth	r3, r3
 800a326:	3b01      	subs	r3, #1
 800a328:	b29a      	uxth	r2, r3
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a336:	b29b      	uxth	r3, r3
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d1c8      	bne.n	800a2ce <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a33c:	683b      	ldr	r3, [r7, #0]
 800a33e:	9300      	str	r3, [sp, #0]
 800a340:	697b      	ldr	r3, [r7, #20]
 800a342:	2200      	movs	r2, #0
 800a344:	2140      	movs	r1, #64	@ 0x40
 800a346:	68f8      	ldr	r0, [r7, #12]
 800a348:	f000 fd26 	bl	800ad98 <UART_WaitOnFlagUntilTimeout>
 800a34c:	4603      	mov	r3, r0
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d005      	beq.n	800a35e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	2220      	movs	r2, #32
 800a356:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800a35a:	2303      	movs	r3, #3
 800a35c:	e006      	b.n	800a36c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	2220      	movs	r2, #32
 800a362:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800a366:	2300      	movs	r3, #0
 800a368:	e000      	b.n	800a36c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800a36a:	2302      	movs	r3, #2
  }
}
 800a36c:	4618      	mov	r0, r3
 800a36e:	3720      	adds	r7, #32
 800a370:	46bd      	mov	sp, r7
 800a372:	bd80      	pop	{r7, pc}

0800a374 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a374:	b580      	push	{r7, lr}
 800a376:	b08a      	sub	sp, #40	@ 0x28
 800a378:	af02      	add	r7, sp, #8
 800a37a:	60f8      	str	r0, [r7, #12]
 800a37c:	60b9      	str	r1, [r7, #8]
 800a37e:	603b      	str	r3, [r7, #0]
 800a380:	4613      	mov	r3, r2
 800a382:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a38a:	2b20      	cmp	r3, #32
 800a38c:	f040 80b6 	bne.w	800a4fc <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 800a390:	68bb      	ldr	r3, [r7, #8]
 800a392:	2b00      	cmp	r3, #0
 800a394:	d002      	beq.n	800a39c <HAL_UART_Receive+0x28>
 800a396:	88fb      	ldrh	r3, [r7, #6]
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d101      	bne.n	800a3a0 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800a39c:	2301      	movs	r3, #1
 800a39e:	e0ae      	b.n	800a4fe <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	2200      	movs	r2, #0
 800a3a4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	2222      	movs	r2, #34	@ 0x22
 800a3ac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	2200      	movs	r2, #0
 800a3b4:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a3b6:	f7f8 fecf 	bl	8003158 <HAL_GetTick>
 800a3ba:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	88fa      	ldrh	r2, [r7, #6]
 800a3c0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	88fa      	ldrh	r2, [r7, #6]
 800a3c8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	689b      	ldr	r3, [r3, #8]
 800a3d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a3d4:	d10e      	bne.n	800a3f4 <HAL_UART_Receive+0x80>
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	691b      	ldr	r3, [r3, #16]
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d105      	bne.n	800a3ea <HAL_UART_Receive+0x76>
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800a3e4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a3e8:	e02d      	b.n	800a446 <HAL_UART_Receive+0xd2>
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	22ff      	movs	r2, #255	@ 0xff
 800a3ee:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a3f2:	e028      	b.n	800a446 <HAL_UART_Receive+0xd2>
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	689b      	ldr	r3, [r3, #8]
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d10d      	bne.n	800a418 <HAL_UART_Receive+0xa4>
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	691b      	ldr	r3, [r3, #16]
 800a400:	2b00      	cmp	r3, #0
 800a402:	d104      	bne.n	800a40e <HAL_UART_Receive+0x9a>
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	22ff      	movs	r2, #255	@ 0xff
 800a408:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a40c:	e01b      	b.n	800a446 <HAL_UART_Receive+0xd2>
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	227f      	movs	r2, #127	@ 0x7f
 800a412:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a416:	e016      	b.n	800a446 <HAL_UART_Receive+0xd2>
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	689b      	ldr	r3, [r3, #8]
 800a41c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a420:	d10d      	bne.n	800a43e <HAL_UART_Receive+0xca>
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	691b      	ldr	r3, [r3, #16]
 800a426:	2b00      	cmp	r3, #0
 800a428:	d104      	bne.n	800a434 <HAL_UART_Receive+0xc0>
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	227f      	movs	r2, #127	@ 0x7f
 800a42e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a432:	e008      	b.n	800a446 <HAL_UART_Receive+0xd2>
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	223f      	movs	r2, #63	@ 0x3f
 800a438:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a43c:	e003      	b.n	800a446 <HAL_UART_Receive+0xd2>
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	2200      	movs	r2, #0
 800a442:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a44c:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	689b      	ldr	r3, [r3, #8]
 800a452:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a456:	d108      	bne.n	800a46a <HAL_UART_Receive+0xf6>
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	691b      	ldr	r3, [r3, #16]
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d104      	bne.n	800a46a <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800a460:	2300      	movs	r3, #0
 800a462:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800a464:	68bb      	ldr	r3, [r7, #8]
 800a466:	61bb      	str	r3, [r7, #24]
 800a468:	e003      	b.n	800a472 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800a46a:	68bb      	ldr	r3, [r7, #8]
 800a46c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a46e:	2300      	movs	r3, #0
 800a470:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800a472:	e037      	b.n	800a4e4 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800a474:	683b      	ldr	r3, [r7, #0]
 800a476:	9300      	str	r3, [sp, #0]
 800a478:	697b      	ldr	r3, [r7, #20]
 800a47a:	2200      	movs	r2, #0
 800a47c:	2120      	movs	r1, #32
 800a47e:	68f8      	ldr	r0, [r7, #12]
 800a480:	f000 fc8a 	bl	800ad98 <UART_WaitOnFlagUntilTimeout>
 800a484:	4603      	mov	r3, r0
 800a486:	2b00      	cmp	r3, #0
 800a488:	d005      	beq.n	800a496 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	2220      	movs	r2, #32
 800a48e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 800a492:	2303      	movs	r3, #3
 800a494:	e033      	b.n	800a4fe <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 800a496:	69fb      	ldr	r3, [r7, #28]
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d10c      	bne.n	800a4b6 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800a4a2:	b29a      	uxth	r2, r3
 800a4a4:	8a7b      	ldrh	r3, [r7, #18]
 800a4a6:	4013      	ands	r3, r2
 800a4a8:	b29a      	uxth	r2, r3
 800a4aa:	69bb      	ldr	r3, [r7, #24]
 800a4ac:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800a4ae:	69bb      	ldr	r3, [r7, #24]
 800a4b0:	3302      	adds	r3, #2
 800a4b2:	61bb      	str	r3, [r7, #24]
 800a4b4:	e00d      	b.n	800a4d2 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800a4bc:	b29b      	uxth	r3, r3
 800a4be:	b2da      	uxtb	r2, r3
 800a4c0:	8a7b      	ldrh	r3, [r7, #18]
 800a4c2:	b2db      	uxtb	r3, r3
 800a4c4:	4013      	ands	r3, r2
 800a4c6:	b2da      	uxtb	r2, r3
 800a4c8:	69fb      	ldr	r3, [r7, #28]
 800a4ca:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800a4cc:	69fb      	ldr	r3, [r7, #28]
 800a4ce:	3301      	adds	r3, #1
 800a4d0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a4d8:	b29b      	uxth	r3, r3
 800a4da:	3b01      	subs	r3, #1
 800a4dc:	b29a      	uxth	r2, r3
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a4ea:	b29b      	uxth	r3, r3
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d1c1      	bne.n	800a474 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	2220      	movs	r2, #32
 800a4f4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 800a4f8:	2300      	movs	r3, #0
 800a4fa:	e000      	b.n	800a4fe <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 800a4fc:	2302      	movs	r3, #2
  }
}
 800a4fe:	4618      	mov	r0, r3
 800a500:	3720      	adds	r7, #32
 800a502:	46bd      	mov	sp, r7
 800a504:	bd80      	pop	{r7, pc}
	...

0800a508 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a508:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a50c:	b08c      	sub	sp, #48	@ 0x30
 800a50e:	af00      	add	r7, sp, #0
 800a510:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a512:	2300      	movs	r3, #0
 800a514:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a518:	697b      	ldr	r3, [r7, #20]
 800a51a:	689a      	ldr	r2, [r3, #8]
 800a51c:	697b      	ldr	r3, [r7, #20]
 800a51e:	691b      	ldr	r3, [r3, #16]
 800a520:	431a      	orrs	r2, r3
 800a522:	697b      	ldr	r3, [r7, #20]
 800a524:	695b      	ldr	r3, [r3, #20]
 800a526:	431a      	orrs	r2, r3
 800a528:	697b      	ldr	r3, [r7, #20]
 800a52a:	69db      	ldr	r3, [r3, #28]
 800a52c:	4313      	orrs	r3, r2
 800a52e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a530:	697b      	ldr	r3, [r7, #20]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	681a      	ldr	r2, [r3, #0]
 800a536:	4baa      	ldr	r3, [pc, #680]	@ (800a7e0 <UART_SetConfig+0x2d8>)
 800a538:	4013      	ands	r3, r2
 800a53a:	697a      	ldr	r2, [r7, #20]
 800a53c:	6812      	ldr	r2, [r2, #0]
 800a53e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a540:	430b      	orrs	r3, r1
 800a542:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a544:	697b      	ldr	r3, [r7, #20]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	685b      	ldr	r3, [r3, #4]
 800a54a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a54e:	697b      	ldr	r3, [r7, #20]
 800a550:	68da      	ldr	r2, [r3, #12]
 800a552:	697b      	ldr	r3, [r7, #20]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	430a      	orrs	r2, r1
 800a558:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a55a:	697b      	ldr	r3, [r7, #20]
 800a55c:	699b      	ldr	r3, [r3, #24]
 800a55e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a560:	697b      	ldr	r3, [r7, #20]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	4a9f      	ldr	r2, [pc, #636]	@ (800a7e4 <UART_SetConfig+0x2dc>)
 800a566:	4293      	cmp	r3, r2
 800a568:	d004      	beq.n	800a574 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a56a:	697b      	ldr	r3, [r7, #20]
 800a56c:	6a1b      	ldr	r3, [r3, #32]
 800a56e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a570:	4313      	orrs	r3, r2
 800a572:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a574:	697b      	ldr	r3, [r7, #20]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	689b      	ldr	r3, [r3, #8]
 800a57a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800a57e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800a582:	697a      	ldr	r2, [r7, #20]
 800a584:	6812      	ldr	r2, [r2, #0]
 800a586:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a588:	430b      	orrs	r3, r1
 800a58a:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a58c:	697b      	ldr	r3, [r7, #20]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a592:	f023 010f 	bic.w	r1, r3, #15
 800a596:	697b      	ldr	r3, [r7, #20]
 800a598:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a59a:	697b      	ldr	r3, [r7, #20]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	430a      	orrs	r2, r1
 800a5a0:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a5a2:	697b      	ldr	r3, [r7, #20]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	4a90      	ldr	r2, [pc, #576]	@ (800a7e8 <UART_SetConfig+0x2e0>)
 800a5a8:	4293      	cmp	r3, r2
 800a5aa:	d125      	bne.n	800a5f8 <UART_SetConfig+0xf0>
 800a5ac:	4b8f      	ldr	r3, [pc, #572]	@ (800a7ec <UART_SetConfig+0x2e4>)
 800a5ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a5b2:	f003 0303 	and.w	r3, r3, #3
 800a5b6:	2b03      	cmp	r3, #3
 800a5b8:	d81a      	bhi.n	800a5f0 <UART_SetConfig+0xe8>
 800a5ba:	a201      	add	r2, pc, #4	@ (adr r2, 800a5c0 <UART_SetConfig+0xb8>)
 800a5bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5c0:	0800a5d1 	.word	0x0800a5d1
 800a5c4:	0800a5e1 	.word	0x0800a5e1
 800a5c8:	0800a5d9 	.word	0x0800a5d9
 800a5cc:	0800a5e9 	.word	0x0800a5e9
 800a5d0:	2301      	movs	r3, #1
 800a5d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a5d6:	e116      	b.n	800a806 <UART_SetConfig+0x2fe>
 800a5d8:	2302      	movs	r3, #2
 800a5da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a5de:	e112      	b.n	800a806 <UART_SetConfig+0x2fe>
 800a5e0:	2304      	movs	r3, #4
 800a5e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a5e6:	e10e      	b.n	800a806 <UART_SetConfig+0x2fe>
 800a5e8:	2308      	movs	r3, #8
 800a5ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a5ee:	e10a      	b.n	800a806 <UART_SetConfig+0x2fe>
 800a5f0:	2310      	movs	r3, #16
 800a5f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a5f6:	e106      	b.n	800a806 <UART_SetConfig+0x2fe>
 800a5f8:	697b      	ldr	r3, [r7, #20]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	4a7c      	ldr	r2, [pc, #496]	@ (800a7f0 <UART_SetConfig+0x2e8>)
 800a5fe:	4293      	cmp	r3, r2
 800a600:	d138      	bne.n	800a674 <UART_SetConfig+0x16c>
 800a602:	4b7a      	ldr	r3, [pc, #488]	@ (800a7ec <UART_SetConfig+0x2e4>)
 800a604:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a608:	f003 030c 	and.w	r3, r3, #12
 800a60c:	2b0c      	cmp	r3, #12
 800a60e:	d82d      	bhi.n	800a66c <UART_SetConfig+0x164>
 800a610:	a201      	add	r2, pc, #4	@ (adr r2, 800a618 <UART_SetConfig+0x110>)
 800a612:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a616:	bf00      	nop
 800a618:	0800a64d 	.word	0x0800a64d
 800a61c:	0800a66d 	.word	0x0800a66d
 800a620:	0800a66d 	.word	0x0800a66d
 800a624:	0800a66d 	.word	0x0800a66d
 800a628:	0800a65d 	.word	0x0800a65d
 800a62c:	0800a66d 	.word	0x0800a66d
 800a630:	0800a66d 	.word	0x0800a66d
 800a634:	0800a66d 	.word	0x0800a66d
 800a638:	0800a655 	.word	0x0800a655
 800a63c:	0800a66d 	.word	0x0800a66d
 800a640:	0800a66d 	.word	0x0800a66d
 800a644:	0800a66d 	.word	0x0800a66d
 800a648:	0800a665 	.word	0x0800a665
 800a64c:	2300      	movs	r3, #0
 800a64e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a652:	e0d8      	b.n	800a806 <UART_SetConfig+0x2fe>
 800a654:	2302      	movs	r3, #2
 800a656:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a65a:	e0d4      	b.n	800a806 <UART_SetConfig+0x2fe>
 800a65c:	2304      	movs	r3, #4
 800a65e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a662:	e0d0      	b.n	800a806 <UART_SetConfig+0x2fe>
 800a664:	2308      	movs	r3, #8
 800a666:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a66a:	e0cc      	b.n	800a806 <UART_SetConfig+0x2fe>
 800a66c:	2310      	movs	r3, #16
 800a66e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a672:	e0c8      	b.n	800a806 <UART_SetConfig+0x2fe>
 800a674:	697b      	ldr	r3, [r7, #20]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	4a5e      	ldr	r2, [pc, #376]	@ (800a7f4 <UART_SetConfig+0x2ec>)
 800a67a:	4293      	cmp	r3, r2
 800a67c:	d125      	bne.n	800a6ca <UART_SetConfig+0x1c2>
 800a67e:	4b5b      	ldr	r3, [pc, #364]	@ (800a7ec <UART_SetConfig+0x2e4>)
 800a680:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a684:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a688:	2b30      	cmp	r3, #48	@ 0x30
 800a68a:	d016      	beq.n	800a6ba <UART_SetConfig+0x1b2>
 800a68c:	2b30      	cmp	r3, #48	@ 0x30
 800a68e:	d818      	bhi.n	800a6c2 <UART_SetConfig+0x1ba>
 800a690:	2b20      	cmp	r3, #32
 800a692:	d00a      	beq.n	800a6aa <UART_SetConfig+0x1a2>
 800a694:	2b20      	cmp	r3, #32
 800a696:	d814      	bhi.n	800a6c2 <UART_SetConfig+0x1ba>
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d002      	beq.n	800a6a2 <UART_SetConfig+0x19a>
 800a69c:	2b10      	cmp	r3, #16
 800a69e:	d008      	beq.n	800a6b2 <UART_SetConfig+0x1aa>
 800a6a0:	e00f      	b.n	800a6c2 <UART_SetConfig+0x1ba>
 800a6a2:	2300      	movs	r3, #0
 800a6a4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6a8:	e0ad      	b.n	800a806 <UART_SetConfig+0x2fe>
 800a6aa:	2302      	movs	r3, #2
 800a6ac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6b0:	e0a9      	b.n	800a806 <UART_SetConfig+0x2fe>
 800a6b2:	2304      	movs	r3, #4
 800a6b4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6b8:	e0a5      	b.n	800a806 <UART_SetConfig+0x2fe>
 800a6ba:	2308      	movs	r3, #8
 800a6bc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6c0:	e0a1      	b.n	800a806 <UART_SetConfig+0x2fe>
 800a6c2:	2310      	movs	r3, #16
 800a6c4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6c8:	e09d      	b.n	800a806 <UART_SetConfig+0x2fe>
 800a6ca:	697b      	ldr	r3, [r7, #20]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	4a4a      	ldr	r2, [pc, #296]	@ (800a7f8 <UART_SetConfig+0x2f0>)
 800a6d0:	4293      	cmp	r3, r2
 800a6d2:	d125      	bne.n	800a720 <UART_SetConfig+0x218>
 800a6d4:	4b45      	ldr	r3, [pc, #276]	@ (800a7ec <UART_SetConfig+0x2e4>)
 800a6d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a6da:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a6de:	2bc0      	cmp	r3, #192	@ 0xc0
 800a6e0:	d016      	beq.n	800a710 <UART_SetConfig+0x208>
 800a6e2:	2bc0      	cmp	r3, #192	@ 0xc0
 800a6e4:	d818      	bhi.n	800a718 <UART_SetConfig+0x210>
 800a6e6:	2b80      	cmp	r3, #128	@ 0x80
 800a6e8:	d00a      	beq.n	800a700 <UART_SetConfig+0x1f8>
 800a6ea:	2b80      	cmp	r3, #128	@ 0x80
 800a6ec:	d814      	bhi.n	800a718 <UART_SetConfig+0x210>
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d002      	beq.n	800a6f8 <UART_SetConfig+0x1f0>
 800a6f2:	2b40      	cmp	r3, #64	@ 0x40
 800a6f4:	d008      	beq.n	800a708 <UART_SetConfig+0x200>
 800a6f6:	e00f      	b.n	800a718 <UART_SetConfig+0x210>
 800a6f8:	2300      	movs	r3, #0
 800a6fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6fe:	e082      	b.n	800a806 <UART_SetConfig+0x2fe>
 800a700:	2302      	movs	r3, #2
 800a702:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a706:	e07e      	b.n	800a806 <UART_SetConfig+0x2fe>
 800a708:	2304      	movs	r3, #4
 800a70a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a70e:	e07a      	b.n	800a806 <UART_SetConfig+0x2fe>
 800a710:	2308      	movs	r3, #8
 800a712:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a716:	e076      	b.n	800a806 <UART_SetConfig+0x2fe>
 800a718:	2310      	movs	r3, #16
 800a71a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a71e:	e072      	b.n	800a806 <UART_SetConfig+0x2fe>
 800a720:	697b      	ldr	r3, [r7, #20]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	4a35      	ldr	r2, [pc, #212]	@ (800a7fc <UART_SetConfig+0x2f4>)
 800a726:	4293      	cmp	r3, r2
 800a728:	d12a      	bne.n	800a780 <UART_SetConfig+0x278>
 800a72a:	4b30      	ldr	r3, [pc, #192]	@ (800a7ec <UART_SetConfig+0x2e4>)
 800a72c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a730:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a734:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a738:	d01a      	beq.n	800a770 <UART_SetConfig+0x268>
 800a73a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a73e:	d81b      	bhi.n	800a778 <UART_SetConfig+0x270>
 800a740:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a744:	d00c      	beq.n	800a760 <UART_SetConfig+0x258>
 800a746:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a74a:	d815      	bhi.n	800a778 <UART_SetConfig+0x270>
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d003      	beq.n	800a758 <UART_SetConfig+0x250>
 800a750:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a754:	d008      	beq.n	800a768 <UART_SetConfig+0x260>
 800a756:	e00f      	b.n	800a778 <UART_SetConfig+0x270>
 800a758:	2300      	movs	r3, #0
 800a75a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a75e:	e052      	b.n	800a806 <UART_SetConfig+0x2fe>
 800a760:	2302      	movs	r3, #2
 800a762:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a766:	e04e      	b.n	800a806 <UART_SetConfig+0x2fe>
 800a768:	2304      	movs	r3, #4
 800a76a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a76e:	e04a      	b.n	800a806 <UART_SetConfig+0x2fe>
 800a770:	2308      	movs	r3, #8
 800a772:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a776:	e046      	b.n	800a806 <UART_SetConfig+0x2fe>
 800a778:	2310      	movs	r3, #16
 800a77a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a77e:	e042      	b.n	800a806 <UART_SetConfig+0x2fe>
 800a780:	697b      	ldr	r3, [r7, #20]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	4a17      	ldr	r2, [pc, #92]	@ (800a7e4 <UART_SetConfig+0x2dc>)
 800a786:	4293      	cmp	r3, r2
 800a788:	d13a      	bne.n	800a800 <UART_SetConfig+0x2f8>
 800a78a:	4b18      	ldr	r3, [pc, #96]	@ (800a7ec <UART_SetConfig+0x2e4>)
 800a78c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a790:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a794:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a798:	d01a      	beq.n	800a7d0 <UART_SetConfig+0x2c8>
 800a79a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a79e:	d81b      	bhi.n	800a7d8 <UART_SetConfig+0x2d0>
 800a7a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a7a4:	d00c      	beq.n	800a7c0 <UART_SetConfig+0x2b8>
 800a7a6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a7aa:	d815      	bhi.n	800a7d8 <UART_SetConfig+0x2d0>
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d003      	beq.n	800a7b8 <UART_SetConfig+0x2b0>
 800a7b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a7b4:	d008      	beq.n	800a7c8 <UART_SetConfig+0x2c0>
 800a7b6:	e00f      	b.n	800a7d8 <UART_SetConfig+0x2d0>
 800a7b8:	2300      	movs	r3, #0
 800a7ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7be:	e022      	b.n	800a806 <UART_SetConfig+0x2fe>
 800a7c0:	2302      	movs	r3, #2
 800a7c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7c6:	e01e      	b.n	800a806 <UART_SetConfig+0x2fe>
 800a7c8:	2304      	movs	r3, #4
 800a7ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7ce:	e01a      	b.n	800a806 <UART_SetConfig+0x2fe>
 800a7d0:	2308      	movs	r3, #8
 800a7d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7d6:	e016      	b.n	800a806 <UART_SetConfig+0x2fe>
 800a7d8:	2310      	movs	r3, #16
 800a7da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7de:	e012      	b.n	800a806 <UART_SetConfig+0x2fe>
 800a7e0:	cfff69f3 	.word	0xcfff69f3
 800a7e4:	40008000 	.word	0x40008000
 800a7e8:	40013800 	.word	0x40013800
 800a7ec:	40021000 	.word	0x40021000
 800a7f0:	40004400 	.word	0x40004400
 800a7f4:	40004800 	.word	0x40004800
 800a7f8:	40004c00 	.word	0x40004c00
 800a7fc:	40005000 	.word	0x40005000
 800a800:	2310      	movs	r3, #16
 800a802:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a806:	697b      	ldr	r3, [r7, #20]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	4aae      	ldr	r2, [pc, #696]	@ (800aac4 <UART_SetConfig+0x5bc>)
 800a80c:	4293      	cmp	r3, r2
 800a80e:	f040 8097 	bne.w	800a940 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a812:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a816:	2b08      	cmp	r3, #8
 800a818:	d823      	bhi.n	800a862 <UART_SetConfig+0x35a>
 800a81a:	a201      	add	r2, pc, #4	@ (adr r2, 800a820 <UART_SetConfig+0x318>)
 800a81c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a820:	0800a845 	.word	0x0800a845
 800a824:	0800a863 	.word	0x0800a863
 800a828:	0800a84d 	.word	0x0800a84d
 800a82c:	0800a863 	.word	0x0800a863
 800a830:	0800a853 	.word	0x0800a853
 800a834:	0800a863 	.word	0x0800a863
 800a838:	0800a863 	.word	0x0800a863
 800a83c:	0800a863 	.word	0x0800a863
 800a840:	0800a85b 	.word	0x0800a85b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a844:	f7fc f832 	bl	80068ac <HAL_RCC_GetPCLK1Freq>
 800a848:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a84a:	e010      	b.n	800a86e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a84c:	4b9e      	ldr	r3, [pc, #632]	@ (800aac8 <UART_SetConfig+0x5c0>)
 800a84e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a850:	e00d      	b.n	800a86e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a852:	f7fb ff93 	bl	800677c <HAL_RCC_GetSysClockFreq>
 800a856:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a858:	e009      	b.n	800a86e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a85a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a85e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a860:	e005      	b.n	800a86e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800a862:	2300      	movs	r3, #0
 800a864:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a866:	2301      	movs	r3, #1
 800a868:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a86c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a86e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a870:	2b00      	cmp	r3, #0
 800a872:	f000 8130 	beq.w	800aad6 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a876:	697b      	ldr	r3, [r7, #20]
 800a878:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a87a:	4a94      	ldr	r2, [pc, #592]	@ (800aacc <UART_SetConfig+0x5c4>)
 800a87c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a880:	461a      	mov	r2, r3
 800a882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a884:	fbb3 f3f2 	udiv	r3, r3, r2
 800a888:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a88a:	697b      	ldr	r3, [r7, #20]
 800a88c:	685a      	ldr	r2, [r3, #4]
 800a88e:	4613      	mov	r3, r2
 800a890:	005b      	lsls	r3, r3, #1
 800a892:	4413      	add	r3, r2
 800a894:	69ba      	ldr	r2, [r7, #24]
 800a896:	429a      	cmp	r2, r3
 800a898:	d305      	bcc.n	800a8a6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a89a:	697b      	ldr	r3, [r7, #20]
 800a89c:	685b      	ldr	r3, [r3, #4]
 800a89e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a8a0:	69ba      	ldr	r2, [r7, #24]
 800a8a2:	429a      	cmp	r2, r3
 800a8a4:	d903      	bls.n	800a8ae <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800a8a6:	2301      	movs	r3, #1
 800a8a8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a8ac:	e113      	b.n	800aad6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a8ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8b0:	2200      	movs	r2, #0
 800a8b2:	60bb      	str	r3, [r7, #8]
 800a8b4:	60fa      	str	r2, [r7, #12]
 800a8b6:	697b      	ldr	r3, [r7, #20]
 800a8b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8ba:	4a84      	ldr	r2, [pc, #528]	@ (800aacc <UART_SetConfig+0x5c4>)
 800a8bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a8c0:	b29b      	uxth	r3, r3
 800a8c2:	2200      	movs	r2, #0
 800a8c4:	603b      	str	r3, [r7, #0]
 800a8c6:	607a      	str	r2, [r7, #4]
 800a8c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a8cc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a8d0:	f7f5 fcfe 	bl	80002d0 <__aeabi_uldivmod>
 800a8d4:	4602      	mov	r2, r0
 800a8d6:	460b      	mov	r3, r1
 800a8d8:	4610      	mov	r0, r2
 800a8da:	4619      	mov	r1, r3
 800a8dc:	f04f 0200 	mov.w	r2, #0
 800a8e0:	f04f 0300 	mov.w	r3, #0
 800a8e4:	020b      	lsls	r3, r1, #8
 800a8e6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a8ea:	0202      	lsls	r2, r0, #8
 800a8ec:	6979      	ldr	r1, [r7, #20]
 800a8ee:	6849      	ldr	r1, [r1, #4]
 800a8f0:	0849      	lsrs	r1, r1, #1
 800a8f2:	2000      	movs	r0, #0
 800a8f4:	460c      	mov	r4, r1
 800a8f6:	4605      	mov	r5, r0
 800a8f8:	eb12 0804 	adds.w	r8, r2, r4
 800a8fc:	eb43 0905 	adc.w	r9, r3, r5
 800a900:	697b      	ldr	r3, [r7, #20]
 800a902:	685b      	ldr	r3, [r3, #4]
 800a904:	2200      	movs	r2, #0
 800a906:	469a      	mov	sl, r3
 800a908:	4693      	mov	fp, r2
 800a90a:	4652      	mov	r2, sl
 800a90c:	465b      	mov	r3, fp
 800a90e:	4640      	mov	r0, r8
 800a910:	4649      	mov	r1, r9
 800a912:	f7f5 fcdd 	bl	80002d0 <__aeabi_uldivmod>
 800a916:	4602      	mov	r2, r0
 800a918:	460b      	mov	r3, r1
 800a91a:	4613      	mov	r3, r2
 800a91c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a91e:	6a3b      	ldr	r3, [r7, #32]
 800a920:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a924:	d308      	bcc.n	800a938 <UART_SetConfig+0x430>
 800a926:	6a3b      	ldr	r3, [r7, #32]
 800a928:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a92c:	d204      	bcs.n	800a938 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800a92e:	697b      	ldr	r3, [r7, #20]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	6a3a      	ldr	r2, [r7, #32]
 800a934:	60da      	str	r2, [r3, #12]
 800a936:	e0ce      	b.n	800aad6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800a938:	2301      	movs	r3, #1
 800a93a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a93e:	e0ca      	b.n	800aad6 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a940:	697b      	ldr	r3, [r7, #20]
 800a942:	69db      	ldr	r3, [r3, #28]
 800a944:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a948:	d166      	bne.n	800aa18 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800a94a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a94e:	2b08      	cmp	r3, #8
 800a950:	d827      	bhi.n	800a9a2 <UART_SetConfig+0x49a>
 800a952:	a201      	add	r2, pc, #4	@ (adr r2, 800a958 <UART_SetConfig+0x450>)
 800a954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a958:	0800a97d 	.word	0x0800a97d
 800a95c:	0800a985 	.word	0x0800a985
 800a960:	0800a98d 	.word	0x0800a98d
 800a964:	0800a9a3 	.word	0x0800a9a3
 800a968:	0800a993 	.word	0x0800a993
 800a96c:	0800a9a3 	.word	0x0800a9a3
 800a970:	0800a9a3 	.word	0x0800a9a3
 800a974:	0800a9a3 	.word	0x0800a9a3
 800a978:	0800a99b 	.word	0x0800a99b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a97c:	f7fb ff96 	bl	80068ac <HAL_RCC_GetPCLK1Freq>
 800a980:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a982:	e014      	b.n	800a9ae <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a984:	f7fb ffa8 	bl	80068d8 <HAL_RCC_GetPCLK2Freq>
 800a988:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a98a:	e010      	b.n	800a9ae <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a98c:	4b4e      	ldr	r3, [pc, #312]	@ (800aac8 <UART_SetConfig+0x5c0>)
 800a98e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a990:	e00d      	b.n	800a9ae <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a992:	f7fb fef3 	bl	800677c <HAL_RCC_GetSysClockFreq>
 800a996:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a998:	e009      	b.n	800a9ae <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a99a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a99e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a9a0:	e005      	b.n	800a9ae <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800a9a2:	2300      	movs	r3, #0
 800a9a4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a9a6:	2301      	movs	r3, #1
 800a9a8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a9ac:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a9ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	f000 8090 	beq.w	800aad6 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a9b6:	697b      	ldr	r3, [r7, #20]
 800a9b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9ba:	4a44      	ldr	r2, [pc, #272]	@ (800aacc <UART_SetConfig+0x5c4>)
 800a9bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a9c0:	461a      	mov	r2, r3
 800a9c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9c4:	fbb3 f3f2 	udiv	r3, r3, r2
 800a9c8:	005a      	lsls	r2, r3, #1
 800a9ca:	697b      	ldr	r3, [r7, #20]
 800a9cc:	685b      	ldr	r3, [r3, #4]
 800a9ce:	085b      	lsrs	r3, r3, #1
 800a9d0:	441a      	add	r2, r3
 800a9d2:	697b      	ldr	r3, [r7, #20]
 800a9d4:	685b      	ldr	r3, [r3, #4]
 800a9d6:	fbb2 f3f3 	udiv	r3, r2, r3
 800a9da:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a9dc:	6a3b      	ldr	r3, [r7, #32]
 800a9de:	2b0f      	cmp	r3, #15
 800a9e0:	d916      	bls.n	800aa10 <UART_SetConfig+0x508>
 800a9e2:	6a3b      	ldr	r3, [r7, #32]
 800a9e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a9e8:	d212      	bcs.n	800aa10 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a9ea:	6a3b      	ldr	r3, [r7, #32]
 800a9ec:	b29b      	uxth	r3, r3
 800a9ee:	f023 030f 	bic.w	r3, r3, #15
 800a9f2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a9f4:	6a3b      	ldr	r3, [r7, #32]
 800a9f6:	085b      	lsrs	r3, r3, #1
 800a9f8:	b29b      	uxth	r3, r3
 800a9fa:	f003 0307 	and.w	r3, r3, #7
 800a9fe:	b29a      	uxth	r2, r3
 800aa00:	8bfb      	ldrh	r3, [r7, #30]
 800aa02:	4313      	orrs	r3, r2
 800aa04:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800aa06:	697b      	ldr	r3, [r7, #20]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	8bfa      	ldrh	r2, [r7, #30]
 800aa0c:	60da      	str	r2, [r3, #12]
 800aa0e:	e062      	b.n	800aad6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800aa10:	2301      	movs	r3, #1
 800aa12:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800aa16:	e05e      	b.n	800aad6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800aa18:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800aa1c:	2b08      	cmp	r3, #8
 800aa1e:	d828      	bhi.n	800aa72 <UART_SetConfig+0x56a>
 800aa20:	a201      	add	r2, pc, #4	@ (adr r2, 800aa28 <UART_SetConfig+0x520>)
 800aa22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa26:	bf00      	nop
 800aa28:	0800aa4d 	.word	0x0800aa4d
 800aa2c:	0800aa55 	.word	0x0800aa55
 800aa30:	0800aa5d 	.word	0x0800aa5d
 800aa34:	0800aa73 	.word	0x0800aa73
 800aa38:	0800aa63 	.word	0x0800aa63
 800aa3c:	0800aa73 	.word	0x0800aa73
 800aa40:	0800aa73 	.word	0x0800aa73
 800aa44:	0800aa73 	.word	0x0800aa73
 800aa48:	0800aa6b 	.word	0x0800aa6b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800aa4c:	f7fb ff2e 	bl	80068ac <HAL_RCC_GetPCLK1Freq>
 800aa50:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aa52:	e014      	b.n	800aa7e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800aa54:	f7fb ff40 	bl	80068d8 <HAL_RCC_GetPCLK2Freq>
 800aa58:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aa5a:	e010      	b.n	800aa7e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800aa5c:	4b1a      	ldr	r3, [pc, #104]	@ (800aac8 <UART_SetConfig+0x5c0>)
 800aa5e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800aa60:	e00d      	b.n	800aa7e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800aa62:	f7fb fe8b 	bl	800677c <HAL_RCC_GetSysClockFreq>
 800aa66:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aa68:	e009      	b.n	800aa7e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800aa6a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aa6e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800aa70:	e005      	b.n	800aa7e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800aa72:	2300      	movs	r3, #0
 800aa74:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800aa76:	2301      	movs	r3, #1
 800aa78:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800aa7c:	bf00      	nop
    }

    if (pclk != 0U)
 800aa7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d028      	beq.n	800aad6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800aa84:	697b      	ldr	r3, [r7, #20]
 800aa86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa88:	4a10      	ldr	r2, [pc, #64]	@ (800aacc <UART_SetConfig+0x5c4>)
 800aa8a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800aa8e:	461a      	mov	r2, r3
 800aa90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa92:	fbb3 f2f2 	udiv	r2, r3, r2
 800aa96:	697b      	ldr	r3, [r7, #20]
 800aa98:	685b      	ldr	r3, [r3, #4]
 800aa9a:	085b      	lsrs	r3, r3, #1
 800aa9c:	441a      	add	r2, r3
 800aa9e:	697b      	ldr	r3, [r7, #20]
 800aaa0:	685b      	ldr	r3, [r3, #4]
 800aaa2:	fbb2 f3f3 	udiv	r3, r2, r3
 800aaa6:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800aaa8:	6a3b      	ldr	r3, [r7, #32]
 800aaaa:	2b0f      	cmp	r3, #15
 800aaac:	d910      	bls.n	800aad0 <UART_SetConfig+0x5c8>
 800aaae:	6a3b      	ldr	r3, [r7, #32]
 800aab0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aab4:	d20c      	bcs.n	800aad0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800aab6:	6a3b      	ldr	r3, [r7, #32]
 800aab8:	b29a      	uxth	r2, r3
 800aaba:	697b      	ldr	r3, [r7, #20]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	60da      	str	r2, [r3, #12]
 800aac0:	e009      	b.n	800aad6 <UART_SetConfig+0x5ce>
 800aac2:	bf00      	nop
 800aac4:	40008000 	.word	0x40008000
 800aac8:	00f42400 	.word	0x00f42400
 800aacc:	0800c734 	.word	0x0800c734
      }
      else
      {
        ret = HAL_ERROR;
 800aad0:	2301      	movs	r3, #1
 800aad2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800aad6:	697b      	ldr	r3, [r7, #20]
 800aad8:	2201      	movs	r2, #1
 800aada:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800aade:	697b      	ldr	r3, [r7, #20]
 800aae0:	2201      	movs	r2, #1
 800aae2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800aae6:	697b      	ldr	r3, [r7, #20]
 800aae8:	2200      	movs	r2, #0
 800aaea:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800aaec:	697b      	ldr	r3, [r7, #20]
 800aaee:	2200      	movs	r2, #0
 800aaf0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800aaf2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	3730      	adds	r7, #48	@ 0x30
 800aafa:	46bd      	mov	sp, r7
 800aafc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800ab00 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ab00:	b480      	push	{r7}
 800ab02:	b083      	sub	sp, #12
 800ab04:	af00      	add	r7, sp, #0
 800ab06:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab0c:	f003 0308 	and.w	r3, r3, #8
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d00a      	beq.n	800ab2a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	685b      	ldr	r3, [r3, #4]
 800ab1a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	430a      	orrs	r2, r1
 800ab28:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab2e:	f003 0301 	and.w	r3, r3, #1
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d00a      	beq.n	800ab4c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	685b      	ldr	r3, [r3, #4]
 800ab3c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	430a      	orrs	r2, r1
 800ab4a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab50:	f003 0302 	and.w	r3, r3, #2
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d00a      	beq.n	800ab6e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	685b      	ldr	r3, [r3, #4]
 800ab5e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	430a      	orrs	r2, r1
 800ab6c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab72:	f003 0304 	and.w	r3, r3, #4
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d00a      	beq.n	800ab90 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	685b      	ldr	r3, [r3, #4]
 800ab80:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	430a      	orrs	r2, r1
 800ab8e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab94:	f003 0310 	and.w	r3, r3, #16
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d00a      	beq.n	800abb2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	689b      	ldr	r3, [r3, #8]
 800aba2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	430a      	orrs	r2, r1
 800abb0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abb6:	f003 0320 	and.w	r3, r3, #32
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d00a      	beq.n	800abd4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	689b      	ldr	r3, [r3, #8]
 800abc4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	430a      	orrs	r2, r1
 800abd2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d01a      	beq.n	800ac16 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	685b      	ldr	r3, [r3, #4]
 800abe6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	430a      	orrs	r2, r1
 800abf4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800abfa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800abfe:	d10a      	bne.n	800ac16 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	685b      	ldr	r3, [r3, #4]
 800ac06:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	430a      	orrs	r2, r1
 800ac14:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d00a      	beq.n	800ac38 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	685b      	ldr	r3, [r3, #4]
 800ac28:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	430a      	orrs	r2, r1
 800ac36:	605a      	str	r2, [r3, #4]
  }
}
 800ac38:	bf00      	nop
 800ac3a:	370c      	adds	r7, #12
 800ac3c:	46bd      	mov	sp, r7
 800ac3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac42:	4770      	bx	lr

0800ac44 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ac44:	b580      	push	{r7, lr}
 800ac46:	b098      	sub	sp, #96	@ 0x60
 800ac48:	af02      	add	r7, sp, #8
 800ac4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	2200      	movs	r2, #0
 800ac50:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ac54:	f7f8 fa80 	bl	8003158 <HAL_GetTick>
 800ac58:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	f003 0308 	and.w	r3, r3, #8
 800ac64:	2b08      	cmp	r3, #8
 800ac66:	d12f      	bne.n	800acc8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ac68:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ac6c:	9300      	str	r3, [sp, #0]
 800ac6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ac70:	2200      	movs	r2, #0
 800ac72:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800ac76:	6878      	ldr	r0, [r7, #4]
 800ac78:	f000 f88e 	bl	800ad98 <UART_WaitOnFlagUntilTimeout>
 800ac7c:	4603      	mov	r3, r0
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d022      	beq.n	800acc8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac8a:	e853 3f00 	ldrex	r3, [r3]
 800ac8e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ac90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac92:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ac96:	653b      	str	r3, [r7, #80]	@ 0x50
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	461a      	mov	r2, r3
 800ac9e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aca0:	647b      	str	r3, [r7, #68]	@ 0x44
 800aca2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aca4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800aca6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800aca8:	e841 2300 	strex	r3, r2, [r1]
 800acac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800acae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d1e6      	bne.n	800ac82 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	2220      	movs	r2, #32
 800acb8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	2200      	movs	r2, #0
 800acc0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800acc4:	2303      	movs	r3, #3
 800acc6:	e063      	b.n	800ad90 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	f003 0304 	and.w	r3, r3, #4
 800acd2:	2b04      	cmp	r3, #4
 800acd4:	d149      	bne.n	800ad6a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800acd6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800acda:	9300      	str	r3, [sp, #0]
 800acdc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800acde:	2200      	movs	r2, #0
 800ace0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800ace4:	6878      	ldr	r0, [r7, #4]
 800ace6:	f000 f857 	bl	800ad98 <UART_WaitOnFlagUntilTimeout>
 800acea:	4603      	mov	r3, r0
 800acec:	2b00      	cmp	r3, #0
 800acee:	d03c      	beq.n	800ad6a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acf8:	e853 3f00 	ldrex	r3, [r3]
 800acfc:	623b      	str	r3, [r7, #32]
   return(result);
 800acfe:	6a3b      	ldr	r3, [r7, #32]
 800ad00:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ad04:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	461a      	mov	r2, r3
 800ad0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ad0e:	633b      	str	r3, [r7, #48]	@ 0x30
 800ad10:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad12:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ad14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ad16:	e841 2300 	strex	r3, r2, [r1]
 800ad1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ad1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d1e6      	bne.n	800acf0 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	3308      	adds	r3, #8
 800ad28:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad2a:	693b      	ldr	r3, [r7, #16]
 800ad2c:	e853 3f00 	ldrex	r3, [r3]
 800ad30:	60fb      	str	r3, [r7, #12]
   return(result);
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	f023 0301 	bic.w	r3, r3, #1
 800ad38:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	3308      	adds	r3, #8
 800ad40:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ad42:	61fa      	str	r2, [r7, #28]
 800ad44:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad46:	69b9      	ldr	r1, [r7, #24]
 800ad48:	69fa      	ldr	r2, [r7, #28]
 800ad4a:	e841 2300 	strex	r3, r2, [r1]
 800ad4e:	617b      	str	r3, [r7, #20]
   return(result);
 800ad50:	697b      	ldr	r3, [r7, #20]
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d1e5      	bne.n	800ad22 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	2220      	movs	r2, #32
 800ad5a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	2200      	movs	r2, #0
 800ad62:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ad66:	2303      	movs	r3, #3
 800ad68:	e012      	b.n	800ad90 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	2220      	movs	r2, #32
 800ad6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	2220      	movs	r2, #32
 800ad76:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	2200      	movs	r2, #0
 800ad7e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	2200      	movs	r2, #0
 800ad84:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	2200      	movs	r2, #0
 800ad8a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ad8e:	2300      	movs	r3, #0
}
 800ad90:	4618      	mov	r0, r3
 800ad92:	3758      	adds	r7, #88	@ 0x58
 800ad94:	46bd      	mov	sp, r7
 800ad96:	bd80      	pop	{r7, pc}

0800ad98 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ad98:	b580      	push	{r7, lr}
 800ad9a:	b084      	sub	sp, #16
 800ad9c:	af00      	add	r7, sp, #0
 800ad9e:	60f8      	str	r0, [r7, #12]
 800ada0:	60b9      	str	r1, [r7, #8]
 800ada2:	603b      	str	r3, [r7, #0]
 800ada4:	4613      	mov	r3, r2
 800ada6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ada8:	e04f      	b.n	800ae4a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800adaa:	69bb      	ldr	r3, [r7, #24]
 800adac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adb0:	d04b      	beq.n	800ae4a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800adb2:	f7f8 f9d1 	bl	8003158 <HAL_GetTick>
 800adb6:	4602      	mov	r2, r0
 800adb8:	683b      	ldr	r3, [r7, #0]
 800adba:	1ad3      	subs	r3, r2, r3
 800adbc:	69ba      	ldr	r2, [r7, #24]
 800adbe:	429a      	cmp	r2, r3
 800adc0:	d302      	bcc.n	800adc8 <UART_WaitOnFlagUntilTimeout+0x30>
 800adc2:	69bb      	ldr	r3, [r7, #24]
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d101      	bne.n	800adcc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800adc8:	2303      	movs	r3, #3
 800adca:	e04e      	b.n	800ae6a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	f003 0304 	and.w	r3, r3, #4
 800add6:	2b00      	cmp	r3, #0
 800add8:	d037      	beq.n	800ae4a <UART_WaitOnFlagUntilTimeout+0xb2>
 800adda:	68bb      	ldr	r3, [r7, #8]
 800addc:	2b80      	cmp	r3, #128	@ 0x80
 800adde:	d034      	beq.n	800ae4a <UART_WaitOnFlagUntilTimeout+0xb2>
 800ade0:	68bb      	ldr	r3, [r7, #8]
 800ade2:	2b40      	cmp	r3, #64	@ 0x40
 800ade4:	d031      	beq.n	800ae4a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	69db      	ldr	r3, [r3, #28]
 800adec:	f003 0308 	and.w	r3, r3, #8
 800adf0:	2b08      	cmp	r3, #8
 800adf2:	d110      	bne.n	800ae16 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	2208      	movs	r2, #8
 800adfa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800adfc:	68f8      	ldr	r0, [r7, #12]
 800adfe:	f000 f838 	bl	800ae72 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	2208      	movs	r2, #8
 800ae06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	2200      	movs	r2, #0
 800ae0e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800ae12:	2301      	movs	r3, #1
 800ae14:	e029      	b.n	800ae6a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	69db      	ldr	r3, [r3, #28]
 800ae1c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ae20:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ae24:	d111      	bne.n	800ae4a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ae2e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ae30:	68f8      	ldr	r0, [r7, #12]
 800ae32:	f000 f81e 	bl	800ae72 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	2220      	movs	r2, #32
 800ae3a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	2200      	movs	r2, #0
 800ae42:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800ae46:	2303      	movs	r3, #3
 800ae48:	e00f      	b.n	800ae6a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	69da      	ldr	r2, [r3, #28]
 800ae50:	68bb      	ldr	r3, [r7, #8]
 800ae52:	4013      	ands	r3, r2
 800ae54:	68ba      	ldr	r2, [r7, #8]
 800ae56:	429a      	cmp	r2, r3
 800ae58:	bf0c      	ite	eq
 800ae5a:	2301      	moveq	r3, #1
 800ae5c:	2300      	movne	r3, #0
 800ae5e:	b2db      	uxtb	r3, r3
 800ae60:	461a      	mov	r2, r3
 800ae62:	79fb      	ldrb	r3, [r7, #7]
 800ae64:	429a      	cmp	r2, r3
 800ae66:	d0a0      	beq.n	800adaa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ae68:	2300      	movs	r3, #0
}
 800ae6a:	4618      	mov	r0, r3
 800ae6c:	3710      	adds	r7, #16
 800ae6e:	46bd      	mov	sp, r7
 800ae70:	bd80      	pop	{r7, pc}

0800ae72 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ae72:	b480      	push	{r7}
 800ae74:	b095      	sub	sp, #84	@ 0x54
 800ae76:	af00      	add	r7, sp, #0
 800ae78:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae82:	e853 3f00 	ldrex	r3, [r3]
 800ae86:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ae88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae8a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ae8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	461a      	mov	r2, r3
 800ae96:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ae98:	643b      	str	r3, [r7, #64]	@ 0x40
 800ae9a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae9c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ae9e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800aea0:	e841 2300 	strex	r3, r2, [r1]
 800aea4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800aea6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d1e6      	bne.n	800ae7a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	3308      	adds	r3, #8
 800aeb2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aeb4:	6a3b      	ldr	r3, [r7, #32]
 800aeb6:	e853 3f00 	ldrex	r3, [r3]
 800aeba:	61fb      	str	r3, [r7, #28]
   return(result);
 800aebc:	69fb      	ldr	r3, [r7, #28]
 800aebe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800aec2:	f023 0301 	bic.w	r3, r3, #1
 800aec6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	3308      	adds	r3, #8
 800aece:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800aed0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800aed2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aed4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800aed6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aed8:	e841 2300 	strex	r3, r2, [r1]
 800aedc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800aede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d1e3      	bne.n	800aeac <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aee8:	2b01      	cmp	r3, #1
 800aeea:	d118      	bne.n	800af1e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	e853 3f00 	ldrex	r3, [r3]
 800aef8:	60bb      	str	r3, [r7, #8]
   return(result);
 800aefa:	68bb      	ldr	r3, [r7, #8]
 800aefc:	f023 0310 	bic.w	r3, r3, #16
 800af00:	647b      	str	r3, [r7, #68]	@ 0x44
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	461a      	mov	r2, r3
 800af08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800af0a:	61bb      	str	r3, [r7, #24]
 800af0c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af0e:	6979      	ldr	r1, [r7, #20]
 800af10:	69ba      	ldr	r2, [r7, #24]
 800af12:	e841 2300 	strex	r3, r2, [r1]
 800af16:	613b      	str	r3, [r7, #16]
   return(result);
 800af18:	693b      	ldr	r3, [r7, #16]
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d1e6      	bne.n	800aeec <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	2220      	movs	r2, #32
 800af22:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	2200      	movs	r2, #0
 800af2a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	2200      	movs	r2, #0
 800af30:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800af32:	bf00      	nop
 800af34:	3754      	adds	r7, #84	@ 0x54
 800af36:	46bd      	mov	sp, r7
 800af38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af3c:	4770      	bx	lr

0800af3e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800af3e:	b480      	push	{r7}
 800af40:	b085      	sub	sp, #20
 800af42:	af00      	add	r7, sp, #0
 800af44:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800af4c:	2b01      	cmp	r3, #1
 800af4e:	d101      	bne.n	800af54 <HAL_UARTEx_DisableFifoMode+0x16>
 800af50:	2302      	movs	r3, #2
 800af52:	e027      	b.n	800afa4 <HAL_UARTEx_DisableFifoMode+0x66>
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	2201      	movs	r2, #1
 800af58:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	2224      	movs	r2, #36	@ 0x24
 800af60:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	681a      	ldr	r2, [r3, #0]
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	f022 0201 	bic.w	r2, r2, #1
 800af7a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800af82:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	2200      	movs	r2, #0
 800af88:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	68fa      	ldr	r2, [r7, #12]
 800af90:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	2220      	movs	r2, #32
 800af96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	2200      	movs	r2, #0
 800af9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800afa2:	2300      	movs	r3, #0
}
 800afa4:	4618      	mov	r0, r3
 800afa6:	3714      	adds	r7, #20
 800afa8:	46bd      	mov	sp, r7
 800afaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afae:	4770      	bx	lr

0800afb0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800afb0:	b580      	push	{r7, lr}
 800afb2:	b084      	sub	sp, #16
 800afb4:	af00      	add	r7, sp, #0
 800afb6:	6078      	str	r0, [r7, #4]
 800afb8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800afc0:	2b01      	cmp	r3, #1
 800afc2:	d101      	bne.n	800afc8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800afc4:	2302      	movs	r3, #2
 800afc6:	e02d      	b.n	800b024 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	2201      	movs	r2, #1
 800afcc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	2224      	movs	r2, #36	@ 0x24
 800afd4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	681a      	ldr	r2, [r3, #0]
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	f022 0201 	bic.w	r2, r2, #1
 800afee:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	689b      	ldr	r3, [r3, #8]
 800aff6:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	683a      	ldr	r2, [r7, #0]
 800b000:	430a      	orrs	r2, r1
 800b002:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b004:	6878      	ldr	r0, [r7, #4]
 800b006:	f000 f84f 	bl	800b0a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	68fa      	ldr	r2, [r7, #12]
 800b010:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	2220      	movs	r2, #32
 800b016:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	2200      	movs	r2, #0
 800b01e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b022:	2300      	movs	r3, #0
}
 800b024:	4618      	mov	r0, r3
 800b026:	3710      	adds	r7, #16
 800b028:	46bd      	mov	sp, r7
 800b02a:	bd80      	pop	{r7, pc}

0800b02c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b02c:	b580      	push	{r7, lr}
 800b02e:	b084      	sub	sp, #16
 800b030:	af00      	add	r7, sp, #0
 800b032:	6078      	str	r0, [r7, #4]
 800b034:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b03c:	2b01      	cmp	r3, #1
 800b03e:	d101      	bne.n	800b044 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b040:	2302      	movs	r3, #2
 800b042:	e02d      	b.n	800b0a0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	2201      	movs	r2, #1
 800b048:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	2224      	movs	r2, #36	@ 0x24
 800b050:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	681a      	ldr	r2, [r3, #0]
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	f022 0201 	bic.w	r2, r2, #1
 800b06a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	689b      	ldr	r3, [r3, #8]
 800b072:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	683a      	ldr	r2, [r7, #0]
 800b07c:	430a      	orrs	r2, r1
 800b07e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b080:	6878      	ldr	r0, [r7, #4]
 800b082:	f000 f811 	bl	800b0a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	68fa      	ldr	r2, [r7, #12]
 800b08c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	2220      	movs	r2, #32
 800b092:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	2200      	movs	r2, #0
 800b09a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b09e:	2300      	movs	r3, #0
}
 800b0a0:	4618      	mov	r0, r3
 800b0a2:	3710      	adds	r7, #16
 800b0a4:	46bd      	mov	sp, r7
 800b0a6:	bd80      	pop	{r7, pc}

0800b0a8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b0a8:	b480      	push	{r7}
 800b0aa:	b085      	sub	sp, #20
 800b0ac:	af00      	add	r7, sp, #0
 800b0ae:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d108      	bne.n	800b0ca <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	2201      	movs	r2, #1
 800b0bc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	2201      	movs	r2, #1
 800b0c4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b0c8:	e031      	b.n	800b12e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b0ca:	2308      	movs	r3, #8
 800b0cc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b0ce:	2308      	movs	r3, #8
 800b0d0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	689b      	ldr	r3, [r3, #8]
 800b0d8:	0e5b      	lsrs	r3, r3, #25
 800b0da:	b2db      	uxtb	r3, r3
 800b0dc:	f003 0307 	and.w	r3, r3, #7
 800b0e0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	689b      	ldr	r3, [r3, #8]
 800b0e8:	0f5b      	lsrs	r3, r3, #29
 800b0ea:	b2db      	uxtb	r3, r3
 800b0ec:	f003 0307 	and.w	r3, r3, #7
 800b0f0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b0f2:	7bbb      	ldrb	r3, [r7, #14]
 800b0f4:	7b3a      	ldrb	r2, [r7, #12]
 800b0f6:	4911      	ldr	r1, [pc, #68]	@ (800b13c <UARTEx_SetNbDataToProcess+0x94>)
 800b0f8:	5c8a      	ldrb	r2, [r1, r2]
 800b0fa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b0fe:	7b3a      	ldrb	r2, [r7, #12]
 800b100:	490f      	ldr	r1, [pc, #60]	@ (800b140 <UARTEx_SetNbDataToProcess+0x98>)
 800b102:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b104:	fb93 f3f2 	sdiv	r3, r3, r2
 800b108:	b29a      	uxth	r2, r3
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b110:	7bfb      	ldrb	r3, [r7, #15]
 800b112:	7b7a      	ldrb	r2, [r7, #13]
 800b114:	4909      	ldr	r1, [pc, #36]	@ (800b13c <UARTEx_SetNbDataToProcess+0x94>)
 800b116:	5c8a      	ldrb	r2, [r1, r2]
 800b118:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b11c:	7b7a      	ldrb	r2, [r7, #13]
 800b11e:	4908      	ldr	r1, [pc, #32]	@ (800b140 <UARTEx_SetNbDataToProcess+0x98>)
 800b120:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b122:	fb93 f3f2 	sdiv	r3, r3, r2
 800b126:	b29a      	uxth	r2, r3
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b12e:	bf00      	nop
 800b130:	3714      	adds	r7, #20
 800b132:	46bd      	mov	sp, r7
 800b134:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b138:	4770      	bx	lr
 800b13a:	bf00      	nop
 800b13c:	0800c74c 	.word	0x0800c74c
 800b140:	0800c754 	.word	0x0800c754

0800b144 <arm_sin_f32>:
 800b144:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 800b1c4 <arm_sin_f32+0x80>
 800b148:	ee20 0a27 	vmul.f32	s0, s0, s15
 800b14c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b150:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b154:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800b158:	d504      	bpl.n	800b164 <arm_sin_f32+0x20>
 800b15a:	ee17 3a90 	vmov	r3, s15
 800b15e:	3b01      	subs	r3, #1
 800b160:	ee07 3a90 	vmov	s15, r3
 800b164:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b168:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800b1c8 <arm_sin_f32+0x84>
 800b16c:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b170:	ee20 0a07 	vmul.f32	s0, s0, s14
 800b174:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 800b178:	ee17 3a90 	vmov	r3, s15
 800b17c:	b29b      	uxth	r3, r3
 800b17e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b182:	d21a      	bcs.n	800b1ba <arm_sin_f32+0x76>
 800b184:	ee07 3a90 	vmov	s15, r3
 800b188:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b18c:	1c59      	adds	r1, r3, #1
 800b18e:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b192:	4a0e      	ldr	r2, [pc, #56]	@ (800b1cc <arm_sin_f32+0x88>)
 800b194:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800b198:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b19c:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800b1a0:	ed93 7a00 	vldr	s14, [r3]
 800b1a4:	edd2 6a00 	vldr	s13, [r2]
 800b1a8:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800b1ac:	ee20 0a26 	vmul.f32	s0, s0, s13
 800b1b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b1b4:	ee37 0a80 	vadd.f32	s0, s15, s0
 800b1b8:	4770      	bx	lr
 800b1ba:	ee30 0a47 	vsub.f32	s0, s0, s14
 800b1be:	2101      	movs	r1, #1
 800b1c0:	2300      	movs	r3, #0
 800b1c2:	e7e6      	b.n	800b192 <arm_sin_f32+0x4e>
 800b1c4:	3e22f983 	.word	0x3e22f983
 800b1c8:	44000000 	.word	0x44000000
 800b1cc:	0800c75c 	.word	0x0800c75c

0800b1d0 <std>:
 800b1d0:	2300      	movs	r3, #0
 800b1d2:	b510      	push	{r4, lr}
 800b1d4:	4604      	mov	r4, r0
 800b1d6:	e9c0 3300 	strd	r3, r3, [r0]
 800b1da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b1de:	6083      	str	r3, [r0, #8]
 800b1e0:	8181      	strh	r1, [r0, #12]
 800b1e2:	6643      	str	r3, [r0, #100]	@ 0x64
 800b1e4:	81c2      	strh	r2, [r0, #14]
 800b1e6:	6183      	str	r3, [r0, #24]
 800b1e8:	4619      	mov	r1, r3
 800b1ea:	2208      	movs	r2, #8
 800b1ec:	305c      	adds	r0, #92	@ 0x5c
 800b1ee:	f000 f95e 	bl	800b4ae <memset>
 800b1f2:	4b0d      	ldr	r3, [pc, #52]	@ (800b228 <std+0x58>)
 800b1f4:	6263      	str	r3, [r4, #36]	@ 0x24
 800b1f6:	4b0d      	ldr	r3, [pc, #52]	@ (800b22c <std+0x5c>)
 800b1f8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b1fa:	4b0d      	ldr	r3, [pc, #52]	@ (800b230 <std+0x60>)
 800b1fc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b1fe:	4b0d      	ldr	r3, [pc, #52]	@ (800b234 <std+0x64>)
 800b200:	6323      	str	r3, [r4, #48]	@ 0x30
 800b202:	4b0d      	ldr	r3, [pc, #52]	@ (800b238 <std+0x68>)
 800b204:	6224      	str	r4, [r4, #32]
 800b206:	429c      	cmp	r4, r3
 800b208:	d006      	beq.n	800b218 <std+0x48>
 800b20a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b20e:	4294      	cmp	r4, r2
 800b210:	d002      	beq.n	800b218 <std+0x48>
 800b212:	33d0      	adds	r3, #208	@ 0xd0
 800b214:	429c      	cmp	r4, r3
 800b216:	d105      	bne.n	800b224 <std+0x54>
 800b218:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b21c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b220:	f000 b9f0 	b.w	800b604 <__retarget_lock_init_recursive>
 800b224:	bd10      	pop	{r4, pc}
 800b226:	bf00      	nop
 800b228:	0800b429 	.word	0x0800b429
 800b22c:	0800b44b 	.word	0x0800b44b
 800b230:	0800b483 	.word	0x0800b483
 800b234:	0800b4a7 	.word	0x0800b4a7
 800b238:	20000e40 	.word	0x20000e40

0800b23c <stdio_exit_handler>:
 800b23c:	4a02      	ldr	r2, [pc, #8]	@ (800b248 <stdio_exit_handler+0xc>)
 800b23e:	4903      	ldr	r1, [pc, #12]	@ (800b24c <stdio_exit_handler+0x10>)
 800b240:	4803      	ldr	r0, [pc, #12]	@ (800b250 <stdio_exit_handler+0x14>)
 800b242:	f000 b869 	b.w	800b318 <_fwalk_sglue>
 800b246:	bf00      	nop
 800b248:	20000050 	.word	0x20000050
 800b24c:	0800c16d 	.word	0x0800c16d
 800b250:	20000060 	.word	0x20000060

0800b254 <cleanup_stdio>:
 800b254:	6841      	ldr	r1, [r0, #4]
 800b256:	4b0c      	ldr	r3, [pc, #48]	@ (800b288 <cleanup_stdio+0x34>)
 800b258:	4299      	cmp	r1, r3
 800b25a:	b510      	push	{r4, lr}
 800b25c:	4604      	mov	r4, r0
 800b25e:	d001      	beq.n	800b264 <cleanup_stdio+0x10>
 800b260:	f000 ff84 	bl	800c16c <_fflush_r>
 800b264:	68a1      	ldr	r1, [r4, #8]
 800b266:	4b09      	ldr	r3, [pc, #36]	@ (800b28c <cleanup_stdio+0x38>)
 800b268:	4299      	cmp	r1, r3
 800b26a:	d002      	beq.n	800b272 <cleanup_stdio+0x1e>
 800b26c:	4620      	mov	r0, r4
 800b26e:	f000 ff7d 	bl	800c16c <_fflush_r>
 800b272:	68e1      	ldr	r1, [r4, #12]
 800b274:	4b06      	ldr	r3, [pc, #24]	@ (800b290 <cleanup_stdio+0x3c>)
 800b276:	4299      	cmp	r1, r3
 800b278:	d004      	beq.n	800b284 <cleanup_stdio+0x30>
 800b27a:	4620      	mov	r0, r4
 800b27c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b280:	f000 bf74 	b.w	800c16c <_fflush_r>
 800b284:	bd10      	pop	{r4, pc}
 800b286:	bf00      	nop
 800b288:	20000e40 	.word	0x20000e40
 800b28c:	20000ea8 	.word	0x20000ea8
 800b290:	20000f10 	.word	0x20000f10

0800b294 <global_stdio_init.part.0>:
 800b294:	b510      	push	{r4, lr}
 800b296:	4b0b      	ldr	r3, [pc, #44]	@ (800b2c4 <global_stdio_init.part.0+0x30>)
 800b298:	4c0b      	ldr	r4, [pc, #44]	@ (800b2c8 <global_stdio_init.part.0+0x34>)
 800b29a:	4a0c      	ldr	r2, [pc, #48]	@ (800b2cc <global_stdio_init.part.0+0x38>)
 800b29c:	601a      	str	r2, [r3, #0]
 800b29e:	4620      	mov	r0, r4
 800b2a0:	2200      	movs	r2, #0
 800b2a2:	2104      	movs	r1, #4
 800b2a4:	f7ff ff94 	bl	800b1d0 <std>
 800b2a8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b2ac:	2201      	movs	r2, #1
 800b2ae:	2109      	movs	r1, #9
 800b2b0:	f7ff ff8e 	bl	800b1d0 <std>
 800b2b4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b2b8:	2202      	movs	r2, #2
 800b2ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b2be:	2112      	movs	r1, #18
 800b2c0:	f7ff bf86 	b.w	800b1d0 <std>
 800b2c4:	20000f78 	.word	0x20000f78
 800b2c8:	20000e40 	.word	0x20000e40
 800b2cc:	0800b23d 	.word	0x0800b23d

0800b2d0 <__sfp_lock_acquire>:
 800b2d0:	4801      	ldr	r0, [pc, #4]	@ (800b2d8 <__sfp_lock_acquire+0x8>)
 800b2d2:	f000 b998 	b.w	800b606 <__retarget_lock_acquire_recursive>
 800b2d6:	bf00      	nop
 800b2d8:	20000f81 	.word	0x20000f81

0800b2dc <__sfp_lock_release>:
 800b2dc:	4801      	ldr	r0, [pc, #4]	@ (800b2e4 <__sfp_lock_release+0x8>)
 800b2de:	f000 b993 	b.w	800b608 <__retarget_lock_release_recursive>
 800b2e2:	bf00      	nop
 800b2e4:	20000f81 	.word	0x20000f81

0800b2e8 <__sinit>:
 800b2e8:	b510      	push	{r4, lr}
 800b2ea:	4604      	mov	r4, r0
 800b2ec:	f7ff fff0 	bl	800b2d0 <__sfp_lock_acquire>
 800b2f0:	6a23      	ldr	r3, [r4, #32]
 800b2f2:	b11b      	cbz	r3, 800b2fc <__sinit+0x14>
 800b2f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b2f8:	f7ff bff0 	b.w	800b2dc <__sfp_lock_release>
 800b2fc:	4b04      	ldr	r3, [pc, #16]	@ (800b310 <__sinit+0x28>)
 800b2fe:	6223      	str	r3, [r4, #32]
 800b300:	4b04      	ldr	r3, [pc, #16]	@ (800b314 <__sinit+0x2c>)
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	2b00      	cmp	r3, #0
 800b306:	d1f5      	bne.n	800b2f4 <__sinit+0xc>
 800b308:	f7ff ffc4 	bl	800b294 <global_stdio_init.part.0>
 800b30c:	e7f2      	b.n	800b2f4 <__sinit+0xc>
 800b30e:	bf00      	nop
 800b310:	0800b255 	.word	0x0800b255
 800b314:	20000f78 	.word	0x20000f78

0800b318 <_fwalk_sglue>:
 800b318:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b31c:	4607      	mov	r7, r0
 800b31e:	4688      	mov	r8, r1
 800b320:	4614      	mov	r4, r2
 800b322:	2600      	movs	r6, #0
 800b324:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b328:	f1b9 0901 	subs.w	r9, r9, #1
 800b32c:	d505      	bpl.n	800b33a <_fwalk_sglue+0x22>
 800b32e:	6824      	ldr	r4, [r4, #0]
 800b330:	2c00      	cmp	r4, #0
 800b332:	d1f7      	bne.n	800b324 <_fwalk_sglue+0xc>
 800b334:	4630      	mov	r0, r6
 800b336:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b33a:	89ab      	ldrh	r3, [r5, #12]
 800b33c:	2b01      	cmp	r3, #1
 800b33e:	d907      	bls.n	800b350 <_fwalk_sglue+0x38>
 800b340:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b344:	3301      	adds	r3, #1
 800b346:	d003      	beq.n	800b350 <_fwalk_sglue+0x38>
 800b348:	4629      	mov	r1, r5
 800b34a:	4638      	mov	r0, r7
 800b34c:	47c0      	blx	r8
 800b34e:	4306      	orrs	r6, r0
 800b350:	3568      	adds	r5, #104	@ 0x68
 800b352:	e7e9      	b.n	800b328 <_fwalk_sglue+0x10>

0800b354 <iprintf>:
 800b354:	b40f      	push	{r0, r1, r2, r3}
 800b356:	b507      	push	{r0, r1, r2, lr}
 800b358:	4906      	ldr	r1, [pc, #24]	@ (800b374 <iprintf+0x20>)
 800b35a:	ab04      	add	r3, sp, #16
 800b35c:	6808      	ldr	r0, [r1, #0]
 800b35e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b362:	6881      	ldr	r1, [r0, #8]
 800b364:	9301      	str	r3, [sp, #4]
 800b366:	f000 fbd9 	bl	800bb1c <_vfiprintf_r>
 800b36a:	b003      	add	sp, #12
 800b36c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b370:	b004      	add	sp, #16
 800b372:	4770      	bx	lr
 800b374:	2000005c 	.word	0x2000005c

0800b378 <sniprintf>:
 800b378:	b40c      	push	{r2, r3}
 800b37a:	b530      	push	{r4, r5, lr}
 800b37c:	4b18      	ldr	r3, [pc, #96]	@ (800b3e0 <sniprintf+0x68>)
 800b37e:	1e0c      	subs	r4, r1, #0
 800b380:	681d      	ldr	r5, [r3, #0]
 800b382:	b09d      	sub	sp, #116	@ 0x74
 800b384:	da08      	bge.n	800b398 <sniprintf+0x20>
 800b386:	238b      	movs	r3, #139	@ 0x8b
 800b388:	602b      	str	r3, [r5, #0]
 800b38a:	f04f 30ff 	mov.w	r0, #4294967295
 800b38e:	b01d      	add	sp, #116	@ 0x74
 800b390:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b394:	b002      	add	sp, #8
 800b396:	4770      	bx	lr
 800b398:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b39c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b3a0:	f04f 0300 	mov.w	r3, #0
 800b3a4:	931b      	str	r3, [sp, #108]	@ 0x6c
 800b3a6:	bf14      	ite	ne
 800b3a8:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b3ac:	4623      	moveq	r3, r4
 800b3ae:	9304      	str	r3, [sp, #16]
 800b3b0:	9307      	str	r3, [sp, #28]
 800b3b2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b3b6:	9002      	str	r0, [sp, #8]
 800b3b8:	9006      	str	r0, [sp, #24]
 800b3ba:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b3be:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b3c0:	ab21      	add	r3, sp, #132	@ 0x84
 800b3c2:	a902      	add	r1, sp, #8
 800b3c4:	4628      	mov	r0, r5
 800b3c6:	9301      	str	r3, [sp, #4]
 800b3c8:	f000 fa82 	bl	800b8d0 <_svfiprintf_r>
 800b3cc:	1c43      	adds	r3, r0, #1
 800b3ce:	bfbc      	itt	lt
 800b3d0:	238b      	movlt	r3, #139	@ 0x8b
 800b3d2:	602b      	strlt	r3, [r5, #0]
 800b3d4:	2c00      	cmp	r4, #0
 800b3d6:	d0da      	beq.n	800b38e <sniprintf+0x16>
 800b3d8:	9b02      	ldr	r3, [sp, #8]
 800b3da:	2200      	movs	r2, #0
 800b3dc:	701a      	strb	r2, [r3, #0]
 800b3de:	e7d6      	b.n	800b38e <sniprintf+0x16>
 800b3e0:	2000005c 	.word	0x2000005c

0800b3e4 <siprintf>:
 800b3e4:	b40e      	push	{r1, r2, r3}
 800b3e6:	b510      	push	{r4, lr}
 800b3e8:	b09d      	sub	sp, #116	@ 0x74
 800b3ea:	ab1f      	add	r3, sp, #124	@ 0x7c
 800b3ec:	9002      	str	r0, [sp, #8]
 800b3ee:	9006      	str	r0, [sp, #24]
 800b3f0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b3f4:	480a      	ldr	r0, [pc, #40]	@ (800b420 <siprintf+0x3c>)
 800b3f6:	9107      	str	r1, [sp, #28]
 800b3f8:	9104      	str	r1, [sp, #16]
 800b3fa:	490a      	ldr	r1, [pc, #40]	@ (800b424 <siprintf+0x40>)
 800b3fc:	f853 2b04 	ldr.w	r2, [r3], #4
 800b400:	9105      	str	r1, [sp, #20]
 800b402:	2400      	movs	r4, #0
 800b404:	a902      	add	r1, sp, #8
 800b406:	6800      	ldr	r0, [r0, #0]
 800b408:	9301      	str	r3, [sp, #4]
 800b40a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800b40c:	f000 fa60 	bl	800b8d0 <_svfiprintf_r>
 800b410:	9b02      	ldr	r3, [sp, #8]
 800b412:	701c      	strb	r4, [r3, #0]
 800b414:	b01d      	add	sp, #116	@ 0x74
 800b416:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b41a:	b003      	add	sp, #12
 800b41c:	4770      	bx	lr
 800b41e:	bf00      	nop
 800b420:	2000005c 	.word	0x2000005c
 800b424:	ffff0208 	.word	0xffff0208

0800b428 <__sread>:
 800b428:	b510      	push	{r4, lr}
 800b42a:	460c      	mov	r4, r1
 800b42c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b430:	f000 f89a 	bl	800b568 <_read_r>
 800b434:	2800      	cmp	r0, #0
 800b436:	bfab      	itete	ge
 800b438:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b43a:	89a3      	ldrhlt	r3, [r4, #12]
 800b43c:	181b      	addge	r3, r3, r0
 800b43e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b442:	bfac      	ite	ge
 800b444:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b446:	81a3      	strhlt	r3, [r4, #12]
 800b448:	bd10      	pop	{r4, pc}

0800b44a <__swrite>:
 800b44a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b44e:	461f      	mov	r7, r3
 800b450:	898b      	ldrh	r3, [r1, #12]
 800b452:	05db      	lsls	r3, r3, #23
 800b454:	4605      	mov	r5, r0
 800b456:	460c      	mov	r4, r1
 800b458:	4616      	mov	r6, r2
 800b45a:	d505      	bpl.n	800b468 <__swrite+0x1e>
 800b45c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b460:	2302      	movs	r3, #2
 800b462:	2200      	movs	r2, #0
 800b464:	f000 f86e 	bl	800b544 <_lseek_r>
 800b468:	89a3      	ldrh	r3, [r4, #12]
 800b46a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b46e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b472:	81a3      	strh	r3, [r4, #12]
 800b474:	4632      	mov	r2, r6
 800b476:	463b      	mov	r3, r7
 800b478:	4628      	mov	r0, r5
 800b47a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b47e:	f000 b885 	b.w	800b58c <_write_r>

0800b482 <__sseek>:
 800b482:	b510      	push	{r4, lr}
 800b484:	460c      	mov	r4, r1
 800b486:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b48a:	f000 f85b 	bl	800b544 <_lseek_r>
 800b48e:	1c43      	adds	r3, r0, #1
 800b490:	89a3      	ldrh	r3, [r4, #12]
 800b492:	bf15      	itete	ne
 800b494:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b496:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b49a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b49e:	81a3      	strheq	r3, [r4, #12]
 800b4a0:	bf18      	it	ne
 800b4a2:	81a3      	strhne	r3, [r4, #12]
 800b4a4:	bd10      	pop	{r4, pc}

0800b4a6 <__sclose>:
 800b4a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b4aa:	f000 b83b 	b.w	800b524 <_close_r>

0800b4ae <memset>:
 800b4ae:	4402      	add	r2, r0
 800b4b0:	4603      	mov	r3, r0
 800b4b2:	4293      	cmp	r3, r2
 800b4b4:	d100      	bne.n	800b4b8 <memset+0xa>
 800b4b6:	4770      	bx	lr
 800b4b8:	f803 1b01 	strb.w	r1, [r3], #1
 800b4bc:	e7f9      	b.n	800b4b2 <memset+0x4>

0800b4be <strcat>:
 800b4be:	b510      	push	{r4, lr}
 800b4c0:	4602      	mov	r2, r0
 800b4c2:	7814      	ldrb	r4, [r2, #0]
 800b4c4:	4613      	mov	r3, r2
 800b4c6:	3201      	adds	r2, #1
 800b4c8:	2c00      	cmp	r4, #0
 800b4ca:	d1fa      	bne.n	800b4c2 <strcat+0x4>
 800b4cc:	3b01      	subs	r3, #1
 800b4ce:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b4d2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b4d6:	2a00      	cmp	r2, #0
 800b4d8:	d1f9      	bne.n	800b4ce <strcat+0x10>
 800b4da:	bd10      	pop	{r4, pc}

0800b4dc <strchr>:
 800b4dc:	b2c9      	uxtb	r1, r1
 800b4de:	4603      	mov	r3, r0
 800b4e0:	4618      	mov	r0, r3
 800b4e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b4e6:	b112      	cbz	r2, 800b4ee <strchr+0x12>
 800b4e8:	428a      	cmp	r2, r1
 800b4ea:	d1f9      	bne.n	800b4e0 <strchr+0x4>
 800b4ec:	4770      	bx	lr
 800b4ee:	2900      	cmp	r1, #0
 800b4f0:	bf18      	it	ne
 800b4f2:	2000      	movne	r0, #0
 800b4f4:	4770      	bx	lr

0800b4f6 <strstr>:
 800b4f6:	780a      	ldrb	r2, [r1, #0]
 800b4f8:	b570      	push	{r4, r5, r6, lr}
 800b4fa:	b96a      	cbnz	r2, 800b518 <strstr+0x22>
 800b4fc:	bd70      	pop	{r4, r5, r6, pc}
 800b4fe:	429a      	cmp	r2, r3
 800b500:	d109      	bne.n	800b516 <strstr+0x20>
 800b502:	460c      	mov	r4, r1
 800b504:	4605      	mov	r5, r0
 800b506:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d0f6      	beq.n	800b4fc <strstr+0x6>
 800b50e:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800b512:	429e      	cmp	r6, r3
 800b514:	d0f7      	beq.n	800b506 <strstr+0x10>
 800b516:	3001      	adds	r0, #1
 800b518:	7803      	ldrb	r3, [r0, #0]
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d1ef      	bne.n	800b4fe <strstr+0x8>
 800b51e:	4618      	mov	r0, r3
 800b520:	e7ec      	b.n	800b4fc <strstr+0x6>
	...

0800b524 <_close_r>:
 800b524:	b538      	push	{r3, r4, r5, lr}
 800b526:	4d06      	ldr	r5, [pc, #24]	@ (800b540 <_close_r+0x1c>)
 800b528:	2300      	movs	r3, #0
 800b52a:	4604      	mov	r4, r0
 800b52c:	4608      	mov	r0, r1
 800b52e:	602b      	str	r3, [r5, #0]
 800b530:	f7f7 f8b3 	bl	800269a <_close>
 800b534:	1c43      	adds	r3, r0, #1
 800b536:	d102      	bne.n	800b53e <_close_r+0x1a>
 800b538:	682b      	ldr	r3, [r5, #0]
 800b53a:	b103      	cbz	r3, 800b53e <_close_r+0x1a>
 800b53c:	6023      	str	r3, [r4, #0]
 800b53e:	bd38      	pop	{r3, r4, r5, pc}
 800b540:	20000f7c 	.word	0x20000f7c

0800b544 <_lseek_r>:
 800b544:	b538      	push	{r3, r4, r5, lr}
 800b546:	4d07      	ldr	r5, [pc, #28]	@ (800b564 <_lseek_r+0x20>)
 800b548:	4604      	mov	r4, r0
 800b54a:	4608      	mov	r0, r1
 800b54c:	4611      	mov	r1, r2
 800b54e:	2200      	movs	r2, #0
 800b550:	602a      	str	r2, [r5, #0]
 800b552:	461a      	mov	r2, r3
 800b554:	f7f7 f8c8 	bl	80026e8 <_lseek>
 800b558:	1c43      	adds	r3, r0, #1
 800b55a:	d102      	bne.n	800b562 <_lseek_r+0x1e>
 800b55c:	682b      	ldr	r3, [r5, #0]
 800b55e:	b103      	cbz	r3, 800b562 <_lseek_r+0x1e>
 800b560:	6023      	str	r3, [r4, #0]
 800b562:	bd38      	pop	{r3, r4, r5, pc}
 800b564:	20000f7c 	.word	0x20000f7c

0800b568 <_read_r>:
 800b568:	b538      	push	{r3, r4, r5, lr}
 800b56a:	4d07      	ldr	r5, [pc, #28]	@ (800b588 <_read_r+0x20>)
 800b56c:	4604      	mov	r4, r0
 800b56e:	4608      	mov	r0, r1
 800b570:	4611      	mov	r1, r2
 800b572:	2200      	movs	r2, #0
 800b574:	602a      	str	r2, [r5, #0]
 800b576:	461a      	mov	r2, r3
 800b578:	f7f7 f856 	bl	8002628 <_read>
 800b57c:	1c43      	adds	r3, r0, #1
 800b57e:	d102      	bne.n	800b586 <_read_r+0x1e>
 800b580:	682b      	ldr	r3, [r5, #0]
 800b582:	b103      	cbz	r3, 800b586 <_read_r+0x1e>
 800b584:	6023      	str	r3, [r4, #0]
 800b586:	bd38      	pop	{r3, r4, r5, pc}
 800b588:	20000f7c 	.word	0x20000f7c

0800b58c <_write_r>:
 800b58c:	b538      	push	{r3, r4, r5, lr}
 800b58e:	4d07      	ldr	r5, [pc, #28]	@ (800b5ac <_write_r+0x20>)
 800b590:	4604      	mov	r4, r0
 800b592:	4608      	mov	r0, r1
 800b594:	4611      	mov	r1, r2
 800b596:	2200      	movs	r2, #0
 800b598:	602a      	str	r2, [r5, #0]
 800b59a:	461a      	mov	r2, r3
 800b59c:	f7f7 f861 	bl	8002662 <_write>
 800b5a0:	1c43      	adds	r3, r0, #1
 800b5a2:	d102      	bne.n	800b5aa <_write_r+0x1e>
 800b5a4:	682b      	ldr	r3, [r5, #0]
 800b5a6:	b103      	cbz	r3, 800b5aa <_write_r+0x1e>
 800b5a8:	6023      	str	r3, [r4, #0]
 800b5aa:	bd38      	pop	{r3, r4, r5, pc}
 800b5ac:	20000f7c 	.word	0x20000f7c

0800b5b0 <__errno>:
 800b5b0:	4b01      	ldr	r3, [pc, #4]	@ (800b5b8 <__errno+0x8>)
 800b5b2:	6818      	ldr	r0, [r3, #0]
 800b5b4:	4770      	bx	lr
 800b5b6:	bf00      	nop
 800b5b8:	2000005c 	.word	0x2000005c

0800b5bc <__libc_init_array>:
 800b5bc:	b570      	push	{r4, r5, r6, lr}
 800b5be:	4d0d      	ldr	r5, [pc, #52]	@ (800b5f4 <__libc_init_array+0x38>)
 800b5c0:	4c0d      	ldr	r4, [pc, #52]	@ (800b5f8 <__libc_init_array+0x3c>)
 800b5c2:	1b64      	subs	r4, r4, r5
 800b5c4:	10a4      	asrs	r4, r4, #2
 800b5c6:	2600      	movs	r6, #0
 800b5c8:	42a6      	cmp	r6, r4
 800b5ca:	d109      	bne.n	800b5e0 <__libc_init_array+0x24>
 800b5cc:	4d0b      	ldr	r5, [pc, #44]	@ (800b5fc <__libc_init_array+0x40>)
 800b5ce:	4c0c      	ldr	r4, [pc, #48]	@ (800b600 <__libc_init_array+0x44>)
 800b5d0:	f000 ff6c 	bl	800c4ac <_init>
 800b5d4:	1b64      	subs	r4, r4, r5
 800b5d6:	10a4      	asrs	r4, r4, #2
 800b5d8:	2600      	movs	r6, #0
 800b5da:	42a6      	cmp	r6, r4
 800b5dc:	d105      	bne.n	800b5ea <__libc_init_array+0x2e>
 800b5de:	bd70      	pop	{r4, r5, r6, pc}
 800b5e0:	f855 3b04 	ldr.w	r3, [r5], #4
 800b5e4:	4798      	blx	r3
 800b5e6:	3601      	adds	r6, #1
 800b5e8:	e7ee      	b.n	800b5c8 <__libc_init_array+0xc>
 800b5ea:	f855 3b04 	ldr.w	r3, [r5], #4
 800b5ee:	4798      	blx	r3
 800b5f0:	3601      	adds	r6, #1
 800b5f2:	e7f2      	b.n	800b5da <__libc_init_array+0x1e>
 800b5f4:	0800cf9c 	.word	0x0800cf9c
 800b5f8:	0800cf9c 	.word	0x0800cf9c
 800b5fc:	0800cf9c 	.word	0x0800cf9c
 800b600:	0800cfa0 	.word	0x0800cfa0

0800b604 <__retarget_lock_init_recursive>:
 800b604:	4770      	bx	lr

0800b606 <__retarget_lock_acquire_recursive>:
 800b606:	4770      	bx	lr

0800b608 <__retarget_lock_release_recursive>:
 800b608:	4770      	bx	lr

0800b60a <memcpy>:
 800b60a:	440a      	add	r2, r1
 800b60c:	4291      	cmp	r1, r2
 800b60e:	f100 33ff 	add.w	r3, r0, #4294967295
 800b612:	d100      	bne.n	800b616 <memcpy+0xc>
 800b614:	4770      	bx	lr
 800b616:	b510      	push	{r4, lr}
 800b618:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b61c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b620:	4291      	cmp	r1, r2
 800b622:	d1f9      	bne.n	800b618 <memcpy+0xe>
 800b624:	bd10      	pop	{r4, pc}
	...

0800b628 <_free_r>:
 800b628:	b538      	push	{r3, r4, r5, lr}
 800b62a:	4605      	mov	r5, r0
 800b62c:	2900      	cmp	r1, #0
 800b62e:	d041      	beq.n	800b6b4 <_free_r+0x8c>
 800b630:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b634:	1f0c      	subs	r4, r1, #4
 800b636:	2b00      	cmp	r3, #0
 800b638:	bfb8      	it	lt
 800b63a:	18e4      	addlt	r4, r4, r3
 800b63c:	f000 f8e0 	bl	800b800 <__malloc_lock>
 800b640:	4a1d      	ldr	r2, [pc, #116]	@ (800b6b8 <_free_r+0x90>)
 800b642:	6813      	ldr	r3, [r2, #0]
 800b644:	b933      	cbnz	r3, 800b654 <_free_r+0x2c>
 800b646:	6063      	str	r3, [r4, #4]
 800b648:	6014      	str	r4, [r2, #0]
 800b64a:	4628      	mov	r0, r5
 800b64c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b650:	f000 b8dc 	b.w	800b80c <__malloc_unlock>
 800b654:	42a3      	cmp	r3, r4
 800b656:	d908      	bls.n	800b66a <_free_r+0x42>
 800b658:	6820      	ldr	r0, [r4, #0]
 800b65a:	1821      	adds	r1, r4, r0
 800b65c:	428b      	cmp	r3, r1
 800b65e:	bf01      	itttt	eq
 800b660:	6819      	ldreq	r1, [r3, #0]
 800b662:	685b      	ldreq	r3, [r3, #4]
 800b664:	1809      	addeq	r1, r1, r0
 800b666:	6021      	streq	r1, [r4, #0]
 800b668:	e7ed      	b.n	800b646 <_free_r+0x1e>
 800b66a:	461a      	mov	r2, r3
 800b66c:	685b      	ldr	r3, [r3, #4]
 800b66e:	b10b      	cbz	r3, 800b674 <_free_r+0x4c>
 800b670:	42a3      	cmp	r3, r4
 800b672:	d9fa      	bls.n	800b66a <_free_r+0x42>
 800b674:	6811      	ldr	r1, [r2, #0]
 800b676:	1850      	adds	r0, r2, r1
 800b678:	42a0      	cmp	r0, r4
 800b67a:	d10b      	bne.n	800b694 <_free_r+0x6c>
 800b67c:	6820      	ldr	r0, [r4, #0]
 800b67e:	4401      	add	r1, r0
 800b680:	1850      	adds	r0, r2, r1
 800b682:	4283      	cmp	r3, r0
 800b684:	6011      	str	r1, [r2, #0]
 800b686:	d1e0      	bne.n	800b64a <_free_r+0x22>
 800b688:	6818      	ldr	r0, [r3, #0]
 800b68a:	685b      	ldr	r3, [r3, #4]
 800b68c:	6053      	str	r3, [r2, #4]
 800b68e:	4408      	add	r0, r1
 800b690:	6010      	str	r0, [r2, #0]
 800b692:	e7da      	b.n	800b64a <_free_r+0x22>
 800b694:	d902      	bls.n	800b69c <_free_r+0x74>
 800b696:	230c      	movs	r3, #12
 800b698:	602b      	str	r3, [r5, #0]
 800b69a:	e7d6      	b.n	800b64a <_free_r+0x22>
 800b69c:	6820      	ldr	r0, [r4, #0]
 800b69e:	1821      	adds	r1, r4, r0
 800b6a0:	428b      	cmp	r3, r1
 800b6a2:	bf04      	itt	eq
 800b6a4:	6819      	ldreq	r1, [r3, #0]
 800b6a6:	685b      	ldreq	r3, [r3, #4]
 800b6a8:	6063      	str	r3, [r4, #4]
 800b6aa:	bf04      	itt	eq
 800b6ac:	1809      	addeq	r1, r1, r0
 800b6ae:	6021      	streq	r1, [r4, #0]
 800b6b0:	6054      	str	r4, [r2, #4]
 800b6b2:	e7ca      	b.n	800b64a <_free_r+0x22>
 800b6b4:	bd38      	pop	{r3, r4, r5, pc}
 800b6b6:	bf00      	nop
 800b6b8:	20000f88 	.word	0x20000f88

0800b6bc <sbrk_aligned>:
 800b6bc:	b570      	push	{r4, r5, r6, lr}
 800b6be:	4e0f      	ldr	r6, [pc, #60]	@ (800b6fc <sbrk_aligned+0x40>)
 800b6c0:	460c      	mov	r4, r1
 800b6c2:	6831      	ldr	r1, [r6, #0]
 800b6c4:	4605      	mov	r5, r0
 800b6c6:	b911      	cbnz	r1, 800b6ce <sbrk_aligned+0x12>
 800b6c8:	f000 fe26 	bl	800c318 <_sbrk_r>
 800b6cc:	6030      	str	r0, [r6, #0]
 800b6ce:	4621      	mov	r1, r4
 800b6d0:	4628      	mov	r0, r5
 800b6d2:	f000 fe21 	bl	800c318 <_sbrk_r>
 800b6d6:	1c43      	adds	r3, r0, #1
 800b6d8:	d103      	bne.n	800b6e2 <sbrk_aligned+0x26>
 800b6da:	f04f 34ff 	mov.w	r4, #4294967295
 800b6de:	4620      	mov	r0, r4
 800b6e0:	bd70      	pop	{r4, r5, r6, pc}
 800b6e2:	1cc4      	adds	r4, r0, #3
 800b6e4:	f024 0403 	bic.w	r4, r4, #3
 800b6e8:	42a0      	cmp	r0, r4
 800b6ea:	d0f8      	beq.n	800b6de <sbrk_aligned+0x22>
 800b6ec:	1a21      	subs	r1, r4, r0
 800b6ee:	4628      	mov	r0, r5
 800b6f0:	f000 fe12 	bl	800c318 <_sbrk_r>
 800b6f4:	3001      	adds	r0, #1
 800b6f6:	d1f2      	bne.n	800b6de <sbrk_aligned+0x22>
 800b6f8:	e7ef      	b.n	800b6da <sbrk_aligned+0x1e>
 800b6fa:	bf00      	nop
 800b6fc:	20000f84 	.word	0x20000f84

0800b700 <_malloc_r>:
 800b700:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b704:	1ccd      	adds	r5, r1, #3
 800b706:	f025 0503 	bic.w	r5, r5, #3
 800b70a:	3508      	adds	r5, #8
 800b70c:	2d0c      	cmp	r5, #12
 800b70e:	bf38      	it	cc
 800b710:	250c      	movcc	r5, #12
 800b712:	2d00      	cmp	r5, #0
 800b714:	4606      	mov	r6, r0
 800b716:	db01      	blt.n	800b71c <_malloc_r+0x1c>
 800b718:	42a9      	cmp	r1, r5
 800b71a:	d904      	bls.n	800b726 <_malloc_r+0x26>
 800b71c:	230c      	movs	r3, #12
 800b71e:	6033      	str	r3, [r6, #0]
 800b720:	2000      	movs	r0, #0
 800b722:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b726:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b7fc <_malloc_r+0xfc>
 800b72a:	f000 f869 	bl	800b800 <__malloc_lock>
 800b72e:	f8d8 3000 	ldr.w	r3, [r8]
 800b732:	461c      	mov	r4, r3
 800b734:	bb44      	cbnz	r4, 800b788 <_malloc_r+0x88>
 800b736:	4629      	mov	r1, r5
 800b738:	4630      	mov	r0, r6
 800b73a:	f7ff ffbf 	bl	800b6bc <sbrk_aligned>
 800b73e:	1c43      	adds	r3, r0, #1
 800b740:	4604      	mov	r4, r0
 800b742:	d158      	bne.n	800b7f6 <_malloc_r+0xf6>
 800b744:	f8d8 4000 	ldr.w	r4, [r8]
 800b748:	4627      	mov	r7, r4
 800b74a:	2f00      	cmp	r7, #0
 800b74c:	d143      	bne.n	800b7d6 <_malloc_r+0xd6>
 800b74e:	2c00      	cmp	r4, #0
 800b750:	d04b      	beq.n	800b7ea <_malloc_r+0xea>
 800b752:	6823      	ldr	r3, [r4, #0]
 800b754:	4639      	mov	r1, r7
 800b756:	4630      	mov	r0, r6
 800b758:	eb04 0903 	add.w	r9, r4, r3
 800b75c:	f000 fddc 	bl	800c318 <_sbrk_r>
 800b760:	4581      	cmp	r9, r0
 800b762:	d142      	bne.n	800b7ea <_malloc_r+0xea>
 800b764:	6821      	ldr	r1, [r4, #0]
 800b766:	1a6d      	subs	r5, r5, r1
 800b768:	4629      	mov	r1, r5
 800b76a:	4630      	mov	r0, r6
 800b76c:	f7ff ffa6 	bl	800b6bc <sbrk_aligned>
 800b770:	3001      	adds	r0, #1
 800b772:	d03a      	beq.n	800b7ea <_malloc_r+0xea>
 800b774:	6823      	ldr	r3, [r4, #0]
 800b776:	442b      	add	r3, r5
 800b778:	6023      	str	r3, [r4, #0]
 800b77a:	f8d8 3000 	ldr.w	r3, [r8]
 800b77e:	685a      	ldr	r2, [r3, #4]
 800b780:	bb62      	cbnz	r2, 800b7dc <_malloc_r+0xdc>
 800b782:	f8c8 7000 	str.w	r7, [r8]
 800b786:	e00f      	b.n	800b7a8 <_malloc_r+0xa8>
 800b788:	6822      	ldr	r2, [r4, #0]
 800b78a:	1b52      	subs	r2, r2, r5
 800b78c:	d420      	bmi.n	800b7d0 <_malloc_r+0xd0>
 800b78e:	2a0b      	cmp	r2, #11
 800b790:	d917      	bls.n	800b7c2 <_malloc_r+0xc2>
 800b792:	1961      	adds	r1, r4, r5
 800b794:	42a3      	cmp	r3, r4
 800b796:	6025      	str	r5, [r4, #0]
 800b798:	bf18      	it	ne
 800b79a:	6059      	strne	r1, [r3, #4]
 800b79c:	6863      	ldr	r3, [r4, #4]
 800b79e:	bf08      	it	eq
 800b7a0:	f8c8 1000 	streq.w	r1, [r8]
 800b7a4:	5162      	str	r2, [r4, r5]
 800b7a6:	604b      	str	r3, [r1, #4]
 800b7a8:	4630      	mov	r0, r6
 800b7aa:	f000 f82f 	bl	800b80c <__malloc_unlock>
 800b7ae:	f104 000b 	add.w	r0, r4, #11
 800b7b2:	1d23      	adds	r3, r4, #4
 800b7b4:	f020 0007 	bic.w	r0, r0, #7
 800b7b8:	1ac2      	subs	r2, r0, r3
 800b7ba:	bf1c      	itt	ne
 800b7bc:	1a1b      	subne	r3, r3, r0
 800b7be:	50a3      	strne	r3, [r4, r2]
 800b7c0:	e7af      	b.n	800b722 <_malloc_r+0x22>
 800b7c2:	6862      	ldr	r2, [r4, #4]
 800b7c4:	42a3      	cmp	r3, r4
 800b7c6:	bf0c      	ite	eq
 800b7c8:	f8c8 2000 	streq.w	r2, [r8]
 800b7cc:	605a      	strne	r2, [r3, #4]
 800b7ce:	e7eb      	b.n	800b7a8 <_malloc_r+0xa8>
 800b7d0:	4623      	mov	r3, r4
 800b7d2:	6864      	ldr	r4, [r4, #4]
 800b7d4:	e7ae      	b.n	800b734 <_malloc_r+0x34>
 800b7d6:	463c      	mov	r4, r7
 800b7d8:	687f      	ldr	r7, [r7, #4]
 800b7da:	e7b6      	b.n	800b74a <_malloc_r+0x4a>
 800b7dc:	461a      	mov	r2, r3
 800b7de:	685b      	ldr	r3, [r3, #4]
 800b7e0:	42a3      	cmp	r3, r4
 800b7e2:	d1fb      	bne.n	800b7dc <_malloc_r+0xdc>
 800b7e4:	2300      	movs	r3, #0
 800b7e6:	6053      	str	r3, [r2, #4]
 800b7e8:	e7de      	b.n	800b7a8 <_malloc_r+0xa8>
 800b7ea:	230c      	movs	r3, #12
 800b7ec:	6033      	str	r3, [r6, #0]
 800b7ee:	4630      	mov	r0, r6
 800b7f0:	f000 f80c 	bl	800b80c <__malloc_unlock>
 800b7f4:	e794      	b.n	800b720 <_malloc_r+0x20>
 800b7f6:	6005      	str	r5, [r0, #0]
 800b7f8:	e7d6      	b.n	800b7a8 <_malloc_r+0xa8>
 800b7fa:	bf00      	nop
 800b7fc:	20000f88 	.word	0x20000f88

0800b800 <__malloc_lock>:
 800b800:	4801      	ldr	r0, [pc, #4]	@ (800b808 <__malloc_lock+0x8>)
 800b802:	f7ff bf00 	b.w	800b606 <__retarget_lock_acquire_recursive>
 800b806:	bf00      	nop
 800b808:	20000f80 	.word	0x20000f80

0800b80c <__malloc_unlock>:
 800b80c:	4801      	ldr	r0, [pc, #4]	@ (800b814 <__malloc_unlock+0x8>)
 800b80e:	f7ff befb 	b.w	800b608 <__retarget_lock_release_recursive>
 800b812:	bf00      	nop
 800b814:	20000f80 	.word	0x20000f80

0800b818 <__ssputs_r>:
 800b818:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b81c:	688e      	ldr	r6, [r1, #8]
 800b81e:	461f      	mov	r7, r3
 800b820:	42be      	cmp	r6, r7
 800b822:	680b      	ldr	r3, [r1, #0]
 800b824:	4682      	mov	sl, r0
 800b826:	460c      	mov	r4, r1
 800b828:	4690      	mov	r8, r2
 800b82a:	d82d      	bhi.n	800b888 <__ssputs_r+0x70>
 800b82c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b830:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b834:	d026      	beq.n	800b884 <__ssputs_r+0x6c>
 800b836:	6965      	ldr	r5, [r4, #20]
 800b838:	6909      	ldr	r1, [r1, #16]
 800b83a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b83e:	eba3 0901 	sub.w	r9, r3, r1
 800b842:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b846:	1c7b      	adds	r3, r7, #1
 800b848:	444b      	add	r3, r9
 800b84a:	106d      	asrs	r5, r5, #1
 800b84c:	429d      	cmp	r5, r3
 800b84e:	bf38      	it	cc
 800b850:	461d      	movcc	r5, r3
 800b852:	0553      	lsls	r3, r2, #21
 800b854:	d527      	bpl.n	800b8a6 <__ssputs_r+0x8e>
 800b856:	4629      	mov	r1, r5
 800b858:	f7ff ff52 	bl	800b700 <_malloc_r>
 800b85c:	4606      	mov	r6, r0
 800b85e:	b360      	cbz	r0, 800b8ba <__ssputs_r+0xa2>
 800b860:	6921      	ldr	r1, [r4, #16]
 800b862:	464a      	mov	r2, r9
 800b864:	f7ff fed1 	bl	800b60a <memcpy>
 800b868:	89a3      	ldrh	r3, [r4, #12]
 800b86a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b86e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b872:	81a3      	strh	r3, [r4, #12]
 800b874:	6126      	str	r6, [r4, #16]
 800b876:	6165      	str	r5, [r4, #20]
 800b878:	444e      	add	r6, r9
 800b87a:	eba5 0509 	sub.w	r5, r5, r9
 800b87e:	6026      	str	r6, [r4, #0]
 800b880:	60a5      	str	r5, [r4, #8]
 800b882:	463e      	mov	r6, r7
 800b884:	42be      	cmp	r6, r7
 800b886:	d900      	bls.n	800b88a <__ssputs_r+0x72>
 800b888:	463e      	mov	r6, r7
 800b88a:	6820      	ldr	r0, [r4, #0]
 800b88c:	4632      	mov	r2, r6
 800b88e:	4641      	mov	r1, r8
 800b890:	f000 fd28 	bl	800c2e4 <memmove>
 800b894:	68a3      	ldr	r3, [r4, #8]
 800b896:	1b9b      	subs	r3, r3, r6
 800b898:	60a3      	str	r3, [r4, #8]
 800b89a:	6823      	ldr	r3, [r4, #0]
 800b89c:	4433      	add	r3, r6
 800b89e:	6023      	str	r3, [r4, #0]
 800b8a0:	2000      	movs	r0, #0
 800b8a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8a6:	462a      	mov	r2, r5
 800b8a8:	f000 fd46 	bl	800c338 <_realloc_r>
 800b8ac:	4606      	mov	r6, r0
 800b8ae:	2800      	cmp	r0, #0
 800b8b0:	d1e0      	bne.n	800b874 <__ssputs_r+0x5c>
 800b8b2:	6921      	ldr	r1, [r4, #16]
 800b8b4:	4650      	mov	r0, sl
 800b8b6:	f7ff feb7 	bl	800b628 <_free_r>
 800b8ba:	230c      	movs	r3, #12
 800b8bc:	f8ca 3000 	str.w	r3, [sl]
 800b8c0:	89a3      	ldrh	r3, [r4, #12]
 800b8c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b8c6:	81a3      	strh	r3, [r4, #12]
 800b8c8:	f04f 30ff 	mov.w	r0, #4294967295
 800b8cc:	e7e9      	b.n	800b8a2 <__ssputs_r+0x8a>
	...

0800b8d0 <_svfiprintf_r>:
 800b8d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8d4:	4698      	mov	r8, r3
 800b8d6:	898b      	ldrh	r3, [r1, #12]
 800b8d8:	061b      	lsls	r3, r3, #24
 800b8da:	b09d      	sub	sp, #116	@ 0x74
 800b8dc:	4607      	mov	r7, r0
 800b8de:	460d      	mov	r5, r1
 800b8e0:	4614      	mov	r4, r2
 800b8e2:	d510      	bpl.n	800b906 <_svfiprintf_r+0x36>
 800b8e4:	690b      	ldr	r3, [r1, #16]
 800b8e6:	b973      	cbnz	r3, 800b906 <_svfiprintf_r+0x36>
 800b8e8:	2140      	movs	r1, #64	@ 0x40
 800b8ea:	f7ff ff09 	bl	800b700 <_malloc_r>
 800b8ee:	6028      	str	r0, [r5, #0]
 800b8f0:	6128      	str	r0, [r5, #16]
 800b8f2:	b930      	cbnz	r0, 800b902 <_svfiprintf_r+0x32>
 800b8f4:	230c      	movs	r3, #12
 800b8f6:	603b      	str	r3, [r7, #0]
 800b8f8:	f04f 30ff 	mov.w	r0, #4294967295
 800b8fc:	b01d      	add	sp, #116	@ 0x74
 800b8fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b902:	2340      	movs	r3, #64	@ 0x40
 800b904:	616b      	str	r3, [r5, #20]
 800b906:	2300      	movs	r3, #0
 800b908:	9309      	str	r3, [sp, #36]	@ 0x24
 800b90a:	2320      	movs	r3, #32
 800b90c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b910:	f8cd 800c 	str.w	r8, [sp, #12]
 800b914:	2330      	movs	r3, #48	@ 0x30
 800b916:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800bab4 <_svfiprintf_r+0x1e4>
 800b91a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b91e:	f04f 0901 	mov.w	r9, #1
 800b922:	4623      	mov	r3, r4
 800b924:	469a      	mov	sl, r3
 800b926:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b92a:	b10a      	cbz	r2, 800b930 <_svfiprintf_r+0x60>
 800b92c:	2a25      	cmp	r2, #37	@ 0x25
 800b92e:	d1f9      	bne.n	800b924 <_svfiprintf_r+0x54>
 800b930:	ebba 0b04 	subs.w	fp, sl, r4
 800b934:	d00b      	beq.n	800b94e <_svfiprintf_r+0x7e>
 800b936:	465b      	mov	r3, fp
 800b938:	4622      	mov	r2, r4
 800b93a:	4629      	mov	r1, r5
 800b93c:	4638      	mov	r0, r7
 800b93e:	f7ff ff6b 	bl	800b818 <__ssputs_r>
 800b942:	3001      	adds	r0, #1
 800b944:	f000 80a7 	beq.w	800ba96 <_svfiprintf_r+0x1c6>
 800b948:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b94a:	445a      	add	r2, fp
 800b94c:	9209      	str	r2, [sp, #36]	@ 0x24
 800b94e:	f89a 3000 	ldrb.w	r3, [sl]
 800b952:	2b00      	cmp	r3, #0
 800b954:	f000 809f 	beq.w	800ba96 <_svfiprintf_r+0x1c6>
 800b958:	2300      	movs	r3, #0
 800b95a:	f04f 32ff 	mov.w	r2, #4294967295
 800b95e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b962:	f10a 0a01 	add.w	sl, sl, #1
 800b966:	9304      	str	r3, [sp, #16]
 800b968:	9307      	str	r3, [sp, #28]
 800b96a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b96e:	931a      	str	r3, [sp, #104]	@ 0x68
 800b970:	4654      	mov	r4, sl
 800b972:	2205      	movs	r2, #5
 800b974:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b978:	484e      	ldr	r0, [pc, #312]	@ (800bab4 <_svfiprintf_r+0x1e4>)
 800b97a:	f7f4 fc59 	bl	8000230 <memchr>
 800b97e:	9a04      	ldr	r2, [sp, #16]
 800b980:	b9d8      	cbnz	r0, 800b9ba <_svfiprintf_r+0xea>
 800b982:	06d0      	lsls	r0, r2, #27
 800b984:	bf44      	itt	mi
 800b986:	2320      	movmi	r3, #32
 800b988:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b98c:	0711      	lsls	r1, r2, #28
 800b98e:	bf44      	itt	mi
 800b990:	232b      	movmi	r3, #43	@ 0x2b
 800b992:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b996:	f89a 3000 	ldrb.w	r3, [sl]
 800b99a:	2b2a      	cmp	r3, #42	@ 0x2a
 800b99c:	d015      	beq.n	800b9ca <_svfiprintf_r+0xfa>
 800b99e:	9a07      	ldr	r2, [sp, #28]
 800b9a0:	4654      	mov	r4, sl
 800b9a2:	2000      	movs	r0, #0
 800b9a4:	f04f 0c0a 	mov.w	ip, #10
 800b9a8:	4621      	mov	r1, r4
 800b9aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b9ae:	3b30      	subs	r3, #48	@ 0x30
 800b9b0:	2b09      	cmp	r3, #9
 800b9b2:	d94b      	bls.n	800ba4c <_svfiprintf_r+0x17c>
 800b9b4:	b1b0      	cbz	r0, 800b9e4 <_svfiprintf_r+0x114>
 800b9b6:	9207      	str	r2, [sp, #28]
 800b9b8:	e014      	b.n	800b9e4 <_svfiprintf_r+0x114>
 800b9ba:	eba0 0308 	sub.w	r3, r0, r8
 800b9be:	fa09 f303 	lsl.w	r3, r9, r3
 800b9c2:	4313      	orrs	r3, r2
 800b9c4:	9304      	str	r3, [sp, #16]
 800b9c6:	46a2      	mov	sl, r4
 800b9c8:	e7d2      	b.n	800b970 <_svfiprintf_r+0xa0>
 800b9ca:	9b03      	ldr	r3, [sp, #12]
 800b9cc:	1d19      	adds	r1, r3, #4
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	9103      	str	r1, [sp, #12]
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	bfbb      	ittet	lt
 800b9d6:	425b      	neglt	r3, r3
 800b9d8:	f042 0202 	orrlt.w	r2, r2, #2
 800b9dc:	9307      	strge	r3, [sp, #28]
 800b9de:	9307      	strlt	r3, [sp, #28]
 800b9e0:	bfb8      	it	lt
 800b9e2:	9204      	strlt	r2, [sp, #16]
 800b9e4:	7823      	ldrb	r3, [r4, #0]
 800b9e6:	2b2e      	cmp	r3, #46	@ 0x2e
 800b9e8:	d10a      	bne.n	800ba00 <_svfiprintf_r+0x130>
 800b9ea:	7863      	ldrb	r3, [r4, #1]
 800b9ec:	2b2a      	cmp	r3, #42	@ 0x2a
 800b9ee:	d132      	bne.n	800ba56 <_svfiprintf_r+0x186>
 800b9f0:	9b03      	ldr	r3, [sp, #12]
 800b9f2:	1d1a      	adds	r2, r3, #4
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	9203      	str	r2, [sp, #12]
 800b9f8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b9fc:	3402      	adds	r4, #2
 800b9fe:	9305      	str	r3, [sp, #20]
 800ba00:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800bac4 <_svfiprintf_r+0x1f4>
 800ba04:	7821      	ldrb	r1, [r4, #0]
 800ba06:	2203      	movs	r2, #3
 800ba08:	4650      	mov	r0, sl
 800ba0a:	f7f4 fc11 	bl	8000230 <memchr>
 800ba0e:	b138      	cbz	r0, 800ba20 <_svfiprintf_r+0x150>
 800ba10:	9b04      	ldr	r3, [sp, #16]
 800ba12:	eba0 000a 	sub.w	r0, r0, sl
 800ba16:	2240      	movs	r2, #64	@ 0x40
 800ba18:	4082      	lsls	r2, r0
 800ba1a:	4313      	orrs	r3, r2
 800ba1c:	3401      	adds	r4, #1
 800ba1e:	9304      	str	r3, [sp, #16]
 800ba20:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba24:	4824      	ldr	r0, [pc, #144]	@ (800bab8 <_svfiprintf_r+0x1e8>)
 800ba26:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ba2a:	2206      	movs	r2, #6
 800ba2c:	f7f4 fc00 	bl	8000230 <memchr>
 800ba30:	2800      	cmp	r0, #0
 800ba32:	d036      	beq.n	800baa2 <_svfiprintf_r+0x1d2>
 800ba34:	4b21      	ldr	r3, [pc, #132]	@ (800babc <_svfiprintf_r+0x1ec>)
 800ba36:	bb1b      	cbnz	r3, 800ba80 <_svfiprintf_r+0x1b0>
 800ba38:	9b03      	ldr	r3, [sp, #12]
 800ba3a:	3307      	adds	r3, #7
 800ba3c:	f023 0307 	bic.w	r3, r3, #7
 800ba40:	3308      	adds	r3, #8
 800ba42:	9303      	str	r3, [sp, #12]
 800ba44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba46:	4433      	add	r3, r6
 800ba48:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba4a:	e76a      	b.n	800b922 <_svfiprintf_r+0x52>
 800ba4c:	fb0c 3202 	mla	r2, ip, r2, r3
 800ba50:	460c      	mov	r4, r1
 800ba52:	2001      	movs	r0, #1
 800ba54:	e7a8      	b.n	800b9a8 <_svfiprintf_r+0xd8>
 800ba56:	2300      	movs	r3, #0
 800ba58:	3401      	adds	r4, #1
 800ba5a:	9305      	str	r3, [sp, #20]
 800ba5c:	4619      	mov	r1, r3
 800ba5e:	f04f 0c0a 	mov.w	ip, #10
 800ba62:	4620      	mov	r0, r4
 800ba64:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ba68:	3a30      	subs	r2, #48	@ 0x30
 800ba6a:	2a09      	cmp	r2, #9
 800ba6c:	d903      	bls.n	800ba76 <_svfiprintf_r+0x1a6>
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d0c6      	beq.n	800ba00 <_svfiprintf_r+0x130>
 800ba72:	9105      	str	r1, [sp, #20]
 800ba74:	e7c4      	b.n	800ba00 <_svfiprintf_r+0x130>
 800ba76:	fb0c 2101 	mla	r1, ip, r1, r2
 800ba7a:	4604      	mov	r4, r0
 800ba7c:	2301      	movs	r3, #1
 800ba7e:	e7f0      	b.n	800ba62 <_svfiprintf_r+0x192>
 800ba80:	ab03      	add	r3, sp, #12
 800ba82:	9300      	str	r3, [sp, #0]
 800ba84:	462a      	mov	r2, r5
 800ba86:	4b0e      	ldr	r3, [pc, #56]	@ (800bac0 <_svfiprintf_r+0x1f0>)
 800ba88:	a904      	add	r1, sp, #16
 800ba8a:	4638      	mov	r0, r7
 800ba8c:	f3af 8000 	nop.w
 800ba90:	1c42      	adds	r2, r0, #1
 800ba92:	4606      	mov	r6, r0
 800ba94:	d1d6      	bne.n	800ba44 <_svfiprintf_r+0x174>
 800ba96:	89ab      	ldrh	r3, [r5, #12]
 800ba98:	065b      	lsls	r3, r3, #25
 800ba9a:	f53f af2d 	bmi.w	800b8f8 <_svfiprintf_r+0x28>
 800ba9e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800baa0:	e72c      	b.n	800b8fc <_svfiprintf_r+0x2c>
 800baa2:	ab03      	add	r3, sp, #12
 800baa4:	9300      	str	r3, [sp, #0]
 800baa6:	462a      	mov	r2, r5
 800baa8:	4b05      	ldr	r3, [pc, #20]	@ (800bac0 <_svfiprintf_r+0x1f0>)
 800baaa:	a904      	add	r1, sp, #16
 800baac:	4638      	mov	r0, r7
 800baae:	f000 f9bb 	bl	800be28 <_printf_i>
 800bab2:	e7ed      	b.n	800ba90 <_svfiprintf_r+0x1c0>
 800bab4:	0800cf60 	.word	0x0800cf60
 800bab8:	0800cf6a 	.word	0x0800cf6a
 800babc:	00000000 	.word	0x00000000
 800bac0:	0800b819 	.word	0x0800b819
 800bac4:	0800cf66 	.word	0x0800cf66

0800bac8 <__sfputc_r>:
 800bac8:	6893      	ldr	r3, [r2, #8]
 800baca:	3b01      	subs	r3, #1
 800bacc:	2b00      	cmp	r3, #0
 800bace:	b410      	push	{r4}
 800bad0:	6093      	str	r3, [r2, #8]
 800bad2:	da08      	bge.n	800bae6 <__sfputc_r+0x1e>
 800bad4:	6994      	ldr	r4, [r2, #24]
 800bad6:	42a3      	cmp	r3, r4
 800bad8:	db01      	blt.n	800bade <__sfputc_r+0x16>
 800bada:	290a      	cmp	r1, #10
 800badc:	d103      	bne.n	800bae6 <__sfputc_r+0x1e>
 800bade:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bae2:	f000 bb6b 	b.w	800c1bc <__swbuf_r>
 800bae6:	6813      	ldr	r3, [r2, #0]
 800bae8:	1c58      	adds	r0, r3, #1
 800baea:	6010      	str	r0, [r2, #0]
 800baec:	7019      	strb	r1, [r3, #0]
 800baee:	4608      	mov	r0, r1
 800baf0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800baf4:	4770      	bx	lr

0800baf6 <__sfputs_r>:
 800baf6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800baf8:	4606      	mov	r6, r0
 800bafa:	460f      	mov	r7, r1
 800bafc:	4614      	mov	r4, r2
 800bafe:	18d5      	adds	r5, r2, r3
 800bb00:	42ac      	cmp	r4, r5
 800bb02:	d101      	bne.n	800bb08 <__sfputs_r+0x12>
 800bb04:	2000      	movs	r0, #0
 800bb06:	e007      	b.n	800bb18 <__sfputs_r+0x22>
 800bb08:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb0c:	463a      	mov	r2, r7
 800bb0e:	4630      	mov	r0, r6
 800bb10:	f7ff ffda 	bl	800bac8 <__sfputc_r>
 800bb14:	1c43      	adds	r3, r0, #1
 800bb16:	d1f3      	bne.n	800bb00 <__sfputs_r+0xa>
 800bb18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bb1c <_vfiprintf_r>:
 800bb1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb20:	460d      	mov	r5, r1
 800bb22:	b09d      	sub	sp, #116	@ 0x74
 800bb24:	4614      	mov	r4, r2
 800bb26:	4698      	mov	r8, r3
 800bb28:	4606      	mov	r6, r0
 800bb2a:	b118      	cbz	r0, 800bb34 <_vfiprintf_r+0x18>
 800bb2c:	6a03      	ldr	r3, [r0, #32]
 800bb2e:	b90b      	cbnz	r3, 800bb34 <_vfiprintf_r+0x18>
 800bb30:	f7ff fbda 	bl	800b2e8 <__sinit>
 800bb34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bb36:	07d9      	lsls	r1, r3, #31
 800bb38:	d405      	bmi.n	800bb46 <_vfiprintf_r+0x2a>
 800bb3a:	89ab      	ldrh	r3, [r5, #12]
 800bb3c:	059a      	lsls	r2, r3, #22
 800bb3e:	d402      	bmi.n	800bb46 <_vfiprintf_r+0x2a>
 800bb40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bb42:	f7ff fd60 	bl	800b606 <__retarget_lock_acquire_recursive>
 800bb46:	89ab      	ldrh	r3, [r5, #12]
 800bb48:	071b      	lsls	r3, r3, #28
 800bb4a:	d501      	bpl.n	800bb50 <_vfiprintf_r+0x34>
 800bb4c:	692b      	ldr	r3, [r5, #16]
 800bb4e:	b99b      	cbnz	r3, 800bb78 <_vfiprintf_r+0x5c>
 800bb50:	4629      	mov	r1, r5
 800bb52:	4630      	mov	r0, r6
 800bb54:	f000 fb70 	bl	800c238 <__swsetup_r>
 800bb58:	b170      	cbz	r0, 800bb78 <_vfiprintf_r+0x5c>
 800bb5a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bb5c:	07dc      	lsls	r4, r3, #31
 800bb5e:	d504      	bpl.n	800bb6a <_vfiprintf_r+0x4e>
 800bb60:	f04f 30ff 	mov.w	r0, #4294967295
 800bb64:	b01d      	add	sp, #116	@ 0x74
 800bb66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb6a:	89ab      	ldrh	r3, [r5, #12]
 800bb6c:	0598      	lsls	r0, r3, #22
 800bb6e:	d4f7      	bmi.n	800bb60 <_vfiprintf_r+0x44>
 800bb70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bb72:	f7ff fd49 	bl	800b608 <__retarget_lock_release_recursive>
 800bb76:	e7f3      	b.n	800bb60 <_vfiprintf_r+0x44>
 800bb78:	2300      	movs	r3, #0
 800bb7a:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb7c:	2320      	movs	r3, #32
 800bb7e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bb82:	f8cd 800c 	str.w	r8, [sp, #12]
 800bb86:	2330      	movs	r3, #48	@ 0x30
 800bb88:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800bd38 <_vfiprintf_r+0x21c>
 800bb8c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bb90:	f04f 0901 	mov.w	r9, #1
 800bb94:	4623      	mov	r3, r4
 800bb96:	469a      	mov	sl, r3
 800bb98:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bb9c:	b10a      	cbz	r2, 800bba2 <_vfiprintf_r+0x86>
 800bb9e:	2a25      	cmp	r2, #37	@ 0x25
 800bba0:	d1f9      	bne.n	800bb96 <_vfiprintf_r+0x7a>
 800bba2:	ebba 0b04 	subs.w	fp, sl, r4
 800bba6:	d00b      	beq.n	800bbc0 <_vfiprintf_r+0xa4>
 800bba8:	465b      	mov	r3, fp
 800bbaa:	4622      	mov	r2, r4
 800bbac:	4629      	mov	r1, r5
 800bbae:	4630      	mov	r0, r6
 800bbb0:	f7ff ffa1 	bl	800baf6 <__sfputs_r>
 800bbb4:	3001      	adds	r0, #1
 800bbb6:	f000 80a7 	beq.w	800bd08 <_vfiprintf_r+0x1ec>
 800bbba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bbbc:	445a      	add	r2, fp
 800bbbe:	9209      	str	r2, [sp, #36]	@ 0x24
 800bbc0:	f89a 3000 	ldrb.w	r3, [sl]
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	f000 809f 	beq.w	800bd08 <_vfiprintf_r+0x1ec>
 800bbca:	2300      	movs	r3, #0
 800bbcc:	f04f 32ff 	mov.w	r2, #4294967295
 800bbd0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bbd4:	f10a 0a01 	add.w	sl, sl, #1
 800bbd8:	9304      	str	r3, [sp, #16]
 800bbda:	9307      	str	r3, [sp, #28]
 800bbdc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bbe0:	931a      	str	r3, [sp, #104]	@ 0x68
 800bbe2:	4654      	mov	r4, sl
 800bbe4:	2205      	movs	r2, #5
 800bbe6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bbea:	4853      	ldr	r0, [pc, #332]	@ (800bd38 <_vfiprintf_r+0x21c>)
 800bbec:	f7f4 fb20 	bl	8000230 <memchr>
 800bbf0:	9a04      	ldr	r2, [sp, #16]
 800bbf2:	b9d8      	cbnz	r0, 800bc2c <_vfiprintf_r+0x110>
 800bbf4:	06d1      	lsls	r1, r2, #27
 800bbf6:	bf44      	itt	mi
 800bbf8:	2320      	movmi	r3, #32
 800bbfa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bbfe:	0713      	lsls	r3, r2, #28
 800bc00:	bf44      	itt	mi
 800bc02:	232b      	movmi	r3, #43	@ 0x2b
 800bc04:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bc08:	f89a 3000 	ldrb.w	r3, [sl]
 800bc0c:	2b2a      	cmp	r3, #42	@ 0x2a
 800bc0e:	d015      	beq.n	800bc3c <_vfiprintf_r+0x120>
 800bc10:	9a07      	ldr	r2, [sp, #28]
 800bc12:	4654      	mov	r4, sl
 800bc14:	2000      	movs	r0, #0
 800bc16:	f04f 0c0a 	mov.w	ip, #10
 800bc1a:	4621      	mov	r1, r4
 800bc1c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bc20:	3b30      	subs	r3, #48	@ 0x30
 800bc22:	2b09      	cmp	r3, #9
 800bc24:	d94b      	bls.n	800bcbe <_vfiprintf_r+0x1a2>
 800bc26:	b1b0      	cbz	r0, 800bc56 <_vfiprintf_r+0x13a>
 800bc28:	9207      	str	r2, [sp, #28]
 800bc2a:	e014      	b.n	800bc56 <_vfiprintf_r+0x13a>
 800bc2c:	eba0 0308 	sub.w	r3, r0, r8
 800bc30:	fa09 f303 	lsl.w	r3, r9, r3
 800bc34:	4313      	orrs	r3, r2
 800bc36:	9304      	str	r3, [sp, #16]
 800bc38:	46a2      	mov	sl, r4
 800bc3a:	e7d2      	b.n	800bbe2 <_vfiprintf_r+0xc6>
 800bc3c:	9b03      	ldr	r3, [sp, #12]
 800bc3e:	1d19      	adds	r1, r3, #4
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	9103      	str	r1, [sp, #12]
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	bfbb      	ittet	lt
 800bc48:	425b      	neglt	r3, r3
 800bc4a:	f042 0202 	orrlt.w	r2, r2, #2
 800bc4e:	9307      	strge	r3, [sp, #28]
 800bc50:	9307      	strlt	r3, [sp, #28]
 800bc52:	bfb8      	it	lt
 800bc54:	9204      	strlt	r2, [sp, #16]
 800bc56:	7823      	ldrb	r3, [r4, #0]
 800bc58:	2b2e      	cmp	r3, #46	@ 0x2e
 800bc5a:	d10a      	bne.n	800bc72 <_vfiprintf_r+0x156>
 800bc5c:	7863      	ldrb	r3, [r4, #1]
 800bc5e:	2b2a      	cmp	r3, #42	@ 0x2a
 800bc60:	d132      	bne.n	800bcc8 <_vfiprintf_r+0x1ac>
 800bc62:	9b03      	ldr	r3, [sp, #12]
 800bc64:	1d1a      	adds	r2, r3, #4
 800bc66:	681b      	ldr	r3, [r3, #0]
 800bc68:	9203      	str	r2, [sp, #12]
 800bc6a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bc6e:	3402      	adds	r4, #2
 800bc70:	9305      	str	r3, [sp, #20]
 800bc72:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800bd48 <_vfiprintf_r+0x22c>
 800bc76:	7821      	ldrb	r1, [r4, #0]
 800bc78:	2203      	movs	r2, #3
 800bc7a:	4650      	mov	r0, sl
 800bc7c:	f7f4 fad8 	bl	8000230 <memchr>
 800bc80:	b138      	cbz	r0, 800bc92 <_vfiprintf_r+0x176>
 800bc82:	9b04      	ldr	r3, [sp, #16]
 800bc84:	eba0 000a 	sub.w	r0, r0, sl
 800bc88:	2240      	movs	r2, #64	@ 0x40
 800bc8a:	4082      	lsls	r2, r0
 800bc8c:	4313      	orrs	r3, r2
 800bc8e:	3401      	adds	r4, #1
 800bc90:	9304      	str	r3, [sp, #16]
 800bc92:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc96:	4829      	ldr	r0, [pc, #164]	@ (800bd3c <_vfiprintf_r+0x220>)
 800bc98:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bc9c:	2206      	movs	r2, #6
 800bc9e:	f7f4 fac7 	bl	8000230 <memchr>
 800bca2:	2800      	cmp	r0, #0
 800bca4:	d03f      	beq.n	800bd26 <_vfiprintf_r+0x20a>
 800bca6:	4b26      	ldr	r3, [pc, #152]	@ (800bd40 <_vfiprintf_r+0x224>)
 800bca8:	bb1b      	cbnz	r3, 800bcf2 <_vfiprintf_r+0x1d6>
 800bcaa:	9b03      	ldr	r3, [sp, #12]
 800bcac:	3307      	adds	r3, #7
 800bcae:	f023 0307 	bic.w	r3, r3, #7
 800bcb2:	3308      	adds	r3, #8
 800bcb4:	9303      	str	r3, [sp, #12]
 800bcb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bcb8:	443b      	add	r3, r7
 800bcba:	9309      	str	r3, [sp, #36]	@ 0x24
 800bcbc:	e76a      	b.n	800bb94 <_vfiprintf_r+0x78>
 800bcbe:	fb0c 3202 	mla	r2, ip, r2, r3
 800bcc2:	460c      	mov	r4, r1
 800bcc4:	2001      	movs	r0, #1
 800bcc6:	e7a8      	b.n	800bc1a <_vfiprintf_r+0xfe>
 800bcc8:	2300      	movs	r3, #0
 800bcca:	3401      	adds	r4, #1
 800bccc:	9305      	str	r3, [sp, #20]
 800bcce:	4619      	mov	r1, r3
 800bcd0:	f04f 0c0a 	mov.w	ip, #10
 800bcd4:	4620      	mov	r0, r4
 800bcd6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bcda:	3a30      	subs	r2, #48	@ 0x30
 800bcdc:	2a09      	cmp	r2, #9
 800bcde:	d903      	bls.n	800bce8 <_vfiprintf_r+0x1cc>
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d0c6      	beq.n	800bc72 <_vfiprintf_r+0x156>
 800bce4:	9105      	str	r1, [sp, #20]
 800bce6:	e7c4      	b.n	800bc72 <_vfiprintf_r+0x156>
 800bce8:	fb0c 2101 	mla	r1, ip, r1, r2
 800bcec:	4604      	mov	r4, r0
 800bcee:	2301      	movs	r3, #1
 800bcf0:	e7f0      	b.n	800bcd4 <_vfiprintf_r+0x1b8>
 800bcf2:	ab03      	add	r3, sp, #12
 800bcf4:	9300      	str	r3, [sp, #0]
 800bcf6:	462a      	mov	r2, r5
 800bcf8:	4b12      	ldr	r3, [pc, #72]	@ (800bd44 <_vfiprintf_r+0x228>)
 800bcfa:	a904      	add	r1, sp, #16
 800bcfc:	4630      	mov	r0, r6
 800bcfe:	f3af 8000 	nop.w
 800bd02:	4607      	mov	r7, r0
 800bd04:	1c78      	adds	r0, r7, #1
 800bd06:	d1d6      	bne.n	800bcb6 <_vfiprintf_r+0x19a>
 800bd08:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bd0a:	07d9      	lsls	r1, r3, #31
 800bd0c:	d405      	bmi.n	800bd1a <_vfiprintf_r+0x1fe>
 800bd0e:	89ab      	ldrh	r3, [r5, #12]
 800bd10:	059a      	lsls	r2, r3, #22
 800bd12:	d402      	bmi.n	800bd1a <_vfiprintf_r+0x1fe>
 800bd14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bd16:	f7ff fc77 	bl	800b608 <__retarget_lock_release_recursive>
 800bd1a:	89ab      	ldrh	r3, [r5, #12]
 800bd1c:	065b      	lsls	r3, r3, #25
 800bd1e:	f53f af1f 	bmi.w	800bb60 <_vfiprintf_r+0x44>
 800bd22:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bd24:	e71e      	b.n	800bb64 <_vfiprintf_r+0x48>
 800bd26:	ab03      	add	r3, sp, #12
 800bd28:	9300      	str	r3, [sp, #0]
 800bd2a:	462a      	mov	r2, r5
 800bd2c:	4b05      	ldr	r3, [pc, #20]	@ (800bd44 <_vfiprintf_r+0x228>)
 800bd2e:	a904      	add	r1, sp, #16
 800bd30:	4630      	mov	r0, r6
 800bd32:	f000 f879 	bl	800be28 <_printf_i>
 800bd36:	e7e4      	b.n	800bd02 <_vfiprintf_r+0x1e6>
 800bd38:	0800cf60 	.word	0x0800cf60
 800bd3c:	0800cf6a 	.word	0x0800cf6a
 800bd40:	00000000 	.word	0x00000000
 800bd44:	0800baf7 	.word	0x0800baf7
 800bd48:	0800cf66 	.word	0x0800cf66

0800bd4c <_printf_common>:
 800bd4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bd50:	4616      	mov	r6, r2
 800bd52:	4698      	mov	r8, r3
 800bd54:	688a      	ldr	r2, [r1, #8]
 800bd56:	690b      	ldr	r3, [r1, #16]
 800bd58:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bd5c:	4293      	cmp	r3, r2
 800bd5e:	bfb8      	it	lt
 800bd60:	4613      	movlt	r3, r2
 800bd62:	6033      	str	r3, [r6, #0]
 800bd64:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bd68:	4607      	mov	r7, r0
 800bd6a:	460c      	mov	r4, r1
 800bd6c:	b10a      	cbz	r2, 800bd72 <_printf_common+0x26>
 800bd6e:	3301      	adds	r3, #1
 800bd70:	6033      	str	r3, [r6, #0]
 800bd72:	6823      	ldr	r3, [r4, #0]
 800bd74:	0699      	lsls	r1, r3, #26
 800bd76:	bf42      	ittt	mi
 800bd78:	6833      	ldrmi	r3, [r6, #0]
 800bd7a:	3302      	addmi	r3, #2
 800bd7c:	6033      	strmi	r3, [r6, #0]
 800bd7e:	6825      	ldr	r5, [r4, #0]
 800bd80:	f015 0506 	ands.w	r5, r5, #6
 800bd84:	d106      	bne.n	800bd94 <_printf_common+0x48>
 800bd86:	f104 0a19 	add.w	sl, r4, #25
 800bd8a:	68e3      	ldr	r3, [r4, #12]
 800bd8c:	6832      	ldr	r2, [r6, #0]
 800bd8e:	1a9b      	subs	r3, r3, r2
 800bd90:	42ab      	cmp	r3, r5
 800bd92:	dc26      	bgt.n	800bde2 <_printf_common+0x96>
 800bd94:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bd98:	6822      	ldr	r2, [r4, #0]
 800bd9a:	3b00      	subs	r3, #0
 800bd9c:	bf18      	it	ne
 800bd9e:	2301      	movne	r3, #1
 800bda0:	0692      	lsls	r2, r2, #26
 800bda2:	d42b      	bmi.n	800bdfc <_printf_common+0xb0>
 800bda4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bda8:	4641      	mov	r1, r8
 800bdaa:	4638      	mov	r0, r7
 800bdac:	47c8      	blx	r9
 800bdae:	3001      	adds	r0, #1
 800bdb0:	d01e      	beq.n	800bdf0 <_printf_common+0xa4>
 800bdb2:	6823      	ldr	r3, [r4, #0]
 800bdb4:	6922      	ldr	r2, [r4, #16]
 800bdb6:	f003 0306 	and.w	r3, r3, #6
 800bdba:	2b04      	cmp	r3, #4
 800bdbc:	bf02      	ittt	eq
 800bdbe:	68e5      	ldreq	r5, [r4, #12]
 800bdc0:	6833      	ldreq	r3, [r6, #0]
 800bdc2:	1aed      	subeq	r5, r5, r3
 800bdc4:	68a3      	ldr	r3, [r4, #8]
 800bdc6:	bf0c      	ite	eq
 800bdc8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bdcc:	2500      	movne	r5, #0
 800bdce:	4293      	cmp	r3, r2
 800bdd0:	bfc4      	itt	gt
 800bdd2:	1a9b      	subgt	r3, r3, r2
 800bdd4:	18ed      	addgt	r5, r5, r3
 800bdd6:	2600      	movs	r6, #0
 800bdd8:	341a      	adds	r4, #26
 800bdda:	42b5      	cmp	r5, r6
 800bddc:	d11a      	bne.n	800be14 <_printf_common+0xc8>
 800bdde:	2000      	movs	r0, #0
 800bde0:	e008      	b.n	800bdf4 <_printf_common+0xa8>
 800bde2:	2301      	movs	r3, #1
 800bde4:	4652      	mov	r2, sl
 800bde6:	4641      	mov	r1, r8
 800bde8:	4638      	mov	r0, r7
 800bdea:	47c8      	blx	r9
 800bdec:	3001      	adds	r0, #1
 800bdee:	d103      	bne.n	800bdf8 <_printf_common+0xac>
 800bdf0:	f04f 30ff 	mov.w	r0, #4294967295
 800bdf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bdf8:	3501      	adds	r5, #1
 800bdfa:	e7c6      	b.n	800bd8a <_printf_common+0x3e>
 800bdfc:	18e1      	adds	r1, r4, r3
 800bdfe:	1c5a      	adds	r2, r3, #1
 800be00:	2030      	movs	r0, #48	@ 0x30
 800be02:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800be06:	4422      	add	r2, r4
 800be08:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800be0c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800be10:	3302      	adds	r3, #2
 800be12:	e7c7      	b.n	800bda4 <_printf_common+0x58>
 800be14:	2301      	movs	r3, #1
 800be16:	4622      	mov	r2, r4
 800be18:	4641      	mov	r1, r8
 800be1a:	4638      	mov	r0, r7
 800be1c:	47c8      	blx	r9
 800be1e:	3001      	adds	r0, #1
 800be20:	d0e6      	beq.n	800bdf0 <_printf_common+0xa4>
 800be22:	3601      	adds	r6, #1
 800be24:	e7d9      	b.n	800bdda <_printf_common+0x8e>
	...

0800be28 <_printf_i>:
 800be28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800be2c:	7e0f      	ldrb	r7, [r1, #24]
 800be2e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800be30:	2f78      	cmp	r7, #120	@ 0x78
 800be32:	4691      	mov	r9, r2
 800be34:	4680      	mov	r8, r0
 800be36:	460c      	mov	r4, r1
 800be38:	469a      	mov	sl, r3
 800be3a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800be3e:	d807      	bhi.n	800be50 <_printf_i+0x28>
 800be40:	2f62      	cmp	r7, #98	@ 0x62
 800be42:	d80a      	bhi.n	800be5a <_printf_i+0x32>
 800be44:	2f00      	cmp	r7, #0
 800be46:	f000 80d1 	beq.w	800bfec <_printf_i+0x1c4>
 800be4a:	2f58      	cmp	r7, #88	@ 0x58
 800be4c:	f000 80b8 	beq.w	800bfc0 <_printf_i+0x198>
 800be50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800be54:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800be58:	e03a      	b.n	800bed0 <_printf_i+0xa8>
 800be5a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800be5e:	2b15      	cmp	r3, #21
 800be60:	d8f6      	bhi.n	800be50 <_printf_i+0x28>
 800be62:	a101      	add	r1, pc, #4	@ (adr r1, 800be68 <_printf_i+0x40>)
 800be64:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800be68:	0800bec1 	.word	0x0800bec1
 800be6c:	0800bed5 	.word	0x0800bed5
 800be70:	0800be51 	.word	0x0800be51
 800be74:	0800be51 	.word	0x0800be51
 800be78:	0800be51 	.word	0x0800be51
 800be7c:	0800be51 	.word	0x0800be51
 800be80:	0800bed5 	.word	0x0800bed5
 800be84:	0800be51 	.word	0x0800be51
 800be88:	0800be51 	.word	0x0800be51
 800be8c:	0800be51 	.word	0x0800be51
 800be90:	0800be51 	.word	0x0800be51
 800be94:	0800bfd3 	.word	0x0800bfd3
 800be98:	0800beff 	.word	0x0800beff
 800be9c:	0800bf8d 	.word	0x0800bf8d
 800bea0:	0800be51 	.word	0x0800be51
 800bea4:	0800be51 	.word	0x0800be51
 800bea8:	0800bff5 	.word	0x0800bff5
 800beac:	0800be51 	.word	0x0800be51
 800beb0:	0800beff 	.word	0x0800beff
 800beb4:	0800be51 	.word	0x0800be51
 800beb8:	0800be51 	.word	0x0800be51
 800bebc:	0800bf95 	.word	0x0800bf95
 800bec0:	6833      	ldr	r3, [r6, #0]
 800bec2:	1d1a      	adds	r2, r3, #4
 800bec4:	681b      	ldr	r3, [r3, #0]
 800bec6:	6032      	str	r2, [r6, #0]
 800bec8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800becc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bed0:	2301      	movs	r3, #1
 800bed2:	e09c      	b.n	800c00e <_printf_i+0x1e6>
 800bed4:	6833      	ldr	r3, [r6, #0]
 800bed6:	6820      	ldr	r0, [r4, #0]
 800bed8:	1d19      	adds	r1, r3, #4
 800beda:	6031      	str	r1, [r6, #0]
 800bedc:	0606      	lsls	r6, r0, #24
 800bede:	d501      	bpl.n	800bee4 <_printf_i+0xbc>
 800bee0:	681d      	ldr	r5, [r3, #0]
 800bee2:	e003      	b.n	800beec <_printf_i+0xc4>
 800bee4:	0645      	lsls	r5, r0, #25
 800bee6:	d5fb      	bpl.n	800bee0 <_printf_i+0xb8>
 800bee8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800beec:	2d00      	cmp	r5, #0
 800beee:	da03      	bge.n	800bef8 <_printf_i+0xd0>
 800bef0:	232d      	movs	r3, #45	@ 0x2d
 800bef2:	426d      	negs	r5, r5
 800bef4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bef8:	4858      	ldr	r0, [pc, #352]	@ (800c05c <_printf_i+0x234>)
 800befa:	230a      	movs	r3, #10
 800befc:	e011      	b.n	800bf22 <_printf_i+0xfa>
 800befe:	6821      	ldr	r1, [r4, #0]
 800bf00:	6833      	ldr	r3, [r6, #0]
 800bf02:	0608      	lsls	r0, r1, #24
 800bf04:	f853 5b04 	ldr.w	r5, [r3], #4
 800bf08:	d402      	bmi.n	800bf10 <_printf_i+0xe8>
 800bf0a:	0649      	lsls	r1, r1, #25
 800bf0c:	bf48      	it	mi
 800bf0e:	b2ad      	uxthmi	r5, r5
 800bf10:	2f6f      	cmp	r7, #111	@ 0x6f
 800bf12:	4852      	ldr	r0, [pc, #328]	@ (800c05c <_printf_i+0x234>)
 800bf14:	6033      	str	r3, [r6, #0]
 800bf16:	bf14      	ite	ne
 800bf18:	230a      	movne	r3, #10
 800bf1a:	2308      	moveq	r3, #8
 800bf1c:	2100      	movs	r1, #0
 800bf1e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bf22:	6866      	ldr	r6, [r4, #4]
 800bf24:	60a6      	str	r6, [r4, #8]
 800bf26:	2e00      	cmp	r6, #0
 800bf28:	db05      	blt.n	800bf36 <_printf_i+0x10e>
 800bf2a:	6821      	ldr	r1, [r4, #0]
 800bf2c:	432e      	orrs	r6, r5
 800bf2e:	f021 0104 	bic.w	r1, r1, #4
 800bf32:	6021      	str	r1, [r4, #0]
 800bf34:	d04b      	beq.n	800bfce <_printf_i+0x1a6>
 800bf36:	4616      	mov	r6, r2
 800bf38:	fbb5 f1f3 	udiv	r1, r5, r3
 800bf3c:	fb03 5711 	mls	r7, r3, r1, r5
 800bf40:	5dc7      	ldrb	r7, [r0, r7]
 800bf42:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bf46:	462f      	mov	r7, r5
 800bf48:	42bb      	cmp	r3, r7
 800bf4a:	460d      	mov	r5, r1
 800bf4c:	d9f4      	bls.n	800bf38 <_printf_i+0x110>
 800bf4e:	2b08      	cmp	r3, #8
 800bf50:	d10b      	bne.n	800bf6a <_printf_i+0x142>
 800bf52:	6823      	ldr	r3, [r4, #0]
 800bf54:	07df      	lsls	r7, r3, #31
 800bf56:	d508      	bpl.n	800bf6a <_printf_i+0x142>
 800bf58:	6923      	ldr	r3, [r4, #16]
 800bf5a:	6861      	ldr	r1, [r4, #4]
 800bf5c:	4299      	cmp	r1, r3
 800bf5e:	bfde      	ittt	le
 800bf60:	2330      	movle	r3, #48	@ 0x30
 800bf62:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bf66:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bf6a:	1b92      	subs	r2, r2, r6
 800bf6c:	6122      	str	r2, [r4, #16]
 800bf6e:	f8cd a000 	str.w	sl, [sp]
 800bf72:	464b      	mov	r3, r9
 800bf74:	aa03      	add	r2, sp, #12
 800bf76:	4621      	mov	r1, r4
 800bf78:	4640      	mov	r0, r8
 800bf7a:	f7ff fee7 	bl	800bd4c <_printf_common>
 800bf7e:	3001      	adds	r0, #1
 800bf80:	d14a      	bne.n	800c018 <_printf_i+0x1f0>
 800bf82:	f04f 30ff 	mov.w	r0, #4294967295
 800bf86:	b004      	add	sp, #16
 800bf88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf8c:	6823      	ldr	r3, [r4, #0]
 800bf8e:	f043 0320 	orr.w	r3, r3, #32
 800bf92:	6023      	str	r3, [r4, #0]
 800bf94:	4832      	ldr	r0, [pc, #200]	@ (800c060 <_printf_i+0x238>)
 800bf96:	2778      	movs	r7, #120	@ 0x78
 800bf98:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bf9c:	6823      	ldr	r3, [r4, #0]
 800bf9e:	6831      	ldr	r1, [r6, #0]
 800bfa0:	061f      	lsls	r7, r3, #24
 800bfa2:	f851 5b04 	ldr.w	r5, [r1], #4
 800bfa6:	d402      	bmi.n	800bfae <_printf_i+0x186>
 800bfa8:	065f      	lsls	r7, r3, #25
 800bfaa:	bf48      	it	mi
 800bfac:	b2ad      	uxthmi	r5, r5
 800bfae:	6031      	str	r1, [r6, #0]
 800bfb0:	07d9      	lsls	r1, r3, #31
 800bfb2:	bf44      	itt	mi
 800bfb4:	f043 0320 	orrmi.w	r3, r3, #32
 800bfb8:	6023      	strmi	r3, [r4, #0]
 800bfba:	b11d      	cbz	r5, 800bfc4 <_printf_i+0x19c>
 800bfbc:	2310      	movs	r3, #16
 800bfbe:	e7ad      	b.n	800bf1c <_printf_i+0xf4>
 800bfc0:	4826      	ldr	r0, [pc, #152]	@ (800c05c <_printf_i+0x234>)
 800bfc2:	e7e9      	b.n	800bf98 <_printf_i+0x170>
 800bfc4:	6823      	ldr	r3, [r4, #0]
 800bfc6:	f023 0320 	bic.w	r3, r3, #32
 800bfca:	6023      	str	r3, [r4, #0]
 800bfcc:	e7f6      	b.n	800bfbc <_printf_i+0x194>
 800bfce:	4616      	mov	r6, r2
 800bfd0:	e7bd      	b.n	800bf4e <_printf_i+0x126>
 800bfd2:	6833      	ldr	r3, [r6, #0]
 800bfd4:	6825      	ldr	r5, [r4, #0]
 800bfd6:	6961      	ldr	r1, [r4, #20]
 800bfd8:	1d18      	adds	r0, r3, #4
 800bfda:	6030      	str	r0, [r6, #0]
 800bfdc:	062e      	lsls	r6, r5, #24
 800bfde:	681b      	ldr	r3, [r3, #0]
 800bfe0:	d501      	bpl.n	800bfe6 <_printf_i+0x1be>
 800bfe2:	6019      	str	r1, [r3, #0]
 800bfe4:	e002      	b.n	800bfec <_printf_i+0x1c4>
 800bfe6:	0668      	lsls	r0, r5, #25
 800bfe8:	d5fb      	bpl.n	800bfe2 <_printf_i+0x1ba>
 800bfea:	8019      	strh	r1, [r3, #0]
 800bfec:	2300      	movs	r3, #0
 800bfee:	6123      	str	r3, [r4, #16]
 800bff0:	4616      	mov	r6, r2
 800bff2:	e7bc      	b.n	800bf6e <_printf_i+0x146>
 800bff4:	6833      	ldr	r3, [r6, #0]
 800bff6:	1d1a      	adds	r2, r3, #4
 800bff8:	6032      	str	r2, [r6, #0]
 800bffa:	681e      	ldr	r6, [r3, #0]
 800bffc:	6862      	ldr	r2, [r4, #4]
 800bffe:	2100      	movs	r1, #0
 800c000:	4630      	mov	r0, r6
 800c002:	f7f4 f915 	bl	8000230 <memchr>
 800c006:	b108      	cbz	r0, 800c00c <_printf_i+0x1e4>
 800c008:	1b80      	subs	r0, r0, r6
 800c00a:	6060      	str	r0, [r4, #4]
 800c00c:	6863      	ldr	r3, [r4, #4]
 800c00e:	6123      	str	r3, [r4, #16]
 800c010:	2300      	movs	r3, #0
 800c012:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c016:	e7aa      	b.n	800bf6e <_printf_i+0x146>
 800c018:	6923      	ldr	r3, [r4, #16]
 800c01a:	4632      	mov	r2, r6
 800c01c:	4649      	mov	r1, r9
 800c01e:	4640      	mov	r0, r8
 800c020:	47d0      	blx	sl
 800c022:	3001      	adds	r0, #1
 800c024:	d0ad      	beq.n	800bf82 <_printf_i+0x15a>
 800c026:	6823      	ldr	r3, [r4, #0]
 800c028:	079b      	lsls	r3, r3, #30
 800c02a:	d413      	bmi.n	800c054 <_printf_i+0x22c>
 800c02c:	68e0      	ldr	r0, [r4, #12]
 800c02e:	9b03      	ldr	r3, [sp, #12]
 800c030:	4298      	cmp	r0, r3
 800c032:	bfb8      	it	lt
 800c034:	4618      	movlt	r0, r3
 800c036:	e7a6      	b.n	800bf86 <_printf_i+0x15e>
 800c038:	2301      	movs	r3, #1
 800c03a:	4632      	mov	r2, r6
 800c03c:	4649      	mov	r1, r9
 800c03e:	4640      	mov	r0, r8
 800c040:	47d0      	blx	sl
 800c042:	3001      	adds	r0, #1
 800c044:	d09d      	beq.n	800bf82 <_printf_i+0x15a>
 800c046:	3501      	adds	r5, #1
 800c048:	68e3      	ldr	r3, [r4, #12]
 800c04a:	9903      	ldr	r1, [sp, #12]
 800c04c:	1a5b      	subs	r3, r3, r1
 800c04e:	42ab      	cmp	r3, r5
 800c050:	dcf2      	bgt.n	800c038 <_printf_i+0x210>
 800c052:	e7eb      	b.n	800c02c <_printf_i+0x204>
 800c054:	2500      	movs	r5, #0
 800c056:	f104 0619 	add.w	r6, r4, #25
 800c05a:	e7f5      	b.n	800c048 <_printf_i+0x220>
 800c05c:	0800cf71 	.word	0x0800cf71
 800c060:	0800cf82 	.word	0x0800cf82

0800c064 <__sflush_r>:
 800c064:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c068:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c06c:	0716      	lsls	r6, r2, #28
 800c06e:	4605      	mov	r5, r0
 800c070:	460c      	mov	r4, r1
 800c072:	d454      	bmi.n	800c11e <__sflush_r+0xba>
 800c074:	684b      	ldr	r3, [r1, #4]
 800c076:	2b00      	cmp	r3, #0
 800c078:	dc02      	bgt.n	800c080 <__sflush_r+0x1c>
 800c07a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	dd48      	ble.n	800c112 <__sflush_r+0xae>
 800c080:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c082:	2e00      	cmp	r6, #0
 800c084:	d045      	beq.n	800c112 <__sflush_r+0xae>
 800c086:	2300      	movs	r3, #0
 800c088:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c08c:	682f      	ldr	r7, [r5, #0]
 800c08e:	6a21      	ldr	r1, [r4, #32]
 800c090:	602b      	str	r3, [r5, #0]
 800c092:	d030      	beq.n	800c0f6 <__sflush_r+0x92>
 800c094:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c096:	89a3      	ldrh	r3, [r4, #12]
 800c098:	0759      	lsls	r1, r3, #29
 800c09a:	d505      	bpl.n	800c0a8 <__sflush_r+0x44>
 800c09c:	6863      	ldr	r3, [r4, #4]
 800c09e:	1ad2      	subs	r2, r2, r3
 800c0a0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c0a2:	b10b      	cbz	r3, 800c0a8 <__sflush_r+0x44>
 800c0a4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c0a6:	1ad2      	subs	r2, r2, r3
 800c0a8:	2300      	movs	r3, #0
 800c0aa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c0ac:	6a21      	ldr	r1, [r4, #32]
 800c0ae:	4628      	mov	r0, r5
 800c0b0:	47b0      	blx	r6
 800c0b2:	1c43      	adds	r3, r0, #1
 800c0b4:	89a3      	ldrh	r3, [r4, #12]
 800c0b6:	d106      	bne.n	800c0c6 <__sflush_r+0x62>
 800c0b8:	6829      	ldr	r1, [r5, #0]
 800c0ba:	291d      	cmp	r1, #29
 800c0bc:	d82b      	bhi.n	800c116 <__sflush_r+0xb2>
 800c0be:	4a2a      	ldr	r2, [pc, #168]	@ (800c168 <__sflush_r+0x104>)
 800c0c0:	40ca      	lsrs	r2, r1
 800c0c2:	07d6      	lsls	r6, r2, #31
 800c0c4:	d527      	bpl.n	800c116 <__sflush_r+0xb2>
 800c0c6:	2200      	movs	r2, #0
 800c0c8:	6062      	str	r2, [r4, #4]
 800c0ca:	04d9      	lsls	r1, r3, #19
 800c0cc:	6922      	ldr	r2, [r4, #16]
 800c0ce:	6022      	str	r2, [r4, #0]
 800c0d0:	d504      	bpl.n	800c0dc <__sflush_r+0x78>
 800c0d2:	1c42      	adds	r2, r0, #1
 800c0d4:	d101      	bne.n	800c0da <__sflush_r+0x76>
 800c0d6:	682b      	ldr	r3, [r5, #0]
 800c0d8:	b903      	cbnz	r3, 800c0dc <__sflush_r+0x78>
 800c0da:	6560      	str	r0, [r4, #84]	@ 0x54
 800c0dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c0de:	602f      	str	r7, [r5, #0]
 800c0e0:	b1b9      	cbz	r1, 800c112 <__sflush_r+0xae>
 800c0e2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c0e6:	4299      	cmp	r1, r3
 800c0e8:	d002      	beq.n	800c0f0 <__sflush_r+0x8c>
 800c0ea:	4628      	mov	r0, r5
 800c0ec:	f7ff fa9c 	bl	800b628 <_free_r>
 800c0f0:	2300      	movs	r3, #0
 800c0f2:	6363      	str	r3, [r4, #52]	@ 0x34
 800c0f4:	e00d      	b.n	800c112 <__sflush_r+0xae>
 800c0f6:	2301      	movs	r3, #1
 800c0f8:	4628      	mov	r0, r5
 800c0fa:	47b0      	blx	r6
 800c0fc:	4602      	mov	r2, r0
 800c0fe:	1c50      	adds	r0, r2, #1
 800c100:	d1c9      	bne.n	800c096 <__sflush_r+0x32>
 800c102:	682b      	ldr	r3, [r5, #0]
 800c104:	2b00      	cmp	r3, #0
 800c106:	d0c6      	beq.n	800c096 <__sflush_r+0x32>
 800c108:	2b1d      	cmp	r3, #29
 800c10a:	d001      	beq.n	800c110 <__sflush_r+0xac>
 800c10c:	2b16      	cmp	r3, #22
 800c10e:	d11e      	bne.n	800c14e <__sflush_r+0xea>
 800c110:	602f      	str	r7, [r5, #0]
 800c112:	2000      	movs	r0, #0
 800c114:	e022      	b.n	800c15c <__sflush_r+0xf8>
 800c116:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c11a:	b21b      	sxth	r3, r3
 800c11c:	e01b      	b.n	800c156 <__sflush_r+0xf2>
 800c11e:	690f      	ldr	r7, [r1, #16]
 800c120:	2f00      	cmp	r7, #0
 800c122:	d0f6      	beq.n	800c112 <__sflush_r+0xae>
 800c124:	0793      	lsls	r3, r2, #30
 800c126:	680e      	ldr	r6, [r1, #0]
 800c128:	bf08      	it	eq
 800c12a:	694b      	ldreq	r3, [r1, #20]
 800c12c:	600f      	str	r7, [r1, #0]
 800c12e:	bf18      	it	ne
 800c130:	2300      	movne	r3, #0
 800c132:	eba6 0807 	sub.w	r8, r6, r7
 800c136:	608b      	str	r3, [r1, #8]
 800c138:	f1b8 0f00 	cmp.w	r8, #0
 800c13c:	dde9      	ble.n	800c112 <__sflush_r+0xae>
 800c13e:	6a21      	ldr	r1, [r4, #32]
 800c140:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c142:	4643      	mov	r3, r8
 800c144:	463a      	mov	r2, r7
 800c146:	4628      	mov	r0, r5
 800c148:	47b0      	blx	r6
 800c14a:	2800      	cmp	r0, #0
 800c14c:	dc08      	bgt.n	800c160 <__sflush_r+0xfc>
 800c14e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c152:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c156:	81a3      	strh	r3, [r4, #12]
 800c158:	f04f 30ff 	mov.w	r0, #4294967295
 800c15c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c160:	4407      	add	r7, r0
 800c162:	eba8 0800 	sub.w	r8, r8, r0
 800c166:	e7e7      	b.n	800c138 <__sflush_r+0xd4>
 800c168:	20400001 	.word	0x20400001

0800c16c <_fflush_r>:
 800c16c:	b538      	push	{r3, r4, r5, lr}
 800c16e:	690b      	ldr	r3, [r1, #16]
 800c170:	4605      	mov	r5, r0
 800c172:	460c      	mov	r4, r1
 800c174:	b913      	cbnz	r3, 800c17c <_fflush_r+0x10>
 800c176:	2500      	movs	r5, #0
 800c178:	4628      	mov	r0, r5
 800c17a:	bd38      	pop	{r3, r4, r5, pc}
 800c17c:	b118      	cbz	r0, 800c186 <_fflush_r+0x1a>
 800c17e:	6a03      	ldr	r3, [r0, #32]
 800c180:	b90b      	cbnz	r3, 800c186 <_fflush_r+0x1a>
 800c182:	f7ff f8b1 	bl	800b2e8 <__sinit>
 800c186:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	d0f3      	beq.n	800c176 <_fflush_r+0xa>
 800c18e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c190:	07d0      	lsls	r0, r2, #31
 800c192:	d404      	bmi.n	800c19e <_fflush_r+0x32>
 800c194:	0599      	lsls	r1, r3, #22
 800c196:	d402      	bmi.n	800c19e <_fflush_r+0x32>
 800c198:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c19a:	f7ff fa34 	bl	800b606 <__retarget_lock_acquire_recursive>
 800c19e:	4628      	mov	r0, r5
 800c1a0:	4621      	mov	r1, r4
 800c1a2:	f7ff ff5f 	bl	800c064 <__sflush_r>
 800c1a6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c1a8:	07da      	lsls	r2, r3, #31
 800c1aa:	4605      	mov	r5, r0
 800c1ac:	d4e4      	bmi.n	800c178 <_fflush_r+0xc>
 800c1ae:	89a3      	ldrh	r3, [r4, #12]
 800c1b0:	059b      	lsls	r3, r3, #22
 800c1b2:	d4e1      	bmi.n	800c178 <_fflush_r+0xc>
 800c1b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c1b6:	f7ff fa27 	bl	800b608 <__retarget_lock_release_recursive>
 800c1ba:	e7dd      	b.n	800c178 <_fflush_r+0xc>

0800c1bc <__swbuf_r>:
 800c1bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1be:	460e      	mov	r6, r1
 800c1c0:	4614      	mov	r4, r2
 800c1c2:	4605      	mov	r5, r0
 800c1c4:	b118      	cbz	r0, 800c1ce <__swbuf_r+0x12>
 800c1c6:	6a03      	ldr	r3, [r0, #32]
 800c1c8:	b90b      	cbnz	r3, 800c1ce <__swbuf_r+0x12>
 800c1ca:	f7ff f88d 	bl	800b2e8 <__sinit>
 800c1ce:	69a3      	ldr	r3, [r4, #24]
 800c1d0:	60a3      	str	r3, [r4, #8]
 800c1d2:	89a3      	ldrh	r3, [r4, #12]
 800c1d4:	071a      	lsls	r2, r3, #28
 800c1d6:	d501      	bpl.n	800c1dc <__swbuf_r+0x20>
 800c1d8:	6923      	ldr	r3, [r4, #16]
 800c1da:	b943      	cbnz	r3, 800c1ee <__swbuf_r+0x32>
 800c1dc:	4621      	mov	r1, r4
 800c1de:	4628      	mov	r0, r5
 800c1e0:	f000 f82a 	bl	800c238 <__swsetup_r>
 800c1e4:	b118      	cbz	r0, 800c1ee <__swbuf_r+0x32>
 800c1e6:	f04f 37ff 	mov.w	r7, #4294967295
 800c1ea:	4638      	mov	r0, r7
 800c1ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c1ee:	6823      	ldr	r3, [r4, #0]
 800c1f0:	6922      	ldr	r2, [r4, #16]
 800c1f2:	1a98      	subs	r0, r3, r2
 800c1f4:	6963      	ldr	r3, [r4, #20]
 800c1f6:	b2f6      	uxtb	r6, r6
 800c1f8:	4283      	cmp	r3, r0
 800c1fa:	4637      	mov	r7, r6
 800c1fc:	dc05      	bgt.n	800c20a <__swbuf_r+0x4e>
 800c1fe:	4621      	mov	r1, r4
 800c200:	4628      	mov	r0, r5
 800c202:	f7ff ffb3 	bl	800c16c <_fflush_r>
 800c206:	2800      	cmp	r0, #0
 800c208:	d1ed      	bne.n	800c1e6 <__swbuf_r+0x2a>
 800c20a:	68a3      	ldr	r3, [r4, #8]
 800c20c:	3b01      	subs	r3, #1
 800c20e:	60a3      	str	r3, [r4, #8]
 800c210:	6823      	ldr	r3, [r4, #0]
 800c212:	1c5a      	adds	r2, r3, #1
 800c214:	6022      	str	r2, [r4, #0]
 800c216:	701e      	strb	r6, [r3, #0]
 800c218:	6962      	ldr	r2, [r4, #20]
 800c21a:	1c43      	adds	r3, r0, #1
 800c21c:	429a      	cmp	r2, r3
 800c21e:	d004      	beq.n	800c22a <__swbuf_r+0x6e>
 800c220:	89a3      	ldrh	r3, [r4, #12]
 800c222:	07db      	lsls	r3, r3, #31
 800c224:	d5e1      	bpl.n	800c1ea <__swbuf_r+0x2e>
 800c226:	2e0a      	cmp	r6, #10
 800c228:	d1df      	bne.n	800c1ea <__swbuf_r+0x2e>
 800c22a:	4621      	mov	r1, r4
 800c22c:	4628      	mov	r0, r5
 800c22e:	f7ff ff9d 	bl	800c16c <_fflush_r>
 800c232:	2800      	cmp	r0, #0
 800c234:	d0d9      	beq.n	800c1ea <__swbuf_r+0x2e>
 800c236:	e7d6      	b.n	800c1e6 <__swbuf_r+0x2a>

0800c238 <__swsetup_r>:
 800c238:	b538      	push	{r3, r4, r5, lr}
 800c23a:	4b29      	ldr	r3, [pc, #164]	@ (800c2e0 <__swsetup_r+0xa8>)
 800c23c:	4605      	mov	r5, r0
 800c23e:	6818      	ldr	r0, [r3, #0]
 800c240:	460c      	mov	r4, r1
 800c242:	b118      	cbz	r0, 800c24c <__swsetup_r+0x14>
 800c244:	6a03      	ldr	r3, [r0, #32]
 800c246:	b90b      	cbnz	r3, 800c24c <__swsetup_r+0x14>
 800c248:	f7ff f84e 	bl	800b2e8 <__sinit>
 800c24c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c250:	0719      	lsls	r1, r3, #28
 800c252:	d422      	bmi.n	800c29a <__swsetup_r+0x62>
 800c254:	06da      	lsls	r2, r3, #27
 800c256:	d407      	bmi.n	800c268 <__swsetup_r+0x30>
 800c258:	2209      	movs	r2, #9
 800c25a:	602a      	str	r2, [r5, #0]
 800c25c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c260:	81a3      	strh	r3, [r4, #12]
 800c262:	f04f 30ff 	mov.w	r0, #4294967295
 800c266:	e033      	b.n	800c2d0 <__swsetup_r+0x98>
 800c268:	0758      	lsls	r0, r3, #29
 800c26a:	d512      	bpl.n	800c292 <__swsetup_r+0x5a>
 800c26c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c26e:	b141      	cbz	r1, 800c282 <__swsetup_r+0x4a>
 800c270:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c274:	4299      	cmp	r1, r3
 800c276:	d002      	beq.n	800c27e <__swsetup_r+0x46>
 800c278:	4628      	mov	r0, r5
 800c27a:	f7ff f9d5 	bl	800b628 <_free_r>
 800c27e:	2300      	movs	r3, #0
 800c280:	6363      	str	r3, [r4, #52]	@ 0x34
 800c282:	89a3      	ldrh	r3, [r4, #12]
 800c284:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c288:	81a3      	strh	r3, [r4, #12]
 800c28a:	2300      	movs	r3, #0
 800c28c:	6063      	str	r3, [r4, #4]
 800c28e:	6923      	ldr	r3, [r4, #16]
 800c290:	6023      	str	r3, [r4, #0]
 800c292:	89a3      	ldrh	r3, [r4, #12]
 800c294:	f043 0308 	orr.w	r3, r3, #8
 800c298:	81a3      	strh	r3, [r4, #12]
 800c29a:	6923      	ldr	r3, [r4, #16]
 800c29c:	b94b      	cbnz	r3, 800c2b2 <__swsetup_r+0x7a>
 800c29e:	89a3      	ldrh	r3, [r4, #12]
 800c2a0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c2a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c2a8:	d003      	beq.n	800c2b2 <__swsetup_r+0x7a>
 800c2aa:	4621      	mov	r1, r4
 800c2ac:	4628      	mov	r0, r5
 800c2ae:	f000 f897 	bl	800c3e0 <__smakebuf_r>
 800c2b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c2b6:	f013 0201 	ands.w	r2, r3, #1
 800c2ba:	d00a      	beq.n	800c2d2 <__swsetup_r+0x9a>
 800c2bc:	2200      	movs	r2, #0
 800c2be:	60a2      	str	r2, [r4, #8]
 800c2c0:	6962      	ldr	r2, [r4, #20]
 800c2c2:	4252      	negs	r2, r2
 800c2c4:	61a2      	str	r2, [r4, #24]
 800c2c6:	6922      	ldr	r2, [r4, #16]
 800c2c8:	b942      	cbnz	r2, 800c2dc <__swsetup_r+0xa4>
 800c2ca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c2ce:	d1c5      	bne.n	800c25c <__swsetup_r+0x24>
 800c2d0:	bd38      	pop	{r3, r4, r5, pc}
 800c2d2:	0799      	lsls	r1, r3, #30
 800c2d4:	bf58      	it	pl
 800c2d6:	6962      	ldrpl	r2, [r4, #20]
 800c2d8:	60a2      	str	r2, [r4, #8]
 800c2da:	e7f4      	b.n	800c2c6 <__swsetup_r+0x8e>
 800c2dc:	2000      	movs	r0, #0
 800c2de:	e7f7      	b.n	800c2d0 <__swsetup_r+0x98>
 800c2e0:	2000005c 	.word	0x2000005c

0800c2e4 <memmove>:
 800c2e4:	4288      	cmp	r0, r1
 800c2e6:	b510      	push	{r4, lr}
 800c2e8:	eb01 0402 	add.w	r4, r1, r2
 800c2ec:	d902      	bls.n	800c2f4 <memmove+0x10>
 800c2ee:	4284      	cmp	r4, r0
 800c2f0:	4623      	mov	r3, r4
 800c2f2:	d807      	bhi.n	800c304 <memmove+0x20>
 800c2f4:	1e43      	subs	r3, r0, #1
 800c2f6:	42a1      	cmp	r1, r4
 800c2f8:	d008      	beq.n	800c30c <memmove+0x28>
 800c2fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c2fe:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c302:	e7f8      	b.n	800c2f6 <memmove+0x12>
 800c304:	4402      	add	r2, r0
 800c306:	4601      	mov	r1, r0
 800c308:	428a      	cmp	r2, r1
 800c30a:	d100      	bne.n	800c30e <memmove+0x2a>
 800c30c:	bd10      	pop	{r4, pc}
 800c30e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c312:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c316:	e7f7      	b.n	800c308 <memmove+0x24>

0800c318 <_sbrk_r>:
 800c318:	b538      	push	{r3, r4, r5, lr}
 800c31a:	4d06      	ldr	r5, [pc, #24]	@ (800c334 <_sbrk_r+0x1c>)
 800c31c:	2300      	movs	r3, #0
 800c31e:	4604      	mov	r4, r0
 800c320:	4608      	mov	r0, r1
 800c322:	602b      	str	r3, [r5, #0]
 800c324:	f7f6 f9ee 	bl	8002704 <_sbrk>
 800c328:	1c43      	adds	r3, r0, #1
 800c32a:	d102      	bne.n	800c332 <_sbrk_r+0x1a>
 800c32c:	682b      	ldr	r3, [r5, #0]
 800c32e:	b103      	cbz	r3, 800c332 <_sbrk_r+0x1a>
 800c330:	6023      	str	r3, [r4, #0]
 800c332:	bd38      	pop	{r3, r4, r5, pc}
 800c334:	20000f7c 	.word	0x20000f7c

0800c338 <_realloc_r>:
 800c338:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c33c:	4607      	mov	r7, r0
 800c33e:	4614      	mov	r4, r2
 800c340:	460d      	mov	r5, r1
 800c342:	b921      	cbnz	r1, 800c34e <_realloc_r+0x16>
 800c344:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c348:	4611      	mov	r1, r2
 800c34a:	f7ff b9d9 	b.w	800b700 <_malloc_r>
 800c34e:	b92a      	cbnz	r2, 800c35c <_realloc_r+0x24>
 800c350:	f7ff f96a 	bl	800b628 <_free_r>
 800c354:	4625      	mov	r5, r4
 800c356:	4628      	mov	r0, r5
 800c358:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c35c:	f000 f89e 	bl	800c49c <_malloc_usable_size_r>
 800c360:	4284      	cmp	r4, r0
 800c362:	4606      	mov	r6, r0
 800c364:	d802      	bhi.n	800c36c <_realloc_r+0x34>
 800c366:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c36a:	d8f4      	bhi.n	800c356 <_realloc_r+0x1e>
 800c36c:	4621      	mov	r1, r4
 800c36e:	4638      	mov	r0, r7
 800c370:	f7ff f9c6 	bl	800b700 <_malloc_r>
 800c374:	4680      	mov	r8, r0
 800c376:	b908      	cbnz	r0, 800c37c <_realloc_r+0x44>
 800c378:	4645      	mov	r5, r8
 800c37a:	e7ec      	b.n	800c356 <_realloc_r+0x1e>
 800c37c:	42b4      	cmp	r4, r6
 800c37e:	4622      	mov	r2, r4
 800c380:	4629      	mov	r1, r5
 800c382:	bf28      	it	cs
 800c384:	4632      	movcs	r2, r6
 800c386:	f7ff f940 	bl	800b60a <memcpy>
 800c38a:	4629      	mov	r1, r5
 800c38c:	4638      	mov	r0, r7
 800c38e:	f7ff f94b 	bl	800b628 <_free_r>
 800c392:	e7f1      	b.n	800c378 <_realloc_r+0x40>

0800c394 <__swhatbuf_r>:
 800c394:	b570      	push	{r4, r5, r6, lr}
 800c396:	460c      	mov	r4, r1
 800c398:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c39c:	2900      	cmp	r1, #0
 800c39e:	b096      	sub	sp, #88	@ 0x58
 800c3a0:	4615      	mov	r5, r2
 800c3a2:	461e      	mov	r6, r3
 800c3a4:	da0d      	bge.n	800c3c2 <__swhatbuf_r+0x2e>
 800c3a6:	89a3      	ldrh	r3, [r4, #12]
 800c3a8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c3ac:	f04f 0100 	mov.w	r1, #0
 800c3b0:	bf14      	ite	ne
 800c3b2:	2340      	movne	r3, #64	@ 0x40
 800c3b4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c3b8:	2000      	movs	r0, #0
 800c3ba:	6031      	str	r1, [r6, #0]
 800c3bc:	602b      	str	r3, [r5, #0]
 800c3be:	b016      	add	sp, #88	@ 0x58
 800c3c0:	bd70      	pop	{r4, r5, r6, pc}
 800c3c2:	466a      	mov	r2, sp
 800c3c4:	f000 f848 	bl	800c458 <_fstat_r>
 800c3c8:	2800      	cmp	r0, #0
 800c3ca:	dbec      	blt.n	800c3a6 <__swhatbuf_r+0x12>
 800c3cc:	9901      	ldr	r1, [sp, #4]
 800c3ce:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c3d2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c3d6:	4259      	negs	r1, r3
 800c3d8:	4159      	adcs	r1, r3
 800c3da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c3de:	e7eb      	b.n	800c3b8 <__swhatbuf_r+0x24>

0800c3e0 <__smakebuf_r>:
 800c3e0:	898b      	ldrh	r3, [r1, #12]
 800c3e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c3e4:	079d      	lsls	r5, r3, #30
 800c3e6:	4606      	mov	r6, r0
 800c3e8:	460c      	mov	r4, r1
 800c3ea:	d507      	bpl.n	800c3fc <__smakebuf_r+0x1c>
 800c3ec:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c3f0:	6023      	str	r3, [r4, #0]
 800c3f2:	6123      	str	r3, [r4, #16]
 800c3f4:	2301      	movs	r3, #1
 800c3f6:	6163      	str	r3, [r4, #20]
 800c3f8:	b003      	add	sp, #12
 800c3fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c3fc:	ab01      	add	r3, sp, #4
 800c3fe:	466a      	mov	r2, sp
 800c400:	f7ff ffc8 	bl	800c394 <__swhatbuf_r>
 800c404:	9f00      	ldr	r7, [sp, #0]
 800c406:	4605      	mov	r5, r0
 800c408:	4639      	mov	r1, r7
 800c40a:	4630      	mov	r0, r6
 800c40c:	f7ff f978 	bl	800b700 <_malloc_r>
 800c410:	b948      	cbnz	r0, 800c426 <__smakebuf_r+0x46>
 800c412:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c416:	059a      	lsls	r2, r3, #22
 800c418:	d4ee      	bmi.n	800c3f8 <__smakebuf_r+0x18>
 800c41a:	f023 0303 	bic.w	r3, r3, #3
 800c41e:	f043 0302 	orr.w	r3, r3, #2
 800c422:	81a3      	strh	r3, [r4, #12]
 800c424:	e7e2      	b.n	800c3ec <__smakebuf_r+0xc>
 800c426:	89a3      	ldrh	r3, [r4, #12]
 800c428:	6020      	str	r0, [r4, #0]
 800c42a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c42e:	81a3      	strh	r3, [r4, #12]
 800c430:	9b01      	ldr	r3, [sp, #4]
 800c432:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c436:	b15b      	cbz	r3, 800c450 <__smakebuf_r+0x70>
 800c438:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c43c:	4630      	mov	r0, r6
 800c43e:	f000 f81d 	bl	800c47c <_isatty_r>
 800c442:	b128      	cbz	r0, 800c450 <__smakebuf_r+0x70>
 800c444:	89a3      	ldrh	r3, [r4, #12]
 800c446:	f023 0303 	bic.w	r3, r3, #3
 800c44a:	f043 0301 	orr.w	r3, r3, #1
 800c44e:	81a3      	strh	r3, [r4, #12]
 800c450:	89a3      	ldrh	r3, [r4, #12]
 800c452:	431d      	orrs	r5, r3
 800c454:	81a5      	strh	r5, [r4, #12]
 800c456:	e7cf      	b.n	800c3f8 <__smakebuf_r+0x18>

0800c458 <_fstat_r>:
 800c458:	b538      	push	{r3, r4, r5, lr}
 800c45a:	4d07      	ldr	r5, [pc, #28]	@ (800c478 <_fstat_r+0x20>)
 800c45c:	2300      	movs	r3, #0
 800c45e:	4604      	mov	r4, r0
 800c460:	4608      	mov	r0, r1
 800c462:	4611      	mov	r1, r2
 800c464:	602b      	str	r3, [r5, #0]
 800c466:	f7f6 f924 	bl	80026b2 <_fstat>
 800c46a:	1c43      	adds	r3, r0, #1
 800c46c:	d102      	bne.n	800c474 <_fstat_r+0x1c>
 800c46e:	682b      	ldr	r3, [r5, #0]
 800c470:	b103      	cbz	r3, 800c474 <_fstat_r+0x1c>
 800c472:	6023      	str	r3, [r4, #0]
 800c474:	bd38      	pop	{r3, r4, r5, pc}
 800c476:	bf00      	nop
 800c478:	20000f7c 	.word	0x20000f7c

0800c47c <_isatty_r>:
 800c47c:	b538      	push	{r3, r4, r5, lr}
 800c47e:	4d06      	ldr	r5, [pc, #24]	@ (800c498 <_isatty_r+0x1c>)
 800c480:	2300      	movs	r3, #0
 800c482:	4604      	mov	r4, r0
 800c484:	4608      	mov	r0, r1
 800c486:	602b      	str	r3, [r5, #0]
 800c488:	f7f6 f923 	bl	80026d2 <_isatty>
 800c48c:	1c43      	adds	r3, r0, #1
 800c48e:	d102      	bne.n	800c496 <_isatty_r+0x1a>
 800c490:	682b      	ldr	r3, [r5, #0]
 800c492:	b103      	cbz	r3, 800c496 <_isatty_r+0x1a>
 800c494:	6023      	str	r3, [r4, #0]
 800c496:	bd38      	pop	{r3, r4, r5, pc}
 800c498:	20000f7c 	.word	0x20000f7c

0800c49c <_malloc_usable_size_r>:
 800c49c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c4a0:	1f18      	subs	r0, r3, #4
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	bfbc      	itt	lt
 800c4a6:	580b      	ldrlt	r3, [r1, r0]
 800c4a8:	18c0      	addlt	r0, r0, r3
 800c4aa:	4770      	bx	lr

0800c4ac <_init>:
 800c4ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4ae:	bf00      	nop
 800c4b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c4b2:	bc08      	pop	{r3}
 800c4b4:	469e      	mov	lr, r3
 800c4b6:	4770      	bx	lr

0800c4b8 <_fini>:
 800c4b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4ba:	bf00      	nop
 800c4bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c4be:	bc08      	pop	{r3}
 800c4c0:	469e      	mov	lr, r3
 800c4c2:	4770      	bx	lr
