/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [10:0] _01_;
  wire [24:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  reg [2:0] celloutsig_0_42z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [18:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [49:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [15:0] celloutsig_1_16z;
  wire [4:0] celloutsig_1_17z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [18:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [25:0] celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [25:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = ~(celloutsig_1_10z[7] | celloutsig_1_9z[0]);
  assign celloutsig_0_24z = ~(_00_ | celloutsig_0_1z);
  assign celloutsig_0_2z = in_data[76] ^ in_data[39];
  assign celloutsig_0_1z = ~(in_data[54] ^ celloutsig_0_0z[8]);
  reg [10:0] _06_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _06_ <= 11'h000;
    else _06_ <= { in_data[20:11], celloutsig_0_10z };
  assign { _01_[10:6], _00_, _01_[4:0] } = _06_;
  assign celloutsig_0_0z = in_data[43:19] / { 1'h1, in_data[45:22] };
  assign celloutsig_1_0z = in_data[107:105] / { 1'h1, in_data[109:108] };
  assign celloutsig_1_7z = { in_data[186:182], celloutsig_1_3z } / { 1'h1, celloutsig_1_5z[12:9], celloutsig_1_1z };
  assign celloutsig_1_8z = { in_data[139:138], celloutsig_1_1z } / { 1'h1, in_data[114], celloutsig_1_3z };
  assign celloutsig_1_12z = { in_data[186], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_9z } / { 1'h1, celloutsig_1_2z[14:1], celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_11z = celloutsig_1_10z[3:0] == { celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_1z = { in_data[163:161], celloutsig_1_0z } > { celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_15z = { in_data[156], celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_7z } > { celloutsig_1_9z[6:5], celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_6z[8:3], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_15z, celloutsig_1_17z, celloutsig_1_15z } > { celloutsig_1_2z[16:12], celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_13z };
  assign celloutsig_1_16z = - { celloutsig_1_10z[7:3], celloutsig_1_6z, celloutsig_1_15z };
  assign celloutsig_1_17z = - { celloutsig_1_16z[4], celloutsig_1_8z, celloutsig_1_14z };
  assign celloutsig_1_18z = - { celloutsig_1_12z[25:24], celloutsig_1_7z, celloutsig_1_11z };
  assign celloutsig_0_18z = - { celloutsig_0_0z[7:2], celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_5z = ~^ { in_data[38:35], celloutsig_0_2z };
  assign celloutsig_0_10z = ~^ { celloutsig_0_6z[4:3], celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_0_41z = ^ { celloutsig_0_8z[11:4], celloutsig_0_24z };
  assign celloutsig_0_9z = ^ celloutsig_0_7z;
  assign celloutsig_1_2z = in_data[122:104] >> { in_data[141:124], celloutsig_1_1z };
  assign celloutsig_1_5z = { in_data[166:144], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z } >> { in_data[166:160], celloutsig_1_2z };
  assign celloutsig_1_6z = celloutsig_1_2z[17:8] >> { in_data[102:97], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_2z[16:7], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_6z } >> { celloutsig_1_2z[16:7], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_6z = { in_data[32:30], celloutsig_0_1z, celloutsig_0_2z } >> { celloutsig_0_4z[3:2], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_7z = { celloutsig_0_0z[5], celloutsig_0_2z, celloutsig_0_1z } >> { in_data[43], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_4z = { celloutsig_0_0z[24:19], celloutsig_0_1z } - { in_data[8:3], celloutsig_0_3z };
  assign celloutsig_1_10z = celloutsig_1_2z[16:8] - { celloutsig_1_6z[7:0], celloutsig_1_1z };
  assign celloutsig_0_8z = { in_data[49:48], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_1z } - { celloutsig_0_4z[4:0], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_3z = ~((celloutsig_1_2z[17] & celloutsig_1_1z) | celloutsig_1_1z);
  assign celloutsig_1_4z = ~((celloutsig_1_0z[1] & celloutsig_1_2z[2]) | celloutsig_1_3z);
  always_latch
    if (!clkin_data[0]) celloutsig_0_42z = 3'h0;
    else if (clkin_data[64]) celloutsig_0_42z = { celloutsig_0_18z[7:6], celloutsig_0_41z };
  assign celloutsig_0_3z = ~((celloutsig_0_1z & celloutsig_0_1z) | (celloutsig_0_1z & in_data[12]));
  assign celloutsig_1_13z = ~((celloutsig_1_9z[23] & celloutsig_1_5z[4]) | (celloutsig_1_4z & celloutsig_1_7z[2]));
  assign _01_[5] = _00_;
  assign { out_data[136:128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
