<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,  8954, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 52088, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 19847, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline, 20623, user inline pragmas are applied</column>
            <column name="">(4) simplification, 20621, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 92411, user array partition pragmas are applied</column>
            <column name="">(2) simplification, 30687, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate , 30687, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape, 30683, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 31810, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification, 30708, loop and instruction simplification</column>
            <column name="">(2) parallelization, 30663, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 30482, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification, 30482, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 30403, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 30637, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_nlp_slr1" col1="slr1.cpp:432" col2="8954" col3="20621" col4="31810" col5="30482" col6="30637">
                    <row id="1" col0="FT1_level0" col1="slr1.cpp:9" col2="8744" col3="20595" col4="31760" col5="30437" col6="30589">
                        <row id="9" col0="read_C_FT1" col1="slr1.cpp:189" col2="1030" col3="180" col4="3366" col5="3358" col6="3362"/>
                        <row id="7" col0="read_tmp_FT1" col1="slr1.cpp:299" col2="1692" col2_disp="1,692 (3 calls)" col3="330" col3_disp="  330 (3 calls)" col4="1065" col4_disp="1,065 (3 calls)" col5="1038" col5_disp="1,038 (3 calls)" col6="1062" col6_disp="1,062 (3 calls)"/>
                        <row id="8" col0="FT1_level1" col1="slr1.cpp:58" col2="5966" col2_disp="5,966 (2 calls)" col3="20056" col3_disp="20,056 (2 calls)" col4="26776" col4_disp="26,776 (2 calls)" col5="25488" col5_disp="25,488 (2 calls)" col6="25608" col6_disp="25,608 (2 calls)">
                            <row id="6" col0="read_D_FT1" col1="slr1.cpp:368" col2="598" col2_disp=" 598 (2 calls)" col3="146" col3_disp="  146 (2 calls)" col4="1356" col4_disp="1,356 (2 calls)" col5="1338" col5_disp="1,338 (2 calls)" col6="1348" col6_disp="1,348 (2 calls)"/>
                            <row id="3" col0="compute_FT1_level1" col1="slr1.cpp:43" col2="4554" col2_disp="4,554 (6 calls)" col3="19764" col3_disp="19,764 (6 calls)" col4="23760" col4_disp="23,760 (6 calls)" col5="21444" col5_disp="21,444 (6 calls)" col6="21540" col6_disp="21,540 (6 calls)">
                                <row id="6" col0="read_D_FT1" col1="slr1.cpp:368" col2="1794" col2_disp="1,794 (6 calls)" col3="438" col3_disp="  438 (6 calls)" col4="4080" col4_disp="4,080 (6 calls)" col5="4026" col5_disp="4,026 (6 calls)" col6="4056" col6_disp="4,056 (6 calls)"/>
                                <row id="4" col0="task2_intra" col1="slr1.cpp:109" col2="204" col2_disp=" 204 (6 calls)" col3="4326" col3_disp="4,326 (6 calls)" col4="3246" col4_disp="3,246 (6 calls)" col5="3246" col5_disp="3,246 (6 calls)" col6="3252" col6_disp="3,252 (6 calls)"/>
                                <row id="2" col0="task3_intra" col1="slr1.cpp:124" col2="390" col2_disp=" 390 (6 calls)" col3="14652" col3_disp="14,652 (6 calls)" col4="14748" col4_disp="14,748 (6 calls)" col5="13668" col5_disp="13,668 (6 calls)" col6="13698" col6_disp="13,698 (6 calls)"/>
                                <row id="5" col0="write_D_FT1" col1="slr1.cpp:408" col2="2076" col2_disp="2,076 (6 calls)" col3="258" col3_disp="  258 (6 calls)" col4="1644" col4_disp="1,644 (6 calls)" col5="462" col5_disp="  462 (6 calls)" col6="480" col6_disp="  480 (6 calls)"/>
                            </row>
                            <row id="5" col0="write_D_FT1" col1="slr1.cpp:408" col2="692" col2_disp=" 692 (2 calls)" col3="86" col3_disp="   86 (2 calls)" col4="544" col4_disp="  544 (2 calls)" col5="150" col5_disp="  150 (2 calls)" col6="156" col6_disp="  156 (2 calls)"/>
                        </row>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

