// Seed: 3218872639
module module_0 (
    output supply0 id_0,
    input supply1 id_1
    , id_16,
    output tri1 id_2,
    output supply0 id_3
    , id_17,
    input uwire id_4,
    input uwire id_5,
    input wor id_6,
    output wand id_7,
    input supply0 id_8,
    input tri0 id_9,
    output tri0 id_10,
    input tri1 id_11,
    input wire id_12,
    input supply1 id_13,
    input wand id_14
);
  parameter id_18 = 1'b0;
  assign module_1.id_18 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input wire id_1,
    input tri id_2,
    input uwire id_3,
    output tri0 id_4,
    input wire id_5,
    input wand id_6,
    output supply1 id_7,
    output wire id_8,
    input supply1 id_9,
    output supply1 id_10,
    input tri id_11,
    output uwire id_12,
    input tri1 id_13,
    input wor id_14,
    input wand id_15,
    input tri id_16,
    output wand id_17,
    input wire id_18,
    input uwire id_19
);
  always @(1 or posedge -1'b0) begin : LABEL_0
    $clog2(44);
    ;
  end
  module_0 modCall_1 (
      id_0,
      id_1,
      id_4,
      id_4,
      id_6,
      id_6,
      id_6,
      id_12,
      id_2,
      id_9,
      id_12,
      id_5,
      id_3,
      id_18,
      id_16
  );
  assign id_10 = 1;
endmodule
