[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LM25145RGYR production of TEXAS INSTRUMENTS from the text:BSTHO\nSW\nVCC\nPGNDRT\nSS/TRKCOMP\nFB\nAGNDVIN\nVOUT\nLM25145VOUT\nSYNC In\nGND\nPGSYNCOUTSYNCINEN/UVLOVIN\nILIM PGOODSYNC Out\nLOLF\nCOUTQ1\nQ2\nCIN\nRILIMCVCCCBST\nCSSRFB2RFB1RC2\nCC2CC1\nRC1CC3\nRRTEN VIN\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.LM25145\nSNVSAT9 –JUNE 2017\nLM25145 6-Vto42-VSynchronous BuckDC-DC Controller WithWideDutyCycleRange\n11Features\n1•Versatile Synchronous Buck DC-DC Controller\n–Wide Input Voltage Range of6Vto42V\n–Adjustable Output Voltage From 0.8Vto40V\n•Meets EN55022 /CISPR 22EMI Standards\n•Lossless RDS(on) orShunt Current Sensing\n•Switching Frequency From 100kHzto1MHz\n–SYNC InandSYNC OutCapability\n•40-ns Minimum On-Time forHigh VIN/VOUTRatio\n•140-ns Minimum Off-Time forLow Dropout\n•0.8-V Reference With ±1%Feedback Accuracy\n•7.5-V Gate Drivers forStandard VTHMOSFETs\n–14-ns Adaptive Dead-Time Control\n–2.3-A Source and3.5-A Sink Capability\n–Low-Side Soft-Start forPrebiased Start-Up\n•Adjustable Soft-Start orOptional Voltage Tracking\n•Fast Line andLoad Transient Response\n–Voltage-Mode Control With Line Feedforward\n–High Gain-Bandwidth Error Amplifier\n•Precision Enable Input andOpen-Drain Power\nGood Indicator forSequencing andControl\n•Inherent Protection Features forRobust Design\n–Hiccup Mode Overcurrent Protection\n–Input UVLO With Hysteresis\n–VCC andGate Drive UVLO Protection\n–Thermal Shutdown Protection With Hysteresis\n•VQFN-20 Package With Wettable Flanks\n•Create aCustom Design Using theLM25145 With\nWEBENCH®Power Designer2Applications\n•Telecom Infrastructure\n•Factory Automation\n•Test andMeasurement\n•Industrial Motor Drives\n3Description\nThe LM25145 42-V synchronous buck controller is\ndesigned toregulate from ahigh input voltage source\norfrom aninput railsubject tohigh voltage transients,\nminimizing theneed forexternal surge suppression\ncomponents. Ahigh-side switch minimum on-time of\n40nsfacilitates large step-down ratios, enabling the\ndirect step-down conversion from a24Vnominal\ninput tolow-voltage rails for reduced system\ncomplexity andsolution cost. TheLM25145 continues\ntooperate during input voltage dips aslowas6V,at\nnearly 100% duty cycle ifneeded, making itwell\nsuited forhigh-performance industrial control, robotic,\ndatacom, andRFpower amplifier applications.\nForced-PWM (FPWM) operation eliminates frequency\nvariation tominimize EMI, while auser-selectable\ndiode emulation feature lowers current consumption\natlight-load conditions. Cycle-by-cycle overcurrent\nprotection isaccomplished bymeasuring thevoltage\ndrop across thelow-side MOSFET orbyusing an\noptional current sense resistor. The adjustable\nswitching frequency ashigh as1MHz can be\nsynchronized toanexternal clock source toeliminate\nbeat frequencies innoise-sensitive applications.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nLM25145 VQFN (20) 3.50 mm×4.50 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nTypical Application Circuit andEfficiency Performance, VOUT=5V,FSW=225kHz\n2LM25145\nSNVSAT9 –JUNE 2017 www.ti.com\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5Description (continued) ......................................... 3\n6PinConfiguration andFunctions ......................... 4\n6.1 Wettable Flanks ........................................................ 5\n7Specifications ......................................................... 6\n7.1 Absolute Maximum Ratings ...................................... 6\n7.2 ESD Ratings .............................................................. 6\n7.3 Recommended Operating Conditions ....................... 7\n7.4 Thermal Information .................................................. 7\n7.5 Electrical Characteristics ........................................... 7\n7.6 Switching Characteristics ........................................ 10\n7.7 Typical Characteristics ............................................ 11\n8Detailed Description ............................................ 16\n8.1 Overview ................................................................. 16\n8.2 Functional Block Diagram ....................................... 16\n8.3 Feature Description ................................................. 178.4 Device Functional Modes ........................................ 25\n9Application andImplementation ........................ 27\n9.1 Application Information ............................................ 27\n9.2 Typical Applications ................................................ 36\n10Power Supply Recommendations ..................... 47\n11Layout ................................................................... 48\n11.1 Layout Guidelines ................................................. 48\n11.2 Layout Example .................................................... 51\n12Device andDocumentation Support ................. 53\n12.1 Device Support .................................................... 53\n12.2 Documentation Support ........................................ 53\n12.3 Related Links ........................................................ 54\n12.4 Receiving Notification ofDocumentation Updates 54\n12.5 Community Resources .......................................... 54\n12.6 Trademarks ........................................................... 54\n12.7 Electrostatic Discharge Caution ............................ 54\n12.8 Glossary ................................................................ 54\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 54\n4Revision History\nDATE REVISION NOTES\nJune 2017 * Initial release\nSPACER\n3LM25145\nwww.ti.com SNVSAT9 –JUNE 2017\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated5Description (continued)\nThe LM25145 voltage-mode controller drives external high-side and low-side N-channel power switches with\nrobust 7.5-V gate drivers suitable forstandard-threshold MOSFETs. Adaptively-timed gate drivers with 2.3-A\nsource and3.5-A sink capability minimize body diode conduction during switching transitions, reducing switching\nlosses andimproving thermal performance when driving MOSFETs athigh input voltage andhigh frequency. The\nLM25145 can bepowered from theoutput oftheswitching regulator oranother available source, further\nimproving efficiency.\nA180°out-of-phase clock output relative totheinternal oscillator atSYNCOUT isideal forcascaded ormulti-\nchannel power supplies toreduce input capacitor ripple current and EMI filter size. Additional features ofthe\nLM25145 include aconfigurable soft-start, anopen-drain Power Good monitor forfault reporting and output\nmonitoring, monotonic start-up intoprebiased loads, integrated VCC bias supply regulator and bootstrap diode,\nexternal power supply tracking, precision enable input with hysteresis foradjustable lineundervoltage lockout\n(UVLO), hiccup-mode overload protection, andthermal shutdown protection with automatic recovery.\nThe LM25145 controller isoffered ina3.5-mm ×4.5-mm thermally-enhanced, 20-pin VQFN package with\nadditional spacing forhigh-voltage pins andwettable flanks foroptical inspection ofsolder joint fillets.\nVIN\nRT\nHOSW\nBST\nLO\nPGNDVCCILIMSS/TRK\nCOMP\nEN/UVLO\nFB\nAGND\nPGOODSYNCOUT\nSYNCINNC\nEP\nNC2\n3\n4\n5\n6\n7\n8\n9\n1019\n18\n17\n16\n15\n14\n13\n12Exposed \nPad\n(EP)1\n20 11\n4LM25145\nSNVSAT9 –JUNE 2017 www.ti.com\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated(1) P=Power, G=Ground, I=Input, O=Output.6PinConfiguration andFunctions\nRGY Package\n20-Pin VQFN With Wettable Flanks\nTopView\nConnect Exposed Pad onbottom toAGND andPGND onthePCB.\nPinFunctions\nPIN\nTYPE(1)DESCRIPTION\nNO. NAME\n1 EN/UVLO IEnable input andundervoltage lockout programming pin.IftheEN/UVLO voltage isbelow 0.4V,the\ncontroller isintheshutdown mode with allfunctions disabled. IftheEN/UVLO voltage isgreater than 0.4V\nandless than 1.2V,theregulator isinstandby mode with theVCC regulator operational, theSSpin\ngrounded, andnoswitching attheHOandLOoutputs. IftheEN/UVLO voltage isabove 1.2V,theSS/TRK\npinisallowed toramp andpulse-width modulated gate drive signals aredelivered totheHOandLOpins. A\n10-μAcurrent source isenabled when EN/UVLO exceeds 1.2Vandflows through theexternal UVLO\nresistor divider toprovide hysteresis. Hysteresis canbeadjusted byvarying theresistance oftheexternal\ndivider.\n2 RT IOscillator frequency adjust pin.Theinternal oscillator isprogrammed with asingle resistor between RTand\ntheAGND. Therecommended maximum oscillator frequency is1MHz. AnRTpinresistor isrequired even\nwhen using theSYNCIN pintosynchronize toanexternal clock.\n3 SS/TRK ISoft-start andvoltage tracking pin.Anexternal capacitor andaninternal 10-μAcurrent source settheramp\nrateoftheerror amplifier reference during start-up. When theSS/TRK pinvoltage isless than 0.8V,the\nSS/TRK voltage controls thenoninverting input oftheerror amp. When theSS/TRK voltage exceeds 0.8V,\ntheamplifier iscontrolled bytheinternal 0.8-V reference. SS/TRK isdischarged toground during standby\nandfault conditions. After start-up, theSS/TRK voltage isclamped 115mVabove theFBpinvoltage. IfFB\nfalls duetoaload fault, SS/TRK isdischarged toalevel 115mVabove FBtoprovide acontrolled recovery\nwhen thefault isremoved. Voltage tracking canbeimplemented byconnecting alowimpedance reference\nbetween 0Vand0.8VtotheSS/TRK pin.The10-µASS/TRK charging current flows intothereference\nandproduces avoltage error iftheimpedance isnotlow. Connect aminimum capacitance from SS/TRK to\nAGND of2.2nF.\n4 COMP OLow impedance output oftheinternal error amplifier. Theloop compensation network should beconnected\nbetween theCOMP pinandtheFBpin.\n5 FB IFeedback connection totheinverting input oftheinternal error amplifier. Aresistor divider from theoutput\ntothispinsets theoutput voltage level. Theregulation threshold attheFBpinisnominally 0.8V.\n5LM25145\nwww.ti.com SNVSAT9 –JUNE 2017\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nTYPE(1)DESCRIPTION\nNO. NAME\n6 AGND P Analog ground. Return fortheinternal 0.8-V voltage reference andanalog circuits.\n7 SYNCOUT OSynchronization output. Logic output thatprovides aclock signal thatis180°out-of-phase with thehigh-\nside FET gate drive. Connect SYNCOUT ofthemaster LM25145 totheSYNCIN pinofasecond LM25145\ntooperate twocontrollers atthesame frequency with 180°interleaved high-side FET switch turnon\ntransitions. Note thattheSYNCOUT pindoes notprovide 180°interleaving when thecontroller isoperating\nfrom anexternal clock thatisdifferent from thefree-running frequency setbytheRTresistor.\n8 SYNCIN IDual function pinforproviding anoptional clock input andforenabling diode emulation bythelow-side\nMOSFET. Connecting aclock signal totheSYNCIN pinsynchronizes switching totheexternal clock. Diode\nemulation bythelow-side MOSFET isdisabled when thecontroller issynchronized toanexternal clock,\nandnegative inductor current canflow inthelow-side MOSFET with light loads. Acontinuous logic low\nstate attheSYNCIN pinenables diode emulation toprevent reverse current flow intheinductor. Diode\nemulation results inDCM operation atlight loads, which improves efficiency. Alogic high state atthe\nSYNCIN pindisables diode emulation producing forced-PWM (FPWM) operation. During soft-start when\nSYNCIN ishigh oraclock signal ispresent, theLM25145 operates indiode emulation mode until the\noutput isinregulation, then gradually increases theSWzero-cross threshold, resulting inagradual\ntransition from DCM toFPWM.\n9 NC — Noelectrical connection.\n10 PGOOD OPower Good indicator. This pinisanopen-drain output. Ahigh state indicates thatthevoltage attheFBpin\niswithin aspecified tolerance window centered at0.8V.\n11 ILIM ICurrent limit adjust andcurrent sense comparator input. Acurrent sourced from theILIM pinthrough an\nexternal resistor programs thethreshold voltage forvalley current limiting. Theopposite endofthe\nthreshold adjust resistor canbeconnected toeither thedrain ofthelow-side MOSFET forRDS(on) sensing\nortoacurrent sense resistor connected tothesource ofthelow-side FET.\n12 PGND PPower ground return pinforthelow-side MOSFET gate driver. Connect directly tothesource ofthelow-\nside MOSFET ortheground side ofashunt resistor.\n13 LO PLow-side MOSFET gate drive output. Connect tothegate ofthelow-side synchronous rectifier FET through\nashort, lowinductance path.\n14 VCC OOutput ofthe7.5-V bias regulator. Locally decouple toPGND using alowESR/ESL capacitor located as\nclose tothecontroller aspossible. Controller bias canbesupplied from anexternal supply thatisgreater\nthan theinternal VCC regulation voltage. Use caution when applying external bias toensure thatthe\napplied voltage isnotgreater than theminimum VINvoltage anddoes notexceed theVCC pinmaximum\noperating rating, seeRecommended Operating Conditions .\n15 EP — Pininternally connected toexposed padofthepackage. Electrically isolated.\n16 NC — Noelectrical connection.\n17 BST OBootstrap supply forthehigh-side gate driver. Connect tothebootstrap capacitor. Thebootstrap capacitor\nsupplies current tothehigh-side FET gate andshould beplaced asclose tocontroller aspossible. Ifan\nexternal bootstrap diode isused toreduce thetime required tocharge thebootstrap capacitor, connect the\ncathode ofthediode totheBST pinandanode toVCC.\n18 HO PHigh-side MOSFET gate drive output. Connect tothegate ofthehigh-side MOSFET through ashort, low\ninductance path.\n19 SW PSwitching node ofthebuck controller. Connect tothebootstrap capacitor, thesource terminal ofthehigh-\nside MOSFET andthedrain terminal ofthelow-side MOSFET using short, lowinductance paths.\n20 VIN P Supply voltage input fortheVCC LDO regulator.\n— EP —Exposed padofthepackage. Electrically isolated. Solder tothesystem ground plane toreduce thermal\nresistance.\n6.1 Wettable Flanks\n100% automated visual inspection (AVI) post-assembly istypically required tomeet requirements forhigh\nreliability androbustness. Standard quad-flat no-lead (VQFN) packages donothave solderable orexposed pins\nand terminals that areeasily viewed. Itistherefore difficult todetermine visually whether ornotthepackage is\nsuccessfully soldered onto theprinted-circuit board (PCB). The wettable-flank process was developed toresolve\ntheissue ofside-lead wetting ofleadless packaging. The LM25145 isassembled using a20-pin VQFN package\nwith wettable flanks toprovide avisual indicator ofsolderability, which reduces theinspection time and\nmanufacturing costs.\n6LM25145\nSNVSAT9 –JUNE 2017 www.ti.com\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.7Specifications\n7.1 Absolute Maximum Ratings\nOver therecommended operating junction temperature range of–40°Cto125°C(unless otherwise noted).(1)\nMIN MAX UNIT\nInput voltagesVIN –0.3 45\nVSW –1 45\nSW(20-ns transient) –5 45\nILIM –1 45\nEN/UVLO –0.3 45\nVCC –0.3 14\nFB,COMP, SS/TRK, RT –0.3 6\nSYNCIN –0.3 14\nOutput voltagesBST –0.3 60\nVBST toVCC 45\nBST toSW –0.3 14\nVCC toBST (20-ns transient) 7\nLO(20-ns transient) –3\nPGOOD –0.3 14\nOperating junction temperature, TJ 150 °C\nStorage temperature, Tstg –55 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.7.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±1000\n7LM25145\nwww.ti.com SNVSAT9 –JUNE 2017\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated(1) Recommended Operating Conditions areconditions under which thedevice isintended tobefunctional. Forspecifications andtest\nconditions, seeElectrical Characteristics .7.3 Recommended Operating Conditions\nOver therecommended operating junction temperature range of–40°Cto125°C(unless otherwise noted).(1)\nMIN NOM MAX UNIT\nVI Input voltagesVIN 6 42\nVSW –1 42\nILIM –1 42\nExternal VCC bias rail 8 13\nEN/UVLO 0 42\nVO Output voltagesBST –0.3 55\nVBST toVCC 42\nBST toSW 5 13\nPGOOD 13\nISINK,\nISRCSink/source currentsSYNCOUT –1 1\nmA\nPGOOD 2\nTJ Operating junction temperature –40 125 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.7.4 Thermal Information\nTHERMAL METRIC(1)LM25145\nUNIT RGY (VQFN)\n20PINS\nRθJA Junction-to-ambient thermal resistance 36.8 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 28 °C/W\nRθJB Junction-to-board thermal resistance 11.8 °C/W\nψJT Junction-to-top characterization parameter 0.4 °C/W\nψJB Junction-to-board characterization parameter 11.7 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 2.1 °C/W\n(1) Allminimum andmaximum limits arespecified bycorrelating theelectrical characteristics toprocess andtemperature variations and\napplying statistical process control.\n(2) Thejunction temperature (TJin°C)iscalculated from theambient temperature (TAin°C)andpower dissipation (PDinWatts) asfollows:\nTJ=TA+(PD•RθJA)where RθJA(in°C/W) isthepackage thermal impedance provided inThermal Information .7.5 Electrical Characteristics\nTypical values correspond toTJ=25°C.Minimum andmaximum limits apply over the–40°Cto125°Cjunction temperature\nrange unless otherwise stated. VIN=24V,VEN/UVLO =1.5V,RRT=25kΩunless otherwise stated.(1)(2)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nINPUT SUPPLY\nVIN Operating input voltage range 6 42 V\nIQ-RUN Operating input current, notswitching VEN/UVLO =1.5V,VSS/TRK =0V 1.8 2.1 mA\nIQ-STBY Standby input current VEN/UVLO =1V 1.75 2 mA\nIQ-SDN Shutdown input current VEN/UVLO =0V,VVCC<1V 13.5 16 µA\nVCC REGULATOR\nVVCC VCC regulation voltageVSS/TRK =0V,9V≤VVIN≤42V,\n0mA<IVCC≤20mA7.3 7.5 7.7 V\nVVCC-LDO VINtoVCC dropout voltage VVIN=6V,VSS/TRK =0V,IVCC=20mA 0.25 0.63 V\nISC-LDO VCC short-circuit current VSS/TRK =0V,VVCC=0V 40 50 70 mA\nVVCC-UV VCC undervoltage threshold VVCCrising 4.8 4.93 5.2 V\nVVCC-UVH VCC undervoltage hysteresis Rising threshold –falling threshold 0.26 V\n8LM25145\nSNVSAT9 –JUNE 2017 www.ti.com\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedElectrical Characteristics (continued)\nTypical values correspond toTJ=25°C.Minimum andmaximum limits apply over the–40°Cto125°Cjunction temperature\nrange unless otherwise stated. VIN=24V,VEN/UVLO =1.5V,RRT=25kΩunless otherwise stated.(1)(2)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVVCC-EXT Minimum external bias supply voltage Voltage required todisable VCC regulator 8 V\nIVCCExternal VCC input current, not\nswitchingVSS/TRK =0V,VVCC=13V 2.1 mA\nENABLE AND INPUT UVLO\nVSDN Shutdown tostandby threshold VEN/UVLO rising 0.42 V\nVSDN-HYS Shutdown threshold hysteresis EN/UVLO rising –falling threshold 50 mV\nVEN Standby tooperating threshold VEN/UVLO rising 1.164 1.2 1.236 V\nIEN-HYSStandby tooperating hysteresis\ncurrentVEN/UVLO =1.5V 9 10 11 µA\nERROR AMPLIFIER\nVREF FBreference voltage FBconnected toCOMP 792 800 808 mV\nIFB-BIAS FBinput bias current VFB=0.8V –0.1 0.1 µA\nVCOMP-OH COMP output high voltage VFB=0V,COMP sourcing 1mA 5 V\nVCOMP-OL COMP output lowvoltage COMP sinking 1mA 0.3 V\nAVOL DCgain 94 dB\nGBW Unity gain bandwidth 6.5 MHz\nSOFT-START AND VOLTAGE TRACKING\nISS SS/TRK capacitor charging current VSS/TRK =0V 8.5 10 12 µA\nRSS SS/TRK discharge FET resistance VEN/UVLO =1V,VSS/TRK =0.1V 11 Ω\nVSS-FB SS/TRK toFBoffset –15 15 mV\nVSS-CLAMP SS/TRK clamp voltage VSS/TRK –VFB,VFB=0.8V 115 mV\nPOWER GOOD INDICATOR\nPGUTHFBupper threshold forPGOOD high\ntolow%ofVREF,VFBrising 106% 108% 110%\nPGLTHFBlower threshold forPGOOD high\ntolow%ofVREF,VFBfalling 90% 92% 94%\nPGHYS_U PGOOD upper threshold hysteresis %ofVREF 3%\nPGHYS_L PGOOD lower threshold hysteresis %ofVREF 2%\nTPG-RISE PGOOD rising filter FBtoPGOOD rising edge 25 µs\nTPG-FALL PGOOD falling filter FBtoPGOOD falling edge 25 µs\nVPG-OL PGOOD lowstate output voltage VFB=0.9V,IPGOOD =2mA 150 mV\nIPG-OH PGOOD high state leakage current VFB=0.8V,VPGOOD =13V 100 nA\nOSCILLATOR\nFSW1 Oscillator Frequency –1 RRT=100kΩ 100 kHz\nFSW2 Oscillator Frequency –2 RRT=25kΩ 380 400 420 kHz\nFSW3 Oscillator Frequency –3 RRT=12.5 kΩ 780 kHz\nSYNCHRONIZATION INPUT AND OUTPUT\nFSYNCSYNCIN external clock frequency\nrange%ofnominal frequency setbyRRT –20% +50%\nVSYNC-IH Minimum SYNCIN input logic high 2 V\nVSYNC-IL Maximum SYNCIN input logic low 0.8 V\nRSYNCIN SYNCIN input resistance VSYNCIN =3V 20 kΩ\nTSYNCI-PW SYNCIN input minimum pulsewidth Minimum high state orlowstate duration 50 ns\nVSYNCO-OH SYNCOUT high state output voltage ISYNCOUT =–1mA(sourcing) 3 V\nVSYNCO-OL SYNCOUT lowstate output voltage ISYNCOUT =1mA(sinking) 0.4 V\nTSYNCOUTDelay from HOrising toSYNCOUT\nleading edgeVSYNCIN =0V,TS=1/FSW,\nFSWsetbyRRTTS/2–140 ns\n9LM25145\nwww.ti.com SNVSAT9 –JUNE 2017\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedElectrical Characteristics (continued)\nTypical values correspond toTJ=25°C.Minimum andmaximum limits apply over the–40°Cto125°Cjunction temperature\nrange unless otherwise stated. VIN=24V,VEN/UVLO =1.5V,RRT=25kΩunless otherwise stated.(1)(2)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nTSYNCINDelay from SYNCIN leading edge to\nHOrising50% to50% 150 ns\nBOOTSTRAP DIODE AND UNDERVOLTAGE THRESHOLD\nVBST-FWD Diode forward voltage, VCC toBST VCC toBST, BST pinsourcing 20mA 0.75 0.9 V\nIQ-BSTBST toSWquiescent current, not\nswitchingVSS/TRK =0V,VSW=24V,VBST=30V 80 µA\nVBST-UV BST toSWundervoltage detection VBST–VSWfalling 3.4 V\nVBST-HYS BST toSWundervoltage hysteresis VBST–VSWrising 0.42 V\nPWM CONTROL\nTON(MIN) Minimum controllable on-time VBST–VSW=7V,HO50% to50% 40 60 ns\nTOFF(MIN) Minimum off-time VBST–VSW=7V,HO50% to50% 140 200 ns\nDC100kHzMaximum duty cycleFSW=100kHz, 6V≤VVIN≤42V 98% 99%\nDC400kHz FSW=400kHz, 6V≤VVIN≤42V 90% 94%\nVRAMP(min)Ramp valley voltage (COMP at0%\nduty cycle)300 mV\nkFF PWM feedforward gain (VIN/VRAMP )6V≤VVIN≤42V 15 V/V\nOVERCURRENT PROTECT (OCP) –VALLEY CURRENT LIMITING\nIRS ILIM source current, RSENSE mode Low voltage detected atILIM 90 100 110 µA\nIRDSON ILIM source current, RDS(on) mode SWvoltage detected atILIM, TJ=25°C 180 200 220 µA\nIRSTC ILIM current tempco RDS-ON mode 4500 ppm/ °C\nIRDSONTC ILIM current tempco RSENSE mode 0 ppm/ °C\nVILIM-TH ILIM comparator threshold atILIM –8 –2 3.5 mV\nSHORT-CIRCUIT PROTECT (SCP) –DUTY CYCLE CLAMP\nVCLAMP-OSClamp offset voltage –nocurrent\nlimitingCLAMP toCOMP steady state offset voltage 0.2+VVIN/75 V\nVCLAMP-MIN Minimum clamp voltage CLAMP voltage with continuous current limiting 0.3+VVIN/150 V\nHICCUP MODE FAULT PROTECTION\nCHICC-DEL Hiccup mode activation delayClock cycles with current limiting before hiccup\noff-time activated128 cycles\nCHICCUP Hiccup mode off-time after activationClock cycles with noswitching followed by\nSS/TRK release8192 cycles\nDIODE EMULATION\nVZCD-SSZero-cross detect (ZCD) soft-start\nrampZCD threshold measured atSWpin\n50clock cycles after firstHOpulse0 mV\nVZCD-DISZero-cross detect disable threshold\n(CCM)ZCD threshold measured atSWpin\n1000 clock cycles after firstHOpulse200 mV\nVDEM-TH Diode emulation zero-cross threshold Measured atSWwith VSWrising –5 0 5 mV\nGATE DRIVERS\nRHO-UP HOhigh-state resistance, HOtoBST VBST–VSW=7V,IHO=–100mA 1.5 Ω\nRHO-DOWN HOlow-state resistance, HOtoSW VBST–VSW=7V,IHO=100mA 0.9 Ω\nRLO-UP LOhigh-state resistance, LOtoVCC VBST–VSW=7V,ILO=–100mA 1.5 Ω\nRLO-DOWN LOlow-state resistance, LOtoPGND VBST–VSW=7V,ILO=100mA 0.9 Ω\nIHOH,ILOH HO, LOsource current VBST–VSW=7V,HO=SW, LO=AGND 2.3 A\nIHOL,ILOL HO, LOsink current VBST–VSW=7V,HO=BST, LO=VCC 3.5 A\nTHERMAL SHUTDOWN\nTSD Thermal shutdown threshold TJrising 175 °C\nTSD-HYS Thermal shutdown hysteresis 20 °C\n10LM25145\nSNVSAT9 –JUNE 2017 www.ti.com\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated7.6 Switching Characteristics\nOver operating free-air temperature range (unless otherwise noted).\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nTHO-TR\nTLO-TRHO, LOrisetimes VBST–VSW=7V,CLOAD =1nF,20% to80% 7 ns\nTHO-TF\nTLO-TFHO, LOfalltimes VBST–VSW=7V,CLOAD =1nF,80% to20% 4 ns\nTHO-DT HOturnon dead time VBST–VSW=7V,LOofftoHOon,50% to50% 14 ns\nTLO-DT LOturnon dead time VBST–VSW=7V,HOofftoLOon,50% to50% 14 ns\nOutput Current (A)Efficiency (%)\n0 2 4 6 8 10020406080100\nVIN = 6V\nVIN = 12V\nVIN = 24V\nVIN = 36V\nJunction Temperature (°C)Feedback Voltage (V)\n-40-25-105203550658095110 1250.7920.7940.7960.7980.80.8020.8040.8060.808\nOutput Current (A)Efficiency (%)\n0 2 4 6 8707580859095100\nVIN = 18V\nVIN = 24V\nVIN = 28V\nVIN = 36V\nOutput Current (A)Efficiency (%)\n0.1 0.5 1 5860708090100\nVIN = 18V\nVIN = 24V\nVIN = 28V\nVIN = 36V\nOutput Current (A)Efficiency (%)\n0 5 10 15 2065707580859095100\nVIN = 8V\nVIN = 12V\nVIN = 18V\nVIN = 24V\nVIN = 32V\nOutput Current (A)Efficiency (%)\n0.1 0.51 51020 202030405060708090100\nVIN = 8V\nVIN = 12V\nVIN = 18V\nVIN = 24V\nVIN = 32V\n11LM25145\nwww.ti.com SNVSAT9 –JUNE 2017\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated7.7 Typical Characteristics\nVVIN=24V,RRT=25kΩ,SYNCIN tiedtoVCC, EN/UVLO tiedtoVIN(unless otherwise noted).\nVOUT=5V\nSee Figure 46VSYNCIN =VVCC FSW=500kHz\nRRT=20kΩ\nFigure 1.Efficiency vsLoad, CCMVOUT=5V\nSee Figure 46VSYNCIN =0V FSW=500kHz\nRRT=20kΩ\nFigure 2.Efficiency vsLoad, DCM\nVOUT=12V\nSee Figure 57VSYNCIN =VVCC FSW=425kHz\nRRT=23.7 kΩ\nFigure 3.Efficiency vsLoad, CCMVOUT=12V\nSee Figure 57VSYNCIN =0V FSW=425kHz\nRRT=23.7 kΩ\nFigure 4.Efficiency vsLoad, DCM\n(VOUTSupplies Bias Power toVCC)\nVOUT=1.1V\nSee Figure 70FSW=300kHz\nRRT=33.2 kΩ\nFigure 5.Efficiency vsLoad, CCM Figure 6.FBVoltage vsJunction Temperature\nInput Voltage (V)VIN Operating Current \x10 Switching (mA)\n6 12 18 24 30 36 422.52.7533.253.53.754\n\x1040°C 25°C 125°C\nInput Voltage (V)VIN Operating Quiescent Current (mA)\n6 12 18 24 30 36 4200.10.20.30.40.50.6\nVCC = 8V\nInput Voltage (V)VIN Standby Quiescent Current (mA)\n6 12 18 24 30 36 421.31.41.51.61.71.8\n\x1040°C 25°C 125°C\nInput Voltage (V)VIN Operating Quiescent Current (mA)\n6 12 18 24 30 36 421.41.51.61.71.81.92\n\x1040°C 25°C 125°C\nInput Voltage (V)VIN Shutdown Quiescent Current ( PA)\n6 12 18 24 30 36 4202468101214\n\x1040°C 25°C 125°C\nJunction Temperature (°C)Min On-Time, Min Off-Time (ns)\n-40-25-105203550658095110 125020406080100120140160\nTOFF(min) TON(min)\n12LM25145\nSNVSAT9 –JUNE 2017 www.ti.com\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedTypical Characteristics (continued)\nVVIN=24V,RRT=25kΩ,SYNCIN tiedtoVCC, EN/UVLO tiedtoVIN(unless otherwise noted).\nFigure 7.TON(min) andTOFF(min) vsJunction TemperatureVSW=0V VEN/UVLO =0V\nFigure 8.IQ-SHD vsInput Voltage\nVSW=0V VEN/UVLO =1V\nFigure 9.IQ-STANDBY vsInput VoltageVSW=0V VEN/UVLO =VVIN VSS/TRK =0V\nFigure 10.IQ-OPERATING (Nonswitching) vsInput Voltage\nVSW=0V HO, LOOpen\nFigure 11.IQ-OPERATING (Switching) vsInput VoltageVSW=0V VVCC=VBST=VILIM VFB=0V\nFigure 12.VINQuiescent Current With External VCC Applied\nJunction Temperature (°C)PGOOD UVP Thresholds (V)\n-40-25-105203550658095110 125889092949698\nRising\nFalling\nJunction Temperature (°C)PGOOD OVP Thresholds (V)\n-40-25-105203550658095110 125100102104106108110\nRising\nFalling\nJunction Temperature (°C)VCC UVLO Threshold (V)\n-40-25-105203550658095110 1254.24.44.64.855.2\nRising\nFalling\nJunction Temperature (°C)BST UVLO Threshold (V)\n-40-25-105203550658095110 12533.23.43.63.84\nRising\nFalling\nJunction Temperature (°C)ILIM Current Source ( PA)\n-40-25-105203550658095110 125050100150200250300350\nRDS-ON Mode\nRSENSE Mode\nJunction Temperature (°C)Deadtime (ns)\n-40-25-105203550658095110 1250510152025\nHO to LO\nLO to HO\n13LM25145\nwww.ti.com SNVSAT9 –JUNE 2017\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedTypical Characteristics (continued)\nVVIN=24V,RRT=25kΩ,SYNCIN tiedtoVCC, EN/UVLO tiedtoVIN(unless otherwise noted).\nFigure 13.ILIM Current Source vsJunction TemperatureVSW=0V\nFigure 14.Dead Time vsJunction Temperature\nFigure 15.VCC UVLO Thresholds vsJunction Temperature Figure 16.BST UVLO Thresholds vsJunction Temperature\nFigure 17.PGOOD UVP Thresholds vsJunction\nTemperatureFigure 18.PGOOD OVP Thresholds vsJunction\nTemperature\nBST Diode Forward Current (mA)BST Diode Forward Voltage (V)\n0 10 20 30 40 500.50.60.70.80.91\nVCC = 8V\nVCC Voltage (V)LO, HO Gate Driver Peak Current (A)\n6789101112 1311.522.533.54\nSource\nSink\nRT Resistance (k :)Switching Frequency (kHz)\n0102030405060708090 10002004006008001000\nJunction Temperature (°C)Switching Frequency (kHz)\n-40-25-105203550658095110 125380390400410420\nVIN = 6V\nVIN = 48V\nVIN = 100V\nJunction Temperature (°C)EN Threshold (V)\n-40-25-105203550658095110 1251.051.11.151.21.251.3\nJunction Temperature (°C)EN Standby Threshold (V)\n-40-25-105203550658095110 1250.250.30.350.40.450.5\nRising\nFalling\n14LM25145\nSNVSAT9 –JUNE 2017 www.ti.com\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedTypical Characteristics (continued)\nVVIN=24V,RRT=25kΩ,SYNCIN tiedtoVCC, EN/UVLO tiedtoVIN(unless otherwise noted).\nFigure 19.EN/UVLO Threshold vsJunction Temperature Figure 20.ENStandby Thresholds vsJunction Temperature\nVSW=0V\nFigure 21.Oscillator Frequency vsRTResistance Figure 22.Oscillator Frequency vsJunction Temperature\nFigure 23.BST Diode Forward Voltage vsCurrent Figure 24.Gate Driver Peak Current vsVCC Voltage\nVCC Current (mA)VCC Voltage (V)\n0 10 20 30 40 50 60012345678\n\x1040°C 25°C 125°C\nJunction Temperature (°C)Soft-Start Current ( PA)\n-40-25-105203550658095110 12599.29.49.69.81010.210.410.610.811\nInput Voltage (V)VCC Voltage (V)\n6 12 18 24 30 36 425.7566.256.56.7577.257.57.75\n\x1040°C 25°C 125°C\nVCC Current (mA)VCC Voltage (V)\n0 10 20 30 40 50 6001234567\n\x1040°C 25°C 125°C\nVCC Voltage (V)HO Gate Driver R DS(on) (:)\n6789101112 130.60.811.21.41.6\nHigh State\nLow State\nVCC Voltage (V)LO Gate Driver R DS(on) (:)\n6789101112 130.60.811.21.41.6\nHigh State\nLow State\n15LM25145\nwww.ti.com SNVSAT9 –JUNE 2017\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedTypical Characteristics (continued)\nVVIN=24V,RRT=25kΩ,SYNCIN tiedtoVCC, EN/UVLO tiedtoVIN(unless otherwise noted).\nFigure 25.HODriver Resistance vsVCC Voltage Figure 26.LODriver Resistance vsVCC Voltage\nVSS/TRK =0V\nFigure 27.VCC Voltage vsInput VoltageVIN=6V\nFigure 28.VCC vsICCCharacteristic\nVIN=12V\nFigure 29.VCC vsICCCharacteristic Figure 30.SS/TRK Current Source vsJunction Temperature\nVIN VCC\nBST\nPGND\nAGNDILIMSW\nERROR \nAMPVCC\nUVLO7.5 V LDO \nREGULATOR\nHO\nLORT\nSS/TRKCOMPPWM\nCOMPARATOR\n0.8 VTHERMAL\nSHUTDOWNENABLE \nLOGIC\nOSCILLATOR & \nFEEDFORWARD \nRAMP\nGENERATOREN/UVLO0.4 V\nHYSTERESIS 1.2 V STANDBYSHUTDOWN\nCLK\nSYNCOUT\n kFF*VINVCC ENABLE\nPWM\nLOGICSYNCIN\nSUPERVISORY \nCOMPARATORS\nPGOOD0.8 V + 8%\nFBVCC\n+ \nCURRENT LIMIT \nCOMPARATOR++\n±\n+\n±+\n±7.5 V\nFPWM\nILIMLEVEL\nSHIFT\nADAPTIVE\nDEADTIME \nDELAY\n+\nCOMP\nCLAMP \nMODULATOR\nLO\n+\n+0.8 V - 8%25 µs \ndelay5 µs\nFILTER\nSTANDBYPEAK \nDETECT \nFILTER\nLOOCP+\n+±\n+115 mVFBRAMPkFF*VIN + 0.3 V\n0.3 VBST_UV\nVSW +\nVBST-UV++\nQCLDR³1´VVCC-UV\nDRIVERDRIVER\nRDS(on) or\nResistor SensingHICCUP \nCOUNTERSCLK±\n±\n±\n±\n±±±±\n±+\nCLAMP\nCopyright © 2017, Texas Instruments IncorporatedZERO CROSS \nDETECTION\n16LM25145\nSNVSAT9 –JUNE 2017 www.ti.com\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nThe LM25145 isa42-V synchronous buck controller thatfeatures allofthefunctions necessary toimplement a\nhigh efficiency step-down power supply with output voltage ranging from 0.8Vto40V.Thevoltage-mode control\narchitecture uses input feedforward forexcellent linetransient response over awide VINrange. Voltage-mode\ncontrol supports thewide duty cycle range forhigh input voltage andlowdropout applications aswell aswhen a\nhigh voltage conversion ratio (forexample, 10-to-1) isrequired. Current sensing forcycle-by-cycle current limit\ncanbeimplemented with either thelow-side FET RDS(on) oracurrent sense resistor. The operating frequency is\nprogrammable from 100 kHz to1MHz. The LM25145 drives external high-side and low-side NMOS power\nswitches with robust 7.5-V gate drivers suitable forstandard threshold MOSFETs. Adaptive dead-time control\nbetween thehigh-side and low-side drivers isdesigned tominimize body diode conduction during switching\ntransitions. Anexternal bias supply can beconnected totheVCC pintoimprove efficiency inhigh-voltage\napplications. Auser-selectable diode emulation feature enables discontinuous conduction mode operation for\nimproved efficiency andlower dissipation atlight-load conditions.\n8.2 Functional Block Diagram\n1\n2\n3\n4\n5\n6\n7\n10 1117\n18\n19\n1420\nBST\nHO\nSW\nLO\nPGNDRT\nSS/TRK\nCOMP\nFB\nAGNDVIN\nVOUT\nLM25145VOUT\nSYNCGND\nPG12SYNCOUT\n8SYNCIN\n9NCEN/UVLO VIN\nILIM PGOODSYNC \nout\n13VCC16\n15NC\nEPLF\nCOUTQ1\nQ2\nCIN\nRILIMCVCCCBST\nCSSRUV2 RUV1\nRFB2RFB1RC2\nCC2CC1RC1CC3\nRPGoptionalRRT\nCopyright © 2017, Texas Instruments IncorporatedCILIM\n17LM25145\nwww.ti.com SNVSAT9 –JUNE 2017\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated8.3 Feature Description\n8.3.1 Input Range (VIN)\nThe LM25145 operational input voltage range isfrom 6Vto42V.The device isintended forstep-down\nconversions from 12-V, 24-V, 28-V and 36-V unregulated, semiregulated, and fully-regulated supply rails. The\napplication circuit ofFigure 31shows allthenecessary components toimplement anLM25145-based wide-V IN\nstep-down regulator using asingle supply. The LM25145 uses aninternal LDO subregulator toprovide a7.5-V\nVCC bias railforthegate drive and control circuits (assuming theinput voltage ishigher than 7.5Vplus the\nnecessary subregulator dropout specification).\nFigure 31.Schematic Diagram forVINOperating Range of6Vto42V\nInhigh voltage applications, take extra care toensure theVIN pindoes notexceed theabsolute maximum\nvoltage rating of55Vduring lineorload transient events. Voltage ringing ontheVIN pinthat exceeds the\nAbsolute Maximum Ratings candamage theIC.Use high-quality ceramic input capacitors tominimize ringing.\nAnRCfilter from theinput railtotheVINpin(forexample, 4.7Ωand0.1µF)provides supplementary filtering at\ntheVINpin.\n8.3.2 Output Voltage Setpoint andAccuracy (FB)\nThe reference voltage attheFBpinissetat0.8Vwith afeedback system accuracy over thefulljunction\ntemperature range of±1%. Junction temperature range forthedevice is–40°Cto+125 °C.While dependent on\nswitching frequency andload current levels, theLM25145 isgenerally capable ofproviding output voltages inthe\nrange of0.8Vtoamaximum ofslightly less than VIN. TheDCoutput voltage setpoint during normal operation is\nsetbythefeedback resistor network, RFB1andRFB2,connected totheoutput.\n8.3.3 High-Voltage Bias Supply Regulator (VCC)\nTheLM25145 contains aninternal high-voltage VCC regulator thatprovides abias supply forthePWM controller\nanditsgate drivers fortheexternal MOSFETs. The input pin(VIN) canbeconnected directly toaninput voltage\nsource upto42V.Theoutput oftheVCC regulator issetto7.5V.However, when theinput voltage isbelow the\nVCC setpoint level, theVCC output tracks VINwith asmall voltage drop. Connect aceramic decoupling capacitor\nbetween 1µFand5µFfrom VCC toAGND forstability.\nEN\nUV2 UV1\nIN(on) ENVR R V V  \x98 \x10\nIN(on) IN(off)\nUV1\nHYSV V \nRI\x10\n \n20 VCCLM25145\n14 VIN VCC-EXTRequired if V IN < VCC(EXT)\n6\nCopyright © 2017, Texas Instruments IncorporatedCVIN\n0.1 PFDVIN\nVIN\nCVCC\n2.2 PFDVCC\n8 V to 13 V\nAGND6 V to 42 V\n18LM25145\nSNVSAT9 –JUNE 2017 www.ti.com\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedFeature Description (continued)\nTheVCC regulator output hasacurrent limit of40mA(minimum). Atpower up,theregulator sources current into\nthecapacitor connected totheVCC pin.When theVCC voltage exceeds itsrising UVLO threshold of4.93 V,the\noutput isenabled (ifEN/UVLO isabove 1.2V)andthesoft-start sequence begins. Theoutput remain active until\ntheVCC voltage falls below itsfalling UVLO threshold of4.67 V(typical) orifEN/UVLO goes toastandby or\nshutdown state.\nInternal power dissipation oftheVCC regulator canbeminimized byconnecting theoutput voltage oranauxiliary\nbias supply rail(upto13V)toVCC using adiode DVCCasshown inFigure 32.Adiode inseries with theinput\nprevents reverse current flow from VCC toVINiftheinput voltage falls below theexternal VCC rail.\nFigure 32.VCC Bias Supply Connection From VOUT orAuxiliary Supply\nNote thatafinite bias supply regulator dropout voltage exists andismanifested toalarger extent when driving\nhigh gate charge (QG)power MOSFETs atelevated switching frequencies. Forexample, atVVIN=6V,theVCC\nvoltage is5.8Vwith aDCoperating current, IVCC,of20mA. Such alowgate drive voltage may beinsufficient to\nfully enhance thepower MOSFETs. Atthevery least, MOSFET on-state resistance, RDS(ON) ,may increase at\nsuch lowgate drive voltage.\nHere arethemain considerations when operating atinput voltages below 7.5V:\n•Increased MOSFET RDS(on) atlower VGS,leading toIncreased conduction losses andreduced OCP setpoint.\n•Increased switching losses given theslower switching times when operating atlower gate voltages.\n•Restricted range ofsuitable power MOSFETs tochoose from (MOSFETs with RDS(on) rated atVGS=4.5V\nbecome mandatory).\n8.3.4 Precision Enable (EN/UVLO)\nThe EN/UVLO input supports adjustable input undervoltage lockout (UVLO) with hysteresis programmed bythe\nresistor values forapplication specific power-up and power-down requirements. EN/UVLO connects toa\ncomparator-based input referenced toa1.2-V bandgap voltage. Anexternal logic signal canbeused todrive the\nEN/UVLO input totoggle theoutput ONandOFF andforsystem sequencing orprotection. The simplest way to\nenable theoperation oftheLM25145 istoconnect EN/UVLO directly toVIN. This allows selfstart-up ofthe\nLM25145 when VCCiswithin itsvalid operating range. However, many applications benefit from using aresistor\ndivider RUV1andRUV2asshown inFigure 33toestablish aprecision UVLO level.\nUse Equation 1and Equation 2tocalculate theUVLO resistors given therequired input turnon and turnoff\nvoltages.\n(1)\n(2)\n5FBLM25145\n1EN/UVLORUV1\n499 k\rVOUT(MASTER)  = 5 V\nRFB1\nRFB220 k\r\n3.83 k\r0.8 V 5FBLM25145\n1RPG\n20 k\rRFB3\nRFB420 k\r\n6.34 k\r0.8 VVOUT(SLAVE) = 3.3 VVIN(on) = 15 V\nVIN(off) = 10 V\nRegulator #1\nStart-up based on \nInput Voltage UVLO Regulator #2 \nSequential Start-up \nbased on PGOODPGOOD 10 PGOOD 10\nRUV2\n43.2 k\rEN/UVLO\nCopyright © 2017, Texas Instruments Incorporated\nVIN\n1.2V Enable \nComparatorRUV1\nRUV2LM25145\n1EN/UVLO\nRemote \nShutdown10 \x1dAvcc\n19LM25145\nwww.ti.com SNVSAT9 –JUNE 2017\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedFeature Description (continued)\nFigure 33.Programmable Input Voltage UVLO Turnon andTurnoff\nThe LM25145 enters alowIQshutdown mode when EN/UVLO ispulled below approximately 0.4V.The internal\nLDO regulator powers offand theinternal bias supply railcollapses, shutting down thebias currents ofthe\nLM25145. The LM25145 operates instandby mode when theEN/UVLO voltage isbetween thehard shutdown\nandprecision enable (standby) thresholds.\n8.3.5 Power Good Monitor (PGOOD)\nTheLM25145 provides aPGOOD flagpintoindicate when theoutput voltage iswithin aregulation window. Use\nthePGOOD signal asshown inFigure 34forstart-up sequencing ofdownstream converters, fault protection, and\noutput monitoring. PGOOD isanopen-drain output thatrequires apullup resistor toaDCsupply notgreater than\n13V.The typical range ofpullup resistance is10kΩto100kΩ.Ifnecessary, usearesistor divider todecrease\nthevoltage from ahigher voltage pullup rail.\nFigure 34.Master-Slave Sequencing Implementation Using PGOOD andEN/UVLO\nWhen theFBvoltage exceeds 94% oftheinternal reference VREF,theinternal PGOOD switch turns offand\nPGOOD canbepulled high bytheexternal pullup. IftheFBvoltage falls below 92% ofVREF,theinternal PGOOD\nswitch turns on,andPGOOD ispulled lowtoindicate thattheoutput voltage isoutofregulation. Similarly, when\ntheFBvoltage exceeds 108% ofVREF,theinternal PGOOD switch turns on,pulling PGOOD low. IftheFB\nvoltage subsequently falls below 105% ofVREF,thePGOOD switch isturned offand PGOOD ispulled high.\nPGOOD hasabuilt-in deglitch delay of25µs.\n1 Ps/DIVVSYNCIN \n2 V/DIVVSW 5 V/DIV\n4\nRT\nSW10R k F kHz:  ª º ¬ ¼ ª º ¬ ¼ \n20LM25145\nSNVSAT9 –JUNE 2017 www.ti.com\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedFeature Description (continued)\n8.3.6 Switching Frequency (RT, SYNCIN)\nThere aretwooptions forsetting theswitching frequency, FSW,oftheLM25145, thus providing apower supply\ndesigner with alevel offlexibility when choosing external components forvarious applications. Toadjust the\nfrequency, use aresistor from theRTpintoAGND, orsynchronize theLM25145 toanexternal clock signal\nthrough theSYNCIN pin.\n8.3.6.1 Frequency Adjust\nAdjust theLM25145 free-running switching frequency byusing aresistor from theRTpintoAGND. The\nswitching frequency range isfrom 100 kHz to1MHz. The frequency setresistance, RRT,isgoverned by\nEquation 3.E96 standard-value resistors forcommon switching frequencies aregiven inTable 1.\n(3)\nTable 1.Frequency SetResistors\nSWITCHING FREQUENCY\n(kHz)FREQUENCY SET RESISTANCE\n(kΩ)\n100 100\n200 49.9\n250 40.2\n300 33.2\n400 24.9\n500 20\n750 13.3\n1000 10\n8.3.6.2 Clock Synchronization\nApply anexternal clock synchronization signal totheLM25145 tosynchronize switching inboth frequency and\nphase. Requirements fortheexternal clock SYNC signal are:\n•Clock frequency range: 100kHzto1MHz\n•Clock frequency: –20% to+50% ofthefree-running frequency setbyRRT\n•Clock maximum voltage amplitude: 13V\n•Clock minimum pulse width: 50ns\nFigure 35.Typical 400-kHz SYNCIN andSWVoltage Waveforms\nPGOOD \n2V/DIVVOUT 1V/DIVSS/TRK\n160mV/DIV\n94% VOUT92% VOUT\n10 ms/DIV\nSS SSC nF 12.5 t ms  \x98 ª º ª º¬ ¼ ¬ ¼\nSS REF\nSS\nSSC V tI\x98 \n21LM25145\nwww.ti.com SNVSAT9 –JUNE 2017\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedFigure 35shows aclock signal at400kHz andthecorresponding SWnode waveform (VIN=24V,VOUT=5V,\nfree-running frequency =280kHz). The SWvoltage waveform issynchronized with respect totherising edge of\nSYNCIN. Therising edge oftheSWvoltage isphase delayed relative toSYNCIN byapproximately 100ns.\n8.3.7 Configurable Soft-Start (SS/TRK)\nAfter theEN/UVLO pinexceeds itsrising threshold of1.2V,theLM25145 begins charging theoutput totheDC\nlevel dictated bythefeedback resistor network. TheLM25145 features anadjustable soft-start (setbyacapacitor\nfrom theSS/TRK pintoGND) thatdetermines thecharging time oftheoutput. A10-µAcurrent source charges\nthis soft-start capacitor. Soft-start limits inrush current asaresult ofhigh output capacitance toavoid an\novercurrent condition. Stress ontheinput supply railisalso reduced. The soft-start time, tSS,fortheoutput\nvoltage toramp toitsnominal level issetbyEquation 4.\nwhere\n•CSSisthesoft-start capacitance\n•VREFisthe0.8-V reference\n•ISSisthe10-µAcurrent sourced from theSS/TRK pin. (4)\nMore simply, calculate CSSusing Equation 5.\n(5)\nTheSS/TRK pinisinternally clamped toVFB+115mVtoallow asoft-start recovery from anoverload event. The\nclamp circuit requires asoft-start capacitance greater than 2nFforstability and has acurrent limit of\napproximately 2mA.\n8.3.7.1 Tracking\nThe SS/TRK pinalso doubles asatracking pinwhen master-slave power-supply tracking isrequired. This\ntracking isachieved bysimply dividing down theoutput voltage ofthemaster with asimple resistor network.\nCoincident, ratiometric, andoffset tracking modes arepossible.\nIfanexternal voltage source isconnected totheSS/TRK pin,theexternal soft-start capability oftheLM25145 is\neffectively disabled. The regulated output voltage level isreached when theSS/TRACK pinreaches the0.8-V\nreference voltage level. Itistheresponsibility ofthesystem designer todetermine ifanexternal soft-start\ncapacitor isrequired tokeep thedevice from entering current limit during astart-up event. Likewise, thesystem\ndesigner must also beaware ofhow fasttheinput supply ramps ifthetracking feature isenabled.\nFigure 36.Typical Output Voltage Tracking andPGOOD Waveforms\n5FBLM25145\n3SS/TRKRTRK1\nRTRK226.7 k\r\n10 k\rVOUT SLAVE1 = 1.8 V\nRFB1\nRFB212.5 k\r\n10 k\r0.8 V 5FBLM25145\n3SS/TRKRTRK3\nRTRK4\n20 k\rRFB3\nRFB410 k\r\n20 k\r0.8 VVOUT SLAVE2 = 1.2 VVOUT MASTER = 3.3 V\nSlave Regulator #1 \nRatiometric TrackingSlave Regulator #2 \nCoincident Tracking\n8SYNCIN\nSYNCOUT\nfrom MasterCSS1\n2.2 nFCSS2\n2.2 nF\n8SYNCIN10 k\r\nCopyright © 2017, Texas Instruments Incorporated\n22LM25145\nSNVSAT9 –JUNE 2017 www.ti.com\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedFigure 36shows atriangular voltage signal directly driving SS/TRK and thecorresponding output voltage\ntracking response. Nominal output voltage here is5V,with oscilloscope channel scaling chosen such that the\nwaveforms overlap during tracking. Asexpected, thePGOOD flagtransitions atthresholds of94% (rising) and\n92% (falling) ofthenominal output voltage setpoint.\nTwo practical tracking configurations, ratiometric and coincident, areshown inFigure 37.The most common\napplication iscoincident tracking, used incore versus I/Ovoltage tracking inDSP and FPGA implementations.\nCoincident tracking forces themaster and slave channels tohave thesame output voltage ramp rate until the\nslave output reaches itsregulated setpoint. Conversely, ratiometric tracking sets theoutput voltage oftheslave\ntoafraction oftheoutput voltage ofthemaster during start-up.\nFigure 37.Tracking Implementation With Master, Ratiometric Slave, andCoincident Slave Rails\nForcoincident tracking, connect theSS/TRK input oftheslave regulator toaresistor divider from theoutput\nvoltage ofthemaster that isthesame asthedivider used ontheFBpinoftheslave. Inother words, simply\nselect RTRK3 =RFB3and RTRK4 =RFB4asshown in.Asthemaster voltage rises, theslave voltage rises\nidentically (aside from the80-mV offset from SS/TRK toFBwhen VFBisbelow 0.8V).Eventually, theslave\nvoltage reaches itsregulation voltage, atwhich point theinternal reference takes over theregulation while the\nSS/TRK input continues to115mVabove FB,andnolonger controls theoutput voltage.\nInallcases, toensure that theoutput voltage accuracy isnotcompromised bytheSS/TRK voltage being too\nclose tothe0.8-V reference voltage, thefinal value oftheSS/TRK voltage oftheslave should beatleast 100mV\nabove FB.\n8.3.8 Voltage-Mode Control (COMP)\nThe LM25145 incorporates avoltage-mode control loop implementation with input voltage feedforward to\neliminate theinput voltage dependence ofthePWM modulator gain. This configuration allows thecontroller to\nmaintain stability throughout theentire input voltage operating range andprovides foroptimal response toinput\nvoltage transient disturbances. The constant gain provided bythecontroller greatly simplifies loop compensation\ndesign because theloop characteristics remain constant astheinput voltage changes, unlike abuck converter\nwithout voltage feedforward. Anincrease ininput voltage ismatched byaconcomitant increase inramp voltage\namplitude tomaintain constant modulator gain. The input voltage feedforward gain, kFF,is15,equivalent tothe\ninput voltage divided bytheramp amplitude, VIN/VRAMP.SeeControl Loop Compensation formore detail.\nVIN\nVOUT\nGNDLF\nRILIM\nILIM\nCOUT\nQ2Q1\nSW\nLOHO\nCopyright © 2017, Texas Instruments Incorporated\nVIN\nVOUT\nGNDLF\nCOUTQ2Q1\nSW\nLOHO\nRILIMILIM\nRS\nCopyright © 2017, Texas Instruments Incorporated\n23LM25145\nwww.ti.com SNVSAT9 –JUNE 2017\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated8.3.9 Gate Drivers (LO, HO)\nThe LM25145 gate driver impedances arelowenough toperform effectively inhigh output current applications\nwhere large die-size orparalleled MOSFETs with correspondingly large gate charge, QG,areused. Measured at\nVVCC=7.5V,thelow-side driver oftheLM25145 hasalowimpedance pulldown path of0.9Ωtominimize the\neffect ofdv/dt induced turnon, particularly with lowgate-threshold voltage MOSFETs. Similarly, thehigh-side\ndriver has1.5-Ωand 0.9-Ωpullup and pulldown impedances, respectively, forfaster switching transition times,\nlower switching loss, andgreater efficiency.\nThe high-side gate driver works inconjunction with anintegrated bootstrap diode and external bootstrap\ncapacitor, CBST.When thelow-side MOSFET conducts, theSW voltage isapproximately at0Vand CBSTis\ncharged from VCC through theintegrated boot diode. Connect a0.1-μForlarger ceramic capacitor close tothe\nBST andSWpins.\nFurthermore, there isaproprietary adaptive dead-time control onboth switching edges toprevent shoot-through\nandcross-conduction, minimize body diode conduction time, andreduce body diode reverse recovery losses.\n8.3.10 Current Sensing andOvercurrent Protection (ILIM)\nThe LM25145 implements alossless current sense scheme designed tolimit theinductor current during an\noverload orshort-circuit condition. Figure 38portrays thepopular current sense method using theon-state\nresistance ofthelow-side MOSFET. Meanwhile, Figure 39shows analternative implementation with current\nshunt resistor, RS.TheLM25145 senses theinductor current during thePWM off-time (when LOishigh).\nFigure 38.MOSFET RDS(on) Current Sensing Figure 39.Shunt Resistor Current Sensing\nThe ILIM pinoftheLM25145 sources areference current thatflows inanexternal resistor, designated RILIM,to\nprogram ofthecurrent limit threshold. Acurrent limit comparator ontheILIM pinprevents further SWpulses if\ntheILIM pinvoltage goes below GND. Figure 40shows theimplementation.\nResistor RILIMistiedtoSWtousetheRDS(on) ofthelow-side MOSFET asasensing element (termed RDS-ON\nmode). Alternatively, RILIMistiedtoashunt resistor connected atthesource ofthelow-side MOSFET (termed\nRSENSE mode). TheLM25145 detects theappropriate mode atstart-up andsets thesource current amplitude and\ntemperature coefficient (TC) accordingly.\nThe ILIM current with RDS-ON sensing is200 µAat27°Cjunction temperature and incorporates aTCof+4500\nppm/ °Ctogenerally track theRDS(on) temperature variation ofthelow-side MOSFET. Conversely, theILIM\ncurrent isaconstant 100 µAinRSENSE mode. This controls thevalley oftheinductor current during asteady-\nstate overload attheoutput. Depending onthechosen mode, select theresistance ofRILIMusing Equation 6.\nGNDLF\nCOUTQ1\nQ2\nCopyright © 2017, Texas Instruments IncorporatedS Q\nQRVIN\nVOUT Gate \nDriver\nRILIM\nCILIMS Q\nQRPWMLValleyPWM\nILIM \ncomparatorPWM \nLatch\nCOMP \nClamp \nModulator300 mVIRAMP\nVRAMP+CLK\nPWM Comp\nVCLAMPPWM Aux\n++\nVREFError Amp\n+IRDSON(TJ)\nPGNDILIMLOHO\nFBCOMP\n+\n±SW\nOUT L\nDS(on)Q2 DS(on)\nRDSON\nILIM\nOUT L\nS\nRSI I 2R , R sensingI\nR\nI I 2R , shunt sensingI\x10\'\xad\x98°\n° ®\n\x10\'°\x98°¯\n24LM25145\nSNVSAT9 –JUNE 2017 www.ti.com\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporatedwhere\n•ΔIListhepeak-to-peak inductor ripple current\n•RDS(on)Q2 istheon-state resistance ofthelow-side MOSFET\n•IRDSON istheILIM pincurrent inRDS-ON mode\n•RSistheresistance ofthecurrent-sensing shunt element, and\n•IRSistheILIM pincurrent inRSENSE mode. (6)\nGiven thelarge voltage swings ofILIM inRDS-ON mode, acapacitor designated CILIMconnected from ILIM to\nPGND isessential totheoperation ofthevalley current limit circuit. Choose thiscapacitance such thatthetime\nconstant RILIM·CILIMisapproximately 6ns.\nFigure 40.OCP Setpoint Defined byCurrent Source IRDSON andResistor RILIMinRDS-ON Mode\nNote that current sensing with ashunt component istypically implemented atlower output current levels to\nprovide accurate overcurrent protection. Burdened bytheunavoidable efficiency penalty, PCB layout, and\nadditional cost implications, this configuration isnotusually implemented inhigh-current applications (except\nwhere OCP setpoint accuracy andstability over theoperating temperature range arecritical specifications).\nCLKCOMP\n300 mV\nPWMLShort \nApplied\nRAMPCLAMP\nILIM Threshold\nValleyPWM\nPWML terminated by  \nVRAMP > VCOMPPWML terminated by  \nVRAMP > VCLAMPMany \ncycles\nInductor Current\n25LM25145\nwww.ti.com SNVSAT9 –JUNE 2017\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated8.3.11 OCP Duty Cycle Limiter\nFigure 41.OCP Duty Cycle Limiting Waveforms\nInaddition tovalley current limiting, theLM25145 uses aproprietary duty-cycle limiter circuit toreduce thePWM\non-time during anovercurrent condition. Asshown inFigure 40,anauxiliary PWM comparator along with a\nmodulated CLAMP voltage limits how quickly theon-time increases inresponse toalarge step intheCOMP\nvoltage thattypically occurs with avoltage-mode control loop architecture.\nAsdepicted inFigure 41,theCLAMP voltage, VCLAMP ,isnormally regulated above theCOMP voltage toprovide\nadequate headroom during aresponse toaload-on transient. IftheCOMP voltage rises quickly during an\noverloaded orshorted output condition, theon-time pulse terminates thereby limiting theon-time and peak\ninductor current. Moreover, theCLAMP voltage isreduced ifadditional valley current limit events occur, further\nreducing theaverage output current.\nIftheovercurrent condition exists for128 continuous clock cycles, ahiccup event istriggered and SSispulled\nlowfor8192 clock cycles before asoft-start sequence isinitiated.\n8.4 Device Functional Modes\n8.4.1 Shutdown Mode\nThe EN/UVLO pinprovides ON/OFF control fortheLM25145. When theEN/UVLO voltage isbelow 0.37 V\n(typical), thedevice isinshutdown mode. Both theinternal bias supply LDO andtheswitching regulator areoff.\nThe quiescent current inshutdown mode drops to13.5μA(typical) atVIN=24V.The LM25145 also includes\nundervoltage protection oftheinternal bias LDO. Iftheinternal bias supply voltage isbelow itsUVLO threshold\nlevel, theswitching regulator remains off.\n8.4.2 Standby Mode\nThe internal bias supply LDO hasalower enable threshold than theswitching regulator. When theEN/UVLO\nvoltage exceeds 0.42 V(typical) andisbelow theprecision enable threshold (1.2Vtypically), theinternal LDO is\nonandregulating. Switching action andoutput voltage regulation aredisabled instandby mode.\n26LM25145\nSNVSAT9 –JUNE 2017 www.ti.com\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedDevice Functional Modes (continued)\n8.4.3 Active Mode\nThe LM25145 isinactive mode when theVCC voltage isabove itsrising UVLO threshold of5Vand the\nEN/UVLO voltage isabove theprecision ENthreshold of1.2V.Thesimplest way toenable theLM25145 istotie\nEN/UVLO toVIN. This allows selfstart-up oftheLM25145 when theinput voltage exceeds theVCC threshold\nplus theLDO dropout voltage from VINtoVCC.\n8.4.4 Diode Emulation Mode\nThe LM25145 provides adiode emulation feature that can beenabled toprevent reverse (drain-to-source)\ncurrent flow inthelow-side MOSFET. When configured fordiode emulation, thelow-side MOSFET isswitched\noffwhen reverse current flow isdetected bysensing oftheSW voltage using azero-cross comparator. The\nbenefit ofthisconfiguration islower power loss atno-load and light-load conditions, thedisadvantage being\nslower light-load transient response.\nThe diode emulation feature isconfigured with theSYNCIN pin.Toenable diode emulation and thus achieve\ndiscontinuous conduction mode (DCM) operation atlight loads, connect theSYNCIN pintoAGND orleave\nSYNCIN floating. Ifforced PWM (FPWM) continuous conduction mode (CCM) operation isdesired, tieSYNCIN\ntoVCC either directly orusing apullup resistor. Note that diode emulation mode isautomatically engaged to\nprevent reverse current flow during aprebias start-up. Agradual change from DCM toCCM operation provides\nmonotonic start-up performance.\n8.4.5 Thermal Shutdown\nThe LM25145 includes aninternal junction temperature monitor. Ifthetemperature exceeds 175°C(typical),\nthermal shutdown occurs.\nWhen entering thermal shutdown, thedevice:\n1.Turns offthelow-side andhigh-side MOSFETs;\n2.Pulls SS/TRK andPGOOD low;\n3.Initiates asoft-start sequence when thedietemperature decreases bythethermal shutdown hysteresis of\n20°C(typical).\nThis isanon-latching protection, and, assuch, thedevice willcycle intoandoutofthermal shutdown ifthefault\npersists.\nL\nL(peak) OUTII I 2\' \x0e \nOUT IN OUT\nF\nIN L SWV V VLV I F§ · \x10 \x98 ¨ ¸ \' \x98 © ¹ \n27LM25145\nwww.ti.com SNVSAT9 –JUNE 2017\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\n9.1.1 Design andImplementation\nToexpedite theprocess ofdesigning ofaLM25145-based regulator foragiven application, please use the\nLM25145 Quickstart Calculator available asafree download, aswell asnumerous LM25145 reference designs\npopulated inTIDesigns ™reference design library, orthedesigns provided inTypical Applications .The\nLM25145 isalso WEBENCH®Designer enabled.\n9.1.2 Power Train Components\nComprehensive knowledge andunderstanding ofthepower train components arekeytosuccessfully completing\nasynchronous buck regulator design.\n9.1.2.1 Inductor\nFormost applications, choose aninductance such thattheinductor ripple current,ΔIL,isbetween 30% and40%\nofthemaximum DCoutput current atnominal input voltage. Choose theinductance using Equation 7based ona\npeak inductor current given byEquation 8.\n(7)\n(8)\nCheck theinductor datasheet toensure thatthesaturation current oftheinductor iswellabove thepeak inductor\ncurrent ofaparticular design. Ferrite designs have very lowcore loss and arepreferred athigh switching\nfrequencies, sodesign goals canthen concentrate oncopper loss andpreventing saturation. Low inductor core\nloss isevidenced byreduced no-load input current and higher light-load efficiency. However, ferrite core\nmaterials exhibit ahard saturation characteristic and theinductance collapses abruptly when thesaturation\ncurrent isexceeded. This results inanabrupt increase ininductor ripple current, higher output voltage ripple, not\ntomention reduced efficiency and compromised reliability. Note that thesaturation current ofaninductor\ngenerally deceases asitscore temperature increases. Ofcourse, accurate overcurrent protection iskey to\navoiding inductor saturation.\n9.1.2.2 Output Capacitors\nOrdinarily, theoutput capacitor energy store oftheregulator combined with thecontrol loop response are\nprescribed tomaintain theintegrity oftheoutput voltage within thedynamic (transient) tolerance specifications.\nThe usual boundaries restricting theoutput capacitor inpower management applications aredriven byfinite\navailable PCB area, component footprint and profile, and cost. The capacitor parasitics —equivalent series\nresistance (ESR) andequivalent series inductance (ESL) —take greater precedence inshaping theload transient\nresponse oftheregulator astheload step amplitude andslew rateincrease.\nThe output capacitor, COUT,filters theinductor ripple current and provides areservoir ofcharge forstep-load\ntransient events. Typically, ceramic capacitors provide extremely lowESR toreduce theoutput voltage ripple and\nnoise spikes, while tantalum andelectrolytic capacitors provide alarge bulk capacitance inarelatively compact\nfootprint fortransient loading events.\nBased onthestatic specification ofpeak-to-peak output voltage ripple denoted byΔVOUT,choose anoutput\ncapacitance thatislarger than thatgiven byEquation 9.\n\x0b \x0c2\nF OUT\nOUT 2 2\nOUT OVERSHOOT OUTL I C\nV V V\x98\'t\n\x0e\' \x10\nload current, \niOUT(t)IOUT1\nIOUT2\'IOUT\ntrampIOUT2\nIOUT1\'IOUTinductor current, i L(t)inductor current, i L(t)\nload current, i OUT(t)\'QC\n\'QCOUT OUT\nrampdi I\ndt t\' \nIN OUTL\nFV V di\ndt L\x10 OUT L\nFVdi\ndt L \x10 \n\x0b \x0cL\nOUT2 2\nSW OUT ESR LIC\n8 F V R I\'t\n\x98 \' \x10 \x98\'\n28LM25145\nSNVSAT9 –JUNE 2017 www.ti.com\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedApplication Information (continued)\n(9)\nFigure 42conceptually illustrates therelevant current waveforms during both load step-up and step-down\ntransitions. Asshown, thelarge-signal slew rateoftheinductor current islimited astheinductor current ramps to\nmatch thenew load-current level following aload transient. This slew-rate limiting exacerbates thedeficit of\ncharge intheoutput capacitor, which must bereplenished asrapidly aspossible during andafter theload step-\nuptransient. Similarly, during andafter aload step-down transient, theslew rate limiting oftheinductor current\nadds tothesurplus ofcharge intheoutput capacitor thatmust bedepleted asquickly aspossible.\nFigure 42.Load Transient Response Representation Showing COUTCharge Surplus orDeficit\nInatypical regulator application of24-V input tolowoutput voltage (forexample, 5V),itshould berecognized\nthattheload-off transient represents worst-case. Inthatcase, thesteady-state duty cycle isapproximately 10%\nand thelarge-signal inductor current slew rate when theduty cycle collapses tozero isapproximately –VOUT/L.\nCompared toaload-on transient, theinductor current takes much longer totransition totherequired level. The\nsurplus ofcharge intheoutput capacitor causes theoutput voltage tosignificantly overshoot. Infact, todeplete\nthisexcess charge from theoutput capacitor asquickly aspossible, theinductor current must ramp below its\nnominal level following theload step. Inthis scenario, alarge output capacitance can beadvantageously\nemployed toabsorb theexcess charge andlimit thevoltage overshoot.\nTomeet thedynamic specification ofoutput voltage overshoot during such aload-off transient (denoted as\nΔVOVERSHOOT with step reduction inoutput current given byΔIOUT),theoutput capacitance should belarger than\n(10)\nThe ESR ofacapacitor isprovided inthemanufacturer ’sdata sheet either explicitly asaspecification or\nimplicitly intheimpedance vs.frequency curve. Depending ontype, size andconstruction, electrolytic capacitors\nhave significant ESR, 5mΩand above, and relatively large ESL, 5nHto20nH.PCB traces contribute some\nparasitic resistance and inductance aswell. Ceramic output capacitors, ontheother hand, have lowESR and\nESL contributions attheswitching frequency, and thecapacitive impedance component dominates. However,\ndepending onpackage and voltage rating oftheceramic capacitor, theeffective capacitance can drop quite\nsignificantly with applied DCvoltage andoperating temperature.\n\x0b \x0c\n\x0b \x0cOUT\nIN\nSW IN ESR OUTD 1 D ICF V R I\x98 \x10 \x98t\x98 \' \x10 \x98\n\x0b \x0c OUT\nIN OUT ESR\nSW INI D 1 DV I RF C \x98 \x98 \x10\'  \x0e \x98\x98\n\x0b \x0c2\n2 L\nCIN,rms OUTII D I 1 D12§ · \'¨ ¸  \x98 \x98 \x10 \x0e¨ ¸ © ¹ \n29LM25145\nwww.ti.com SNVSAT9 –JUNE 2017\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedApplication Information (continued)\nIgnoring theESR term inEquation 9gives aquick estimation oftheminimum ceramic capacitance necessary to\nmeet theoutput ripple specification. One tofour 47-µF,10-V, X7R capacitors in1206 or1210 footprint isa\ncommon choice. Use Equation 10todetermine ifadditional capacitance isnecessary tomeet theload-off\ntransient overshoot specification.\nAcomposite implementation ofceramic and electrolytic capacitors highlights the rationale forparalleling\ncapacitors ofdissimilar chemistries yetcomplementary performance. The frequency response ofeach capacitor\nisaccretive inthateach capacitor provides desirable performance over acertain portion ofthefrequency range.\nWhile theceramic provides excellent mid- and high-frequency decoupling characteristics with itslowESR and\nESL tominimize theswitching frequency output ripple, theelectrolytic device with itslarge bulk capacitance\nprovides low-frequency energy storage tocope with load transient demands.\n9.1.2.3 Input Capacitors\nInput capacitors arenecessary tolimit theinput ripple voltage tothebuck power stage due toswitching-\nfrequency AC currents. TIrecommends using X5R orX7R dielectric ceramic capacitors toprovide low\nimpedance andhigh RMS current rating over awide temperature range. Tominimize theparasitic inductance in\ntheswitching loop, position theinput capacitors asclose aspossible tothedrain ofthehigh-side MOSFET and\nthesource ofthelow-side MOSFET. Theinput capacitor RMS current isgiven byEquation 11.\n(11)\nThe highest input capacitor RMS current occurs atD=0.5, atwhich point theRMS current rating ofthe\ncapacitors should begreater than halftheoutput current.\nIdeally, theDCcomponent ofinput current isprovided bytheinput voltage source andtheACcomponent bythe\ninput filter capacitors. Neglecting inductor ripple current, theinput capacitors source current ofamplitude (IOUT−\nIIN)during theDinterval andsinks IINduring the1−Dinterval. Thus, theinput capacitors conduct asquare-wave\ncurrent ofpeak-to-peak amplitude equal totheoutput current. Itfollows thattheresultant capacitive component\nofACripple voltage isatriangular waveform. Together with theESR-related ripple component, thepeak-to-peak\nripple voltage amplitude isgiven byEquation 12.\n(12)\nThe input capacitance required foraparticular load current, based onaninput voltage ripple specification of\nΔVIN,isgiven byEquation 13.\n(13)\nLow-ESR ceramic capacitors canbeplaced inparallel with higher valued bulk capacitance toprovide optimized\ninput filtering fortheregulator and damping tomitigate theeffects ofinput parasitic inductance resonating with\nhigh-Q ceramics. One bulk capacitor ofsufficiently high current rating and two orthree 2.2-μF100-V X7R\nceramic decoupling capacitors areusually sufficient. Select theinput bulk capacitor based onitsripple current\nrating andoperating temperature.\n9.1.2.4 Power MOSFETs\nThechoice ofpower MOSFETs hassignificant impact onDC-DC regulator performance. AMOSFET with lowon-\nstate resistance, RDS(on) ,reduces conduction loss, whereas lowparasitic capacitances enable faster transition\ntimes andreduced switching loss. Normally, thelower theRDS(on) ofaMOSFET, thehigher thegate charge and\noutput charge (QGand QOSSrespectively), and vice versa. Asaresult, theproduct RDS(on) ×QGiscommonly\nspecified asaMOSFET figure-of-merit. Low thermal resistance ensures that theMOSFET power dissipation\ndoes notresult inexcessive MOSFET dietemperature.\nThemain parameters affecting power MOSFET selection inanLM25145 application areasfollows:\n•RDS(on) atVGS=7.5V;\n•Drain-source voltage rating, BVDSS,typically 30V,40Vor60V,depending onmaximum input voltage;\nRR IN SW RR2P V F Q \x98 \x98\nBDL L \ncond F SW OUT dt1 OUT dt2I I P V F I t I t2 2 ª º \' \' § · § · \x98 \x0e \x98 \x0e \x10 \x98 « » ¨ ¸ ¨ ¸© ¹ © ¹¬ ¼ \n\x0b \x0c Coss SW IN oss2 oss1 oss2P F V Q E E \x98 \x98 \x0e \x10\nGate2 CC SW G2P V F Q \x98 \x98\nGate1 CC SW G1P V F Q \x98 \x98\nL L \nsw1 IN SW OUT R OUT FI I P V F I t I t2 2 ª º \' \' § · § · \x98 \x10 \x98 \x0e \x0e \x98 « » ¨ ¸ ¨ ¸© ¹ © ¹¬ ¼ \n2\n2L\ncond1 OUT DS(on)1IP D I R12§ · \'¨ ¸  \x98 \x0e \x98¨ ¸ © ¹ \n2\n2L\ncond2 OUT DS(on)2IP D I R12§ · \'c¨ ¸  \x98 \x0e \x98¨ ¸ © ¹ \n30LM25145\nSNVSAT9 –JUNE 2017 www.ti.com\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedApplication Information (continued)\n(1) MOSFET RDS(on) hasapositive temperature coefficient ofapproximately 4500 ppm/ °C.TheMOSFET junction temperature, TJ,andits\nriseover ambient temperature isdependent upon thedevice total power dissipation anditsthermal impedance.\n(2) D\'=1–Distheduty cycle complement.\n(3) Gate drive loss isapportioned based ontheinternal gate resistance oftheMOSFET, externally-added series gate resistance andthe\nrelevant driver resistance oftheLM25145.\n(4) MOSFET output capacitances, Coss1andCoss2,arehighly non-linear with voltage. These capacitances arecharged losslessly bythe\ninductor current athigh-side MOSFET turn-off. During turn-on, however, acurrent flows from theinput tocharge theoutput capacitance\nofthelow-side MOSFET. Eoss1,theenergy ofCoss1,isdissipated atturn-on, butthisisoffset bythestored energy Eoss2onCoss2.\n(5) MOSFET body diode reverse recovery charge, QRR,depends onmany parameters, particularly forward current, current transition speed\nandtemperature.•Gate charge parameters atVGS=7.5V;\n•Output charge, QOSS,attherelevant input voltage;\n•Body diode reverse recovery charge, QRR;\n•Gate threshold voltage, VGS(th) ,derived from theplateau intheQGvs.VGSplotintheMOSFET data sheet.\nWith aMOSFET Miller plateau voltage typically intherange of3Vto5V,the7.5-V gate drive amplitude of\ntheLM25145 provides anadequately-enhanced MOSFET when onand amargin against Cdv/dt shoot-\nthrough when off.\nTheMOSFET-related power losses aresummarized bytheequations presented inTable 2,where suffixes 1and\n2represent high-side and low-side MOSFET parameters, respectively. While theinfluence ofinductor ripple\ncurrent isconsidered, second-order loss modes, such asthose related toparasitic inductances and SWnode\nringing, arenotincluded. Consult theLM25145 Quickstart Calculator toassist with power loss calculations.\nTable 2.Buck Regulator MOSFET Power Losses\nPOWER LOSS MODE HIGH-SIDE MOSFET LOW-SIDE MOSFET\nMOSFET\nConduction(1)(2)\nMOSFET Switching Negligible\nMOSFET Gate Drive(3)\nMOSFET Output\nCharge(4)\nBody Diode\nConductionN/A\nBody Diode\nReverse Recovery(5)\nThehigh-side (control) MOSFET carries theinductor current during thePWM on-time (orDinterval) andtypically\nincurs most oftheswitching losses. Itistherefore imperative tochoose ahigh-side MOSFET that balances\nconduction andswitching loss contributions. The total power dissipation inthehigh-side MOSFET isthesum of\nthelosses due toconduction, switching (voltage-current overlap), output charge, and typically two-thirds ofthe\nnetloss attributed tobody diode reverse recovery.\nThe low-side (synchronous) MOSFET carries theinductor current when thehigh-side MOSFET isoff(or1–D\ninterval). The low-side MOSFET switching loss isnegligible asitisswitched atzero voltage –current just\ncommutates from thechannel tothebody diode orvice versa during thetransition dead-times. The LM25145,\nwith itsadaptive gate drive timing, minimizes body diode conduction losses when both MOSFETs areoff.Such\nlosses scale directly with switching frequency.\nInhigh step-down ratio applications, thelow-side MOSFET carries thecurrent foralarge portion oftheswitching\nperiod. Therefore, toattain high efficiency, itiscritical tooptimize thelow-side MOSFET forlowRDS(on) .Incases\nwhere theconduction loss istoohigh orthetarget RDS(on) islower than available inasingle MOSFET, connect\ntwolow-side MOSFETs inparallel. The total power dissipation ofthelow-side MOSFET isthesum ofthelosses\nduetochannel conduction, body diode conduction, andtypically one-third ofthenetloss attributed tobody diode\nreverse recovery. The LM25145 iswell suited todrive TI\'s comprehensive portfolio ofNexFET ™power\nMOSFETs.\no\nESR L\nF OUT\nESR DAMP\nF OUT1\n1 R RL C 1 R R\n1\nL C Z \n§ · \x0e\x98¨ ¸ \x0e© ¹ \n#\n\x98\nF\nL\nDAMPL\nRZ \nz2\nFB2 C2 C31\n(R R ) CZ \x0e \x98 \np2\nC1 C1 C2 C1 C21 1 \nR (C C ) R CZ # \x98 \x98 \nESR\nESR OUT1\nR C Z \x98\np1\nC2 C31\nR C Z \x98\nz1\nC1 C11\nR C Z \x98\nFBCOMPVIN\nVOUT\nGNDAdaptive \nGate \nDriver\nRFB2RC2CC3\nCC2RFB1RC1 CC1VREFLFD\nPWM \nComparatorPWM Ramp\n&p1&z1RESR\n&p2\n&z2&o\n&ESR\nModulator\nCompensatorPower Stage\nRLIOUT\n++VRAMP\nError \nAmp&L\nRDAMP\nCOUTQ2Q1\n31LM25145\nwww.ti.com SNVSAT9 –JUNE 2017\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated(1) RESRrepresents theESR oftheoutput capacitor COUT.\n(2) RDAMP =D·RDS(on)high-side +(1–D)·RDS(on) low-side +RDCR,shown asalumped element intheschematic, represents theeffective series\ndamping resistance.9.1.3 Control Loop Compensation\nThe poles and zeros inherent tothepower stage and compensator arerespectively illustrated byredand blue\ndashed rings intheschematic embedded inTable 3.\nThecompensation network typically employed with voltage-mode control isaType-III circuit with three poles and\ntwozeros. One compensator pole islocated attheorigin torealize high DCgain. The normal compensation\nstrategy uses twocompensator zeros tocounteract theLCdouble pole, onecompensator pole located tonullify\ntheoutput capacitor ESR zero, with theremaining compensator pole located atone-half switching frequency to\nattenuate high frequency noise. The resistor divider network toFBdetermines thedesired output voltage. Note\nthatthelower feedback resistor, RFB2,hasnoimpact onthecontrol loop from anACstandpoint because theFB\nnode istheinput toanerror amplifier and iseffectively atACground. Hence, thecontrol loop isdesigned\nirrespective ofoutput voltage level. The proviso here isthenecessary output capacitance derating with bias\nvoltage andtemperature.\nTable 3.Buck Regulator Poles andZeros(1)(2)\nPOWER STAGE POLES POWER STAGE ZEROS COMPENSATOR POLES COMPENSATOR ZEROS\nThe small-signal open-loop response ofabuck regulator isthe product ofmodulator, power train and\ncompensator transfer functions. The power stage transfer function canberepresented asacomplex pole pair\nassociated with theoutput LCfilter and azero related totheESR oftheoutput capacitor. The DC(and low\nfrequency) gain ofthemodulator andpower stage isVIN/VRAMP.The gain from COMP totheaverage voltage at\ntheinput oftheLCfilter isheld essentially constant bythePWM linefeedforward feature oftheLM25145 (15V/V\nor23.5 dB).\n-40-2002040\n-180-135-90-450\n1 10 100 1000\nFrequency (kHz)Loop \nGain \n(dB)Loop \nPhase \n(°)Complex \nLC Double \nPole\nCompensator \nPoles\nOutput \nCapacitor \nESR ZeroCrossover \nFrequency, f c\nCompensator \nZeros\nLoop \nPhaseLoop \nGain\nNM\nM\ncomp RAMPÖd(s) 1FÖv (s) V  \n1\ncomp z2\nc mid\no\np1 p2s1 1 Öv (s) sG (s) KÖv (s) s s 1 1 Z\nZ\nZ Z § · § · \x0e \x0e ¨ ¸ ¨ ¸ © ¹ © ¹   \n§ ·§ ·\n\x0e \x0e ¨ ¸¨ ¸¨ ¸¨ ¸© ¹© ¹z\nin\n oo\nvd IN 2Öv (s) 0\nÖi (s) 02s1Öv (s)G (s) VÖd(s) s s 1Z\nZZ \n \x0e\n  \n\x0e \x0e ESR\no o oQ\ncomp o\nv c vd M\no compÖ Öv (s)Öv (s)d(s)T (s) G (s) G (s) FÖÖ Ö v (s) v (s)d(s) \x98 \x98  \x98 \x98\n32LM25145\nSNVSAT9 –JUNE 2017 www.ti.com\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated(1) Kmid=RC1/RFB1isthemid-band gain ofthecompensator. Byexpressing oneofthecompensator zeros ininverted zero format, themid-\nband gain isdenoted explicitly.Complete expressions forsmall-signal frequency analysis arepresented inTable 4.The transfer functions are\ndenoted innormalized form. While theloop gain isofprimary importance, aregulator isnotspecified directly by\nitsloop gain butbyitsperformance related characteristics, namely closed-loop output impedance and audio\nsusceptibility.\nTable 4.Buck Regulator Small-Signal Analysis\nTRANSFER FUNCTION EXPRESSION\nOpen-loop transfer function\nDuty-cycle-to-output transfer function\nCompensator transfer function(1)\nModulator transfer function\nAnillustration oftheopen-loop response gain and phase isgiven inFigure 43.The poles and zeros ofthe\nsystem aremarked with xandosymbols, respectively, anda+symbol indicates thecrossover frequency. When\nplotted onalog(dB) scale, theopen-loop gain iseffectively thesum oftheindividual gain components from the\nmodulator, power stage, andcompensator (see Figure 44).The open-loop response ofthesystem ismeasured\nexperimentally bybreaking theloop, injecting avariable-frequency oscillator signal and recording theensuing\nfrequency response using anetwork analyzer setup.\nFigure 43.Typical Buck Regulator Loop Gain andPhase With Voltage-Mode Control\nIfthepole located atωp1cancels thezero located atωESRandthepole atωp2islocated well above crossover,\ntheexpression fortheloop gain, Tv(s)inTable 4,canbemanipulated toyield thesimplified expression given in\nEquation 14.\nC2\np1 C31RCZ \x98\n1\nC3\nz2 FB1CRZ \x98\nC2\np2 C11CRZ \x98\nC1 mid FB1R K R \x98 \n\x0b \x0cFB1\nFB2\nOUT REFRRV V 1 \x10\nC1\nz1 C12CRZ \x98\n-40-2002040\n1 10 100 1000\nFrequency (kHz)Gain \n(dB)\nfcLoop Gain\nFilter GainModulator \nGainCompensator \nGain\nc C1\nmid\no FF FB1f R 1Kf k R \x98  \nIN\nc o mid\nRAMPV2 f KVZ S Z \x98  \x98 \x98c\n2\nIN\nv C1 C3\nRAMPVT (s) R CV s Z \x98 \x98 \x98o\n33LM25145\nwww.ti.com SNVSAT9 –JUNE 2017\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated(14)\nEssentially, amulti-order system isreduced toasingle-order approximation byjudicious choice ofcompensator\ncomponents. Asimple solution forthecrossover frequency, denoted asfcinFigure 43,with Type-III voltage-\nmode compensation isderived asshown inEquation 15andEquation 16.\n(15)\n(16)\nFigure 44.Buck Regulator Constituent Gain Components\nTheloop crossover frequency isusually selected between one-tenth toone-fifth ofswitching frequency. Inserting\nanappropriate crossover frequency intoEquation 15gives atarget forthemid-band gain ofthecompensator,\nKmid.Given aninitial value forRFB1,RFB2isthen selected based onthedesired output voltage. Values forRC1,\nRC2,CC1,CC2and CC3arecalculated from thedesign expressions listed inTable 5,with thepremise that the\ncompensator poles andzeros aresetasfollows:ωz1=0.5·ωo,ωz2=ωo,ωp1=ωESR,ωp2=ωSW/2.\nTable 5.Compensation Component Selection\nRESISTORS CAPACITORS\nReferring tothebode plotinFigure 43,thephase margin, indicated asφM,isthedifference between theloop\nphase and –180°atcrossover. Atarget of50°to70°forthisparameter isconsidered ideal. Additional phase\nboost isdialed inbylocating thecompensator zeros atafrequency lower than theLCdouble pole (hence why\nCC1isscaled byafactor of2above). This helps mitigate thephase dipassociated with theLCfilter, particularly\natlight loads when theQ-factor ishigher and thephase dipbecomes especially prominent. The ramification of\nlowphase inthefrequency domain isanunder-damped transient response inthetime domain.\n2Attn\n40\nF\nIN SW1 10CL 2 FS§ · \n¨ ¸ \n¨ ¸  \x98¨ ¸ ¨ ¸ © ¹ \n\x0b \x0cPEAK\nMAX MAX 2\nSW INIAttn 20log 1 \x1d9 VLQ \' 9\nF C S\nS§ · \n¨ ¸  \x98 \x98 \x98 \x10¨ ¸ \x98 \x98 © ¹ \nVIN\nGNDLIN\nCIN CFCD\nRDVOUTLF\nCOUTQ1\nQ2\nGND\n2\nIN(min)\nIN\nINV\nZP \x10 \n34LM25145\nSNVSAT9 –JUNE 2017 www.ti.com\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedThe power supply designer now has allthenecessary expressions tooptimally position theloop crossover\nfrequency while maintaining adequate phase margin over therequired line, load and temperature operating\nranges. TheLM25145 Quickstart Calculator isavailable toexpedite these calculations andtoadjust thebode plot\nasneeded.\n9.1.4 EMIFilter Design\nSwitching regulators exhibit negative input impedance, which islowest attheminimum input voltage. An\nunderdamped LCfilter exhibits ahigh output impedance attheresonant frequency ofthefilter. Forstability, the\nfilter output impedance must beless than theabsolute value oftheconverter input impedance.\n(17)\nTheEMI filter design steps areasfollows:\n•Calculate therequired attenuation oftheEMI filter attheswitching frequency, where CINrepresents the\nexisting capacitance attheinput oftheswitching converter;\n•Input filter inductor LINisusually selected between 1μHand10μH,butitcanbelower toreduce losses ina\nhigh current design;\n•Calculate input filter capacitor CF.\nFigure 45.Buck Regulator Withπ-Stage EMIFilter\nBycalculating thefirstharmonic current from theFourier series oftheinput current waveform andmultiplying it\nbytheinput impedance (the impedance isdefined bytheexisting input capacitor CIN),aformula isderived to\nobtain therequired attenuation asshown byEquation 18.\n(18)\nVMAXistheallowed dBμVnoise level fortheapplicable EMI standard, forexample EN55022 Class B.CINisthe\nexisting input capacitance ofthebuck regulator, DMAXisthemaximum duty cycle, andIPEAK isthepeak inductor\ncurrent. Forfilter design purposes, thecurrent attheinput canbemodeled asasquare-wave. Determine theEMI\nfilter capacitance CFfrom Equation 19.\n(19)\nAdding aninput filter toaswitching regulator modifies thecontrol-to-output transfer function. The output\nimpedance ofthefilter must besufficiently small such that theinput filter does notsignificantly affect theloop\ngain ofthebuck converter. Theimpedance peaks atthefilter resonant frequency. Theresonant frequency ofthe\nfilter isgiven byEquation 20.\nIN\nD\nINLRC \nD INC 4 Ct \x98 \nres\nIN F1f\n2 L CS \n\x98 \x98 \n35LM25145\nwww.ti.com SNVSAT9 –JUNE 2017\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated(20)\nThe purpose ofRDistoreduce thepeak output impedance ofthefilter attheresonant frequency. Capacitor CD\nblocks theDCcomponent oftheinput voltage toavoid excessive power dissipation inRD.Capacitor CDshould\nhave lower impedance than RDattheresonant frequency with acapacitance value greater than thatoftheinput\ncapacitor CIN.This prevents CINfrom interfering with thecutoff frequency ofthemain filter. Added damping is\nneeded when theoutput impedance ofthefilter ishigh attheresonant frequency (Qoffilter formed byLINand\nCINistoohigh). Anelectrolytic capacitor CDcanbeused fordamping with avalue given byEquation 21.\n(21)\nSelect thedamping resistor RDusing Equation 22.\n(22)\n1\n2\n3\n4\n5\n6\n7\n10 1117\n18\n19\n1420\nBST\nHO\nSW\nLO\nPGNDRT\nSS/TRK\nCOMP\nFB\nAGNDVIN = 6.5 V to 32 V\nVOUT = 5 V\nLM25145VOUT\nSYNC In\nGND\nPGOOD12SYNCOUT\n8SYNCIN\n9NCEN/UVLO VIN\nILIM PGOODSYNC Out\n13VCC16\n15NC\nEPLF\nCOUTQ1\nQ2\nCIN\nRILIMCVCCCBST\nCSS\nRFB2RFB1RC2\nCC2CC1RC1CC3\nRPGRRT\nCopyright © 2017, Texas Instruments IncorporatedCILIM1 \x1dH0.1 \x1dF\n22 pF47 nF\n7 u 10 \x1dFRUV2\n11.3 k\r\n3.3 nF\n7 u 47 \x1dFRUV1\n49.9 k\r\n2.2 \x1dFCVIN\n249 \r0.1 \x1dF\n4.42 k\r23.2 k\r\n68 pF8.87 k\r200 \rU1\n49.9 k\r22.1 k\r\n560 pF\nIOUT = 20 A\n500 kHz\n36LM25145\nSNVSAT9 –JUNE 2017 www.ti.com\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated9.2 Typical Applications\nForstep-by-step design procedure, circuit schematics, billofmaterials, PCB files, simulation andtestresults of\nanLM25145-powered implementation, please refer toTIDesigns reference design library.\n9.2.1 Design 1–20-A High-Efficiency Synchronous Buck Regulator forTelecom Power Applications\nFigure 46shows theschematic diagram ofa5-V, 20-A buck regulator with aswitching frequency of500kHz. In\nthisexample, thetarget full-load efficiency is94% atanominal input voltage of24Vthatranges from 6.5Vtoas\nhigh as32V.Theswitching frequency issetbymeans ofasynchronization input signal at500kHz, andthefree-\nrunning switching frequency (intheevent thatthesynchronization signal isremoved) issetat450kHzbyresistor\nRRT.Interms ofcontrol loop performance, thetarget loop crossover frequency is70kHz with aphase margin\ngreater than 50°.Theoutput voltage soft-start time is4ms.\nFigure 46.Application Circuit #1With LM25145 24-V to5-V,20-A Buck Regulator at500kHz\nNOTE\nThis and subsequent design examples areprovided herein toshowcase theLM25145\ncontroller inseveral different applications. Depending onthesource impedance ofthe\ninput supply bus, anelectrolytic capacitor may berequired attheinput toensure stability,\nparticularly atlowinput voltage and high output current operating conditions. See Power\nSupply Recommendations formore detail.\n37LM25145\nwww.ti.com SNVSAT9 –JUNE 2017\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated9.2.1.1 Design Requirements\nThe intended input, output, and performance-related parameters pertinent tothisdesign example areshown in\nTable 6.\nTable 6.Design Parameters\nDESIGN PARAMETER VALUE\nInput voltage range (steady-state) 6.5Vto32V\nInput transient voltage (peak) 42V\nOutput voltage andcurrent 5V,20A\nInput voltage UVLO thresholds 6.5Von,6Voff\nSwitching frequency (SYNC in) 500kHz\nOutput voltage regulation ±1%\nLoad transient peak voltage deviation <100mV\n9.2.1.2 Detailed Design Procedure\nThe design procedure foranLM25145-based regulator foragiven application isstreamlined byusing the\nLM25145 Quickstart Calculator available asafreedownload, orbyavailing ofTI\'sWEBENCH®Power Designer .\nThe selected buck converter powertrain components arecited inTable 7,and many ofthecomponents are\navailable from multiple vendors. TheMOSFETs inparticular arechosen forboth lowest conduction andswitching\npower loss, asdiscussed indetail inPower MOSFETs .\nThecurrent limit setpoint inthisdesign issetat26Abased ontheresistor RILIMandthe2-mΩRDS(on) ofthelow-\nside MOSFET (typical atTJ=25°CandVGS=7.5V).This design uses alow-DCR, metal-powder inductor and\nanall-ceramic output capacitor implementation.\nTable 7.ListofMaterials forDesign 1\nREFERENCE\nDESIGNATORQTY SPECIFICATION MANUFACTURER PART NUMBER\nCIN 7 10µF,50V,X7R, 1210, ceramicTDK C3225X7R1H106M\nMurata GRM32ER71H106KA12L\nAVX 12105C106KAT2A\nKemet C1210C106K5RACTU\nTaiyo Yuden UMK325AB7106MM-T\nCOUT 7 47µF,10V,X7R, 1210, ceramicMurata GRM32ER71A476KE15L\nTaiyo Yuden LMK325B7476MM-TR\nAVX 1210ZC476KAT2A\nKemet C1210C476M8RAC7800\nLF 11µH,2.3mΩ,40A,11.15 ×10×3.8mm Cyntec CMLE104T-1R0MS2R307\n1.2µH,1.8mΩ,25A,10.2 ×10.2 ×4.7mm WürthElectronik WEHCI744325120\n1µH,2.3mΩ,38A,10.9 ×10×5.0mm Panasonic ETQP5M1R0YLC\n1µH,2.2mΩ,36A,10.5 ×10×6.5mm TDK SPM10065VT-D\nQ1 1 40V,3.7mΩ,high-side MOSFET, SON 5×6 Texas Instruments CSD18503Q5A\nQ2 1 40V,2mΩ,low-side MOSFET, SON 5×6 Texas Instruments CSD18511Q5A\nU1 1 Wide VINsynchronous buck controller Texas Instruments LM25145RGYR\nPGOOD 5V/DIVVOUT 1V/DIV\nVIN 5V/DIV\n1 ms/DIVIOUT 5A/DIV\nPGOOD \n5V/DIVVOUT 1V/DIV\nVIN 2V/DIV\n400 Ps/DIVIOUT 5A/DIV\nOutput Current (A)Efficiency (%)\n0 5 10 15 2065707580859095100\nVIN = 8V\nVIN = 12V\nVIN = 18V\nVIN = 24V\nVIN = 32V\nOutput Current (A)Efficiency (%)\n0.1 0.51 51020 202030405060708090100\nVIN = 8V\nVIN = 12V\nVIN = 18V\nVIN = 24V\nVIN = 32V\n38LM25145\nSNVSAT9 –JUNE 2017 www.ti.com\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated9.2.1.3 Custom Design With WEBENCH ®Tools\nClick here tocreate acustom design using theLM25145 device with theWEBENCH ®Power Designer.\n1.Start byentering theinput voltage (VIN),output voltage (VOUT),andoutput current (IOUT)requirements.\n2.Optimize thedesign forkeyparameters such asefficiency, footprint, andcost using theoptimizer dial.\n3.Compare thegenerated design with other possible solutions from Texas Instruments.\nThe WEBENCH Power Designer provides acustomized schematic along with alistofmaterials with real-time\npricing andcomponent availability.\nInmost cases, these actions areavailable:\n•Run electrical simulations toseeimportant waveforms andcircuit performance\n•Run thermal simulations tounderstand board thermal performance\n•Export customized schematic andlayout intopopular CAD formats\n•Print PDF reports forthedesign, andshare thedesign with colleagues\nGetmore information about WEBENCH tools atwww.ti.com/WEBENCH .\n9.2.1.4 Application Curves\nSYNCIN tiedtoVCC\nFigure 47.Efficiency andPower Loss vsIOUTandVIN,CCMSYNCIN tiedtoGND\nFigure 48.Efficiency andPower Loss vsIOUTandVIN,DCM\nVINstep to24V 0.25-ΩLoad\nFigure 49.Start-Up, 20-A Resistive LoadVIN24Vto6V 0.25-ΩLoad\nFigure 50.Shutdown Through Input UVLO, 20-A Resistive\nLoad\nSYNCOUT \n1V/DIV SW 5V/DIV\n1 Ps/DIV\nSW 5V/DIV\n400 ns/DIV\nVOUT 200m/DIV\n40 Ps/DIVIOUT 5A/DIV\nVOUT 100m/DIV\n40 Ps/DIVIOUT 5A/DIV\nPGOOD \n5V/DIVVOUT 1V/DIV\nENABLE\n1V/DIV\n1 ms/DIVIOUT 5A/DIV\nPGOOD \n5V/DIVVOUT 1V/DIV\nENABLE\n1V/DIV\n100 Ps/DIVIOUT 5A/DIV\n39LM25145\nwww.ti.com SNVSAT9 –JUNE 2017\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedVIN=24V 0.25-ΩLoad\nFigure 51.ENABLE ON,20-A Resistive LoadVIN=24V 0.25-ΩLoad\nFigure 52.ENABLE OFF, 20-A Resistive Load\nVIN=24V\nFigure 53.Load Transient Response, 10Ato20Ato10AVIN=24V\nFigure 54.Load Transient Response, 0Ato20Ato0A\nVIN=24V IOUT=0A\nFigure 55.SYNCOUT andSWNode VoltagesVIN=24V IOUT=20A\nFigure 56.SWNode Voltage\n1\n2\n3\n4\n5\n6\n7\n10 1117\n18\n19\n1420\nBST\nHO\nSW\nLO\nPGNDRT\nSS/TRK\nCOMP\nFB\nAGNDVIN = 14.4 V to 36 V\nIOUT1 = 8 A\nLM25145VOUT\nSYNC In\nGND12SYNCOUT\n8SYNCIN\n9NCEN/UVLO VIN\nILIM PGOODSYNC Out\n13VCC16\n15NC\nEPLF\nCOUTQ1\nQ2\nCIN\nRILIMCVCCCBSTCSS\nRFB2RFB1RC2\nCC2CC1RC1CC3RRT\nCopyright © 2017, Texas Instruments IncorporatedCILIM5.6 \x1dH\n0.1 \x1dF\n12 pF47 nF\n4 u 10 \x1dFRUV2\n7.5 k\r\n5.6 nF\n4 u 22 \x1dFRUV1\n80.6 k\r\n2.2 \x1dFCVIN\n499 \r0.1 \x1dF\n1.5 k\r21 k\r\n82 pF10 k\r100 \rU1\n23.7 k\r\n820 pF\n1\n2\n3\n4\n5\n618\n17\n16\n15\n14\n13OUT\nOUT\nOUT(FB)\nSET\nFB\nGNDIN\nIN\nIN(CP)\nCP\nEN\nGND(CP)\nLP38798SD-ADJU2\nCCP\n10 nFRT\n73.5 k\r\nRB\n10 k\rCV2\n1 \x1dFCLDO_IN\n1 \x1dFVOUT1VOUT2 = 10VVOUT1 = 12 V\n40LM25145\nSNVSAT9 –JUNE 2017 www.ti.com\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated9.2.2 Design 2–High Density, 12-V, 8-ARailWith LDO Low-Noise Auxiliary Output forIndustrial\nApplications\nFigure 57shows theschematic diagram ofa425-kHz, 12-V output, 8-Asynchronous buck regulator intended for\nRFpower applications.\nAnauxiliary 10-V, 800-mA railtopower noise-sensitive circuits isavailable using theLP38798 ultra-low noise\nLDO asapost-regulator. The internal pullup oftheENpinoftheLP38798 facilitates direct connection tothe\nPGOOD oftheLM25145 forsequential start-up control.\nFigure 57.Application Circuit #2With LM25145 24-V to12-V Synchronous Buck Regulator at425kHz\n41LM25145\nwww.ti.com SNVSAT9 –JUNE 2017\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated9.2.2.1 Design Requirements\nTherequired input, output, andperformance parameters forthisapplication example areshown inTable 8.\nTable 8.Design Parameters\nDESIGN PARAMETER VALUE\nInput voltage range (steady-state) 14.4 Vto36V\nInput transient voltage (peak) 42V\nOutput voltage andcurrent 12V,8A\nInput UVLO thresholds 14Von,13.2 Voff\nSwitching frequency 425kHz\nOutput voltage regulation ±1%\nLoad transient peak voltage deviation, 4-Aload step, 1A/µs <150mV\n9.2.2.2 Detailed Design Procedure\nAhigh power density, high-efficiency regulator solution isrealized byusing TINexFET ™Power MOSFETs, such\nasCSD18543Q3A (60-V, 8.5-mΩMOSFET inaSON 3.3-mm ×3.3-mm package), together with alow-DCR\ninductor and all-ceramic capacitor design. The design occupies 15mm ×15mm onasingle-sided PCB. The\novercurrent (OC) setpoint inthisdesign issetat11Abased ontheresistor RILIMandthe8.5-mΩRDS(on) ofthe\nlow-side MOSFET (typical atTJ=25°Cand VGS=7.5V).Connecting VCC toeither VOUT1 orVOUT2 using a\nseries diode reduces bias power dissipation andimproves efficiency, especially atlight loads.\nThe selected buck converter powertrain components arecited inTable 9,including power MOSFETs, buck\ninductor, input and output capacitors, and ICs. Using theLM25145 Quickstart Calculator ,compensation\ncomponents areselected based onatarget loop crossover frequency of70kHz andphase margin greater than\n55°.Theoutput voltage soft-start time is4msbased ontheselected soft-start capacitance, CSS,of47nF.\nTable 9.ListofMaterials forDesign 2\nREFERENCE\nDESIGNATORQTY SPECIFICATION MANUFACTURER PART NUMBER\nCIN 4 10µF,50V,X7R, 1210, ceramicTDK C3225X7R1H106M\nMurata GRM32ER71H106KA12L\nAVX 12105C106KAT2A\nCOUT 4 22µF,25V,X7R, 1210, ceramicMurata GRM32ER71E226KE15L\nTaiyo Yuden TMK325B7226MM-TR\nTDK C3225X7R1E226M\nLF 15.6µH,17mΩ,18A,10.85 ×10×3.8mm Cyntec CMLS104T-5R6MS\n5.6µH,20mΩ,14A,10.85 ×10×3.8mm Delta MPT1040-5R6H1\n5.6µH,16mΩ,12A,10.7 ×10×4mm Bourns SRP1040-5R6M\n5.6µH,19.3 mΩ,16A,11×10×4mm Laird MGV10045R6M-10\n6.8µH,17.5 mΩ,14A,11×10×3.8mm WürthElectronik WE-LHMI 74437368068\n6.8µH,17.9 mΩ,25A,10.5 ×10×4mm TDK SPM10040VT-6R8M-D\n6.8µH,18.3 mΩ,12.1 A,10.7 ×10×4mm Panasonic ETQP4M6R8KVC\nQ1,Q2 2 60V,8mΩ,MOSFET, SON 3×3 Texas Instruments CSD18543Q3A\nU1 1 Wide VINsynchronous buck controller Texas Instruments LM25145RGYR\nU2 1Ultra-low noise andhigh-PSRR LDO forRFand\nanalog circuits, 4-mm ×4-mm 12-pin WSONTexas Instruments LP38798SD-ADJ\nIfneeded, a2.2-Ωresistor canbeadded inseries with CBSTisused toslow theturn-on transition ofthehigh-side\nMOSFET, reducing thespike amplitude and ringing oftheSW node voltage and minimizing thepossibility of\nCdv/dt-induced shoot-through ofthelow-side MOSFET. Ifneeded, place anRCsnubber (forexample, 2.2Ωand\n100pF)close tothedrain (SW node) andsource (PGND) terminals ofthelow-side MOSFET tofurther attenuate\nanySWnode voltage overshoot and/or ringing. Please refer totheapplication note Reduce Buck Converter EMI\nandVoltage Stress byMinimizing Inductive Parasitics formore detail.\nPGOOD \n2V/DIVVOUT 2V/DIV\nENABLE\n1V/DIV\n1 ms/DIVIOUT 2A/DIV\nPGOOD 2V/DIVVOUT 2V/DIV\nENABLE\n1V/DIV\n100 Ps/DIVIOUT 2A/DIV\nPGOOD 5V/DIVVOUT 2V/DIV\nVIN 5V/DIV\n1 ms/DIVIOUT 2A/DIV\nPGOOD 5V/DIVVOUT 2V/DIV\nVIN 5V/DIV\n100 Ps/DIVIOUT 2A/DIV\nOutput Current (A)Efficiency (%)\n0 2 4 6 8707580859095100\nVIN = 18V\nVIN = 24V\nVIN = 28V\nVIN = 36V\nSYNCOUT \n1V/DIVSW 10V/DIV\n1 Ps/DIV\n42LM25145\nSNVSAT9 –JUNE 2017 www.ti.com\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated9.2.2.2.1 Application Curves\nFigure 58.Efficiency vsIOUTandVINVIN=24V IOUT=4A\nFigure 59.SYNCOUT andSWNode Voltages\nVINstep to24V 1.5-ΩLoad\nFigure 60.Start-Up, 8-AResistive Load1.5-ΩLoad\nFigure 61.Shutdown Through Input UVLO, 8-AResistive\nLoad\nVIN=24V 1.5-ΩLoad\nFigure 62.ENABLE ON,8-AResistive LoadVIN=24V 1.5-ΩLoad\nFigure 63.ENABLE OFF, 8-AResistive Load\nVOUT 100mV/DIV\nVIN 10V/DIV\n200 Ps/DIVIOUT 2A/DIV\nVOUT 100mV/DIV\nVIN 10V/DIV\n200 Ps/DIVIOUT 2A/DIV\nVOUT 200m/DIV\n40 Ps/DIVIOUT 2A/DIV\nVOUT 200m/DIV\n40 Ps/DIVIOUT 2A/DIV\nPGOOD 2V/DIVVOUT 2V/DIV\nEN 1V/DIV\n1 ms/DIV\nVOUT 20mV/DIV\nSW 10V/DIV\n1 Ps/DIV\n43LM25145\nwww.ti.com SNVSAT9 –JUNE 2017\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedVIN=24V IOUT=0A\nFigure 64.Pre-Biased Start-UpVIN=24V IOUT=0A\nFigure 65.SWNode andVOUT Ripple\nVIN=24V\nFigure 66.Load Transient Response, 4Ato8Ato4AVIN=24V\nFigure 67.Load Transient Response, 0.8Ato8Ato0.8A\nIOUT=8A\nFigure 68.Line Transient Response, 18Vto36VIOUT=8A\nFigure 69.Line Transient Response, 36Vto18V\n1\n2\n3\n4\n5\n6\n7\n10 1117\n18\n19\n1420\nBST\nHO\nSW\nLO\nPGNDRT\nSS/TRK\nCOMP\nFB\nAGNDVIN = 6 V to 36 V\nLM25145VOUT\nSYNC \nIn\n12SYNCOUT\n8SYNCIN\n9NCEN/UVLO VIN\nILIM PGOODSYNC \nOut\n13VCC16\n15NC\nEPLFQ1\nQ2CIN\nRILIM\nCVCCCBST\nCSS\nRFB2RFB1RC2\nCC2CC1RC1CC3RRT\nCopyright © 2017, Texas Instruments IncorporatedCILIM1 \x1dH0.1 \x1dF\n22 pF47 nF\n3 u 10 \x1dF10 nF\n2.2 \x1dFCVIN\n249 \r0.1 \x1dF\n18.2 k\r6.81 k\r\n470 pF2.32 k\r100 \rU1\n33.2 k\r\n2.7 nF\nGNDU2\n532\n41\n89\n710\nLM10011SDGND\nIDAC_OUT\nVDD\nEN VIDAVIDC\nVIDBVIDS\n6SET MODE\nRSET\n182 k\rTMS320C667xVCNTL[3]\nVCNTL[0]VCNTL[1]VCNTL[2]\nKeyStone ¥ \nMulticore\nDSPCVDDU3\nDVDD18RPU1:4\n3.3 VCore voltage\n0.9 V ± 1.1 V\nStep resolution\n6.4 mV\n4 x 100 \x1dFCOUTD1\nVAUX = 8 V to 13 V\n44LM25145\nSNVSAT9 –JUNE 2017 www.ti.com\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated9.2.3 Design 3–Powering aMulticore DSP From a24-V Rail\nFortechnical solutions, industry trends, andinsights fordesigning andmanaging power supplies, please refer toTI\'s\nPower House blog series.\nFigure 70shows theschematic diagram ofa10-A synchronous buck regulator foraDSP core voltage supply.\nFigure 70.Application Circuit #3With LM25145 DSP Core Voltage Supply\n45LM25145\nwww.ti.com SNVSAT9 –JUNE 2017\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated9.2.3.1 Design Requirements\nForthisapplication example, theintended input, output, andperformance parameters arelisted inTable 10.\nTable 10.Design Parameters\nDESIGN PARAMETER VALUE\nInput voltage range (steady-state) 6Vto36V\nInput transient voltage (peak) 42V\nOutput voltage andcurrent 0.9Vto1.1V,10A\nOutput voltage regulation ±1%\nLoad transient peak voltage deviation, 10-A step <120mV\nSwitching frequency 300kHz\n9.2.3.2 Detailed Design Procedure\nTheschematic diagram ofa300-kHz, 24-V nominal input, 10-A regulator powering aKeyStone ™DSP isgiven in\nFigure 70.This high step-down ratio design leverages thelow 40-ns minimum controllable on-time ofthe\nLM25145 controller toachieve stable, efficient operation atvery lowduty cycles. 60-V power MOSFETs, such as\nTI\'s CSD18543Q3A and CSD18531Q5A NexFET devices, areused together with alow-DCR, metal-powder\ninductor, and ceramic output capacitor implementation. Anexternal railbetween 8Vand 13Vpowers VCC to\nminimize bias power dissipation, and ablocking diode connected totheVIN pinisused asrecommended in\nFigure 32.\nTheimportant components forthisdesign arelisted inTable 11.\nTable 11.ListofMaterials forDesign 3\nREFERENCE\nDESIGNATORQTY SPECIFICATION MANUFACTURER PART NUMBER\nCIN 3 10µF,50V,X7R, 1210, ceramicTDK C3225X7R1H106M\nMurata GRM32ER71H106KA12L\nAVX 12105C106KAT2A\nCOUT 4100µF,6.3V, X7S, 1210, ceramicMurata GRM32EC70J107ME15L\nTaiyo Yuden JMK325AC7107MM-P\n100µF,6.3V, X5R, 1206, ceramicMurata GRM31CR60J107ME39K\nTDK C3216X5R0J107M\nWürthElectronik 885012108005\nLF 11µH,5.6mΩ,16A,6.95 ×6.6×2.8mm Cyntec CMLE063T-1R0MS\n1µH,5.5mΩ,12A,6.65 ×6.45 ×3.0mm WürthElectronik WEXHMI 74439344010\n1µH,7.9mΩ,16A,6.5×6.0×3.0mm Panasonic ETQP3M1R0YFN\n1µH,6.95 mΩ,18A,6.76 ×6.56 ×3.1mm Coilcraft XEL6030-102ME\nQ1 1 60V,8.5mΩ,high-side MOSFET, SON 3×3 Texas Instruments CSD18543Q3 A\nQ2 1 60V,4mΩ,low-side MOSFET, SON 5×6 Texas Instruments CSD18531Q5A\nU1 1 Wide VINsynchronous buck controller Texas Instruments LM25145RGYR\nU2 1 6-or4-bit VIDvoltage programmer, WSON-10 Texas Instruments LM10011SD\nU3 1 KeyStone ™DSP Texas Instruments TMS320C667x\n(1) Refer toHardware Design Guide forKeystone IDevices (SPRAB12) andHow toOptimize Your DSP Power Budget forfurther detail.The regulator output current requirements aredependent upon thebaseline and activity power consumption of\ntheDSP inareal-use case. While baseline power ishighly dependent onvoltage, temperature and DSP\nfrequency, activity power relates todynamic core utilization, DDR3 memory access, peripherals, and soon.To\nthisend, theIDAC_OUT pinoftheLM10011 connects totheLM25145 FBpintoallow continuous optimization of\nthecore voltage. The SmartReflex-enabled DSP provides 6-bit information using theVCNTL open-drain I/Os to\ncommand theoutput voltage setpoint with 6.4-mV step resolution.(1)\nPGOOD \n2V/DIVVOUT 0.2V/DIV\nENABLE 1V/DIV\n1 ms/DIVIOUT \n2A/DIV\nVOUT 100m/DIV\n40 Ps/DIVIOUT 5A/DIV\nOutput Current (A)Efficiency (%)\n0 2 4 6 8 10020406080100\nVIN = 6V\nVIN = 12V\nVIN = 24V\nVIN = 36V\nPGOOD \n2V/DIVVIN 5V/DIV\n1 ms/DIVIOUT 5A/DIVVOUT 0.2V/DIV\n46LM25145\nSNVSAT9 –JUNE 2017 www.ti.com\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated9.2.3.3 Application Curves\nVOUT=1.1V VAUX=8V\nFigure 71.Efficiency vsIOUTandVINVINstep to24V 0.11-ΩLoad\nFigure 72.Start-Up, 10-A Resistive Load\nVIN=24V 0.11-ΩLoad\nFigure 73.ENABLE ONandOFF, 10-A Resistive LoadVIN=24V\nFigure 74.Load Transient Response, 0Ato10Ato0A\nK \x98\x98 \nINOUTOUT\nINVIVI\n47LM25145\nwww.ti.com SNVSAT9 –JUNE 2017\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated10Power Supply Recommendations\nThe LM25145 buck controller isdesigned tooperate from awide input voltage range from 6Vto42V.The\ncharacteristics oftheinput supply must becompatible with theAbsolute Maximum Ratings and Recommended\nOperating Conditions tables. Inaddition, theinput supply must becapable ofdelivering therequired input current\ntothefully-loaded regulator. Estimate theaverage input current with Equation 23.\nwhere\n•ηistheefficiency (23)\nIftheconverter isconnected toaninput supply through long wires orPCB traces with alarge impedance, special\ncare isrequired toachieve stable performance. The parasitic inductance andresistance oftheinput cables may\nhave anadverse affect onconverter operation. The parasitic inductance incombination with thelow-ESR\nceramic input capacitors form anunderdamped resonant circuit. This circuit cancause overvoltage transients at\nVINeach time theinput supply iscycled ONandOFF. The parasitic resistance causes theinput voltage todip\nduring aload transient. Iftheregulator isoperating close totheminimum input voltage, thisdipcancause false\nUVLO fault triggering andasystem reset. The best way tosolve such issues istoreduce thedistance from the\ninput supply totheregulator anduseanaluminum ortantalum input capacitor inparallel with theceramics. The\nmoderate ESR oftheelectrolytic capacitors helps todamp theinput resonant circuit and reduce any voltage\novershoots. Acapacitance intherange of10µFto47µFisusually sufficient toprovide input damping andhelps\ntohold theinput voltage steady during large load transients.\nAnEMI input filter isoften used infront oftheregulator that, unless carefully designed, canlead toinstability as\nwell assome oftheeffects mentioned above. The application report Simple Success with Conducted EMI for\nDC-DC Converters (SNVA489) provides helpful suggestions when designing aninput filter forany switching\nregulator.\n17\n19\n14BST\nHO\nSW\nLOVCC\nPGNDVIN\nVOUT\nGNDLM25145\nVCC\n1318\nLow-side \ngate driverHigh-side \ngate driver\n12CVCCCBSTCIN\nCOUTQ1\nQ2LF#1\nHigh frequency \npower loop\n#3#2\nCopyright © 2017, Texas Instruments Incorporated14\n48LM25145\nSNVSAT9 –JUNE 2017 www.ti.com\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated11Layout\n11.1 Layout Guidelines\nProper PCB design andlayout isimportant inahigh current, fastswitching circuit (with high current andvoltage\nslew rates) toassure appropriate device operation anddesign robustness. Asexpected, certain issues must be\nconsidered before designing aPCB layout using theLM25145. The high-frequency power loop ofthebuck\nconverter power stage isdenoted by#1intheshaded area ofFigure 75.The topological architecture ofabuck\nconverter means that particularly high di/dt current flows inthecomponents ofloop #1,and itbecomes\nmandatory toreduce theparasitic inductance ofthisloop byminimizing itseffective loop area. Also important are\nthegate drive loops ofthelow-side andhigh-side MOSFETs, denoted by#2and#3,respectively, inFigure 75.\nFigure 75.DC-DC Regulator Ground System With Power Stage andGate Drive Circuit Switching Loops\n11.1.1 Power Stage Layout\n1.Input capacitors, output capacitors, and MOSFETs aretheconstituent components inthepower stage ofa\nbuck regulator andaretypically placed onthetopside ofthePCB (solder side). The benefits ofconvective\nheat transfer aremaximized because ofleveraging any system-level airflow. Inatwo-sided PCB layout,\nsmall-signal components aretypically placed onthebottom side (component side). Atleast oneinner plane\nshould beinserted, connected toground, toshield and isolate thesmall-signal traces from noisy power\ntraces andlines.\n2.The DC-DC converter hasseveral high-current loops. Minimize thearea ofthese loops inorder tosuppress\ngenerated switching noise andparasitic loop inductance andoptimize switching performance.\n–Loop #1:The most important loop tominimize thearea ofisthepath from theinput capacitor(s) through\nthehigh- andlow-side MOSFETs, andback tothecapacitor(s) through theground connection. Connect\ntheinput capacitor(s) negative terminal close tothesource ofthelow-side MOSFET (atground).\nSimilarly, connect theinput capacitor(s) positive terminal close tothedrain ofthehigh-side MOSFET (at\nVIN). Refer toloop #1ofFigure 75.\n–Another loop, notascritical though asloop #1,isthepath from thelow-side MOSFET through the\ninductor and output capacitor(s), and back tosource ofthelow-side MOSFET through ground. Connect\nthesource ofthelow-side MOSFET and negative terminal oftheoutput capacitor(s) atground asclose\naspossible.\n3.The PCB trace defined asSWnode, which connects tothesource ofthehigh-side (control) MOSFET, the\ndrain ofthelow-side (synchronous) MOSFET andthehigh-voltage side oftheinductor, should beshort and\nwide. However, theSWconnection isasource ofinjected EMI andthus should notbetoolarge.\n49LM25145\nwww.ti.com SNVSAT9 –JUNE 2017\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedLayout Guidelines (continued)\n4.Follow anylayout considerations oftheMOSFETs asrecommended bytheMOSFET manufacturer, including\npadgeometry andsolder paste stencil design.\n5.TheSWpinconnects totheswitch node ofthepower conversion stage, anditacts asthereturn path forthe\nhigh-side gate driver. The parasitic inductance inherent toloop #1inFigure 75and theoutput capacitance\n(COSS)ofboth power MOSFETs form aresonant circuit thatinduces high frequency (>100MHz) ringing on\ntheSWnode. The voltage peak ofthisringing, ifnotcontrolled, canbesignificantly higher than theinput\nvoltage. Ensure that thepeak ringing amplitude does notexceed theabsolute maximum rating limit forthe\nSWpin.Inmany cases, aseries resistor and capacitor snubber network connected from theSWnode to\nGND damps theringing and decreases thepeak amplitude. Provide provisions forsnubber network\ncomponents inthePCB layout. Iftesting reveals thattheringing amplitude attheSWpinisexcessive, then\ninclude snubber components asneeded.\n11.1.2 Gate Drive Layout\nThe LM25145 high-side and low-side gate drivers incorporate short propagation delays, adaptive dead-time\ncontrol and low-impedance output stages capable ofdelivering large peak currents with very fastriseand fall\ntimes tofacilitate rapid turnon and turnoff transitions ofthepower MOSFETs. Very high di/dt can cause\nunacceptable ringing ifthetrace lengths andimpedances arenotwellcontrolled.\nMinimization ofstray orparasitic gate loop inductance iskeytooptimizing gate drive switching performance,\nwhether itbeseries gate inductance that resonates with MOSFET gate capacitance orcommon source\ninductance (common togate andpower loops) thatprovides anegative feedback component opposing thegate\ndrive command, thereby increasing MOSFET switching times. Thefollowing loops areimportant:\n•Loop #2:high-side MOSFET, Q1.During thehigh-side MOSFET turn on,high current flows from theboot\ncapacitor through thegate driver and high-side MOSFET, and back tothenegative terminal oftheboot\ncapacitor through theSWconnection. Conversely, toturn offthehigh-side MOSFET, high current flows from\nthegate ofthehigh-side MOSFET through thegate driver andSW, andback tothesource ofthehigh-side\nMOSFET through theSWtrace. Refer toloop #2ofFigure 75.\n•Loop #3:low-side MOSFET, Q2.During thelow-side MOSFET turnon, high current flows from theVCC\ndecoupling capacitor through thegate driver andlow-side MOSFET, andback tothenegative terminal ofthe\ncapacitor through ground. Conversely, toturn offthelow-side MOSFET, high current flows from thegate of\nthelow-side MOSFET through thegate driver and GND, and back tothesource ofthelow-side MOSFET\nthrough ground. Refer toloop #3ofFigure 75.\nThefollowing circuit layout guidelines arestrongly recommended when designing with high-speed MOSFET gate\ndrive circuits.\n1.Connections from gate driver outputs, HOand LO, totherespective gate ofthehigh-side orlow-side\nMOSFET should beasshort aspossible toreduce series parasitic inductance. Use 0.65 mm (25mils) or\nwider traces. Use via(s), ifnecessary, ofatleast 0.5mm (20mils) diameter along these traces. Route HO\nandSWgate traces asadifferential pairfrom theLM25145 tothehigh-side MOSFET, taking advantage of\nfluxcancellation.\n2.Minimize thecurrent loop path from theVCC and BST pins through their respective capacitors asthese\nprovide thehigh instantaneous current, upto3.5A,tocharge theMOSFET gate capacitances. Specifically,\nlocate thebootstrap capacitor, CBST,close totheBST andSWpins oftheLM25145 tominimize thearea of\nloop #2associated with thehigh-side driver. Similarly, locate theVCC capacitor, CVCC,close totheVCC and\nPGND pins oftheLM25145 tominimize thearea ofloop #3associated with thelow-side driver.\n3.Placing a2-Ωto10-Ωresistor inseries with theBST capacitor slows down thehigh-side MOSFET turnon\ntransition, serving toreduce thevoltage ringing and peak amplitude attheSW node attheexpense of\nincreased MOSFET turnon power loss.\n11.1.3 PWM Controller Layout\nWith theproviso tolocate thecontroller asclose aspossible totheMOSFETs tominimize gate driver trace runs,\nthecomponents related totheanalog and feedback signals, current limit setting and temperature sense are\nconsidered inthefollowing:\n1.Separate power andsignal traces, anduseaground plane toprovide noise shielding.\n2.Place allsensitive analog traces and components such asCOMP, FB,RT, ILIM and SS/TRK away from\nhigh-voltage switching nodes such asSW, HO, LOorBST toavoid mutual coupling. Use internal layer(s) as\n50LM25145\nSNVSAT9 –JUNE 2017 www.ti.com\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedLayout Guidelines (continued)\nground plane(s). Pay particular attention toshielding thefeedback (FB) trace from power traces and\ncomponents.\n3.Theupper feedback resistor canbeconnected directly totheoutput voltage sense point attheload device or\nthebulk capacitor attheconverter side.\n4.Connect theILIM setting resistor from thedrain ofthelow-side MOSFET toILIM andmake theconnections\nasclose aspossible totheLM25145. The trace from theILIM pintotheresistor should avoid coupling toa\nhigh-voltage switching net.\n5.Minimize theloop area from theVCC and VIN pins through their respective decoupling capacitors tothe\nGND pin.Locate these capacitors asclose aspossible totheLM25145.\n11.1.4 Thermal Design andLayout\nThe useful operating temperature range ofaPWM controller with integrated gate drivers and bias supply LDO\nregulator isgreatly affected by:\n•average gate drive current requirements ofthepower MOSFETs;\n•switching frequency;\n•operating input voltage (affecting bias regulator LDO voltage drop andhence itspower dissipation);\n•thermal characteristics ofthepackage andoperating environment.\nForaPWM controller tobeuseful over aparticular temperature range, thepackage must allow fortheefficient\nremoval oftheheat produced while keeping thejunction temperature within rated limits. The LM25145 controller\nisavailable inasmall 3.5-mm ×4.5-mm 20-pin VQFN (RGY) PowerPAD ™package tocover arange of\napplication requirements. The thermal metrics ofthis package aresummarized inThermal Information .The\napplication report ICPackage Thermal Metrics (SPRA953) provides detailed information regarding thethermal\ninformation table.\nThe 20-pin VQFN package offers ameans ofremoving heat from thesemiconductor diethrough theexposed\nthermal padatthebase ofthepackage. While theexposed padofthepackage isnotdirectly connected toany\nleads ofthepackage, itisthermally connected tothesubstrate oftheLM25145 device (ground). This allows a\nsignificant improvement inheat sinking, anditbecomes imperative thatthePCB isdesigned with thermal lands,\nthermal vias, andaground plane tocomplete theheat removal subsystem. The exposed padoftheLM25145 is\nsoldered totheground-connected copper land onthePCB directly underneath thedevice package, reducing the\nthermal resistance toavery lowvalue. Wide traces ofthecopper tying intheno-connect pins oftheLM25145\n(pins 9and16)andconnection tothisthermal land helps todissipate heat.\nNumerous vias with a0.3-mm diameter connected from thethermal land totheinternal andsolder-side ground\nplane(s) arevital tohelp dissipation. Inamulti-layer PCB design, asolid ground plane istypically placed onthe\nPCB layer below thepower components. Notonly does thisprovide aplane forthepower stage currents toflow\nbutitalso represents athermally conductive path away from theheat generating devices.\nThe thermal characteristics oftheMOSFETs also aresignificant. The drain pad ofthehigh-side MOSFET is\nnormally connected toaVIN plane forheat sinking. The drain pad ofthelow-side MOSFET istiedtotheSW\nplane, buttheSWplane area ispurposely kept relatively small tomitigate EMI concerns.\n11.1.5 Ground Plane Design\nAsmentioned previously, using oneormore oftheinner PCB layers asasolid ground plane isrecommended. A\nground plane offers shielding forsensitive circuits andtraces andalso provides aquiet reference potential forthe\ncontrol circuitry. Connect thePGND pintothesystem ground plane using anarray ofvias under theexposed\npad. Also connect thePGND directly tothereturn terminals oftheinput and output capacitors. The PGND net\ncontains noise attheswitching frequency andcanbounce because ofload current variations. The power traces\nforPGND, VIN and SWcanberestricted toone side oftheground plane. The other side oftheground plane\ncontains much less noise andisideal forsensitive analog trace routes.\nInductor\nHigh-side \nMOSFETVINSW \nCopper\nTop Layer CopperLegendLF\nCin1Q1Q2Output \nCapacitors Low-side \nMOSFET\nCin2\nCin3VOUTCout1Cout2\nCout3\nCout4\nGND\nInput \nCapacitors\nGG\nS\nS\nPower \nLoopD\nD\nLayer 2 GND Plane Top Solder\n51LM25145\nwww.ti.com SNVSAT9 –JUNE 2017\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated11.2 Layout Example\nFigure 76shows anexample PCB layout based ontheLM5145EVM-HD-20A 20-A design. The power\ncomponent connections aremade onthetoplayer with wide, copper-filled areas. Apower ground plane isplaced\nonlayer 2with 6mil(0.15 mm) spacing tothetoplayer. Thesmall area ofbuck regulator hotloop isdenoted by\nthewhite border inFigure 76.\nThe LM25145 islocated onthebottom side with asurrounding analog ground plane forsensitive analog\ncomponents asshown inFigure 77.The analog ground plane (AGND) and power ground plane (PGND) are\nconnected atasingle point directly under theIC(atthedieattach padorDAP). Refer totheLM5145 EVM User\'s\nGuide (SNVU545) formore detail.\nFigure 76.LM25145 Power Stage PCB Layout\nBottom Layer CopperLegend\nLayer 3 GND Plane Bottom SolderRILIMRBODE\nRUV2RVINCSS\nRRT1211 10\n20\nCVIN9\n1912To PGOOD\nCBOOTRBOOTCVCC\nCC2\nCC1RC1\nRFB2CILIM\nRTRIM\nRFB1\nCC3RC2To SW\nTo VINLM5145AGNDPGNDTo VOUT\nRUV1To Gate of \nHigh-side \nMOSFETTo Gate of \nLow-side \nMOSFET\nTo Source of \nHigh-side \nMOSFET\n52LM25145\nSNVSAT9 –JUNE 2017 www.ti.com\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedLayout Example (continued)\nFigure 77.LM25145 Controller PCB Layout (Viewed From Top)\n53LM25145\nwww.ti.com SNVSAT9 –JUNE 2017\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Device Support\n12.1.1 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n12.1.2 Development Support\nFordevelopment support seethefollowing:\n•LM25145 Quickstart Calculator\n•LM25145 Simulation Models\n•ForTI\'sreference design library, visitTIDesigns\n•ForTI\'sWEBENCH Design Environment, visittheWEBENCH®Design Center\n12.1.3 Custom Design With WEBENCH ®Tools\nClick here tocreate acustom design using theLM25145 device with theWEBENCH ®Power Designer.\n1.Start byentering theinput voltage (VIN),output voltage (VOUT),andoutput current (IOUT)requirements.\n2.Optimize thedesign forkeyparameters such asefficiency, footprint, andcost using theoptimizer dial.\n3.Compare thegenerated design with other possible solutions from Texas Instruments.\nThe WEBENCH Power Designer provides acustomized schematic along with alistofmaterials with real-time\npricing andcomponent availability.\nInmost cases, these actions areavailable:\n•Run electrical simulations toseeimportant waveforms andcircuit performance\n•Run thermal simulations tounderstand board thermal performance\n•Export customized schematic andlayout intopopular CAD formats\n•Print PDF reports forthedesign, andshare thedesign with colleagues\nGetmore information about WEBENCH tools atwww.ti.com/WEBENCH .\n12.2 Documentation Support\n12.2.1 Related Documentation\nForrelated documentation seethefollowing:\n•LM5145 Synchronous Buck Controller High Density EVM (SNVU545)\n•Reduce Buck Converter EMIandVoltage Stress byMinimizing Inductive Parasitics (SLYT682)\n•AN-2162 Simple Success withConducted EMIfrom DC-DC Converters (SNVA489)\n•White Papers:\n–Valuing Wide VIN,Low-EMI Synchronous Buck Circuits forCost-Effective, Demanding Applications\n(SLYY104)\n•Power House Blogs:\n–Synchronous Buck Controller Solutions Support Wide VINPerformance andFlexibility\n12.2.1.1 PCB Layout Resources\n•AN-1149 Layout Guidelines forSwitching Power Supplies (SNVA021)\n•AN-1229 Simple Switcher PCB Layout Guidelines (SNVA054)\n•Constructing Your Power Supply –Layout Considerations (SLUP230)\n•LowRadiated EMILayout Made SIMPLE withLM4360x andLM4600x (SNVA721)\n•High-Density PCB Layout ofDC/DC Converters\n54LM25145\nSNVSAT9 –JUNE 2017 www.ti.com\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedDocumentation Support (continued)\n12.2.1.2 Thermal Design Resources\n•AN-2020 Thermal Design byInsight, NotHindsight (SNVA419)\n•AN-1520 AGuide toBoard Layout forBest Thermal Resistance forExposed PadPackages (SNVA183)\n•Semiconductor andICPackage Thermal Metrics (SPRA953)\n•Thermal Design Made Simple withLM43603 andLM43602 (SNVA719)\n•PowerPAD ™Thermally Enhanced Package (SLMA002)\n•PowerPAD Made Easy (SLMA004)\n•Using New Thermal Metrics (SBVA025)\n12.3 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 12.Related Links\nPARTS PRODUCT FOLDER SAMPLE &BUYTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nLM25145 Click here Click here Click here Click here Click here\n12.4 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n12.5 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.6 Trademarks\nNexFET, PowerPAD, E2E aretrademarks ofTexas Instruments.\nWEBENCH isaregistered trademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.7 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.8 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nA A\nwww.ti.comPACKAGE OUTLINE\nC\n20X0.3\n0.21.7 0.1\n20X0.5\n0.31 MAX\n(0.2) TYP0.05\n0.00\n14X 0.5\n2X\n3.52X 1.5\n2.7 0.1A3.6\n3.4B\n4.6\n4.4\n(0.05)0.1 MINVQFN - 1 mm max height RGY0020B\nPLASTIC QUAD FLATPACK - NO LEAD\n4222860/B   06/2017PIN 1 INDEX AREA\n0.08 CSEATING PLANE\n191210 11\n2019\n(OPTIONAL)PIN 1 ID\n0.1 C A B\n0.05EXPOSED\nTHERMAL PAD\n21 SYMM\nSYMM2\nNOTES:\n1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing\nper ASME Y14.5M.\n2. This drawing is subject to change without notice.\n3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  3.000\nSCALE  30.000SECTION A-ASECTION A-A\nTYPICAL\n55LM25145\nwww.ti.com SNVSAT9 –JUNE 2017\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAX\nALL AROUND20X (0.6)\n20X (0.25)\n14X (0.5)(1.7)\n(2.7)(4.3)\n(0.75) TYP(1.1)\n(3.3)(0.6)\n(R0.05) TYPVQFN - 1 mm max height RGY0020B\nPLASTIC QUAD FLATPACK - NO LEAD\n4222860/B   06/2017SYMM\n1\n9\n10 11122\n1920\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:18X21\nNOTES: (continued)\n4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature\nnumber SLUA271 (www.ti.com/lit/slua271).\n5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown\non this view. It is recommended that vias under paste be filled, plugged or tented.SOLDER MASK\nOPENING\nMETAL UNDER\nSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETAL\nSOLDER MASK\nOPENING\nNON SOLDER MASK\nSOLDER MASK DETAILSDEFINED\n(PREFERRED)EXPOSED METAL\n56LM25145\nSNVSAT9 –JUNE 2017 www.ti.com\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated\nwww.ti.comEXAMPLE STENCIL DESIGN\n20X (0.6)\n20X (0.25)\n14X (0.5)\n(3.3)(4.3)4X (0.75)\n(0.71)\nTYP\n(0.475)\nTYP(R0.05) TYP\n4X\n(1.21)\n4X (0.75)VQFN - 1 mm max height RGY0020B\nPLASTIC QUAD FLATPACK - NO LEAD\n4222860/B   06/2017\nNOTES: (continued)\n6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate\ndesign recommendations.SYMMMETAL\nTYP\nBASED ON 0.125 mm THICK STENCILSOLDER PASTE EXAMPLE\nEXPOSED PAD 21\n80% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:20XSYMM211\n9\n10 11122\n1920\n57LM25145\nwww.ti.com SNVSAT9 –JUNE 2017\nProduct Folder Links: LM25145Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLM25145RGYR ACTIVE VQFN RGY 203000RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 LM\n25145\nLM25145RGYT ACTIVE VQFN RGY 20250RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 LM\n25145\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLM25145RGYR VQFN RGY 203000 330.0 12.4 3.84.81.188.012.0 Q1\nLM25145RGYT VQFN RGY 20250 180.0 12.4 3.84.81.188.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLM25145RGYR VQFN RGY 203000 367.0 367.0 38.0\nLM25145RGYT VQFN RGY 20250 213.0 191.0 35.0\nPack Materials-Page 2\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: LM25145RGYR

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Input Voltage Range: 6V to 42V
  - Output Voltage Range: Adjustable from 0.8V to 40V

- **Current Ratings:**
  - Maximum Output Current: 20A (typical application)
  - Gate Driver Output: 2.3A source and 3.5A sink capability

- **Power Consumption:**
  - Operating Input Current (not switching): 1.8mA to 2.1mA
  - Standby Input Current: 1.75mA to 2mA
  - Shutdown Input Current: 13.5µA to 16µA

- **Operating Temperature Range:**
  - Junction Temperature: -40°C to +125°C

- **Package Type:**
  - VQFN (20 pins), dimensions 3.5mm x 4.5mm

- **Special Features:**
  - Synchronous Buck DC-DC Controller
  - Lossless RDS(on) or shunt current sensing
  - Adjustable soft-start and voltage tracking
  - Built-in protection features: hiccup mode overcurrent protection, input UVLO with hysteresis, thermal shutdown protection
  - Supports synchronization with external clock
  - Meets EN55022 / CISPR 22 EMI standards

- **Moisture Sensitive Level (MSL):**
  - MSL Level 2, according to JEDEC J-STD-020E

**Description:**
The LM25145 is a versatile synchronous buck DC-DC controller designed for high efficiency and performance in power management applications. It regulates output voltage from a high input voltage source, making it suitable for applications that require step-down conversion from voltages as high as 42V to lower voltage rails. The device features a voltage-mode control architecture with input feedforward for excellent line transient response and supports a wide range of output voltages.

**Typical Applications:**
- **Telecom Infrastructure:** Used in power supplies for telecom equipment where high efficiency and reliability are critical.
- **Factory Automation:** Powers industrial control systems and automation equipment.
- **Test and Measurement:** Provides stable power for testing equipment and measurement devices.
- **Industrial Motor Drives:** Supplies power to motors in industrial applications, ensuring efficient operation.
- **Robotics and Data Communication:** Supports power requirements for robotic systems and data communication devices.

The LM25145 is particularly well-suited for applications that demand high efficiency, low noise, and robust performance under varying load conditions. Its built-in protection features enhance reliability, making it a preferred choice for modern power supply designs.