int T_1 F_1 ( const struct V_1 * V_2 , T_2 V_3 , T_2 V_4 )\r\n{\r\nif ( V_5 )\r\nreturn V_5 ( V_2 , V_3 , V_4 ) ;\r\nelse\r\nF_2 ( L_1 ) ;\r\n}\r\nint F_3 ( struct V_1 * V_2 )\r\n{\r\nT_3 V_6 ;\r\nT_4 V_7 ;\r\nint V_8 ;\r\nF_4 ( V_2 , V_9 , 64 / 4 ) ;\r\nF_4 ( V_2 , V_10 , 64 ) ;\r\nF_5 ( V_2 , V_11 , & V_6 ) ;\r\nV_6 |= V_12 | V_13 ;\r\nF_6 ( V_2 , V_11 , V_6 ) ;\r\nif ( V_2 -> V_14 ) {\r\nF_4 ( V_2 , V_15 , 64 ) ;\r\nF_5 ( V_2 , V_16 , & V_6 ) ;\r\nV_6 |= V_17 | V_18 ;\r\nF_6 ( V_2 , V_16 , V_6 ) ;\r\n}\r\nV_6 = V_19 ;\r\nV_6 |= V_20 ;\r\nV_6 |= V_21 ;\r\nV_6 |= V_22 ;\r\nF_7 ( V_2 , V_23 , V_6 ) ;\r\nV_8 = F_8 ( V_2 , V_24 ) ;\r\nif ( V_8 ) {\r\nF_9 ( V_2 , V_8 + V_25 ,\r\n& V_7 ) ;\r\nF_10 ( V_2 , V_8 + V_25 ,\r\nV_7 ) ;\r\nF_10 ( V_2 , V_8 + V_26 , 0 ) ;\r\nF_9 ( V_2 , V_8 + V_27 , & V_7 ) ;\r\nF_10 ( V_2 , V_8 + V_27 , V_7 ) ;\r\nF_10 ( V_2 , V_8 + V_28 , 0 ) ;\r\nF_9 ( V_2 , V_8 + V_29 , & V_7 ) ;\r\nif ( V_6 & V_30 )\r\nV_6 |= V_31 ;\r\nif ( V_6 & V_32 )\r\nV_6 |= V_33 ;\r\nF_10 ( V_2 , V_8 + V_29 , V_7 ) ;\r\nF_10 ( V_2 , V_8 + V_34 ,\r\nV_35 |\r\nV_36 |\r\nV_37 ) ;\r\nF_9 ( V_2 , V_8 + V_38 , & V_7 ) ;\r\nF_10 ( V_2 , V_8 + V_38 , V_7 ) ;\r\n}\r\nV_2 -> V_2 . V_39 = V_40 ;\r\nreturn 0 ;\r\n}\r\nconst char * F_11 ( void )\r\n{\r\nif ( F_12 ( L_2 ) )\r\nreturn L_3 ;\r\nswitch ( V_41 -> V_42 ) {\r\ncase V_43 :\r\nreturn L_4 ;\r\ncase V_44 :\r\ncase V_45 :\r\ncase V_46 :\r\nreturn L_5 ;\r\ncase V_47 :\r\nreturn L_6 ;\r\ncase V_48 :\r\nreturn L_3 ;\r\ncase V_49 :\r\ncase V_50 :\r\ndefault:\r\nreturn L_7 ;\r\n}\r\n}\r\nint T_1 F_13 ( const struct V_1 * V_2 ,\r\nT_2 V_3 , T_2 V_4 )\r\n{\r\nint V_51 ;\r\nconst char * V_52 ;\r\nint V_53 ;\r\nV_52 = F_11 () ;\r\nV_53 = V_2 -> V_54 >> 3 ;\r\nif ( V_53 < strlen ( V_52 ) )\r\nV_51 = ( ( V_52 [ V_53 ] - 'A' + V_4 - 1 ) & 3 ) +\r\nV_55 ;\r\nelse\r\nV_51 = ( ( V_3 + V_4 - 3 ) & 3 ) + V_55 ;\r\nreturn V_51 ;\r\n}\r\nstatic int F_14 ( struct V_56 * V_57 , unsigned int V_54 ,\r\nint V_58 , int V_59 , T_5 * V_60 )\r\n{\r\nunion V_61 V_62 ;\r\nV_62 . V_63 = 0 ;\r\nV_62 . V_64 . V_65 = 2 ;\r\nV_62 . V_64 . V_66 = 1 ;\r\nV_62 . V_64 . V_67 = 3 ;\r\nV_62 . V_64 . V_68 = 1 ;\r\nV_62 . V_64 . V_69 = 1 ;\r\nV_62 . V_64 . V_57 = V_57 -> V_70 ;\r\nV_62 . V_64 . V_2 = V_54 >> 3 ;\r\nV_62 . V_64 . V_71 = V_54 & 0x7 ;\r\nV_62 . V_64 . V_58 = V_58 ;\r\nswitch ( V_59 ) {\r\ncase 4 :\r\n* V_60 = F_15 ( F_16 ( V_62 . V_63 ) ) ;\r\nreturn V_72 ;\r\ncase 2 :\r\n* V_60 = F_17 ( F_18 ( V_62 . V_63 ) ) ;\r\nreturn V_72 ;\r\ncase 1 :\r\n* V_60 = F_19 ( V_62 . V_63 ) ;\r\nreturn V_72 ;\r\n}\r\nreturn V_73 ;\r\n}\r\nstatic int F_20 ( struct V_56 * V_57 , unsigned int V_54 ,\r\nint V_58 , int V_59 , T_5 V_60 )\r\n{\r\nunion V_61 V_62 ;\r\nV_62 . V_63 = 0 ;\r\nV_62 . V_64 . V_65 = 2 ;\r\nV_62 . V_64 . V_66 = 1 ;\r\nV_62 . V_64 . V_67 = 3 ;\r\nV_62 . V_64 . V_68 = 1 ;\r\nV_62 . V_64 . V_69 = 1 ;\r\nV_62 . V_64 . V_57 = V_57 -> V_70 ;\r\nV_62 . V_64 . V_2 = V_54 >> 3 ;\r\nV_62 . V_64 . V_71 = V_54 & 0x7 ;\r\nV_62 . V_64 . V_58 = V_58 ;\r\nswitch ( V_59 ) {\r\ncase 4 :\r\nF_21 ( V_62 . V_63 , F_22 ( V_60 ) ) ;\r\nreturn V_72 ;\r\ncase 2 :\r\nF_23 ( V_62 . V_63 , F_24 ( V_60 ) ) ;\r\nreturn V_72 ;\r\ncase 1 :\r\nF_25 ( V_62 . V_63 , V_60 ) ;\r\nreturn V_72 ;\r\n}\r\nreturn V_73 ;\r\n}\r\nstatic void F_26 ( void )\r\n{\r\nunion V_74 V_75 ;\r\nunion V_76 V_77 ;\r\nunion V_78 V_79 ;\r\nunion V_80 V_81 ;\r\nunion V_82 V_83 ;\r\nunion V_84 V_85 ;\r\nunion V_86 V_87 ;\r\nF_27 ( V_88 , 0x1 ) ;\r\nF_28 ( V_88 ) ;\r\nF_29 ( 2000 ) ;\r\nV_77 . V_63 = 0 ;\r\nV_77 . V_64 . V_89 = 1 ;\r\nV_77 . V_64 . V_90 = 1 ;\r\nF_27 ( V_91 , V_77 . V_63 ) ;\r\nF_27 ( V_88 , 0x4 ) ;\r\nF_28 ( V_88 ) ;\r\nF_29 ( 2000 ) ;\r\nV_79 . T_5 = 0 ;\r\nV_79 . V_64 . V_92 = 1 ;\r\nV_79 . V_64 . V_93 = 1 ;\r\nV_79 . V_64 . V_94 = 1 ;\r\nV_79 . V_64 . V_95 = 1 ;\r\nV_79 . V_64 . V_96 = 1 ;\r\nV_79 . V_64 . V_97 = 1 ;\r\nif ( V_98 == V_99 ) {\r\nV_79 . V_64 . V_100 = V_101 ;\r\nV_79 . V_64 . V_102 = 1 ;\r\nV_79 . V_64 . V_103 = 1 ;\r\nV_79 . V_64 . V_104 = 1 ;\r\nV_79 . V_64 . V_105 = 1 ;\r\nV_79 . V_64 . V_106 = 1 ;\r\n}\r\nF_30 ( V_107 , V_79 . T_5 ) ;\r\nF_29 ( 2000 ) ;\r\nV_79 . T_5 = F_31 ( V_107 ) ;\r\nF_32 ( L_8 ,\r\nV_79 . V_64 . V_108 ? L_9 : L_10 ,\r\nV_79 . V_64 . V_109 ? L_11 : L_12 ) ;\r\nif ( F_33 ( V_110 ) || F_33 ( V_111 ) ) {\r\nunion V_112 V_113 ;\r\nunion V_112 V_114 ;\r\nunsigned long V_115 , V_116 ;\r\nV_113 . V_63 = F_28 ( V_117 ) ;\r\nV_115 = F_34 () ;\r\nF_29 ( 1000 ) ;\r\nV_114 . V_63 = F_28 ( V_117 ) ;\r\nV_115 = F_34 () - V_115 ;\r\nV_116 = ( V_114 . V_64 . V_118 - V_113 . V_64 . V_118 ) /\r\n( V_115 / ( V_119 / 1000000 ) ) ;\r\nF_32 ( L_13 , V_116 ) ;\r\n}\r\nif ( V_79 . V_64 . V_108 ) {\r\nV_81 . T_5 = 0 ;\r\nV_81 . V_64 . V_120 = 4 ;\r\nV_81 . V_64 . V_121 = 2 ;\r\nV_81 . V_64 . V_122 = 1 ;\r\nF_30 ( V_123 , V_81 . T_5 ) ;\r\n}\r\nV_75 . T_5 = 0 ;\r\nV_75 . V_64 . V_124 = 1 ;\r\nV_75 . V_64 . V_125 = 1 ;\r\nV_75 . V_64 . V_126 = 1 ;\r\nV_75 . V_64 . V_127 = 1 ;\r\nV_75 . V_64 . V_128 = 1 ;\r\nF_30 ( V_129 , V_75 . T_5 ) ;\r\n#ifdef F_35\r\n{\r\nunion V_130 V_131 ;\r\nV_131 . V_63 = 0 ;\r\nV_131 . V_64 . V_132 = 1 ;\r\nF_27 ( V_133 , V_131 . V_63 ) ;\r\n}\r\n#endif\r\nV_83 . T_5 = 0 ;\r\nV_83 . V_64 . V_134 = 1 ;\r\nF_30 ( V_135 , V_83 . T_5 ) ;\r\nV_85 . T_5 = 0 ;\r\nV_85 . V_64 . V_136 = 0xff ;\r\nV_85 . V_64 . V_137 = 1 ;\r\nF_30 ( V_138 , V_85 . T_5 ) ;\r\nV_87 . T_5 = 0 ;\r\nV_87 . V_64 . V_139 = 7 ;\r\nV_87 . V_64 . V_140 = 0xe8 ;\r\nV_87 . V_64 . V_141 = 1 ;\r\nV_87 . V_64 . V_142 = 1 ;\r\nV_87 . V_64 . V_143 = 1 ;\r\nV_87 . V_64 . V_144 = 3 ;\r\nF_30 ( V_145 , V_87 . T_5 ) ;\r\nF_30 ( V_146 , 0x21 ) ;\r\nF_30 ( V_147 , 0x31 ) ;\r\nF_30 ( V_148 , 0x31 ) ;\r\n}\r\nstatic int T_1 F_36 ( void )\r\n{\r\nunion V_149 V_150 ;\r\nint V_151 ;\r\nif ( F_37 ( V_152 ) )\r\nreturn 0 ;\r\nV_5 = F_13 ;\r\nif ( F_33 ( V_153 ) ||\r\nF_33 ( V_154 ) ||\r\nF_33 ( V_155 ) )\r\nV_98 = V_156 ;\r\nelse\r\nV_98 = V_99 ;\r\nif ( ! F_38 () ) {\r\nF_32 ( L_14 ) ;\r\nreturn 0 ;\r\n}\r\nF_39 ( V_157 ) ;\r\nV_158 . V_159 = 0 ;\r\nV_158 . V_160 = V_161 - 1 ;\r\nF_32 ( L_15 ,\r\n( V_98 ==\r\nV_99 ) ? L_16 : L_17 ) ;\r\nF_26 () ;\r\nV_150 . V_63 = 0 ;\r\nV_150 . V_64 . V_162 = 1 ;\r\nV_150 . V_64 . V_163 = 1 ;\r\nV_150 . V_64 . V_164 = 0 ;\r\nV_150 . V_64 . V_165 = 0 ;\r\nV_150 . V_64 . V_166 = 0 ;\r\nV_150 . V_64 . V_167 = 0 ;\r\nV_150 . V_64 . V_168 = 0 ;\r\nF_27 ( V_169 , V_150 . V_63 ) ;\r\nF_30 ( V_170 ,\r\n( T_5 ) ( V_171 & 0xffffffffull ) ) ;\r\nF_30 ( V_172 ,\r\n( T_5 ) ( V_171 >> 32 ) ) ;\r\nif ( V_98 == V_99 ) {\r\nF_30 ( V_173 , 0 ) ;\r\nF_30 ( V_174 , 0 ) ;\r\nF_30 ( V_175 , 2ul << 30 ) ;\r\nF_30 ( V_176 , 0 ) ;\r\nV_177 = 0x80000000ull ;\r\nfor ( V_151 = 0 ; V_151 < 32 ; V_151 ++ ) {\r\nunion V_178 V_179 ;\r\nV_179 . T_5 = 0 ;\r\nV_179 . V_64 . V_180 =\r\n( V_177 >> 22 ) + V_151 ;\r\nV_179 . V_64 . V_181 = 1 ;\r\nV_179 . V_64 . V_182 = 1 ;\r\nV_179 . V_64 . V_183 = 1 ;\r\nF_30 ( F_40 ( V_151 ) ,\r\nV_179 . T_5 ) ;\r\n}\r\nV_184 . V_159 =\r\nV_185 + ( 4ul << 30 ) -\r\n( V_186 << 20 ) ;\r\nV_184 . V_160 =\r\nV_184 . V_159 + ( 1ul << 30 ) ;\r\n} else {\r\nF_30 ( V_173 , 128ul << 20 ) ;\r\nF_30 ( V_174 , 0 ) ;\r\nF_30 ( V_175 , 0 ) ;\r\nF_30 ( V_176 , 0 ) ;\r\nV_177 =\r\nF_41 ( V_187 ) & ~ ( ( 1ull << 22 ) - 1 ) ;\r\nfor ( V_151 = 0 ; V_151 < 32 ; V_151 ++ ) {\r\nunion V_178 V_179 ;\r\nV_179 . T_5 = 0 ;\r\nV_179 . V_64 . V_180 =\r\n( V_177 >> 22 ) + V_151 ;\r\nV_179 . V_64 . V_181 = 1 ;\r\nV_179 . V_64 . V_182 = 1 ;\r\nV_179 . V_64 . V_183 = 1 ;\r\nF_30 ( F_40 ( V_151 ) ,\r\nV_179 . T_5 ) ;\r\n}\r\nV_184 . V_159 =\r\nV_185 + ( 128ul << 20 ) +\r\n( 4ul << 10 ) ;\r\nV_184 . V_160 =\r\nV_184 . V_159 + ( 1ul << 30 ) ;\r\n}\r\nF_42 ( & V_188 ) ;\r\nF_27 ( V_189 , - 1 ) ;\r\nif ( F_43 ( F_44 ( L_18 ,\r\n- 1 , NULL , 0 ) ) )\r\nF_45 ( L_19 ) ;\r\nF_46 () ;\r\nreturn 0 ;\r\n}
