INFO-FLOW: Workspace C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1 opened at Thu Nov 02 21:46:49 +1100 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck24-ubva530-2LV-c 
Execute       create_platform xck24-ubva530-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck24-ubva530-2LV-c'
Command       create_platform done; 0.815 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.135 sec.
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.967 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.112 sec.
Execute   set_part xck24-ubva530-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck24-ubva530-2LV-c 
Execute     create_platform xck24-ubva530-2LV-c -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.115 sec.
Execute     ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.137 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./srcnn_hls/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
Execute     set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.335 seconds; current allocated memory: 91.762 MB.
Execute       set_directive_top srcnn -name=srcnn 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/conv1.cpp as C++
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang src/conv1.cpp -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.cpp.clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.7 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.852 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.914 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.625 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'src/conv2.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/conv2.cpp as C++
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang src/conv2.cpp -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.cpp.clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.7 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.843 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.824 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.581 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'src/conv3.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/conv3.cpp as C++
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang src/conv3.cpp -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.cpp.clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.7 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.875 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.832 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.576 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'src/srcnn.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/srcnn.cpp as C++
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang src/srcnn.cpp -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.cpp.clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.7 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.84 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.301 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.501 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 29.105 seconds; current allocated memory: 92.391 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.g.bc" "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.g.bc" "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.g.bc" "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.g.bc C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.g.bc C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.g.bc C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.g.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.15 sec.
Execute       run_link_or_opt -opt -out C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.184 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.974 sec.
Execute       run_link_or_opt -opt -out C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=srcnn -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=srcnn -reflow-float-conversion -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.941 sec.
Execute       run_link_or_opt -out C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.153 sec.
Execute       run_link_or_opt -opt -out C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=srcnn 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=srcnn -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.167 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=srcnn -mllvm -hls-db-dir -mllvm C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
INFO: [HLS 214-291] Loop 'KR1' is marked as complete unroll implied by the pipeline pragma (src/conv3.cpp:47:7)
INFO: [HLS 214-291] Loop 'KC1' is marked as complete unroll implied by the pipeline pragma (src/conv3.cpp:53:7)
INFO: [HLS 214-291] Loop 'PAD' is marked as complete unroll implied by the pipeline pragma (src/conv3.cpp:98:8)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (src/conv3.cpp:109:3)
INFO: [HLS 214-291] Loop 'KR' is marked as complete unroll implied by the pipeline pragma (src/conv1.cpp:53:11)
INFO: [HLS 214-291] Loop 'KC0' is marked as complete unroll implied by the pipeline pragma (src/conv1.cpp:57:13)
INFO: [HLS 214-188] Unrolling loop 'COL1' (src/conv3.cpp:44:12) in function 'conv3' partially with a factor of 3 (src/conv3.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'KR1' (src/conv3.cpp:47:7) in function 'conv3' completely with a factor of 5 (src/conv3.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'KC1' (src/conv3.cpp:53:7) in function 'conv3' completely with a factor of 5 (src/conv3.cpp:16:0)
INFO: [HLS 214-188] Unrolling loop 'EXPORTH' (src/conv3.cpp:137:11) in function 'export_output_buffer_c3' partially with a factor of 2 (src/conv3.cpp:134:0)
INFO: [HLS 214-188] Unrolling loop 'CLEARH' (src/conv3.cpp:73:10) in function 'clear_buffer_c3' partially with a factor of 3 (src/conv3.cpp:71:0)
INFO: [HLS 214-186] Unrolling loop 'PAD' (src/conv3.cpp:98:8) in function 'load_input_buffer_c3' completely with a factor of 2 (src/conv3.cpp:87:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (src/conv3.cpp:109:3) in function 'load_input_buffer_c3' completely with a factor of 255 (src/conv3.cpp:87:0)
INFO: [HLS 214-188] Unrolling loop 'BH' (src/conv2.cpp:105:6) in function 'export_output_buffer_c2' partially with a factor of 2 (src/conv2.cpp:102:0)
INFO: [HLS 214-359] Unrolling loop 'BH' (src/conv2.cpp:59:6) in function 'clear_buffer_c2': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (src/conv2.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'BH' (src/conv2.cpp:59:6) in function 'clear_buffer_c2' completely with a factor of 3 (src/conv2.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'KR' (src/conv1.cpp:53:11) in function 'conv1' completely with a factor of 3 (src/conv1.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'KC0' (src/conv1.cpp:57:13) in function 'conv1' completely with a factor of 3 (src/conv1.cpp:14:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'KC0' (src/conv1.cpp:57:13) in function 'conv1' has been removed because the loop is unrolled completely (src/conv1.cpp:14:0)
INFO: [HLS 214-188] Unrolling loop 'BH' (src/conv1.cpp:149:6) in function 'export_output_buffer_c1' partially with a factor of 2 (src/conv1.cpp:146:0)
INFO: [HLS 214-188] Unrolling loop 'BH' (src/conv1.cpp:86:6) in function 'clear_buffer_c1' partially with a factor of 2 (src/conv1.cpp:84:0)
INFO: [HLS 214-188] Unrolling loop 'K' (src/conv1.cpp:131:5) in function 'load_weight_buffer_c1' partially with a factor of 2 (src/conv1.cpp:128:0)
INFO: [HLS 214-178] Inlining function 'clamp(int, int, int)' into 'load_input_buffer_c1(float (*) [23][263], float (*) [255][255], int, int)' (src/conv1.cpp:100:0)
INFO: [HLS 214-178] Inlining function 'clear_buffer_c1(float (*) [15][255])' into 'export_output_buffer_c1(float (*) [15][255], float (*) [255][255], float*, int, int)' (src/conv1.cpp:146:0)
INFO: [HLS 214-178] Inlining function 'load_input_buffer_c1(float (*) [23][263], float (*) [255][255], int, int)' into 'conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])' (src/conv1.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'load_weight_buffer_c1(float (*) [1][9][9], float (*) [1][9][9], int, int)' into 'conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])' (src/conv1.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'export_output_buffer_c1(float (*) [15][255], float (*) [255][255], float*, int, int)' into 'conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])' (src/conv1.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'clear_buffer_c2(float (*) [3][255])' into 'export_output_buffer_c2(float (*) [3][255], float (*) [255][255], float*, int, int)' (src/conv2.cpp:102:0)
INFO: [HLS 214-178] Inlining function 'load_input_buffer_c2(float (*) [3][255], float (*) [255][255], int, int)' into 'conv2(float (*) [255][255], float (*) [64][1][1], float*, float (*) [255][255])' (src/conv2.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'load_weight_buffer_c2(float (*) [64][1][1], float (*) [64][1][1], int, int)' into 'conv2(float (*) [255][255], float (*) [64][1][1], float*, float (*) [255][255])' (src/conv2.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'export_output_buffer_c2(float (*) [3][255], float (*) [255][255], float*, int, int)' into 'conv2(float (*) [255][255], float (*) [64][1][1], float*, float (*) [255][255])' (src/conv2.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'clamp(int, int, int)' into 'load_input_buffer_c3(float (*) [9][259], float (*) [255][255], int, int)' (src/conv3.cpp:87:0)
INFO: [HLS 214-178] Inlining function 'clear_buffer_c3(float (*) [5][255])' into 'export_output_buffer_c3(float (*) [5][255], float (*) [255][255], float*, int, int)' (src/conv3.cpp:134:0)
INFO: [HLS 214-178] Inlining function 'load_weight_buffer_c3(float (*) [32][5][5], float (*) [32][5][5], int, int)' into 'conv3(float (*) [255][255], float (*) [32][5][5], float*, float (*) [255][255])' (src/conv3.cpp:16:0)
INFO: [HLS 214-178] Inlining function 'export_output_buffer_c3(float (*) [5][255], float (*) [255][255], float*, int, int)' into 'conv3(float (*) [255][255], float (*) [32][5][5], float*, float (*) [255][255])' (src/conv3.cpp:16:0)
WARNING: [HLS 214-167] The program may have out of bound array access
INFO: [HLS 214-248] Applying array_partition to '_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E15input_fm_buffer': Block partitioning with factor 2 on dimension 3. (src/conv3.cpp:24:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E16output_fm_buffer': Block partitioning with factor 2 on dimension 3. (src/conv3.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer': Cyclic partitioning with factor 2 on dimension 1. Cyclic partitioning with factor 2 on dimension 2. Cyclic partitioning with factor 3 on dimension 3. Cyclic partitioning with factor 3 on dimension 4. (src/conv1.cpp:24:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer': Cyclic partitioning with factor 2 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (src/conv1.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E16output_fm_buffer': Cyclic partitioning with factor 2 on dimension 1. (src/conv1.cpp:16:0)
INFO: [HLS 214-188] Unrolling loop 'BH' (src/conv1.cpp:102:6) in function 'conv1' partially with a factor of 2 (src/conv1.cpp:14:0)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'anonymous'(src/conv1.cpp:119:3) has been inferred on bundle 'i1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv1.cpp:119:3)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 in loop 'anonymous'(src/conv1.cpp:135:2) has been inferred on bundle 'w1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv1.cpp:135:2)
INFO: [HLS 214-115] Multiple burst writes of length 255 and bit width 32 in loop 'anonymous'(src/conv1.cpp:162:3) has been inferred on bundle 'i2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv1.cpp:162:3)
INFO: [HLS 214-115] Multiple burst reads of length 765 and bit width 32 in loop 'BH'(src/conv2.cpp:76:6) has been inferred on bundle 'i2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv2.cpp:76:6)
INFO: [HLS 214-115] Multiple burst reads of length 2048 and bit width 32 in loop 'TILE_OUT'(src/conv2.cpp:36:13) has been inferred on bundle 'w2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv2.cpp:36:13)
INFO: [HLS 214-115] Multiple burst writes of length 255 and bit width 32 in loop 'anonymous'(src/conv2.cpp:118:3) has been inferred on bundle 'i3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv2.cpp:118:3)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 has been inferred on bundle 'i3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv3.cpp:94:18)
INFO: [HLS 214-115] Multiple burst reads of length 800 and bit width 32 in loop 'WEIGHTI'(src/conv3.cpp:120:11) has been inferred on bundle 'w3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv3.cpp:120:11)
INFO: [HLS 214-115] Multiple burst writes of length 255 and bit width 32 in loop 'anonymous'(src/conv3.cpp:150:3) has been inferred on bundle 'o'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv3.cpp:150:3)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.901 seconds; current allocated memory: 92.391 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 92.391 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top srcnn -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.0.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.7 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.724 seconds; current allocated memory: 92.391 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.1.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.52 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.554 seconds; current allocated memory: 92.391 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.1.bc to C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.o.1.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1.1.1' in function 'conv3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.3.2' in function 'conv3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.3.4' in function 'conv3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'CLEARW' (src/conv3.cpp:75) in function 'conv3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'CLEARW' (src/conv3.cpp:75) in function 'conv3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'CLEARW' (src/conv3.cpp:75) in function 'conv3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1.1.1' in function 'conv2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.2.1.1' in function 'conv2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COL' (src/conv2.cpp:44) in function 'conv2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.2.3.1.2' in function 'conv2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.2.3.1.4' in function 'conv2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BW' (src/conv2.cpp:61) in function 'conv2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BW' (src/conv2.cpp:61) in function 'conv2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BW' (src/conv2.cpp:61) in function 'conv2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1.2' in function 'conv1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PAD' (src/conv1.cpp:112) in function 'conv1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1.4' in function 'conv1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PAD' (src/conv1.cpp:112) in function 'conv1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.2.3.1.2' in function 'conv1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.2.3.1.4' in function 'conv1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BW' (src/conv1.cpp:88) in function 'conv1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BW' (src/conv1.cpp:88) in function 'conv1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buffer' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv3(float (*) [255][255], float (*) [32][5][5], float*, float (*) [255][255])output_fm_buffer.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv3(float (*) [255][255], float (*) [32][5][5], float*, float (*) [255][255])output_fm_buffer' in dimension 1 automatically.
Command         transform done; 2.444 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.646 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.099 seconds; current allocated memory: 92.391 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.o.2.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'LOADI' (src/conv3.cpp:88:9) in function 'load_input_buffer_c3'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHTK' (src/conv3.cpp:121:11) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHTI' (src/conv3.cpp:120:11) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'ROW' (src/conv3.cpp:42:10) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'IN' (src/conv3.cpp:40:8) in function 'conv3'.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPORTH' (src/conv3.cpp:137:11) in function 'conv3' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'CLEARH' (src/conv3.cpp:73:10) in function 'conv3' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_ROW' (src/conv3.cpp:33:12) in function 'conv3' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'BH' (src/conv2.cpp:76:6) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOAD_INPUT' (src/conv2.cpp:75:14) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOAD_WEIGHTS' (src/conv2.cpp:89:16) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'ROW' (src/conv2.cpp:43:10) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'IN' (src/conv2.cpp:41:8) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT' (src/conv2.cpp:40:9) in function 'conv2'.
WARNING: [HLS 200-960] Cannot flatten loop 'BH' (src/conv2.cpp:105:6) in function 'conv2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPORT' (src/conv2.cpp:104:10) in function 'conv2' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'CLEAR' (src/conv2.cpp:58:9) in function 'conv2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_OUT' (src/conv2.cpp:36:13) in function 'conv2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_ROW' (src/conv2.cpp:32:12) in function 'conv2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'BH' (src/conv1.cpp:102:6) in function 'conv1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'COL' (src/conv1.cpp:45:10) in function 'conv1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'ROW' (src/conv1.cpp:44:10) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT' (src/conv1.cpp:41:9) in function 'conv1'.
WARNING: [HLS 200-960] Cannot flatten loop 'BH' (src/conv1.cpp:149:6) in function 'conv1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPORT' (src/conv1.cpp:148:10) in function 'conv1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'BH' (src/conv1.cpp:86:6) in function 'conv1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'CLEAR' (src/conv1.cpp:85:9) in function 'conv1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_OUT' (src/conv1.cpp:36:13) in function 'conv1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_ROW' (src/conv1.cpp:32:12) in function 'conv1' more than one sub loop.
WARNING: [XFORM 203-561] Updating loop upper bound from 12 to 11 for loop 'BH' (src/conv1.cpp:102:15) in function 'conv1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 12 to 11 for loop 'BH' (src/conv1.cpp:102:15) in function 'conv1'.
Execute           auto_get_db
Command         transform done; 4.098 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.099 seconds; current allocated memory: 314.492 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 8.498 sec.
Command     elaborate done; 49.709 sec.
Execute     ap_eval exec zip -j C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.301 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'srcnn' ...
Execute       ap_set_top_model srcnn 
Execute       get_model_list srcnn -filter all-wo-channel -topdown 
Execute       preproc_iomode -model srcnn 
Execute       preproc_iomode -model conv3 
Execute       preproc_iomode -model conv3_Pipeline_CLEARW3 
Execute       preproc_iomode -model conv3_Pipeline_CLEARW2 
Execute       preproc_iomode -model conv3_Pipeline_CLEARW 
Execute       preproc_iomode -model conv3_Pipeline_6 
Execute       preproc_iomode -model conv3_Pipeline_RELU1 
Execute       preproc_iomode -model conv3_Pipeline_4 
Execute       preproc_iomode -model conv3_Pipeline_RELU 
Execute       preproc_iomode -model conv3_Pipeline_IN_ROW_COL1 
Execute       preproc_iomode -model conv3_Pipeline_WEIGHTI_WEIGHTK_L 
Execute       preproc_iomode -model load_input_buffer_c3 
Execute       preproc_iomode -model conv2 
Execute       preproc_iomode -model conv2_Pipeline_BW6 
Execute       preproc_iomode -model conv2_Pipeline_BW5 
Execute       preproc_iomode -model conv2_Pipeline_BW 
Execute       preproc_iomode -model conv2_Pipeline_7 
Execute       preproc_iomode -model conv2_Pipeline_RELU4 
Execute       preproc_iomode -model conv2_Pipeline_5 
Execute       preproc_iomode -model conv2_Pipeline_RELU 
Execute       preproc_iomode -model conv2_Pipeline_OUT_ROW_COL 
Execute       preproc_iomode -model conv2_Pipeline_LOAD_WEIGHTS_L 
Execute       preproc_iomode -model conv2_Pipeline_LOAD_INPUT_BH_L 
Execute       preproc_iomode -model conv1 
Execute       preproc_iomode -model conv1_Pipeline_BW9 
Execute       preproc_iomode -model conv1_Pipeline_BW 
Execute       preproc_iomode -model conv1_Pipeline_9 
Execute       preproc_iomode -model conv1_Pipeline_RELU8 
Execute       preproc_iomode -model conv1_Pipeline_7 
Execute       preproc_iomode -model conv1_Pipeline_RELU 
Execute       preproc_iomode -model conv1_Pipeline_KR0 
Execute       preproc_iomode -model conv1_Pipeline_4 
Execute       preproc_iomode -model conv1_Pipeline_PAD7 
Execute       preproc_iomode -model conv1_Pipeline_2 
Execute       preproc_iomode -model conv1_Pipeline_PAD 
Execute       get_model_list srcnn -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv1_Pipeline_PAD conv1_Pipeline_2 conv1_Pipeline_PAD7 conv1_Pipeline_4 conv1_Pipeline_KR0 conv1_Pipeline_RELU conv1_Pipeline_7 conv1_Pipeline_RELU8 conv1_Pipeline_9 conv1_Pipeline_BW conv1_Pipeline_BW9 conv1 conv2_Pipeline_LOAD_INPUT_BH_L conv2_Pipeline_LOAD_WEIGHTS_L conv2_Pipeline_OUT_ROW_COL conv2_Pipeline_RELU conv2_Pipeline_5 conv2_Pipeline_RELU4 conv2_Pipeline_7 conv2_Pipeline_BW conv2_Pipeline_BW5 conv2_Pipeline_BW6 conv2 load_input_buffer_c3 conv3_Pipeline_WEIGHTI_WEIGHTK_L conv3_Pipeline_IN_ROW_COL1 conv3_Pipeline_RELU conv3_Pipeline_4 conv3_Pipeline_RELU1 conv3_Pipeline_6 conv3_Pipeline_CLEARW conv3_Pipeline_CLEARW2 conv3_Pipeline_CLEARW3 conv3 srcnn
INFO-FLOW: Configuring Module : conv1_Pipeline_PAD ...
Execute       set_default_model conv1_Pipeline_PAD 
Execute       apply_spec_resource_limit conv1_Pipeline_PAD 
INFO-FLOW: Configuring Module : conv1_Pipeline_2 ...
Execute       set_default_model conv1_Pipeline_2 
Execute       apply_spec_resource_limit conv1_Pipeline_2 
INFO-FLOW: Configuring Module : conv1_Pipeline_PAD7 ...
Execute       set_default_model conv1_Pipeline_PAD7 
Execute       apply_spec_resource_limit conv1_Pipeline_PAD7 
INFO-FLOW: Configuring Module : conv1_Pipeline_4 ...
Execute       set_default_model conv1_Pipeline_4 
Execute       apply_spec_resource_limit conv1_Pipeline_4 
INFO-FLOW: Configuring Module : conv1_Pipeline_KR0 ...
Execute       set_default_model conv1_Pipeline_KR0 
Execute       apply_spec_resource_limit conv1_Pipeline_KR0 
INFO-FLOW: Configuring Module : conv1_Pipeline_RELU ...
Execute       set_default_model conv1_Pipeline_RELU 
Execute       apply_spec_resource_limit conv1_Pipeline_RELU 
INFO-FLOW: Configuring Module : conv1_Pipeline_7 ...
Execute       set_default_model conv1_Pipeline_7 
Execute       apply_spec_resource_limit conv1_Pipeline_7 
INFO-FLOW: Configuring Module : conv1_Pipeline_RELU8 ...
Execute       set_default_model conv1_Pipeline_RELU8 
Execute       apply_spec_resource_limit conv1_Pipeline_RELU8 
INFO-FLOW: Configuring Module : conv1_Pipeline_9 ...
Execute       set_default_model conv1_Pipeline_9 
Execute       apply_spec_resource_limit conv1_Pipeline_9 
INFO-FLOW: Configuring Module : conv1_Pipeline_BW ...
Execute       set_default_model conv1_Pipeline_BW 
Execute       apply_spec_resource_limit conv1_Pipeline_BW 
INFO-FLOW: Configuring Module : conv1_Pipeline_BW9 ...
Execute       set_default_model conv1_Pipeline_BW9 
Execute       apply_spec_resource_limit conv1_Pipeline_BW9 
INFO-FLOW: Configuring Module : conv1 ...
Execute       set_default_model conv1 
Execute       apply_spec_resource_limit conv1 
INFO-FLOW: Configuring Module : conv2_Pipeline_LOAD_INPUT_BH_L ...
Execute       set_default_model conv2_Pipeline_LOAD_INPUT_BH_L 
Execute       apply_spec_resource_limit conv2_Pipeline_LOAD_INPUT_BH_L 
INFO-FLOW: Configuring Module : conv2_Pipeline_LOAD_WEIGHTS_L ...
Execute       set_default_model conv2_Pipeline_LOAD_WEIGHTS_L 
Execute       apply_spec_resource_limit conv2_Pipeline_LOAD_WEIGHTS_L 
INFO-FLOW: Configuring Module : conv2_Pipeline_OUT_ROW_COL ...
Execute       set_default_model conv2_Pipeline_OUT_ROW_COL 
Execute       apply_spec_resource_limit conv2_Pipeline_OUT_ROW_COL 
INFO-FLOW: Configuring Module : conv2_Pipeline_RELU ...
Execute       set_default_model conv2_Pipeline_RELU 
Execute       apply_spec_resource_limit conv2_Pipeline_RELU 
INFO-FLOW: Configuring Module : conv2_Pipeline_5 ...
Execute       set_default_model conv2_Pipeline_5 
Execute       apply_spec_resource_limit conv2_Pipeline_5 
INFO-FLOW: Configuring Module : conv2_Pipeline_RELU4 ...
Execute       set_default_model conv2_Pipeline_RELU4 
Execute       apply_spec_resource_limit conv2_Pipeline_RELU4 
INFO-FLOW: Configuring Module : conv2_Pipeline_7 ...
Execute       set_default_model conv2_Pipeline_7 
Execute       apply_spec_resource_limit conv2_Pipeline_7 
INFO-FLOW: Configuring Module : conv2_Pipeline_BW ...
Execute       set_default_model conv2_Pipeline_BW 
Execute       apply_spec_resource_limit conv2_Pipeline_BW 
INFO-FLOW: Configuring Module : conv2_Pipeline_BW5 ...
Execute       set_default_model conv2_Pipeline_BW5 
Execute       apply_spec_resource_limit conv2_Pipeline_BW5 
INFO-FLOW: Configuring Module : conv2_Pipeline_BW6 ...
Execute       set_default_model conv2_Pipeline_BW6 
Execute       apply_spec_resource_limit conv2_Pipeline_BW6 
INFO-FLOW: Configuring Module : conv2 ...
Execute       set_default_model conv2 
Execute       apply_spec_resource_limit conv2 
INFO-FLOW: Configuring Module : load_input_buffer_c3 ...
Execute       set_default_model load_input_buffer_c3 
Execute       apply_spec_resource_limit load_input_buffer_c3 
INFO-FLOW: Configuring Module : conv3_Pipeline_WEIGHTI_WEIGHTK_L ...
Execute       set_default_model conv3_Pipeline_WEIGHTI_WEIGHTK_L 
Execute       apply_spec_resource_limit conv3_Pipeline_WEIGHTI_WEIGHTK_L 
INFO-FLOW: Configuring Module : conv3_Pipeline_IN_ROW_COL1 ...
Execute       set_default_model conv3_Pipeline_IN_ROW_COL1 
Execute       apply_spec_resource_limit conv3_Pipeline_IN_ROW_COL1 
INFO-FLOW: Configuring Module : conv3_Pipeline_RELU ...
Execute       set_default_model conv3_Pipeline_RELU 
Execute       apply_spec_resource_limit conv3_Pipeline_RELU 
INFO-FLOW: Configuring Module : conv3_Pipeline_4 ...
Execute       set_default_model conv3_Pipeline_4 
Execute       apply_spec_resource_limit conv3_Pipeline_4 
INFO-FLOW: Configuring Module : conv3_Pipeline_RELU1 ...
Execute       set_default_model conv3_Pipeline_RELU1 
Execute       apply_spec_resource_limit conv3_Pipeline_RELU1 
INFO-FLOW: Configuring Module : conv3_Pipeline_6 ...
Execute       set_default_model conv3_Pipeline_6 
Execute       apply_spec_resource_limit conv3_Pipeline_6 
INFO-FLOW: Configuring Module : conv3_Pipeline_CLEARW ...
Execute       set_default_model conv3_Pipeline_CLEARW 
Execute       apply_spec_resource_limit conv3_Pipeline_CLEARW 
INFO-FLOW: Configuring Module : conv3_Pipeline_CLEARW2 ...
Execute       set_default_model conv3_Pipeline_CLEARW2 
Execute       apply_spec_resource_limit conv3_Pipeline_CLEARW2 
INFO-FLOW: Configuring Module : conv3_Pipeline_CLEARW3 ...
Execute       set_default_model conv3_Pipeline_CLEARW3 
Execute       apply_spec_resource_limit conv3_Pipeline_CLEARW3 
INFO-FLOW: Configuring Module : conv3 ...
Execute       set_default_model conv3 
Execute       apply_spec_resource_limit conv3 
INFO-FLOW: Configuring Module : srcnn ...
Execute       set_default_model srcnn 
Execute       apply_spec_resource_limit srcnn 
INFO-FLOW: Model list for preprocess: conv1_Pipeline_PAD conv1_Pipeline_2 conv1_Pipeline_PAD7 conv1_Pipeline_4 conv1_Pipeline_KR0 conv1_Pipeline_RELU conv1_Pipeline_7 conv1_Pipeline_RELU8 conv1_Pipeline_9 conv1_Pipeline_BW conv1_Pipeline_BW9 conv1 conv2_Pipeline_LOAD_INPUT_BH_L conv2_Pipeline_LOAD_WEIGHTS_L conv2_Pipeline_OUT_ROW_COL conv2_Pipeline_RELU conv2_Pipeline_5 conv2_Pipeline_RELU4 conv2_Pipeline_7 conv2_Pipeline_BW conv2_Pipeline_BW5 conv2_Pipeline_BW6 conv2 load_input_buffer_c3 conv3_Pipeline_WEIGHTI_WEIGHTK_L conv3_Pipeline_IN_ROW_COL1 conv3_Pipeline_RELU conv3_Pipeline_4 conv3_Pipeline_RELU1 conv3_Pipeline_6 conv3_Pipeline_CLEARW conv3_Pipeline_CLEARW2 conv3_Pipeline_CLEARW3 conv3 srcnn
INFO-FLOW: Preprocessing Module: conv1_Pipeline_PAD ...
Execute       set_default_model conv1_Pipeline_PAD 
Execute       cdfg_preprocess -model conv1_Pipeline_PAD 
Execute       rtl_gen_preprocess conv1_Pipeline_PAD 
INFO-FLOW: Preprocessing Module: conv1_Pipeline_2 ...
Execute       set_default_model conv1_Pipeline_2 
Execute       cdfg_preprocess -model conv1_Pipeline_2 
Execute       rtl_gen_preprocess conv1_Pipeline_2 
INFO-FLOW: Preprocessing Module: conv1_Pipeline_PAD7 ...
Execute       set_default_model conv1_Pipeline_PAD7 
Execute       cdfg_preprocess -model conv1_Pipeline_PAD7 
Execute       rtl_gen_preprocess conv1_Pipeline_PAD7 
INFO-FLOW: Preprocessing Module: conv1_Pipeline_4 ...
Execute       set_default_model conv1_Pipeline_4 
Execute       cdfg_preprocess -model conv1_Pipeline_4 
Execute       rtl_gen_preprocess conv1_Pipeline_4 
INFO-FLOW: Preprocessing Module: conv1_Pipeline_KR0 ...
Execute       set_default_model conv1_Pipeline_KR0 
Execute       cdfg_preprocess -model conv1_Pipeline_KR0 
Execute       rtl_gen_preprocess conv1_Pipeline_KR0 
INFO-FLOW: Preprocessing Module: conv1_Pipeline_RELU ...
Execute       set_default_model conv1_Pipeline_RELU 
Execute       cdfg_preprocess -model conv1_Pipeline_RELU 
Execute       rtl_gen_preprocess conv1_Pipeline_RELU 
INFO-FLOW: Preprocessing Module: conv1_Pipeline_7 ...
Execute       set_default_model conv1_Pipeline_7 
Execute       cdfg_preprocess -model conv1_Pipeline_7 
Execute       rtl_gen_preprocess conv1_Pipeline_7 
INFO-FLOW: Preprocessing Module: conv1_Pipeline_RELU8 ...
Execute       set_default_model conv1_Pipeline_RELU8 
Execute       cdfg_preprocess -model conv1_Pipeline_RELU8 
Execute       rtl_gen_preprocess conv1_Pipeline_RELU8 
INFO-FLOW: Preprocessing Module: conv1_Pipeline_9 ...
Execute       set_default_model conv1_Pipeline_9 
Execute       cdfg_preprocess -model conv1_Pipeline_9 
Execute       rtl_gen_preprocess conv1_Pipeline_9 
INFO-FLOW: Preprocessing Module: conv1_Pipeline_BW ...
Execute       set_default_model conv1_Pipeline_BW 
Execute       cdfg_preprocess -model conv1_Pipeline_BW 
Execute       rtl_gen_preprocess conv1_Pipeline_BW 
INFO-FLOW: Preprocessing Module: conv1_Pipeline_BW9 ...
Execute       set_default_model conv1_Pipeline_BW9 
Execute       cdfg_preprocess -model conv1_Pipeline_BW9 
Execute       rtl_gen_preprocess conv1_Pipeline_BW9 
INFO-FLOW: Preprocessing Module: conv1 ...
Execute       set_default_model conv1 
Execute       cdfg_preprocess -model conv1 
Execute       rtl_gen_preprocess conv1 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_LOAD_INPUT_BH_L ...
Execute       set_default_model conv2_Pipeline_LOAD_INPUT_BH_L 
Execute       cdfg_preprocess -model conv2_Pipeline_LOAD_INPUT_BH_L 
Execute       rtl_gen_preprocess conv2_Pipeline_LOAD_INPUT_BH_L 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_LOAD_WEIGHTS_L ...
Execute       set_default_model conv2_Pipeline_LOAD_WEIGHTS_L 
Execute       cdfg_preprocess -model conv2_Pipeline_LOAD_WEIGHTS_L 
Execute       rtl_gen_preprocess conv2_Pipeline_LOAD_WEIGHTS_L 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_OUT_ROW_COL ...
Execute       set_default_model conv2_Pipeline_OUT_ROW_COL 
Execute       cdfg_preprocess -model conv2_Pipeline_OUT_ROW_COL 
Execute       rtl_gen_preprocess conv2_Pipeline_OUT_ROW_COL 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_RELU ...
Execute       set_default_model conv2_Pipeline_RELU 
Execute       cdfg_preprocess -model conv2_Pipeline_RELU 
Execute       rtl_gen_preprocess conv2_Pipeline_RELU 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_5 ...
Execute       set_default_model conv2_Pipeline_5 
Execute       cdfg_preprocess -model conv2_Pipeline_5 
Execute       rtl_gen_preprocess conv2_Pipeline_5 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_RELU4 ...
Execute       set_default_model conv2_Pipeline_RELU4 
Execute       cdfg_preprocess -model conv2_Pipeline_RELU4 
Execute       rtl_gen_preprocess conv2_Pipeline_RELU4 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_7 ...
Execute       set_default_model conv2_Pipeline_7 
Execute       cdfg_preprocess -model conv2_Pipeline_7 
Execute       rtl_gen_preprocess conv2_Pipeline_7 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_BW ...
Execute       set_default_model conv2_Pipeline_BW 
Execute       cdfg_preprocess -model conv2_Pipeline_BW 
Execute       rtl_gen_preprocess conv2_Pipeline_BW 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_BW5 ...
Execute       set_default_model conv2_Pipeline_BW5 
Execute       cdfg_preprocess -model conv2_Pipeline_BW5 
Execute       rtl_gen_preprocess conv2_Pipeline_BW5 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_BW6 ...
Execute       set_default_model conv2_Pipeline_BW6 
Execute       cdfg_preprocess -model conv2_Pipeline_BW6 
Execute       rtl_gen_preprocess conv2_Pipeline_BW6 
INFO-FLOW: Preprocessing Module: conv2 ...
Execute       set_default_model conv2 
Execute       cdfg_preprocess -model conv2 
Execute       rtl_gen_preprocess conv2 
INFO-FLOW: Preprocessing Module: load_input_buffer_c3 ...
Execute       set_default_model load_input_buffer_c3 
Execute       cdfg_preprocess -model load_input_buffer_c3 
Execute       rtl_gen_preprocess load_input_buffer_c3 
INFO-FLOW: Preprocessing Module: conv3_Pipeline_WEIGHTI_WEIGHTK_L ...
Execute       set_default_model conv3_Pipeline_WEIGHTI_WEIGHTK_L 
Execute       cdfg_preprocess -model conv3_Pipeline_WEIGHTI_WEIGHTK_L 
Execute       rtl_gen_preprocess conv3_Pipeline_WEIGHTI_WEIGHTK_L 
INFO-FLOW: Preprocessing Module: conv3_Pipeline_IN_ROW_COL1 ...
Execute       set_default_model conv3_Pipeline_IN_ROW_COL1 
Execute       cdfg_preprocess -model conv3_Pipeline_IN_ROW_COL1 
Execute       rtl_gen_preprocess conv3_Pipeline_IN_ROW_COL1 
INFO-FLOW: Preprocessing Module: conv3_Pipeline_RELU ...
Execute       set_default_model conv3_Pipeline_RELU 
Execute       cdfg_preprocess -model conv3_Pipeline_RELU 
Execute       rtl_gen_preprocess conv3_Pipeline_RELU 
INFO-FLOW: Preprocessing Module: conv3_Pipeline_4 ...
Execute       set_default_model conv3_Pipeline_4 
Execute       cdfg_preprocess -model conv3_Pipeline_4 
Execute       rtl_gen_preprocess conv3_Pipeline_4 
INFO-FLOW: Preprocessing Module: conv3_Pipeline_RELU1 ...
Execute       set_default_model conv3_Pipeline_RELU1 
Execute       cdfg_preprocess -model conv3_Pipeline_RELU1 
Execute       rtl_gen_preprocess conv3_Pipeline_RELU1 
INFO-FLOW: Preprocessing Module: conv3_Pipeline_6 ...
Execute       set_default_model conv3_Pipeline_6 
Execute       cdfg_preprocess -model conv3_Pipeline_6 
Execute       rtl_gen_preprocess conv3_Pipeline_6 
INFO-FLOW: Preprocessing Module: conv3_Pipeline_CLEARW ...
Execute       set_default_model conv3_Pipeline_CLEARW 
Execute       cdfg_preprocess -model conv3_Pipeline_CLEARW 
Execute       rtl_gen_preprocess conv3_Pipeline_CLEARW 
INFO-FLOW: Preprocessing Module: conv3_Pipeline_CLEARW2 ...
Execute       set_default_model conv3_Pipeline_CLEARW2 
Execute       cdfg_preprocess -model conv3_Pipeline_CLEARW2 
Execute       rtl_gen_preprocess conv3_Pipeline_CLEARW2 
INFO-FLOW: Preprocessing Module: conv3_Pipeline_CLEARW3 ...
Execute       set_default_model conv3_Pipeline_CLEARW3 
Execute       cdfg_preprocess -model conv3_Pipeline_CLEARW3 
Execute       rtl_gen_preprocess conv3_Pipeline_CLEARW3 
INFO-FLOW: Preprocessing Module: conv3 ...
Execute       set_default_model conv3 
Execute       cdfg_preprocess -model conv3 
Execute       rtl_gen_preprocess conv3 
INFO-FLOW: Preprocessing Module: srcnn ...
Execute       set_default_model srcnn 
Execute       cdfg_preprocess -model srcnn 
Execute       rtl_gen_preprocess srcnn 
INFO-FLOW: Model list for synthesis: conv1_Pipeline_PAD conv1_Pipeline_2 conv1_Pipeline_PAD7 conv1_Pipeline_4 conv1_Pipeline_KR0 conv1_Pipeline_RELU conv1_Pipeline_7 conv1_Pipeline_RELU8 conv1_Pipeline_9 conv1_Pipeline_BW conv1_Pipeline_BW9 conv1 conv2_Pipeline_LOAD_INPUT_BH_L conv2_Pipeline_LOAD_WEIGHTS_L conv2_Pipeline_OUT_ROW_COL conv2_Pipeline_RELU conv2_Pipeline_5 conv2_Pipeline_RELU4 conv2_Pipeline_7 conv2_Pipeline_BW conv2_Pipeline_BW5 conv2_Pipeline_BW6 conv2 load_input_buffer_c3 conv3_Pipeline_WEIGHTI_WEIGHTK_L conv3_Pipeline_IN_ROW_COL1 conv3_Pipeline_RELU conv3_Pipeline_4 conv3_Pipeline_RELU1 conv3_Pipeline_6 conv3_Pipeline_CLEARW conv3_Pipeline_CLEARW2 conv3_Pipeline_CLEARW3 conv3 srcnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_Pipeline_PAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1_Pipeline_PAD 
Execute       schedule -model conv1_Pipeline_PAD 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'PAD'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.795 seconds; current allocated memory: 322.602 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_PAD.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_PAD.sched.adb -f 
INFO-FLOW: Finish scheduling conv1_Pipeline_PAD.
Execute       set_default_model conv1_Pipeline_PAD 
Execute       bind -model conv1_Pipeline_PAD 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 324.469 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_PAD.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_PAD.bind.adb -f 
INFO-FLOW: Finish binding conv1_Pipeline_PAD.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1_Pipeline_2 
Execute       schedule -model conv1_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=arrayidx36612_sum_i_0) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.149 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 325.098 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_2.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling conv1_Pipeline_2.
Execute       set_default_model conv1_Pipeline_2 
Execute       bind -model conv1_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 325.180 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_2.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding conv1_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_Pipeline_PAD7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1_Pipeline_PAD7 
Execute       schedule -model conv1_Pipeline_PAD7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'PAD'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.187 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 325.938 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_PAD7.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_PAD7.sched.adb -f 
INFO-FLOW: Finish scheduling conv1_Pipeline_PAD7.
Execute       set_default_model conv1_Pipeline_PAD7 
Execute       bind -model conv1_Pipeline_PAD7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 326.004 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_PAD7.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_PAD7.bind.adb -f 
INFO-FLOW: Finish binding conv1_Pipeline_PAD7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1_Pipeline_4 
Execute       schedule -model conv1_Pipeline_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=arrayidx36612_sum_i_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.148 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 326.348 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_4.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_4.sched.adb -f 
INFO-FLOW: Finish scheduling conv1_Pipeline_4.
Execute       set_default_model conv1_Pipeline_4 
Execute       bind -model conv1_Pipeline_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 326.406 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_4.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_4.bind.adb -f 
INFO-FLOW: Finish binding conv1_Pipeline_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_Pipeline_KR0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1_Pipeline_KR0 
Execute       schedule -model conv1_Pipeline_KR0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'KR0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 42, loop 'KR0'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.457 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.528 seconds; current allocated memory: 335.711 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_KR0.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.477 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_KR0.sched.adb -f 
Command       db_write done; 0.176 sec.
INFO-FLOW: Finish scheduling conv1_Pipeline_KR0.
Execute       set_default_model conv1_Pipeline_KR0 
Execute       bind -model conv1_Pipeline_KR0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.346 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1 seconds; current allocated memory: 335.727 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_KR0.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.225 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_KR0.bind.adb -f 
Command       db_write done; 0.218 sec.
INFO-FLOW: Finish binding conv1_Pipeline_KR0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_Pipeline_RELU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1_Pipeline_RELU 
Execute       schedule -model conv1_Pipeline_RELU 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 8, loop 'RELU'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.558 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.024 seconds; current allocated memory: 335.762 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU.sched.adb -f 
INFO-FLOW: Finish scheduling conv1_Pipeline_RELU.
Execute       set_default_model conv1_Pipeline_RELU 
Execute       bind -model conv1_Pipeline_RELU 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 335.762 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU.bind.adb -f 
INFO-FLOW: Finish binding conv1_Pipeline_RELU.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1_Pipeline_7 
Execute       schedule -model conv1_Pipeline_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 335.766 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_7.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_7.sched.adb -f 
INFO-FLOW: Finish scheduling conv1_Pipeline_7.
Execute       set_default_model conv1_Pipeline_7 
Execute       bind -model conv1_Pipeline_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 335.770 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_7.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_7.bind.adb -f 
INFO-FLOW: Finish binding conv1_Pipeline_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_Pipeline_RELU8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1_Pipeline_RELU8 
Execute       schedule -model conv1_Pipeline_RELU8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 8, loop 'RELU'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.506 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.565 seconds; current allocated memory: 335.789 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU8.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU8.sched.adb -f 
INFO-FLOW: Finish scheduling conv1_Pipeline_RELU8.
Execute       set_default_model conv1_Pipeline_RELU8 
Execute       bind -model conv1_Pipeline_RELU8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 335.789 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU8.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU8.bind.adb -f 
INFO-FLOW: Finish binding conv1_Pipeline_RELU8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1_Pipeline_9 
Execute       schedule -model conv1_Pipeline_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 335.840 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_9.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_9.sched.adb -f 
INFO-FLOW: Finish scheduling conv1_Pipeline_9.
Execute       set_default_model conv1_Pipeline_9 
Execute       bind -model conv1_Pipeline_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 335.898 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_9.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_9.bind.adb -f 
INFO-FLOW: Finish binding conv1_Pipeline_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_Pipeline_BW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1_Pipeline_BW 
Execute       schedule -model conv1_Pipeline_BW 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BW'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'BW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 336.195 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW.sched.adb -f 
INFO-FLOW: Finish scheduling conv1_Pipeline_BW.
Execute       set_default_model conv1_Pipeline_BW 
Execute       bind -model conv1_Pipeline_BW 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 336.195 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW.bind.adb -f 
INFO-FLOW: Finish binding conv1_Pipeline_BW.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_Pipeline_BW9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1_Pipeline_BW9 
Execute       schedule -model conv1_Pipeline_BW9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BW'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'BW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 336.395 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW9.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW9.sched.adb -f 
INFO-FLOW: Finish scheduling conv1_Pipeline_BW9.
Execute       set_default_model conv1_Pipeline_BW9 
Execute       bind -model conv1_Pipeline_BW9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 336.402 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW9.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW9.bind.adb -f 
INFO-FLOW: Finish binding conv1_Pipeline_BW9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1 
Execute       schedule -model conv1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_276) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_275) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_273) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_272) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_270) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.795 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.856 seconds; current allocated memory: 342.879 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.859 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.sched.adb -f 
Command       db_write done; 0.117 sec.
INFO-FLOW: Finish scheduling conv1.
Execute       set_default_model conv1 
Execute       bind -model conv1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.573 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.549 seconds; current allocated memory: 342.883 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.344 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.bind.adb -f 
Command       db_write done; 0.151 sec.
INFO-FLOW: Finish binding conv1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_LOAD_INPUT_BH_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2_Pipeline_LOAD_INPUT_BH_L 
Execute       schedule -model conv2_Pipeline_LOAD_INPUT_BH_L 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD_INPUT_BH_L'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'LOAD_INPUT_BH_L'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.262 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.782 seconds; current allocated memory: 342.910 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_INPUT_BH_L.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.111 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_INPUT_BH_L.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_LOAD_INPUT_BH_L.
Execute       set_default_model conv2_Pipeline_LOAD_INPUT_BH_L 
Execute       bind -model conv2_Pipeline_LOAD_INPUT_BH_L 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 342.934 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_INPUT_BH_L.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_INPUT_BH_L.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_LOAD_INPUT_BH_L.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_LOAD_WEIGHTS_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2_Pipeline_LOAD_WEIGHTS_L 
Execute       schedule -model conv2_Pipeline_LOAD_WEIGHTS_L 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD_WEIGHTS_L'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'LOAD_WEIGHTS_L'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.118 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 343.035 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_WEIGHTS_L.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_WEIGHTS_L.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_LOAD_WEIGHTS_L.
Execute       set_default_model conv2_Pipeline_LOAD_WEIGHTS_L 
Execute       bind -model conv2_Pipeline_LOAD_WEIGHTS_L 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 343.086 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_WEIGHTS_L.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_WEIGHTS_L.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_LOAD_WEIGHTS_L.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_OUT_ROW_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2_Pipeline_OUT_ROW_COL 
Execute       schedule -model conv2_Pipeline_OUT_ROW_COL 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUT_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'OUT_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.931 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 3.993 seconds; current allocated memory: 343.797 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_OUT_ROW_COL.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.104 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_OUT_ROW_COL.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_OUT_ROW_COL.
Execute       set_default_model conv2_Pipeline_OUT_ROW_COL 
Execute       bind -model conv2_Pipeline_OUT_ROW_COL 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.101 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 343.801 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_OUT_ROW_COL.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_OUT_ROW_COL.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_OUT_ROW_COL.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_RELU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2_Pipeline_RELU 
Execute       schedule -model conv2_Pipeline_RELU 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 8, loop 'RELU'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.623 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.743 seconds; current allocated memory: 344.008 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_RELU.
Execute       set_default_model conv2_Pipeline_RELU 
Execute       bind -model conv2_Pipeline_RELU 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 344.551 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_RELU.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2_Pipeline_5 
Execute       schedule -model conv2_Pipeline_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.113 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 344.648 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_5.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_5.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_5.
Execute       set_default_model conv2_Pipeline_5 
Execute       bind -model conv2_Pipeline_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 344.652 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_5.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_5.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_RELU4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2_Pipeline_RELU4 
Execute       schedule -model conv2_Pipeline_RELU4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 8, loop 'RELU'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.485 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.559 seconds; current allocated memory: 344.801 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU4.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU4.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_RELU4.
Execute       set_default_model conv2_Pipeline_RELU4 
Execute       bind -model conv2_Pipeline_RELU4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 344.801 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU4.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU4.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_RELU4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2_Pipeline_7 
Execute       schedule -model conv2_Pipeline_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 344.988 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_7.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_7.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_7.
Execute       set_default_model conv2_Pipeline_7 
Execute       bind -model conv2_Pipeline_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 345.078 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_7.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_7.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_BW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2_Pipeline_BW 
Execute       schedule -model conv2_Pipeline_BW 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BW'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'BW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 345.285 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_BW.
Execute       set_default_model conv2_Pipeline_BW 
Execute       bind -model conv2_Pipeline_BW 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 345.285 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_BW.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_BW5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2_Pipeline_BW5 
Execute       schedule -model conv2_Pipeline_BW5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BW'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'BW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 345.441 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW5.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW5.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_BW5.
Execute       set_default_model conv2_Pipeline_BW5 
Execute       bind -model conv2_Pipeline_BW5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 345.496 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW5.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW5.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_BW5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_BW6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2_Pipeline_BW6 
Execute       schedule -model conv2_Pipeline_BW6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BW'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'BW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 345.609 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW6.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW6.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_BW6.
Execute       set_default_model conv2_Pipeline_BW6 
Execute       bind -model conv2_Pipeline_BW6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 345.664 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW6.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW6.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_BW6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2 
Execute       schedule -model conv2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.549 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.612 seconds; current allocated memory: 346.699 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.318 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.sched.adb -f 
INFO-FLOW: Finish scheduling conv2.
Execute       set_default_model conv2 
Execute       bind -model conv2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.255 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.607 seconds; current allocated memory: 346.934 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.129 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.bind.adb -f 
INFO-FLOW: Finish binding conv2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_buffer_c3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_input_buffer_c3 
Execute       schedule -model load_input_buffer_c3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOADI_LOADH'.
INFO: [HLS 200-1470] Pipelining result : Target II = 256, Final II = 256, Depth = 266, loop 'LOADI_LOADH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.771 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.974 seconds; current allocated memory: 369.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c3.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 2.21 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c3.sched.adb -f 
Command       db_write done; 0.221 sec.
INFO-FLOW: Finish scheduling load_input_buffer_c3.
Execute       set_default_model load_input_buffer_c3 
Execute       bind -model load_input_buffer_c3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.489 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.92 seconds; current allocated memory: 369.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c3.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.561 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c3.bind.adb -f 
Command       db_write done; 0.28 sec.
INFO-FLOW: Finish binding load_input_buffer_c3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_WEIGHTI_WEIGHTK_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_Pipeline_WEIGHTI_WEIGHTK_L 
Execute       schedule -model conv3_Pipeline_WEIGHTI_WEIGHTK_L 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHTI_WEIGHTK_L'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WEIGHTI_WEIGHTK_L'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.165 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.039 seconds; current allocated memory: 369.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_WEIGHTI_WEIGHTK_L.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_WEIGHTI_WEIGHTK_L.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_Pipeline_WEIGHTI_WEIGHTK_L.
Execute       set_default_model conv3_Pipeline_WEIGHTI_WEIGHTK_L 
Execute       bind -model conv3_Pipeline_WEIGHTI_WEIGHTK_L 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 369.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_WEIGHTI_WEIGHTK_L.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_WEIGHTI_WEIGHTK_L.bind.adb -f 
INFO-FLOW: Finish binding conv3_Pipeline_WEIGHTI_WEIGHTK_L.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_IN_ROW_COL1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_Pipeline_IN_ROW_COL1 
Execute       schedule -model conv3_Pipeline_IN_ROW_COL1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IN_ROW_COL1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 19, Final II = 19, Depth = 52, loop 'IN_ROW_COL1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.957 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 6.054 seconds; current allocated memory: 369.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_IN_ROW_COL1.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.646 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_IN_ROW_COL1.sched.adb -f 
Command       db_write done; 0.155 sec.
INFO-FLOW: Finish scheduling conv3_Pipeline_IN_ROW_COL1.
Execute       set_default_model conv3_Pipeline_IN_ROW_COL1 
Execute       bind -model conv3_Pipeline_IN_ROW_COL1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.451 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.253 seconds; current allocated memory: 369.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_IN_ROW_COL1.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.263 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_IN_ROW_COL1.bind.adb -f 
Command       db_write done; 0.163 sec.
INFO-FLOW: Finish binding conv3_Pipeline_IN_ROW_COL1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_RELU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_Pipeline_RELU 
Execute       schedule -model conv3_Pipeline_RELU 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 8, loop 'RELU'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.751 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.208 seconds; current allocated memory: 369.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_Pipeline_RELU.
Execute       set_default_model conv3_Pipeline_RELU 
Execute       bind -model conv3_Pipeline_RELU 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 369.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU.bind.adb -f 
INFO-FLOW: Finish binding conv3_Pipeline_RELU.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_Pipeline_4 
Execute       schedule -model conv3_Pipeline_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.162 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 369.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_4.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_4.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_Pipeline_4.
Execute       set_default_model conv3_Pipeline_4 
Execute       bind -model conv3_Pipeline_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 369.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_4.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_4.bind.adb -f 
INFO-FLOW: Finish binding conv3_Pipeline_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_RELU1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_Pipeline_RELU1 
Execute       schedule -model conv3_Pipeline_RELU1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 8, loop 'RELU'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.581 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.651 seconds; current allocated memory: 369.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU1.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU1.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_Pipeline_RELU1.
Execute       set_default_model conv3_Pipeline_RELU1 
Execute       bind -model conv3_Pipeline_RELU1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 369.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU1.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU1.bind.adb -f 
INFO-FLOW: Finish binding conv3_Pipeline_RELU1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_Pipeline_6 
Execute       schedule -model conv3_Pipeline_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 369.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_6.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_6.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_Pipeline_6.
Execute       set_default_model conv3_Pipeline_6 
Execute       bind -model conv3_Pipeline_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 369.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_6.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_6.bind.adb -f 
INFO-FLOW: Finish binding conv3_Pipeline_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_CLEARW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_Pipeline_CLEARW 
Execute       schedule -model conv3_Pipeline_CLEARW 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CLEARW'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'CLEARW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 369.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_Pipeline_CLEARW.
Execute       set_default_model conv3_Pipeline_CLEARW 
Execute       bind -model conv3_Pipeline_CLEARW 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 369.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW.bind.adb -f 
INFO-FLOW: Finish binding conv3_Pipeline_CLEARW.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_CLEARW2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_Pipeline_CLEARW2 
Execute       schedule -model conv3_Pipeline_CLEARW2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CLEARW'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'CLEARW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 369.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW2.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW2.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_Pipeline_CLEARW2.
Execute       set_default_model conv3_Pipeline_CLEARW2 
Execute       bind -model conv3_Pipeline_CLEARW2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 369.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW2.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW2.bind.adb -f 
INFO-FLOW: Finish binding conv3_Pipeline_CLEARW2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_CLEARW3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_Pipeline_CLEARW3 
Execute       schedule -model conv3_Pipeline_CLEARW3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CLEARW'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'CLEARW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 369.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW3.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW3.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_Pipeline_CLEARW3.
Execute       set_default_model conv3_Pipeline_CLEARW3 
Execute       bind -model conv3_Pipeline_CLEARW3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 369.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW3.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW3.bind.adb -f 
INFO-FLOW: Finish binding conv3_Pipeline_CLEARW3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3 
Execute       schedule -model conv3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.389 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 369.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.298 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.sched.adb -f 
INFO-FLOW: Finish scheduling conv3.
Execute       set_default_model conv3 
Execute       bind -model conv3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.274 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.598 seconds; current allocated memory: 369.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.172 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.bind.adb -f 
INFO-FLOW: Finish binding conv3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model srcnn 
Execute       schedule -model srcnn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.305 seconds; current allocated memory: 369.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.sched.adb -f 
INFO-FLOW: Finish scheduling srcnn.
Execute       set_default_model srcnn 
Execute       bind -model srcnn 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.191 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 369.070 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.27 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.bind.adb -f 
INFO-FLOW: Finish binding srcnn.
Execute       get_model_list srcnn -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess conv1_Pipeline_PAD 
Execute       rtl_gen_preprocess conv1_Pipeline_2 
Execute       rtl_gen_preprocess conv1_Pipeline_PAD7 
Execute       rtl_gen_preprocess conv1_Pipeline_4 
Execute       rtl_gen_preprocess conv1_Pipeline_KR0 
Execute       rtl_gen_preprocess conv1_Pipeline_RELU 
Execute       rtl_gen_preprocess conv1_Pipeline_7 
Execute       rtl_gen_preprocess conv1_Pipeline_RELU8 
Execute       rtl_gen_preprocess conv1_Pipeline_9 
Execute       rtl_gen_preprocess conv1_Pipeline_BW 
Execute       rtl_gen_preprocess conv1_Pipeline_BW9 
Execute       rtl_gen_preprocess conv1 
Execute       rtl_gen_preprocess conv2_Pipeline_LOAD_INPUT_BH_L 
Execute       rtl_gen_preprocess conv2_Pipeline_LOAD_WEIGHTS_L 
Execute       rtl_gen_preprocess conv2_Pipeline_OUT_ROW_COL 
Execute       rtl_gen_preprocess conv2_Pipeline_RELU 
Execute       rtl_gen_preprocess conv2_Pipeline_5 
Execute       rtl_gen_preprocess conv2_Pipeline_RELU4 
Execute       rtl_gen_preprocess conv2_Pipeline_7 
Execute       rtl_gen_preprocess conv2_Pipeline_BW 
Execute       rtl_gen_preprocess conv2_Pipeline_BW5 
Execute       rtl_gen_preprocess conv2_Pipeline_BW6 
Execute       rtl_gen_preprocess conv2 
Execute       rtl_gen_preprocess load_input_buffer_c3 
Execute       rtl_gen_preprocess conv3_Pipeline_WEIGHTI_WEIGHTK_L 
Execute       rtl_gen_preprocess conv3_Pipeline_IN_ROW_COL1 
Execute       rtl_gen_preprocess conv3_Pipeline_RELU 
Execute       rtl_gen_preprocess conv3_Pipeline_4 
Execute       rtl_gen_preprocess conv3_Pipeline_RELU1 
Execute       rtl_gen_preprocess conv3_Pipeline_6 
Execute       rtl_gen_preprocess conv3_Pipeline_CLEARW 
Execute       rtl_gen_preprocess conv3_Pipeline_CLEARW2 
Execute       rtl_gen_preprocess conv3_Pipeline_CLEARW3 
Execute       rtl_gen_preprocess conv3 
Execute       rtl_gen_preprocess srcnn 
INFO-FLOW: Model list for RTL generation: conv1_Pipeline_PAD conv1_Pipeline_2 conv1_Pipeline_PAD7 conv1_Pipeline_4 conv1_Pipeline_KR0 conv1_Pipeline_RELU conv1_Pipeline_7 conv1_Pipeline_RELU8 conv1_Pipeline_9 conv1_Pipeline_BW conv1_Pipeline_BW9 conv1 conv2_Pipeline_LOAD_INPUT_BH_L conv2_Pipeline_LOAD_WEIGHTS_L conv2_Pipeline_OUT_ROW_COL conv2_Pipeline_RELU conv2_Pipeline_5 conv2_Pipeline_RELU4 conv2_Pipeline_7 conv2_Pipeline_BW conv2_Pipeline_BW5 conv2_Pipeline_BW6 conv2 load_input_buffer_c3 conv3_Pipeline_WEIGHTI_WEIGHTK_L conv3_Pipeline_IN_ROW_COL1 conv3_Pipeline_RELU conv3_Pipeline_4 conv3_Pipeline_RELU1 conv3_Pipeline_6 conv3_Pipeline_CLEARW conv3_Pipeline_CLEARW2 conv3_Pipeline_CLEARW3 conv3 srcnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_Pipeline_PAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv1_Pipeline_PAD -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_PAD.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_Pipeline_PAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 371.680 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1_Pipeline_PAD -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv1_Pipeline_PAD 
Execute       gen_rtl conv1_Pipeline_PAD -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv1_Pipeline_PAD 
Execute       syn_report -csynth -model conv1_Pipeline_PAD -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_PAD_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv1_Pipeline_PAD -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_PAD_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv1_Pipeline_PAD -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_PAD.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv1_Pipeline_PAD -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_PAD.adb 
Execute       db_write -model conv1_Pipeline_PAD -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv1_Pipeline_PAD -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_PAD 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv1_Pipeline_2 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_2/m_axi_i1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_2/m_axi_i1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_2/m_axi_i1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_2/m_axi_i1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_2/m_axi_i1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_2/m_axi_i1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_2/m_axi_i1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_2/m_axi_i1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_2/m_axi_i1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_2/m_axi_i1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_2/m_axi_i1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_2/m_axi_i1_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'am_addmul_8ns_3ns_10ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_Pipeline_2'.
Command       create_rtl_model done; 0.244 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.647 seconds; current allocated memory: 374.641 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1_Pipeline_2 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv1_Pipeline_2 
Execute       gen_rtl conv1_Pipeline_2 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv1_Pipeline_2 
Execute       syn_report -csynth -model conv1_Pipeline_2 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_2_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv1_Pipeline_2 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_2_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv1_Pipeline_2 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_2.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv1_Pipeline_2 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_2.adb 
Execute       db_write -model conv1_Pipeline_2 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv1_Pipeline_2 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_Pipeline_PAD7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv1_Pipeline_PAD7 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_PAD7.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_Pipeline_PAD7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 376.742 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1_Pipeline_PAD7 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv1_Pipeline_PAD7 
Execute       gen_rtl conv1_Pipeline_PAD7 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv1_Pipeline_PAD7 
Execute       syn_report -csynth -model conv1_Pipeline_PAD7 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_PAD7_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv1_Pipeline_PAD7 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_PAD7_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv1_Pipeline_PAD7 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_PAD7.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv1_Pipeline_PAD7 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_PAD7.adb 
Execute       db_write -model conv1_Pipeline_PAD7 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv1_Pipeline_PAD7 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_PAD7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv1_Pipeline_4 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_4/m_axi_i1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_4/m_axi_i1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_4/m_axi_i1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_4/m_axi_i1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_4/m_axi_i1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_4/m_axi_i1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_4/m_axi_i1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_4/m_axi_i1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_4/m_axi_i1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_4/m_axi_i1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_4/m_axi_i1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_4/m_axi_i1_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'am_addmul_8ns_3ns_10ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_Pipeline_4'.
Command       create_rtl_model done; 0.234 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.679 seconds; current allocated memory: 378.660 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1_Pipeline_4 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv1_Pipeline_4 
Execute       gen_rtl conv1_Pipeline_4 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv1_Pipeline_4 
Execute       syn_report -csynth -model conv1_Pipeline_4 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_4_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv1_Pipeline_4 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_4_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv1_Pipeline_4 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_4.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv1_Pipeline_4 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_4.adb 
Execute       db_write -model conv1_Pipeline_4 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv1_Pipeline_4 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_Pipeline_KR0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv1_Pipeline_KR0 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_KR0.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_Pipeline_KR0' pipeline 'KR0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_8ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_8ns_10_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 72 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_Pipeline_KR0'.
Command       create_rtl_model done; 0.418 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.722 seconds; current allocated memory: 387.688 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1_Pipeline_KR0 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv1_Pipeline_KR0 
Execute       gen_rtl conv1_Pipeline_KR0 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv1_Pipeline_KR0 
Execute       syn_report -csynth -model conv1_Pipeline_KR0 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_KR0_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.423 sec.
Execute       syn_report -rtlxml -model conv1_Pipeline_KR0 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_KR0_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.181 sec.
Execute       syn_report -verbosereport -model conv1_Pipeline_KR0 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_KR0.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.466 sec.
Execute       db_write -model conv1_Pipeline_KR0 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_KR0.adb 
Command       db_write done; 0.475 sec.
Execute       db_write -model conv1_Pipeline_KR0 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv1_Pipeline_KR0 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_KR0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_Pipeline_RELU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv1_Pipeline_RELU -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_Pipeline_RELU' pipeline 'RELU' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_Pipeline_RELU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.374 seconds; current allocated memory: 403.500 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1_Pipeline_RELU -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv1_Pipeline_RELU 
Execute       gen_rtl conv1_Pipeline_RELU -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv1_Pipeline_RELU 
Execute       syn_report -csynth -model conv1_Pipeline_RELU -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_RELU_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv1_Pipeline_RELU -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_RELU_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv1_Pipeline_RELU -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv1_Pipeline_RELU -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU.adb 
Execute       db_write -model conv1_Pipeline_RELU -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv1_Pipeline_RELU -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv1_Pipeline_7 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_Pipeline_7' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_7/m_axi_i2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_7/m_axi_i2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_7/m_axi_i2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_7/m_axi_i2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_7/m_axi_i2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_7/m_axi_i2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_7/m_axi_i2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_7/m_axi_i2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_7/m_axi_i2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_7/m_axi_i2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_7/m_axi_i2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_7/m_axi_i2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_7/m_axi_i2_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_Pipeline_7'.
Command       create_rtl_model done; 0.478 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.87 seconds; current allocated memory: 403.500 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1_Pipeline_7 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv1_Pipeline_7 
Execute       gen_rtl conv1_Pipeline_7 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv1_Pipeline_7 
Execute       syn_report -csynth -model conv1_Pipeline_7 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_7_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv1_Pipeline_7 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_7_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv1_Pipeline_7 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_7.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv1_Pipeline_7 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_7.adb 
Execute       db_write -model conv1_Pipeline_7 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv1_Pipeline_7 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_Pipeline_RELU8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv1_Pipeline_RELU8 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU8.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_Pipeline_RELU8' pipeline 'RELU' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_Pipeline_RELU8'.
Command       create_rtl_model done; 0.134 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 403.949 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1_Pipeline_RELU8 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv1_Pipeline_RELU8 
Execute       gen_rtl conv1_Pipeline_RELU8 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv1_Pipeline_RELU8 
Execute       syn_report -csynth -model conv1_Pipeline_RELU8 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_RELU8_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv1_Pipeline_RELU8 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_RELU8_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv1_Pipeline_RELU8 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU8.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv1_Pipeline_RELU8 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU8.adb 
Execute       db_write -model conv1_Pipeline_RELU8 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv1_Pipeline_RELU8 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv1_Pipeline_9 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_Pipeline_9' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_9/m_axi_i2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_9/m_axi_i2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_9/m_axi_i2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_9/m_axi_i2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_9/m_axi_i2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_9/m_axi_i2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_9/m_axi_i2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_9/m_axi_i2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_9/m_axi_i2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_9/m_axi_i2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_9/m_axi_i2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_9/m_axi_i2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_9/m_axi_i2_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_Pipeline_9'.
Command       create_rtl_model done; 0.408 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.767 seconds; current allocated memory: 405.199 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1_Pipeline_9 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv1_Pipeline_9 
Execute       gen_rtl conv1_Pipeline_9 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv1_Pipeline_9 
Execute       syn_report -csynth -model conv1_Pipeline_9 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_9_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv1_Pipeline_9 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_9_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv1_Pipeline_9 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_9.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv1_Pipeline_9 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_9.adb 
Execute       db_write -model conv1_Pipeline_9 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv1_Pipeline_9 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_Pipeline_BW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv1_Pipeline_BW -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_Pipeline_BW'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 406.008 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1_Pipeline_BW -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv1_Pipeline_BW 
Execute       gen_rtl conv1_Pipeline_BW -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv1_Pipeline_BW 
Execute       syn_report -csynth -model conv1_Pipeline_BW -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_BW_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv1_Pipeline_BW -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_BW_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv1_Pipeline_BW -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv1_Pipeline_BW -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW.adb 
Execute       db_write -model conv1_Pipeline_BW -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv1_Pipeline_BW -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_Pipeline_BW9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv1_Pipeline_BW9 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW9.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_Pipeline_BW9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 407.160 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1_Pipeline_BW9 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv1_Pipeline_BW9 
Execute       gen_rtl conv1_Pipeline_BW9 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv1_Pipeline_BW9 
Execute       syn_report -csynth -model conv1_Pipeline_BW9 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_BW9_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv1_Pipeline_BW9 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_BW9_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv1_Pipeline_BW9 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW9.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv1_Pipeline_BW9 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW9.adb 
Execute       db_write -model conv1_Pipeline_BW9 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv1_Pipeline_BW9 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv1 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_RAM_AUTO_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_RAM_AUTObkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_RAM_AUTO_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_RAM_AUTOcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_RAM_AUTO_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_RAM_AUTOdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_RAM_AUTO_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_RAM_AUTOeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_RAM_AUTO_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_RAM_AUTOfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_RAM_AUTO_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_RAM_AUTOg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_RAM_AUTO_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_RAM_AUTOhbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_RAM_AUTO_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_RAM_AUTOibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_RAM_AUTO_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_RAM_AUTOjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_RAM_2P_LUTRAM_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_RAM_2P_LkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1_RAM_2P_LUTRAM_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1_RAM_2P_LlbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2_RAM_2P_LUTRAM_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2_RAM_2P_Lmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0_RAM_2P_LUTRAM_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0_RAM_2P_Lncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1_RAM_2P_LUTRAM_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1_RAM_2P_Locq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2_RAM_2P_LUTRAM_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2_RAM_2P_LpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0_RAM_2P_LUTRAM_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0_RAM_2P_LqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1_RAM_2P_LUTRAM_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1_RAM_2P_LrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2_RAM_2P_LUTRAM_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2_RAM_2P_Lsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0_RAM_2P_LUTRAM_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0_RAM_2P_Ltde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1_RAM_2P_LUTRAM_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1_RAM_2P_Ludo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2_RAM_2P_LUTRAM_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2_RAM_2P_Lvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0_RAM_2P_LUTRAM_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0_RAM_2P_LwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1_RAM_2P_LUTRAM_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1_RAM_2P_LxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2_RAM_2P_LUTRAM_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2_RAM_2P_Lyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0_RAM_2P_LUTRAM_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0_RAM_2P_Lzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1_RAM_2P_LUTRAM_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1_RAM_2P_LAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2_RAM_2P_LUTRAM_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2_RAM_2P_LBew' due to the length limit 80
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_396_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_400_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_404_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_408_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_412_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'am_addmul_8ns_2ns_10ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_8ns_3ns_10ns_19_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_8ns_4ns_10ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_8ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_8ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_66ns_69_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_66ns_70_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_19ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_3ns_2_8_seq_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_3ns_2_9_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_RAM_AUTObkb' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_RAM_2P_LkbM' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 1.287 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.495 seconds; current allocated memory: 416.637 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv1 
Execute       gen_rtl conv1 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv1 
Execute       syn_report -csynth -model conv1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.342 sec.
Execute       syn_report -rtlxml -model conv1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.748 sec.
Execute       db_write -model conv1 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.adb 
Command       db_write done; 0.449 sec.
Execute       db_write -model conv1 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv1 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_LOAD_INPUT_BH_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2_Pipeline_LOAD_INPUT_BH_L -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_INPUT_BH_L.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_LOAD_INPUT_BH_L' pipeline 'LOAD_INPUT_BH_L' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_19ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_LOAD_INPUT_BH_L'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.75 seconds; current allocated memory: 428.465 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2_Pipeline_LOAD_INPUT_BH_L -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv2_Pipeline_LOAD_INPUT_BH_L 
Execute       gen_rtl conv2_Pipeline_LOAD_INPUT_BH_L -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv2_Pipeline_LOAD_INPUT_BH_L 
Execute       syn_report -csynth -model conv2_Pipeline_LOAD_INPUT_BH_L -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_LOAD_INPUT_BH_L_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv2_Pipeline_LOAD_INPUT_BH_L -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_LOAD_INPUT_BH_L_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2_Pipeline_LOAD_INPUT_BH_L -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_INPUT_BH_L.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv2_Pipeline_LOAD_INPUT_BH_L -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_INPUT_BH_L.adb 
Execute       db_write -model conv2_Pipeline_LOAD_INPUT_BH_L -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2_Pipeline_LOAD_INPUT_BH_L -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_INPUT_BH_L 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_LOAD_WEIGHTS_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2_Pipeline_LOAD_WEIGHTS_L -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_WEIGHTS_L.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_LOAD_WEIGHTS_L' pipeline 'LOAD_WEIGHTS_L' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_LOAD_WEIGHTS_L'.
Command       create_rtl_model done; 0.273 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.798 seconds; current allocated memory: 429.965 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2_Pipeline_LOAD_WEIGHTS_L -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv2_Pipeline_LOAD_WEIGHTS_L 
Execute       gen_rtl conv2_Pipeline_LOAD_WEIGHTS_L -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv2_Pipeline_LOAD_WEIGHTS_L 
Execute       syn_report -csynth -model conv2_Pipeline_LOAD_WEIGHTS_L -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_LOAD_WEIGHTS_L_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv2_Pipeline_LOAD_WEIGHTS_L -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_LOAD_WEIGHTS_L_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2_Pipeline_LOAD_WEIGHTS_L -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_WEIGHTS_L.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv2_Pipeline_LOAD_WEIGHTS_L -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_WEIGHTS_L.adb 
Execute       db_write -model conv2_Pipeline_LOAD_WEIGHTS_L -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2_Pipeline_LOAD_WEIGHTS_L -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_WEIGHTS_L 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_OUT_ROW_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2_Pipeline_OUT_ROW_COL -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_OUT_ROW_COL.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'OUT_ROW_COL' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_OUT_ROW_COL' pipeline 'OUT_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_OUT_ROW_COL'.
Command       create_rtl_model done; 0.136 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.467 seconds; current allocated memory: 431.012 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2_Pipeline_OUT_ROW_COL -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv2_Pipeline_OUT_ROW_COL 
Execute       gen_rtl conv2_Pipeline_OUT_ROW_COL -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv2_Pipeline_OUT_ROW_COL 
Execute       syn_report -csynth -model conv2_Pipeline_OUT_ROW_COL -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_OUT_ROW_COL_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv2_Pipeline_OUT_ROW_COL -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_OUT_ROW_COL_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2_Pipeline_OUT_ROW_COL -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_OUT_ROW_COL.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.127 sec.
Execute       db_write -model conv2_Pipeline_OUT_ROW_COL -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_OUT_ROW_COL.adb 
Command       db_write done; 0.111 sec.
Execute       db_write -model conv2_Pipeline_OUT_ROW_COL -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2_Pipeline_OUT_ROW_COL -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_OUT_ROW_COL 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_RELU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2_Pipeline_RELU -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_RELU' pipeline 'RELU' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_RELU'.
Command       create_rtl_model done; 0.134 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.802 seconds; current allocated memory: 433.465 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2_Pipeline_RELU -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv2_Pipeline_RELU 
Execute       gen_rtl conv2_Pipeline_RELU -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv2_Pipeline_RELU 
Execute       syn_report -csynth -model conv2_Pipeline_RELU -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_RELU_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv2_Pipeline_RELU -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_RELU_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2_Pipeline_RELU -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv2_Pipeline_RELU -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU.adb 
Execute       db_write -model conv2_Pipeline_RELU -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2_Pipeline_RELU -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2_Pipeline_5 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_5' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_5'.
Command       create_rtl_model done; 0.383 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.721 seconds; current allocated memory: 434.621 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2_Pipeline_5 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv2_Pipeline_5 
Execute       gen_rtl conv2_Pipeline_5 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv2_Pipeline_5 
Execute       syn_report -csynth -model conv2_Pipeline_5 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_5_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv2_Pipeline_5 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_5_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2_Pipeline_5 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_5.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv2_Pipeline_5 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_5.adb 
Execute       db_write -model conv2_Pipeline_5 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2_Pipeline_5 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_RELU4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2_Pipeline_RELU4 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU4.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_RELU4' pipeline 'RELU' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_RELU4'.
Command       create_rtl_model done; 0.129 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.426 seconds; current allocated memory: 435.840 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2_Pipeline_RELU4 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv2_Pipeline_RELU4 
Execute       gen_rtl conv2_Pipeline_RELU4 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv2_Pipeline_RELU4 
Execute       syn_report -csynth -model conv2_Pipeline_RELU4 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_RELU4_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv2_Pipeline_RELU4 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_RELU4_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2_Pipeline_RELU4 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU4.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv2_Pipeline_RELU4 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU4.adb 
Execute       db_write -model conv2_Pipeline_RELU4 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2_Pipeline_RELU4 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2_Pipeline_7 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_7' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_7/m_axi_i3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_7/m_axi_i3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_7/m_axi_i3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_7/m_axi_i3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_7/m_axi_i3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_7/m_axi_i3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_7/m_axi_i3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_7/m_axi_i3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_7/m_axi_i3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_7/m_axi_i3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_7/m_axi_i3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_7/m_axi_i3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_7/m_axi_i3_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_7'.
Command       create_rtl_model done; 0.352 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.67 seconds; current allocated memory: 436.730 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2_Pipeline_7 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv2_Pipeline_7 
Execute       gen_rtl conv2_Pipeline_7 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv2_Pipeline_7 
Execute       syn_report -csynth -model conv2_Pipeline_7 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_7_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv2_Pipeline_7 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_7_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2_Pipeline_7 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_7.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv2_Pipeline_7 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_7.adb 
Execute       db_write -model conv2_Pipeline_7 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2_Pipeline_7 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_BW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2_Pipeline_BW -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_BW'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 437.617 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2_Pipeline_BW -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv2_Pipeline_BW 
Execute       gen_rtl conv2_Pipeline_BW -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv2_Pipeline_BW 
Execute       syn_report -csynth -model conv2_Pipeline_BW -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_BW_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv2_Pipeline_BW -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_BW_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2_Pipeline_BW -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv2_Pipeline_BW -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW.adb 
Execute       db_write -model conv2_Pipeline_BW -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2_Pipeline_BW -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_BW5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2_Pipeline_BW5 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_BW5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 438.555 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2_Pipeline_BW5 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv2_Pipeline_BW5 
Execute       gen_rtl conv2_Pipeline_BW5 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv2_Pipeline_BW5 
Execute       syn_report -csynth -model conv2_Pipeline_BW5 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_BW5_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv2_Pipeline_BW5 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_BW5_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2_Pipeline_BW5 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW5.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv2_Pipeline_BW5 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW5.adb 
Execute       db_write -model conv2_Pipeline_BW5 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2_Pipeline_BW5 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_BW6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2_Pipeline_BW6 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_BW6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 439.285 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2_Pipeline_BW6 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv2_Pipeline_BW6 
Execute       gen_rtl conv2_Pipeline_BW6 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv2_Pipeline_BW6 
Execute       syn_report -csynth -model conv2_Pipeline_BW6 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_BW6_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv2_Pipeline_BW6 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_BW6_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2_Pipeline_BW6 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW6.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv2_Pipeline_BW6 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW6.adb 
Execute       db_write -model conv2_Pipeline_BW6 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2_Pipeline_BW6 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_396_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_19ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_input_fm_buffer_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_weight_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_output_fm_buffer_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.299 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.495 seconds; current allocated memory: 442.055 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv2 
Execute       gen_rtl conv2 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv2 
Execute       syn_report -csynth -model conv2 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.133 sec.
Execute       syn_report -rtlxml -model conv2 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.3 sec.
Execute       db_write -model conv2 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.adb 
Command       db_write done; 0.123 sec.
Execute       db_write -model conv2 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_buffer_c3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_input_buffer_c3 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_buffer_c3' pipeline 'LOADI_LOADH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_19ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_buffer_c3'.
Command       create_rtl_model done; 1.611 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.581 seconds; current allocated memory: 464.785 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_input_buffer_c3 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_load_input_buffer_c3 
Execute       gen_rtl load_input_buffer_c3 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_load_input_buffer_c3 
Execute       syn_report -csynth -model load_input_buffer_c3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/load_input_buffer_c3_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.307 sec.
Execute       syn_report -rtlxml -model load_input_buffer_c3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/load_input_buffer_c3_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model load_input_buffer_c3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c3.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.893 sec.
Execute       db_write -model load_input_buffer_c3 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c3.adb 
Command       db_write done; 0.546 sec.
Execute       db_write -model load_input_buffer_c3 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_input_buffer_c3 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_WEIGHTI_WEIGHTK_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_Pipeline_WEIGHTI_WEIGHTK_L -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_WEIGHTI_WEIGHTK_L.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_Pipeline_WEIGHTI_WEIGHTK_L' pipeline 'WEIGHTI_WEIGHTK_L' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_WEIGHTI_WEIGHTK_L'.
Command       create_rtl_model done; 0.3 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 4.615 seconds; current allocated memory: 484.512 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_Pipeline_WEIGHTI_WEIGHTK_L -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_Pipeline_WEIGHTI_WEIGHTK_L 
Execute       gen_rtl conv3_Pipeline_WEIGHTI_WEIGHTK_L -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv3_Pipeline_WEIGHTI_WEIGHTK_L 
Execute       syn_report -csynth -model conv3_Pipeline_WEIGHTI_WEIGHTK_L -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_WEIGHTI_WEIGHTK_L_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv3_Pipeline_WEIGHTI_WEIGHTK_L -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_WEIGHTI_WEIGHTK_L_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3_Pipeline_WEIGHTI_WEIGHTK_L -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_WEIGHTI_WEIGHTK_L.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv3_Pipeline_WEIGHTI_WEIGHTK_L -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_WEIGHTI_WEIGHTK_L.adb 
Execute       db_write -model conv3_Pipeline_WEIGHTI_WEIGHTK_L -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3_Pipeline_WEIGHTI_WEIGHTK_L -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_WEIGHTI_WEIGHTK_L 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_IN_ROW_COL1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_Pipeline_IN_ROW_COL1 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_IN_ROW_COL1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'IN_ROW_COL1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_Pipeline_IN_ROW_COL1' pipeline 'IN_ROW_COL1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_6ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_9ns_9_13_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_IN_ROW_COL1'.
Command       create_rtl_model done; 0.46 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.978 seconds; current allocated memory: 485.277 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_Pipeline_IN_ROW_COL1 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_Pipeline_IN_ROW_COL1 
Execute       gen_rtl conv3_Pipeline_IN_ROW_COL1 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv3_Pipeline_IN_ROW_COL1 
Execute       syn_report -csynth -model conv3_Pipeline_IN_ROW_COL1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_IN_ROW_COL1_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.335 sec.
Execute       syn_report -rtlxml -model conv3_Pipeline_IN_ROW_COL1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_IN_ROW_COL1_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3_Pipeline_IN_ROW_COL1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_IN_ROW_COL1.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.477 sec.
Execute       db_write -model conv3_Pipeline_IN_ROW_COL1 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_IN_ROW_COL1.adb 
Command       db_write done; 0.385 sec.
Execute       db_write -model conv3_Pipeline_IN_ROW_COL1 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3_Pipeline_IN_ROW_COL1 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_IN_ROW_COL1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_RELU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_Pipeline_RELU -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_Pipeline_RELU' pipeline 'RELU' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_RELU'.
Command       create_rtl_model done; 0.122 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.768 seconds; current allocated memory: 497.312 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_Pipeline_RELU -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_Pipeline_RELU 
Execute       gen_rtl conv3_Pipeline_RELU -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv3_Pipeline_RELU 
Execute       syn_report -csynth -model conv3_Pipeline_RELU -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_RELU_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv3_Pipeline_RELU -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_RELU_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3_Pipeline_RELU -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv3_Pipeline_RELU -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU.adb 
Execute       db_write -model conv3_Pipeline_RELU -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3_Pipeline_RELU -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_Pipeline_4 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_4'.
Command       create_rtl_model done; 0.51 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.896 seconds; current allocated memory: 498.719 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_Pipeline_4 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_Pipeline_4 
Execute       gen_rtl conv3_Pipeline_4 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv3_Pipeline_4 
Execute       syn_report -csynth -model conv3_Pipeline_4 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_4_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv3_Pipeline_4 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_4_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3_Pipeline_4 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_4.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv3_Pipeline_4 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_4.adb 
Execute       db_write -model conv3_Pipeline_4 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3_Pipeline_4 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_RELU1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_Pipeline_RELU1 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_Pipeline_RELU1' pipeline 'RELU' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_RELU1'.
Command       create_rtl_model done; 0.152 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 500.043 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_Pipeline_RELU1 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_Pipeline_RELU1 
Execute       gen_rtl conv3_Pipeline_RELU1 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv3_Pipeline_RELU1 
Execute       syn_report -csynth -model conv3_Pipeline_RELU1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_RELU1_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv3_Pipeline_RELU1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_RELU1_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3_Pipeline_RELU1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU1.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv3_Pipeline_RELU1 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU1.adb 
Execute       db_write -model conv3_Pipeline_RELU1 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3_Pipeline_RELU1 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_Pipeline_6 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_Pipeline_6' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_6'.
Command       create_rtl_model done; 0.751 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.196 seconds; current allocated memory: 501.090 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_Pipeline_6 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_Pipeline_6 
Execute       gen_rtl conv3_Pipeline_6 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv3_Pipeline_6 
Execute       syn_report -csynth -model conv3_Pipeline_6 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_6_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv3_Pipeline_6 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_6_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3_Pipeline_6 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_6.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv3_Pipeline_6 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_6.adb 
Execute       db_write -model conv3_Pipeline_6 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3_Pipeline_6 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_CLEARW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_Pipeline_CLEARW -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_CLEARW'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.417 seconds; current allocated memory: 502.129 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_Pipeline_CLEARW -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_Pipeline_CLEARW 
Execute       gen_rtl conv3_Pipeline_CLEARW -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv3_Pipeline_CLEARW 
Execute       syn_report -csynth -model conv3_Pipeline_CLEARW -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_CLEARW_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv3_Pipeline_CLEARW -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_CLEARW_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3_Pipeline_CLEARW -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv3_Pipeline_CLEARW -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW.adb 
Execute       db_write -model conv3_Pipeline_CLEARW -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3_Pipeline_CLEARW -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_CLEARW2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_Pipeline_CLEARW2 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_CLEARW2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 503.691 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_Pipeline_CLEARW2 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_Pipeline_CLEARW2 
Execute       gen_rtl conv3_Pipeline_CLEARW2 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv3_Pipeline_CLEARW2 
Execute       syn_report -csynth -model conv3_Pipeline_CLEARW2 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_CLEARW2_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv3_Pipeline_CLEARW2 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_CLEARW2_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3_Pipeline_CLEARW2 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW2.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv3_Pipeline_CLEARW2 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW2.adb 
Execute       db_write -model conv3_Pipeline_CLEARW2 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3_Pipeline_CLEARW2 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_CLEARW3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_Pipeline_CLEARW3 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_CLEARW3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 504.461 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_Pipeline_CLEARW3 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_Pipeline_CLEARW3 
Execute       gen_rtl conv3_Pipeline_CLEARW3 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv3_Pipeline_CLEARW3 
Execute       syn_report -csynth -model conv3_Pipeline_CLEARW3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_CLEARW3_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv3_Pipeline_CLEARW3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_CLEARW3_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3_Pipeline_CLEARW3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW3.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv3_Pipeline_CLEARW3 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW3.adb 
Execute       db_write -model conv3_Pipeline_CLEARW3 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3_Pipeline_CLEARW3 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3/grp_fu_396_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3/grp_fu_400_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3/grp_fu_404_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3/grp_fu_408_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3/grp_fu_412_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.404 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.665 seconds; current allocated memory: 505.602 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv3 
Execute       gen_rtl conv3 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv3 
Execute       syn_report -csynth -model conv3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.648 sec.
Execute       db_write -model conv3 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.adb 
Execute       db_write -model conv3 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model srcnn -top_prefix  -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/i1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/w1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/i2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/w2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/i3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/w3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/o' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/input_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_output_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_output_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_biases' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/output_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'srcnn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_ftmap', 'conv1_weights', 'conv1_output_ftmap', 'conv2_weights', 'conv2_output_ftmap', 'conv3_weights', 'output_ftmap' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn'.
Command       create_rtl_model done; 0.77 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.929 seconds; current allocated memory: 512.848 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl srcnn -istop -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn 
Execute       gen_rtl srcnn -istop -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn 
Execute       syn_report -csynth -model srcnn -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/srcnn_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model srcnn -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/srcnn_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model srcnn -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.554 sec.
Execute       db_write -model srcnn -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.adb 
Execute       db_write -model srcnn -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info srcnn -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn 
Execute       export_constraint_db -f -tool general -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.constraint.tcl 
Execute       syn_report -designview -model srcnn -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.design.xml 
Command       syn_report done; 2.108 sec.
Execute       syn_report -csynthDesign -model srcnn -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/csynth.rpt -MHOut C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -wcfg -model srcnn -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model srcnn -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.protoinst 
Execute       sc_get_clocks srcnn 
Execute       sc_get_portdomain srcnn 
INFO-FLOW: Model list for RTL component generation: conv1_Pipeline_PAD conv1_Pipeline_2 conv1_Pipeline_PAD7 conv1_Pipeline_4 conv1_Pipeline_KR0 conv1_Pipeline_RELU conv1_Pipeline_7 conv1_Pipeline_RELU8 conv1_Pipeline_9 conv1_Pipeline_BW conv1_Pipeline_BW9 conv1 conv2_Pipeline_LOAD_INPUT_BH_L conv2_Pipeline_LOAD_WEIGHTS_L conv2_Pipeline_OUT_ROW_COL conv2_Pipeline_RELU conv2_Pipeline_5 conv2_Pipeline_RELU4 conv2_Pipeline_7 conv2_Pipeline_BW conv2_Pipeline_BW5 conv2_Pipeline_BW6 conv2 load_input_buffer_c3 conv3_Pipeline_WEIGHTI_WEIGHTK_L conv3_Pipeline_IN_ROW_COL1 conv3_Pipeline_RELU conv3_Pipeline_4 conv3_Pipeline_RELU1 conv3_Pipeline_6 conv3_Pipeline_CLEARW conv3_Pipeline_CLEARW2 conv3_Pipeline_CLEARW3 conv3 srcnn
INFO-FLOW: Handling components in module [conv1_Pipeline_PAD] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_PAD.compgen.tcl 
INFO-FLOW: Found component srcnn_mul_9ns_11ns_19_1_1.
INFO-FLOW: Append model srcnn_mul_9ns_11ns_19_1_1
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv1_Pipeline_2] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component srcnn_am_addmul_8ns_3ns_10ns_19_4_1.
INFO-FLOW: Append model srcnn_am_addmul_8ns_3ns_10ns_19_4_1
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv1_Pipeline_PAD7] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_PAD7.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv1_Pipeline_4] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_4.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv1_Pipeline_KR0] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_KR0.compgen.tcl 
INFO-FLOW: Found component srcnn_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component srcnn_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component srcnn_mux_2_1_32_1_1.
INFO-FLOW: Append model srcnn_mux_2_1_32_1_1
INFO-FLOW: Found component srcnn_mux_3_2_32_1_1.
INFO-FLOW: Append model srcnn_mux_3_2_32_1_1
INFO-FLOW: Found component srcnn_mul_3ns_8ns_10_1_1.
INFO-FLOW: Append model srcnn_mul_3ns_8ns_10_1_1
INFO-FLOW: Found component srcnn_mul_5ns_7ns_11_1_1.
INFO-FLOW: Append model srcnn_mul_5ns_7ns_11_1_1
INFO-FLOW: Found component srcnn_mul_4ns_8ns_10_1_1.
INFO-FLOW: Append model srcnn_mul_4ns_8ns_10_1_1
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv1_Pipeline_RELU] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv1_Pipeline_7] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_7.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv1_Pipeline_RELU8] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU8.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv1_Pipeline_9] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_9.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv1_Pipeline_BW] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv1_Pipeline_BW9] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW9.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv1] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.compgen.tcl 
INFO-FLOW: Found component srcnn_urem_5ns_3ns_2_9_seq_1.
INFO-FLOW: Append model srcnn_urem_5ns_3ns_2_9_seq_1
INFO-FLOW: Found component srcnn_mul_5ns_66ns_69_1_1.
INFO-FLOW: Append model srcnn_mul_5ns_66ns_69_1_1
INFO-FLOW: Found component srcnn_mul_5ns_66ns_70_1_1.
INFO-FLOW: Append model srcnn_mul_5ns_66ns_70_1_1
INFO-FLOW: Found component srcnn_mul_6ns_10ns_15_1_1.
INFO-FLOW: Append model srcnn_mul_6ns_10ns_15_1_1
INFO-FLOW: Found component srcnn_urem_4ns_3ns_2_8_seq_1.
INFO-FLOW: Append model srcnn_urem_4ns_3ns_2_8_seq_1
INFO-FLOW: Found component srcnn_mul_4ns_6ns_9_1_1.
INFO-FLOW: Append model srcnn_mul_4ns_6ns_9_1_1
INFO-FLOW: Found component srcnn_urem_8ns_3ns_2_12_seq_1.
INFO-FLOW: Append model srcnn_urem_8ns_3ns_2_12_seq_1
INFO-FLOW: Found component srcnn_mul_8ns_10ns_17_1_1.
INFO-FLOW: Append model srcnn_mul_8ns_10ns_17_1_1
INFO-FLOW: Found component srcnn_mul_6ns_19ns_24_1_1.
INFO-FLOW: Append model srcnn_mul_6ns_19ns_24_1_1
INFO-FLOW: Found component srcnn_am_addmul_8ns_2ns_10ns_19_4_1.
INFO-FLOW: Append model srcnn_am_addmul_8ns_2ns_10ns_19_4_1
INFO-FLOW: Found component srcnn_am_addmul_8ns_4ns_10ns_19_4_1.
INFO-FLOW: Append model srcnn_am_addmul_8ns_4ns_10ns_19_4_1
INFO-FLOW: Found component srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_RAM_AUTObkb.
INFO-FLOW: Append model srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_RAM_AUTObkb
INFO-FLOW: Found component srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_RAM_2P_LkbM.
INFO-FLOW: Append model srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_RAM_2P_LkbM
INFO-FLOW: Found component srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [conv2_Pipeline_LOAD_INPUT_BH_L] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_INPUT_BH_L.compgen.tcl 
INFO-FLOW: Found component srcnn_mul_7ns_19ns_25_1_1.
INFO-FLOW: Append model srcnn_mul_7ns_19ns_25_1_1
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_LOAD_WEIGHTS_L] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_WEIGHTS_L.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_OUT_ROW_COL] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_OUT_ROW_COL.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_RELU] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_5] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_5.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_RELU4] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU4.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_7] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_7.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_BW] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_BW5] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW5.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_BW6] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW6.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.compgen.tcl 
INFO-FLOW: Found component srcnn_mul_5ns_19ns_23_1_1.
INFO-FLOW: Append model srcnn_mul_5ns_19ns_23_1_1
INFO-FLOW: Found component srcnn_conv2_input_fm_buffer_RAM_2P_LUTRAM_1R1W.
INFO-FLOW: Append model srcnn_conv2_input_fm_buffer_RAM_2P_LUTRAM_1R1W
INFO-FLOW: Found component srcnn_conv2_weight_buffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_conv2_weight_buffer_RAM_AUTO_1R1W
INFO-FLOW: Found component srcnn_conv2_output_fm_buffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_conv2_output_fm_buffer_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [load_input_buffer_c3] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c3.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_Pipeline_WEIGHTI_WEIGHTK_L] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_WEIGHTI_WEIGHTK_L.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_Pipeline_IN_ROW_COL1] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_IN_ROW_COL1.compgen.tcl 
INFO-FLOW: Found component srcnn_mul_6ns_6ns_11_1_1.
INFO-FLOW: Append model srcnn_mul_6ns_6ns_11_1_1
INFO-FLOW: Found component srcnn_urem_9ns_9ns_9_13_1.
INFO-FLOW: Append model srcnn_urem_9ns_9ns_9_13_1
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_Pipeline_RELU] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_Pipeline_4] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_4.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_Pipeline_RELU1] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU1.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_Pipeline_6] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_6.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_Pipeline_CLEARW] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_Pipeline_CLEARW2] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW2.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_Pipeline_CLEARW3] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW3.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.compgen.tcl 
INFO-FLOW: Found component srcnn_conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_RAM_AUTO_1R1W
INFO-FLOW: Found component srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W
INFO-FLOW: Found component srcnn_conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [srcnn] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.tcl 
INFO-FLOW: Found component srcnn_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component srcnn_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component srcnn_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component srcnn_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component srcnn_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component srcnn_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component srcnn_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component srcnn_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component srcnn_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component srcnn_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component srcnn_i1_m_axi.
INFO-FLOW: Append model srcnn_i1_m_axi
INFO-FLOW: Found component srcnn_w1_m_axi.
INFO-FLOW: Append model srcnn_w1_m_axi
INFO-FLOW: Found component srcnn_i2_m_axi.
INFO-FLOW: Append model srcnn_i2_m_axi
INFO-FLOW: Found component srcnn_w2_m_axi.
INFO-FLOW: Append model srcnn_w2_m_axi
INFO-FLOW: Found component srcnn_i3_m_axi.
INFO-FLOW: Append model srcnn_i3_m_axi
INFO-FLOW: Found component srcnn_w3_m_axi.
INFO-FLOW: Append model srcnn_w3_m_axi
INFO-FLOW: Found component srcnn_o_m_axi.
INFO-FLOW: Append model srcnn_o_m_axi
INFO-FLOW: Found component srcnn_control_s_axi.
INFO-FLOW: Append model srcnn_control_s_axi
INFO-FLOW: Append model conv1_Pipeline_PAD
INFO-FLOW: Append model conv1_Pipeline_2
INFO-FLOW: Append model conv1_Pipeline_PAD7
INFO-FLOW: Append model conv1_Pipeline_4
INFO-FLOW: Append model conv1_Pipeline_KR0
INFO-FLOW: Append model conv1_Pipeline_RELU
INFO-FLOW: Append model conv1_Pipeline_7
INFO-FLOW: Append model conv1_Pipeline_RELU8
INFO-FLOW: Append model conv1_Pipeline_9
INFO-FLOW: Append model conv1_Pipeline_BW
INFO-FLOW: Append model conv1_Pipeline_BW9
INFO-FLOW: Append model conv1
INFO-FLOW: Append model conv2_Pipeline_LOAD_INPUT_BH_L
INFO-FLOW: Append model conv2_Pipeline_LOAD_WEIGHTS_L
INFO-FLOW: Append model conv2_Pipeline_OUT_ROW_COL
INFO-FLOW: Append model conv2_Pipeline_RELU
INFO-FLOW: Append model conv2_Pipeline_5
INFO-FLOW: Append model conv2_Pipeline_RELU4
INFO-FLOW: Append model conv2_Pipeline_7
INFO-FLOW: Append model conv2_Pipeline_BW
INFO-FLOW: Append model conv2_Pipeline_BW5
INFO-FLOW: Append model conv2_Pipeline_BW6
INFO-FLOW: Append model conv2
INFO-FLOW: Append model load_input_buffer_c3
INFO-FLOW: Append model conv3_Pipeline_WEIGHTI_WEIGHTK_L
INFO-FLOW: Append model conv3_Pipeline_IN_ROW_COL1
INFO-FLOW: Append model conv3_Pipeline_RELU
INFO-FLOW: Append model conv3_Pipeline_4
INFO-FLOW: Append model conv3_Pipeline_RELU1
INFO-FLOW: Append model conv3_Pipeline_6
INFO-FLOW: Append model conv3_Pipeline_CLEARW
INFO-FLOW: Append model conv3_Pipeline_CLEARW2
INFO-FLOW: Append model conv3_Pipeline_CLEARW3
INFO-FLOW: Append model conv3
INFO-FLOW: Append model srcnn
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: srcnn_mul_9ns_11ns_19_1_1 srcnn_flow_control_loop_pipe_sequential_init srcnn_am_addmul_8ns_3ns_10ns_19_4_1 srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_fadd_32ns_32ns_32_4_full_dsp_1 srcnn_fmul_32ns_32ns_32_3_max_dsp_1 srcnn_mux_2_1_32_1_1 srcnn_mux_3_2_32_1_1 srcnn_mul_3ns_8ns_10_1_1 srcnn_mul_5ns_7ns_11_1_1 srcnn_mul_4ns_8ns_10_1_1 srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_urem_5ns_3ns_2_9_seq_1 srcnn_mul_5ns_66ns_69_1_1 srcnn_mul_5ns_66ns_70_1_1 srcnn_mul_6ns_10ns_15_1_1 srcnn_urem_4ns_3ns_2_8_seq_1 srcnn_mul_4ns_6ns_9_1_1 srcnn_urem_8ns_3ns_2_12_seq_1 srcnn_mul_8ns_10ns_17_1_1 srcnn_mul_6ns_19ns_24_1_1 srcnn_am_addmul_8ns_2ns_10ns_19_4_1 srcnn_am_addmul_8ns_4ns_10ns_19_4_1 srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_RAM_AUTObkb srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_RAM_2P_LkbM srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W srcnn_mul_7ns_19ns_25_1_1 srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_mul_5ns_19ns_23_1_1 srcnn_conv2_input_fm_buffer_RAM_2P_LUTRAM_1R1W srcnn_conv2_weight_buffer_RAM_AUTO_1R1W srcnn_conv2_output_fm_buffer_RAM_AUTO_1R1W srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_mul_6ns_6ns_11_1_1 srcnn_urem_9ns_9ns_9_13_1 srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_RAM_AUTO_1R1W srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W srcnn_conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_RAM_AUTO_1R1W srcnn_fadd_32ns_32ns_32_4_full_dsp_1 srcnn_fadd_32ns_32ns_32_4_full_dsp_1 srcnn_fadd_32ns_32ns_32_4_full_dsp_1 srcnn_fadd_32ns_32ns_32_4_full_dsp_1 srcnn_fadd_32ns_32ns_32_4_full_dsp_1 srcnn_fmul_32ns_32ns_32_3_max_dsp_1 srcnn_fmul_32ns_32ns_32_3_max_dsp_1 srcnn_fmul_32ns_32ns_32_3_max_dsp_1 srcnn_fmul_32ns_32ns_32_3_max_dsp_1 srcnn_fcmp_32ns_32ns_1_2_no_dsp_1 srcnn_i1_m_axi srcnn_w1_m_axi srcnn_i2_m_axi srcnn_w2_m_axi srcnn_i3_m_axi srcnn_w3_m_axi srcnn_o_m_axi srcnn_control_s_axi conv1_Pipeline_PAD conv1_Pipeline_2 conv1_Pipeline_PAD7 conv1_Pipeline_4 conv1_Pipeline_KR0 conv1_Pipeline_RELU conv1_Pipeline_7 conv1_Pipeline_RELU8 conv1_Pipeline_9 conv1_Pipeline_BW conv1_Pipeline_BW9 conv1 conv2_Pipeline_LOAD_INPUT_BH_L conv2_Pipeline_LOAD_WEIGHTS_L conv2_Pipeline_OUT_ROW_COL conv2_Pipeline_RELU conv2_Pipeline_5 conv2_Pipeline_RELU4 conv2_Pipeline_7 conv2_Pipeline_BW conv2_Pipeline_BW5 conv2_Pipeline_BW6 conv2 load_input_buffer_c3 conv3_Pipeline_WEIGHTI_WEIGHTK_L conv3_Pipeline_IN_ROW_COL1 conv3_Pipeline_RELU conv3_Pipeline_4 conv3_Pipeline_RELU1 conv3_Pipeline_6 conv3_Pipeline_CLEARW conv3_Pipeline_CLEARW2 conv3_Pipeline_CLEARW3 conv3 srcnn
INFO-FLOW: Generating C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model srcnn_mul_9ns_11ns_19_1_1
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_am_addmul_8ns_3ns_10ns_19_4_1
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model srcnn_mux_2_1_32_1_1
INFO-FLOW: To file: write model srcnn_mux_3_2_32_1_1
INFO-FLOW: To file: write model srcnn_mul_3ns_8ns_10_1_1
INFO-FLOW: To file: write model srcnn_mul_5ns_7ns_11_1_1
INFO-FLOW: To file: write model srcnn_mul_4ns_8ns_10_1_1
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_urem_5ns_3ns_2_9_seq_1
INFO-FLOW: To file: write model srcnn_mul_5ns_66ns_69_1_1
INFO-FLOW: To file: write model srcnn_mul_5ns_66ns_70_1_1
INFO-FLOW: To file: write model srcnn_mul_6ns_10ns_15_1_1
INFO-FLOW: To file: write model srcnn_urem_4ns_3ns_2_8_seq_1
INFO-FLOW: To file: write model srcnn_mul_4ns_6ns_9_1_1
INFO-FLOW: To file: write model srcnn_urem_8ns_3ns_2_12_seq_1
INFO-FLOW: To file: write model srcnn_mul_8ns_10ns_17_1_1
INFO-FLOW: To file: write model srcnn_mul_6ns_19ns_24_1_1
INFO-FLOW: To file: write model srcnn_am_addmul_8ns_2ns_10ns_19_4_1
INFO-FLOW: To file: write model srcnn_am_addmul_8ns_4ns_10ns_19_4_1
INFO-FLOW: To file: write model srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_RAM_AUTObkb
INFO-FLOW: To file: write model srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_RAM_2P_LkbM
INFO-FLOW: To file: write model srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_mul_7ns_19ns_25_1_1
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_mul_5ns_19ns_23_1_1
INFO-FLOW: To file: write model srcnn_conv2_input_fm_buffer_RAM_2P_LUTRAM_1R1W
INFO-FLOW: To file: write model srcnn_conv2_weight_buffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_conv2_output_fm_buffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_mul_6ns_6ns_11_1_1
INFO-FLOW: To file: write model srcnn_urem_9ns_9ns_9_13_1
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model srcnn_i1_m_axi
INFO-FLOW: To file: write model srcnn_w1_m_axi
INFO-FLOW: To file: write model srcnn_i2_m_axi
INFO-FLOW: To file: write model srcnn_w2_m_axi
INFO-FLOW: To file: write model srcnn_i3_m_axi
INFO-FLOW: To file: write model srcnn_w3_m_axi
INFO-FLOW: To file: write model srcnn_o_m_axi
INFO-FLOW: To file: write model srcnn_control_s_axi
INFO-FLOW: To file: write model conv1_Pipeline_PAD
INFO-FLOW: To file: write model conv1_Pipeline_2
INFO-FLOW: To file: write model conv1_Pipeline_PAD7
INFO-FLOW: To file: write model conv1_Pipeline_4
INFO-FLOW: To file: write model conv1_Pipeline_KR0
INFO-FLOW: To file: write model conv1_Pipeline_RELU
INFO-FLOW: To file: write model conv1_Pipeline_7
INFO-FLOW: To file: write model conv1_Pipeline_RELU8
INFO-FLOW: To file: write model conv1_Pipeline_9
INFO-FLOW: To file: write model conv1_Pipeline_BW
INFO-FLOW: To file: write model conv1_Pipeline_BW9
INFO-FLOW: To file: write model conv1
INFO-FLOW: To file: write model conv2_Pipeline_LOAD_INPUT_BH_L
INFO-FLOW: To file: write model conv2_Pipeline_LOAD_WEIGHTS_L
INFO-FLOW: To file: write model conv2_Pipeline_OUT_ROW_COL
INFO-FLOW: To file: write model conv2_Pipeline_RELU
INFO-FLOW: To file: write model conv2_Pipeline_5
INFO-FLOW: To file: write model conv2_Pipeline_RELU4
INFO-FLOW: To file: write model conv2_Pipeline_7
INFO-FLOW: To file: write model conv2_Pipeline_BW
INFO-FLOW: To file: write model conv2_Pipeline_BW5
INFO-FLOW: To file: write model conv2_Pipeline_BW6
INFO-FLOW: To file: write model conv2
INFO-FLOW: To file: write model load_input_buffer_c3
INFO-FLOW: To file: write model conv3_Pipeline_WEIGHTI_WEIGHTK_L
INFO-FLOW: To file: write model conv3_Pipeline_IN_ROW_COL1
INFO-FLOW: To file: write model conv3_Pipeline_RELU
INFO-FLOW: To file: write model conv3_Pipeline_4
INFO-FLOW: To file: write model conv3_Pipeline_RELU1
INFO-FLOW: To file: write model conv3_Pipeline_6
INFO-FLOW: To file: write model conv3_Pipeline_CLEARW
INFO-FLOW: To file: write model conv3_Pipeline_CLEARW2
INFO-FLOW: To file: write model conv3_Pipeline_CLEARW3
INFO-FLOW: To file: write model conv3
INFO-FLOW: To file: write model srcnn
INFO-FLOW: Generating C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.121 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/vhdl' dstVlogDir='C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/vlog' tclDir='C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db' modelList='srcnn_mul_9ns_11ns_19_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_am_addmul_8ns_3ns_10ns_19_4_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_mux_2_1_32_1_1
srcnn_mux_3_2_32_1_1
srcnn_mul_3ns_8ns_10_1_1
srcnn_mul_5ns_7ns_11_1_1
srcnn_mul_4ns_8ns_10_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_urem_5ns_3ns_2_9_seq_1
srcnn_mul_5ns_66ns_69_1_1
srcnn_mul_5ns_66ns_70_1_1
srcnn_mul_6ns_10ns_15_1_1
srcnn_urem_4ns_3ns_2_8_seq_1
srcnn_mul_4ns_6ns_9_1_1
srcnn_urem_8ns_3ns_2_12_seq_1
srcnn_mul_8ns_10ns_17_1_1
srcnn_mul_6ns_19ns_24_1_1
srcnn_am_addmul_8ns_2ns_10ns_19_4_1
srcnn_am_addmul_8ns_4ns_10ns_19_4_1
srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_RAM_AUTObkb
srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_RAM_2P_LkbM
srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W
srcnn_mul_7ns_19ns_25_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_5ns_19ns_23_1_1
srcnn_conv2_input_fm_buffer_RAM_2P_LUTRAM_1R1W
srcnn_conv2_weight_buffer_RAM_AUTO_1R1W
srcnn_conv2_output_fm_buffer_RAM_AUTO_1R1W
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_6ns_6ns_11_1_1
srcnn_urem_9ns_9ns_9_13_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_RAM_AUTO_1R1W
srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W
srcnn_conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_RAM_AUTO_1R1W
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
srcnn_i1_m_axi
srcnn_w1_m_axi
srcnn_i2_m_axi
srcnn_w2_m_axi
srcnn_i3_m_axi
srcnn_w3_m_axi
srcnn_o_m_axi
srcnn_control_s_axi
conv1_Pipeline_PAD
conv1_Pipeline_2
conv1_Pipeline_PAD7
conv1_Pipeline_4
conv1_Pipeline_KR0
conv1_Pipeline_RELU
conv1_Pipeline_7
conv1_Pipeline_RELU8
conv1_Pipeline_9
conv1_Pipeline_BW
conv1_Pipeline_BW9
conv1
conv2_Pipeline_LOAD_INPUT_BH_L
conv2_Pipeline_LOAD_WEIGHTS_L
conv2_Pipeline_OUT_ROW_COL
conv2_Pipeline_RELU
conv2_Pipeline_5
conv2_Pipeline_RELU4
conv2_Pipeline_7
conv2_Pipeline_BW
conv2_Pipeline_BW5
conv2_Pipeline_BW6
conv2
load_input_buffer_c3
conv3_Pipeline_WEIGHTI_WEIGHTK_L
conv3_Pipeline_IN_ROW_COL1
conv3_Pipeline_RELU
conv3_Pipeline_4
conv3_Pipeline_RELU1
conv3_Pipeline_6
conv3_Pipeline_CLEARW
conv3_Pipeline_CLEARW2
conv3_Pipeline_CLEARW3
conv3
srcnn
' expOnly='0'
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck24-ubva530-2LV-c -data names -quiet 
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info -quiet 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_PAD.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_2.compgen.tcl 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data names -quiet 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data info -quiet 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_PAD7.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_4.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_KR0.compgen.tcl 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data names -quiet 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data info -quiet 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data names -quiet 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data info -quiet 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_7.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU8.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_9.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW9.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.compgen.tcl 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data names -quiet 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data info -quiet 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data names -quiet 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data info -quiet 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_INPUT_BH_L.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_WEIGHTS_L.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_OUT_ROW_COL.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_5.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU4.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_7.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW5.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW6.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c3.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_WEIGHTI_WEIGHTK_L.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_IN_ROW_COL1.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_4.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU1.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_6.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW2.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW3.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.991 seconds; current allocated memory: 538.277 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='srcnn_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name srcnn
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.5 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='srcnn_mul_9ns_11ns_19_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_am_addmul_8ns_3ns_10ns_19_4_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_mux_2_1_32_1_1
srcnn_mux_3_2_32_1_1
srcnn_mul_3ns_8ns_10_1_1
srcnn_mul_5ns_7ns_11_1_1
srcnn_mul_4ns_8ns_10_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_urem_5ns_3ns_2_9_seq_1
srcnn_mul_5ns_66ns_69_1_1
srcnn_mul_5ns_66ns_70_1_1
srcnn_mul_6ns_10ns_15_1_1
srcnn_urem_4ns_3ns_2_8_seq_1
srcnn_mul_4ns_6ns_9_1_1
srcnn_urem_8ns_3ns_2_12_seq_1
srcnn_mul_8ns_10ns_17_1_1
srcnn_mul_6ns_19ns_24_1_1
srcnn_am_addmul_8ns_2ns_10ns_19_4_1
srcnn_am_addmul_8ns_4ns_10ns_19_4_1
srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_RAM_AUTObkb
srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_RAM_2P_LkbM
srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W
srcnn_mul_7ns_19ns_25_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_5ns_19ns_23_1_1
srcnn_conv2_input_fm_buffer_RAM_2P_LUTRAM_1R1W
srcnn_conv2_weight_buffer_RAM_AUTO_1R1W
srcnn_conv2_output_fm_buffer_RAM_AUTO_1R1W
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_6ns_6ns_11_1_1
srcnn_urem_9ns_9ns_9_13_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_RAM_AUTO_1R1W
srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W
srcnn_conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_RAM_AUTO_1R1W
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
srcnn_i1_m_axi
srcnn_w1_m_axi
srcnn_i2_m_axi
srcnn_w2_m_axi
srcnn_i3_m_axi
srcnn_w3_m_axi
srcnn_o_m_axi
srcnn_control_s_axi
conv1_Pipeline_PAD
conv1_Pipeline_2
conv1_Pipeline_PAD7
conv1_Pipeline_4
conv1_Pipeline_KR0
conv1_Pipeline_RELU
conv1_Pipeline_7
conv1_Pipeline_RELU8
conv1_Pipeline_9
conv1_Pipeline_BW
conv1_Pipeline_BW9
conv1
conv2_Pipeline_LOAD_INPUT_BH_L
conv2_Pipeline_LOAD_WEIGHTS_L
conv2_Pipeline_OUT_ROW_COL
conv2_Pipeline_RELU
conv2_Pipeline_5
conv2_Pipeline_RELU4
conv2_Pipeline_7
conv2_Pipeline_BW
conv2_Pipeline_BW5
conv2_Pipeline_BW6
conv2
load_input_buffer_c3
conv3_Pipeline_WEIGHTI_WEIGHTK_L
conv3_Pipeline_IN_ROW_COL1
conv3_Pipeline_RELU
conv3_Pipeline_4
conv3_Pipeline_RELU1
conv3_Pipeline_6
conv3_Pipeline_CLEARW
conv3_Pipeline_CLEARW2
conv3_Pipeline_CLEARW3
conv3
srcnn
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_PAD.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_2.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_PAD7.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_4.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_KR0.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_7.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU8.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_9.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW9.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_INPUT_BH_L.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_WEIGHTS_L.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_OUT_ROW_COL.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_5.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU4.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_7.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW5.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW6.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c3.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_WEIGHTI_WEIGHTK_L.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_IN_ROW_COL1.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_4.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU1.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_6.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW2.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW3.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck24-ubva530-2LV-c -data names -quiet 
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info -quiet 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.constraint.tcl 
Execute       sc_get_clocks srcnn 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/impl/misc/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/impl/misc/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/impl/misc/srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME i1_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME i1 DSP 0 BRAM 16 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME i2_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME i2 DSP 0 BRAM 16 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME i3_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME i3 DSP 0 BRAM 16 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME o_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME o DSP 0 BRAM 16 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME w1_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME w1 DSP 0 BRAM 16 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME w2_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME w2 DSP 0 BRAM 16 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME w3_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME w3 DSP 0 BRAM 16 URAM 0}} report_dict {TOPINST srcnn MODULE2INSTS {srcnn srcnn conv1 grp_conv1_fu_228 conv1_Pipeline_PAD grp_conv1_Pipeline_PAD_fu_1187 conv1_Pipeline_2 grp_conv1_Pipeline_2_fu_1213 conv1_Pipeline_PAD7 grp_conv1_Pipeline_PAD7_fu_1240 conv1_Pipeline_4 grp_conv1_Pipeline_4_fu_1266 conv1_Pipeline_KR0 grp_conv1_Pipeline_KR0_fu_1293 conv1_Pipeline_RELU grp_conv1_Pipeline_RELU_fu_1368 conv1_Pipeline_7 grp_conv1_Pipeline_7_fu_1379 conv1_Pipeline_RELU8 grp_conv1_Pipeline_RELU8_fu_1392 conv1_Pipeline_9 grp_conv1_Pipeline_9_fu_1403 conv1_Pipeline_BW grp_conv1_Pipeline_BW_fu_1416 conv1_Pipeline_BW9 grp_conv1_Pipeline_BW9_fu_1426 conv2 grp_conv2_fu_304 conv2_Pipeline_LOAD_INPUT_BH_L grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_302 conv2_Pipeline_LOAD_WEIGHTS_L grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_312 conv2_Pipeline_OUT_ROW_COL grp_conv2_Pipeline_OUT_ROW_COL_fu_321 conv2_Pipeline_RELU grp_conv2_Pipeline_RELU_fu_331 conv2_Pipeline_5 grp_conv2_Pipeline_5_fu_339 conv2_Pipeline_RELU4 grp_conv2_Pipeline_RELU4_fu_349 conv2_Pipeline_7 grp_conv2_Pipeline_7_fu_357 conv2_Pipeline_BW grp_conv2_Pipeline_BW_fu_367 conv2_Pipeline_BW5 grp_conv2_Pipeline_BW5_fu_375 conv2_Pipeline_BW6 grp_conv2_Pipeline_BW6_fu_382 conv3 grp_conv3_fu_325 load_input_buffer_c3 grp_load_input_buffer_c3_fu_205 conv3_Pipeline_WEIGHTI_WEIGHTK_L grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_217 conv3_Pipeline_IN_ROW_COL1 grp_conv3_Pipeline_IN_ROW_COL1_fu_226 conv3_Pipeline_RELU grp_conv3_Pipeline_RELU_fu_240 conv3_Pipeline_4 grp_conv3_Pipeline_4_fu_251 conv3_Pipeline_RELU1 grp_conv3_Pipeline_RELU1_fu_264 conv3_Pipeline_6 grp_conv3_Pipeline_6_fu_274 conv3_Pipeline_CLEARW grp_conv3_Pipeline_CLEARW_fu_286 conv3_Pipeline_CLEARW2 grp_conv3_Pipeline_CLEARW2_fu_296 conv3_Pipeline_CLEARW3 grp_conv3_Pipeline_CLEARW3_fu_305} INST2MODULE {srcnn srcnn grp_conv1_fu_228 conv1 grp_conv1_Pipeline_PAD_fu_1187 conv1_Pipeline_PAD grp_conv1_Pipeline_2_fu_1213 conv1_Pipeline_2 grp_conv1_Pipeline_PAD7_fu_1240 conv1_Pipeline_PAD7 grp_conv1_Pipeline_4_fu_1266 conv1_Pipeline_4 grp_conv1_Pipeline_KR0_fu_1293 conv1_Pipeline_KR0 grp_conv1_Pipeline_RELU_fu_1368 conv1_Pipeline_RELU grp_conv1_Pipeline_7_fu_1379 conv1_Pipeline_7 grp_conv1_Pipeline_RELU8_fu_1392 conv1_Pipeline_RELU8 grp_conv1_Pipeline_9_fu_1403 conv1_Pipeline_9 grp_conv1_Pipeline_BW_fu_1416 conv1_Pipeline_BW grp_conv1_Pipeline_BW9_fu_1426 conv1_Pipeline_BW9 grp_conv2_fu_304 conv2 grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_302 conv2_Pipeline_LOAD_INPUT_BH_L grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_312 conv2_Pipeline_LOAD_WEIGHTS_L grp_conv2_Pipeline_OUT_ROW_COL_fu_321 conv2_Pipeline_OUT_ROW_COL grp_conv2_Pipeline_RELU_fu_331 conv2_Pipeline_RELU grp_conv2_Pipeline_5_fu_339 conv2_Pipeline_5 grp_conv2_Pipeline_RELU4_fu_349 conv2_Pipeline_RELU4 grp_conv2_Pipeline_7_fu_357 conv2_Pipeline_7 grp_conv2_Pipeline_BW_fu_367 conv2_Pipeline_BW grp_conv2_Pipeline_BW5_fu_375 conv2_Pipeline_BW5 grp_conv2_Pipeline_BW6_fu_382 conv2_Pipeline_BW6 grp_conv3_fu_325 conv3 grp_load_input_buffer_c3_fu_205 load_input_buffer_c3 grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_217 conv3_Pipeline_WEIGHTI_WEIGHTK_L grp_conv3_Pipeline_IN_ROW_COL1_fu_226 conv3_Pipeline_IN_ROW_COL1 grp_conv3_Pipeline_RELU_fu_240 conv3_Pipeline_RELU grp_conv3_Pipeline_4_fu_251 conv3_Pipeline_4 grp_conv3_Pipeline_RELU1_fu_264 conv3_Pipeline_RELU1 grp_conv3_Pipeline_6_fu_274 conv3_Pipeline_6 grp_conv3_Pipeline_CLEARW_fu_286 conv3_Pipeline_CLEARW grp_conv3_Pipeline_CLEARW2_fu_296 conv3_Pipeline_CLEARW2 grp_conv3_Pipeline_CLEARW3_fu_305 conv3_Pipeline_CLEARW3} INSTDATA {srcnn {DEPTH 1 CHILDREN {grp_conv1_fu_228 grp_conv2_fu_304 grp_conv3_fu_325}} grp_conv1_fu_228 {DEPTH 2 CHILDREN {grp_conv1_Pipeline_PAD_fu_1187 grp_conv1_Pipeline_2_fu_1213 grp_conv1_Pipeline_PAD7_fu_1240 grp_conv1_Pipeline_4_fu_1266 grp_conv1_Pipeline_KR0_fu_1293 grp_conv1_Pipeline_RELU_fu_1368 grp_conv1_Pipeline_7_fu_1379 grp_conv1_Pipeline_RELU8_fu_1392 grp_conv1_Pipeline_9_fu_1403 grp_conv1_Pipeline_BW_fu_1416 grp_conv1_Pipeline_BW9_fu_1426}} grp_conv1_Pipeline_PAD_fu_1187 {DEPTH 3 CHILDREN {}} grp_conv1_Pipeline_2_fu_1213 {DEPTH 3 CHILDREN {}} grp_conv1_Pipeline_PAD7_fu_1240 {DEPTH 3 CHILDREN {}} grp_conv1_Pipeline_4_fu_1266 {DEPTH 3 CHILDREN {}} grp_conv1_Pipeline_KR0_fu_1293 {DEPTH 3 CHILDREN {}} grp_conv1_Pipeline_RELU_fu_1368 {DEPTH 3 CHILDREN {}} grp_conv1_Pipeline_7_fu_1379 {DEPTH 3 CHILDREN {}} grp_conv1_Pipeline_RELU8_fu_1392 {DEPTH 3 CHILDREN {}} grp_conv1_Pipeline_9_fu_1403 {DEPTH 3 CHILDREN {}} grp_conv1_Pipeline_BW_fu_1416 {DEPTH 3 CHILDREN {}} grp_conv1_Pipeline_BW9_fu_1426 {DEPTH 3 CHILDREN {}} grp_conv2_fu_304 {DEPTH 2 CHILDREN {grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_302 grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_312 grp_conv2_Pipeline_OUT_ROW_COL_fu_321 grp_conv2_Pipeline_RELU_fu_331 grp_conv2_Pipeline_5_fu_339 grp_conv2_Pipeline_RELU4_fu_349 grp_conv2_Pipeline_7_fu_357 grp_conv2_Pipeline_BW_fu_367 grp_conv2_Pipeline_BW5_fu_375 grp_conv2_Pipeline_BW6_fu_382}} grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_302 {DEPTH 3 CHILDREN {}} grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_312 {DEPTH 3 CHILDREN {}} grp_conv2_Pipeline_OUT_ROW_COL_fu_321 {DEPTH 3 CHILDREN {}} grp_conv2_Pipeline_RELU_fu_331 {DEPTH 3 CHILDREN {}} grp_conv2_Pipeline_5_fu_339 {DEPTH 3 CHILDREN {}} grp_conv2_Pipeline_RELU4_fu_349 {DEPTH 3 CHILDREN {}} grp_conv2_Pipeline_7_fu_357 {DEPTH 3 CHILDREN {}} grp_conv2_Pipeline_BW_fu_367 {DEPTH 3 CHILDREN {}} grp_conv2_Pipeline_BW5_fu_375 {DEPTH 3 CHILDREN {}} grp_conv2_Pipeline_BW6_fu_382 {DEPTH 3 CHILDREN {}} grp_conv3_fu_325 {DEPTH 2 CHILDREN {grp_load_input_buffer_c3_fu_205 grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_217 grp_conv3_Pipeline_IN_ROW_COL1_fu_226 grp_conv3_Pipeline_RELU_fu_240 grp_conv3_Pipeline_4_fu_251 grp_conv3_Pipeline_RELU1_fu_264 grp_conv3_Pipeline_6_fu_274 grp_conv3_Pipeline_CLEARW_fu_286 grp_conv3_Pipeline_CLEARW2_fu_296 grp_conv3_Pipeline_CLEARW3_fu_305}} grp_load_input_buffer_c3_fu_205 {DEPTH 3 CHILDREN {}} grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_217 {DEPTH 3 CHILDREN {}} grp_conv3_Pipeline_IN_ROW_COL1_fu_226 {DEPTH 3 CHILDREN {}} grp_conv3_Pipeline_RELU_fu_240 {DEPTH 3 CHILDREN {}} grp_conv3_Pipeline_4_fu_251 {DEPTH 3 CHILDREN {}} grp_conv3_Pipeline_RELU1_fu_264 {DEPTH 3 CHILDREN {}} grp_conv3_Pipeline_6_fu_274 {DEPTH 3 CHILDREN {}} grp_conv3_Pipeline_CLEARW_fu_286 {DEPTH 3 CHILDREN {}} grp_conv3_Pipeline_CLEARW2_fu_296 {DEPTH 3 CHILDREN {}} grp_conv3_Pipeline_CLEARW3_fu_305 {DEPTH 3 CHILDREN {}}} MODULEDATA {conv1_Pipeline_PAD {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_350_p2 SOURCE src/conv1.cpp:112 VARIABLE add_ln112 LOOP PAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_3_fu_363_p2 SOURCE src/conv1.cpp:112 VARIABLE add_ln112_3 LOOP PAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_2_fu_424_p2 SOURCE src/conv1.cpp:112 VARIABLE add_ln112_2 LOOP PAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_fu_438_p2 SOURCE src/conv1.cpp:115 VARIABLE add_ln115 LOOP PAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U1 SOURCE src/conv1.cpp:115 VARIABLE mul_ln115 LOOP PAD BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_2_fu_468_p2 SOURCE src/conv1.cpp:115 VARIABLE add_ln115_2 LOOP PAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} conv1_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_262_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_8ns_3ns_10ns_19_4_1_U16 SOURCE {} VARIABLE arrayidx36612_sum_i_0 LOOP {Loop 1} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_8ns_3ns_10ns_19_4_1_U16 SOURCE {} VARIABLE mul31 LOOP {Loop 1} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_243_fu_337_p2 SOURCE {} VARIABLE empty_243 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem_fu_276_p2 SOURCE {} VARIABLE next_urem LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} conv1_Pipeline_PAD7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_350_p2 SOURCE src/conv1.cpp:112 VARIABLE add_ln112 LOOP PAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_1_fu_363_p2 SOURCE src/conv1.cpp:112 VARIABLE add_ln112_1 LOOP PAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_2_fu_424_p2 SOURCE src/conv1.cpp:112 VARIABLE add_ln112_2 LOOP PAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_fu_438_p2 SOURCE src/conv1.cpp:115 VARIABLE add_ln115 LOOP PAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U31 SOURCE src/conv1.cpp:115 VARIABLE mul_ln115 LOOP PAD BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_1_fu_468_p2 SOURCE src/conv1.cpp:115 VARIABLE add_ln115_1 LOOP PAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} conv1_Pipeline_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_262_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_8ns_3ns_10ns_19_4_1_U45 SOURCE {} VARIABLE arrayidx36612_sum_i_1 LOOP {Loop 1} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_8ns_3ns_10ns_19_4_1_U45 SOURCE {} VARIABLE mul90 LOOP {Loop 1} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_239_fu_337_p2 SOURCE {} VARIABLE empty_239 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem2526_fu_276_p2 SOURCE {} VARIABLE next_urem2526 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} conv1_Pipeline_KR0 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_1_fu_3528_p2 SOURCE src/conv1.cpp:48 VARIABLE add_ln48_1 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_3545_p2 SOURCE src/conv1.cpp:63 VARIABLE add_ln63 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_1_fu_3557_p2 SOURCE src/conv1.cpp:63 VARIABLE sub_ln63_1 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_2_fu_3583_p2 SOURCE src/conv1.cpp:63 VARIABLE add_ln63_2 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_3_fu_3683_p2 SOURCE src/conv1.cpp:63 VARIABLE add_ln63_3 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_232_fu_3609_p2 SOURCE src/conv1.cpp:48 VARIABLE empty_232 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_3615_p2 SOURCE src/conv1.cpp:53 VARIABLE add_ln53 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_8ns_10_1_1_U124 SOURCE src/conv1.cpp:63 VARIABLE mul_ln63 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_4_fu_3710_p2 SOURCE src/conv1.cpp:63 VARIABLE add_ln63_4 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_3727_p2 SOURCE src/conv1.cpp:64 VARIABLE add_ln64 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_3744_p2 SOURCE src/conv1.cpp:65 VARIABLE add_ln65 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_5_fu_3761_p2 SOURCE src/conv1.cpp:63 VARIABLE add_ln63_5 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1_fu_3778_p2 SOURCE src/conv1.cpp:64 VARIABLE add_ln64_1 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_1_fu_3795_p2 SOURCE src/conv1.cpp:65 VARIABLE add_ln65_1 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_6_fu_4129_p2 SOURCE src/conv1.cpp:63 VARIABLE add_ln63_6 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_2_fu_4146_p2 SOURCE src/conv1.cpp:64 VARIABLE add_ln64_2 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_2_fu_4163_p2 SOURCE src/conv1.cpp:65 VARIABLE add_ln65_2 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U65 SOURCE src/conv1.cpp:67 VARIABLE tmp_r LOOP KR0 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U74 SOURCE src/conv1.cpp:64 VARIABLE chunk_b_1 LOOP KR0 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U75 SOURCE src/conv1.cpp:65 VARIABLE chunk_c_1 LOOP KR0 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U66 SOURCE src/conv1.cpp:67 VARIABLE tmp_r_1 LOOP KR0 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U66 SOURCE src/conv1.cpp:67 VARIABLE tmp_r_2 LOOP KR0 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U68 SOURCE src/conv1.cpp:70 VARIABLE tmp_111 LOOP KR0 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_3631_p2 SOURCE src/conv1.cpp:55 VARIABLE add_ln55 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U125 SOURCE src/conv1.cpp:57 VARIABLE mul_ln57 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_8ns_10_1_1_U126 SOURCE src/conv1.cpp:63 VARIABLE mul_ln63_1 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_7_fu_3839_p2 SOURCE src/conv1.cpp:63 VARIABLE add_ln63_7 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_3_fu_3856_p2 SOURCE src/conv1.cpp:64 VARIABLE add_ln64_3 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_3_fu_3873_p2 SOURCE src/conv1.cpp:65 VARIABLE add_ln65_3 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_8_fu_3890_p2 SOURCE src/conv1.cpp:63 VARIABLE add_ln63_8 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_4_fu_3907_p2 SOURCE src/conv1.cpp:64 VARIABLE add_ln64_4 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_4_fu_3924_p2 SOURCE src/conv1.cpp:65 VARIABLE add_ln65_4 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_9_fu_4312_p2 SOURCE src/conv1.cpp:63 VARIABLE add_ln63_9 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_5_fu_4329_p2 SOURCE src/conv1.cpp:64 VARIABLE add_ln64_5 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_5_fu_4346_p2 SOURCE src/conv1.cpp:65 VARIABLE add_ln65_5 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U76 SOURCE src/conv1.cpp:63 VARIABLE chunk_a_3 LOOP KR0 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U77 SOURCE src/conv1.cpp:64 VARIABLE chunk_b_3 LOOP KR0 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U78 SOURCE src/conv1.cpp:65 VARIABLE chunk_c_3 LOOP KR0 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U64 SOURCE src/conv1.cpp:67 VARIABLE add87_1 LOOP KR0 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U66 SOURCE src/conv1.cpp:67 VARIABLE tmp_r_3 LOOP KR0 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U74 SOURCE src/conv1.cpp:64 VARIABLE chunk_b_4 LOOP KR0 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U75 SOURCE src/conv1.cpp:65 VARIABLE chunk_c_4 LOOP KR0 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U67 SOURCE src/conv1.cpp:67 VARIABLE tmp_r_4 LOOP KR0 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U76 SOURCE src/conv1.cpp:63 VARIABLE chunk_a_5 LOOP KR0 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U67 SOURCE src/conv1.cpp:67 VARIABLE tmp_r_5 LOOP KR0 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U68 SOURCE src/conv1.cpp:70 VARIABLE tmp_112 LOOP KR0 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_5_fu_3968_p2 SOURCE src/conv1.cpp:55 VARIABLE add_ln55_5 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U133 SOURCE src/conv1.cpp:57 VARIABLE mul_ln57_5 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_8ns_10_1_1_U134 SOURCE src/conv1.cpp:63 VARIABLE mul_ln63_2 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_10_fu_4003_p2 SOURCE src/conv1.cpp:63 VARIABLE add_ln63_10 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_6_fu_4021_p2 SOURCE src/conv1.cpp:64 VARIABLE add_ln64_6 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_6_fu_4039_p2 SOURCE src/conv1.cpp:65 VARIABLE add_ln65_6 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_11_fu_4057_p2 SOURCE src/conv1.cpp:63 VARIABLE add_ln63_11 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_7_fu_4075_p2 SOURCE src/conv1.cpp:64 VARIABLE add_ln64_7 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_7_fu_4093_p2 SOURCE src/conv1.cpp:65 VARIABLE add_ln65_7 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_12_fu_4495_p2 SOURCE src/conv1.cpp:63 VARIABLE add_ln63_12 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_8_fu_4512_p2 SOURCE src/conv1.cpp:64 VARIABLE add_ln64_8 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_8_fu_4529_p2 SOURCE src/conv1.cpp:65 VARIABLE add_ln65_8 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U77 SOURCE src/conv1.cpp:63 VARIABLE chunk_a_6 LOOP KR0 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U78 SOURCE src/conv1.cpp:64 VARIABLE chunk_b_6 LOOP KR0 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U64 SOURCE src/conv1.cpp:67 VARIABLE add87_2 LOOP KR0 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U65 SOURCE src/conv1.cpp:67 VARIABLE tmp_r_6 LOOP KR0 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U74 SOURCE src/conv1.cpp:64 VARIABLE chunk_b_7 LOOP KR0 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U75 SOURCE src/conv1.cpp:65 VARIABLE chunk_c_7 LOOP KR0 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U65 SOURCE src/conv1.cpp:67 VARIABLE tmp_r_7 LOOP KR0 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U76 SOURCE src/conv1.cpp:63 VARIABLE chunk_a_8 LOOP KR0 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U77 SOURCE src/conv1.cpp:64 VARIABLE chunk_b_8 LOOP KR0 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U78 SOURCE src/conv1.cpp:65 VARIABLE chunk_c_8 LOOP KR0 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U64 SOURCE src/conv1.cpp:67 VARIABLE add87_2_2 LOOP KR0 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U67 SOURCE src/conv1.cpp:67 VARIABLE tmp_r_8 LOOP KR0 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U68 SOURCE src/conv1.cpp:70 VARIABLE tmp_113 LOOP KR0 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U69 SOURCE src/conv1.cpp:73 VARIABLE add4 LOOP KR0 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_3667_p2 SOURCE src/conv1.cpp:48 VARIABLE add_ln48 LOOP KR0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 27 BRAM 0 URAM 0}} conv1_Pipeline_RELU {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_fu_135_p2 SOURCE src/conv1.cpp:152 VARIABLE add_ln152 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_fu_145_p2 SOURCE src/conv1.cpp:155 VARIABLE add_ln155 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv1_Pipeline_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_136_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_235_fu_146_p2 SOURCE {} VARIABLE empty_235 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv1_Pipeline_RELU8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_fu_135_p2 SOURCE src/conv1.cpp:152 VARIABLE add_ln152 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_fu_145_p2 SOURCE src/conv1.cpp:155 VARIABLE add_ln155 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv1_Pipeline_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_136_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_233_fu_146_p2 SOURCE {} VARIABLE empty_233 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv1_Pipeline_BW {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_98_p2 SOURCE src/conv1.cpp:88 VARIABLE add_ln88 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_108_p2 SOURCE src/conv1.cpp:90 VARIABLE add_ln90 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv1_Pipeline_BW9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_1_fu_98_p2 SOURCE src/conv1.cpp:88 VARIABLE add_ln88_1 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_108_p2 SOURCE src/conv1.cpp:90 VARIABLE add_ln90 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_fu_1454_p2 SOURCE src/conv1.cpp:106 VARIABLE add_ln106 LOOP TILE_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_66ns_69_1_1_U264 SOURCE src/conv1.cpp:102 VARIABLE mul_ln102 LOOP BH BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_8ns_10_1_1_U265 SOURCE src/conv1.cpp:114 VARIABLE mul_ln114 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_1_fu_1468_p2 SOURCE src/conv1.cpp:106 VARIABLE add_ln106_1 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_1519_p2 SOURCE src/srcnn.cpp:55 VARIABLE add_ln55 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln108_fu_1563_p2 SOURCE src/conv1.cpp:108 VARIABLE sub_ln108 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_fu_1573_p2 SOURCE src/conv1.cpp:108 VARIABLE add_ln108 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_1588_p2 SOURCE src/conv1.cpp:109 VARIABLE add_ln109 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_66ns_70_1_1_U266 SOURCE src/conv1.cpp:102 VARIABLE mul_ln102_1 LOOP BH BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_8ns_10_1_1_U268 SOURCE src/conv1.cpp:114 VARIABLE mul_ln114_1 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_2_fu_1689_p2 SOURCE src/conv1.cpp:106 VARIABLE add_ln106_2 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_6_fu_1740_p2 SOURCE src/srcnn.cpp:55 VARIABLE add_ln55_6 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln108_2_fu_1784_p2 SOURCE src/conv1.cpp:108 VARIABLE sub_ln108_2 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_5_fu_1794_p2 SOURCE src/conv1.cpp:108 VARIABLE add_ln108_5 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_1_fu_1809_p2 SOURCE src/conv1.cpp:109 VARIABLE add_ln109_1 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_fu_1835_p2 SOURCE src/conv1.cpp:102 VARIABLE add_ln102 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_1_fu_1933_p2 SOURCE src/conv1.cpp:129 VARIABLE add_ln129_1 LOOP LOAD_WEIGHTS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_fu_1939_p2 SOURCE src/conv1.cpp:129 VARIABLE add_ln129 LOOP LOAD_WEIGHTS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_245_fu_1974_p2 SOURCE src/conv1.cpp:129 VARIABLE empty_245 LOOP LOAD_WEIGHTS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_10ns_15_1_1_U269 SOURCE src/conv1.cpp:131 VARIABLE mul_ln131 LOOP LOAD_WEIGHTS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_fu_1994_p2 SOURCE src/conv1.cpp:131 VARIABLE add_ln131 LOOP LOAD_WEIGHTS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_1_fu_2029_p2 SOURCE src/conv1.cpp:131 VARIABLE add_ln131_1 LOOP K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_6ns_9_1_1_U271 SOURCE src/conv1.cpp:131 VARIABLE mul_ln131_1 LOOP K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_246_fu_2084_p2 SOURCE src/conv1.cpp:129 VARIABLE empty_246 LOOP K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_248_fu_2095_p2 SOURCE src/conv1.cpp:129 VARIABLE empty_248 LOOP K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_250_fu_2111_p2 SOURCE {} VARIABLE empty_250 LOOP K.1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul2529_fu_2117_p2 SOURCE {} VARIABLE next_mul2529 LOOP K.1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_251_fu_2137_p2 SOURCE src/conv1.cpp:129 VARIABLE empty_251 LOOP K.1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem2531_fu_2275_p2 SOURCE {} VARIABLE next_urem2531 LOOP K.1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_2_fu_2148_p2 SOURCE src/conv1.cpp:131 VARIABLE add_ln131_2 LOOP K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_3_fu_2157_p2 SOURCE src/conv1.cpp:131 VARIABLE add_ln131_3 LOOP K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_6ns_9_1_1_U272 SOURCE src/conv1.cpp:131 VARIABLE mul_ln131_2 LOOP K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_255_fu_2186_p2 SOURCE src/conv1.cpp:129 VARIABLE empty_255 LOOP K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_257_fu_2197_p2 SOURCE src/conv1.cpp:129 VARIABLE empty_257 LOOP K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_259_fu_2301_p2 SOURCE {} VARIABLE empty_259 LOOP K.2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul2534_fu_2307_p2 SOURCE {} VARIABLE next_mul2534 LOOP K.2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_260_fu_2327_p2 SOURCE src/conv1.cpp:129 VARIABLE empty_260 LOOP K.2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem2536_fu_2384_p2 SOURCE {} VARIABLE next_urem2536 LOOP K.2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_4_fu_2332_p2 SOURCE src/conv1.cpp:131 VARIABLE add_ln131_4 LOOP K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_6ns_9_1_1_U274 SOURCE src/conv1.cpp:44 VARIABLE mul43 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_2_fu_2440_p2 SOURCE src/conv1.cpp:41 VARIABLE add_ln41_2 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_2446_p2 SOURCE src/conv1.cpp:41 VARIABLE add_ln41 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_fu_2725_p2 SOURCE src/conv1.cpp:63 VARIABLE sub_ln63 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_265_fu_2611_p2 SOURCE src/conv1.cpp:41 VARIABLE empty_265 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_2531_p2 SOURCE src/conv1.cpp:44 VARIABLE add_ln44 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_266_fu_2624_p2 SOURCE src/conv1.cpp:41 VARIABLE empty_266 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_6ns_9_1_1_U276 SOURCE src/conv1.cpp:44 VARIABLE mul65 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U278 SOURCE src/conv1.cpp:45 VARIABLE mul_ln45 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next110_fu_2686_p2 SOURCE src/conv1.cpp:44 VARIABLE indvars_iv_next110 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U279 SOURCE src/conv1.cpp:44 VARIABLE mul59 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_8ns_2ns_10ns_19_4_1_U282 SOURCE src/conv1.cpp:45 VARIABLE empty_270 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_8ns_2ns_10ns_19_4_1_U282 SOURCE src/conv1.cpp:45 VARIABLE mul56 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_271_fu_2747_p2 SOURCE src/conv1.cpp:45 VARIABLE empty_271 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_8ns_3ns_10ns_19_4_1_U283 SOURCE src/conv1.cpp:45 VARIABLE empty_272 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_8ns_3ns_10ns_19_4_1_U283 SOURCE src/conv1.cpp:45 VARIABLE mul53 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_8ns_3ns_10ns_19_4_1_U284 SOURCE src/conv1.cpp:45 VARIABLE empty_273 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_8ns_3ns_10ns_19_4_1_U284 SOURCE src/conv1.cpp:45 VARIABLE mul50 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_274_fu_2773_p2 SOURCE src/conv1.cpp:45 VARIABLE empty_274 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_8ns_3ns_10ns_19_4_1_U285 SOURCE src/conv1.cpp:45 VARIABLE empty_275 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_8ns_3ns_10ns_19_4_1_U285 SOURCE src/conv1.cpp:45 VARIABLE mul47 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_8ns_4ns_10ns_19_4_1_U286 SOURCE src/conv1.cpp:45 VARIABLE empty_276 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_8ns_4ns_10ns_19_4_1_U286 SOURCE src/conv1.cpp:73 VARIABLE mul_ln73 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_1_fu_2814_p2 SOURCE src/conv1.cpp:44 VARIABLE add_ln44_1 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_1_fu_2833_p2 SOURCE src/conv1.cpp:148 VARIABLE add_ln148_1 LOOP EXPORT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_fu_2847_p2 SOURCE src/conv1.cpp:148 VARIABLE add_ln148 LOOP EXPORT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln155_2_fu_2900_p2 SOURCE src/conv1.cpp:155 VARIABLE sub_ln155_2 LOOP EXPORT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_19ns_24_1_1_U281 SOURCE src/conv1.cpp:155 VARIABLE mul_ln155 LOOP EXPORT BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_fu_2881_p2 SOURCE src/conv1.cpp:155 VARIABLE add_ln155 LOOP EXPORT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_5_fu_2924_p2 SOURCE src/conv1.cpp:155 VARIABLE add_ln155_5 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln155_3_fu_2945_p2 SOURCE src/conv1.cpp:155 VARIABLE sub_ln155_3 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_1_fu_2960_p2 SOURCE src/conv1.cpp:155 VARIABLE add_ln155_1 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln155_fu_2989_p2 SOURCE src/conv1.cpp:155 VARIABLE sub_ln155 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_2_fu_2999_p2 SOURCE src/conv1.cpp:155 VARIABLE add_ln155_2 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_3_fu_3024_p2 SOURCE src/conv1.cpp:155 VARIABLE add_ln155_3 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln155_1_fu_3053_p2 SOURCE src/conv1.cpp:155 VARIABLE sub_ln155_1 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_4_fu_3063_p2 SOURCE src/conv1.cpp:155 VARIABLE add_ln155_4 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_6_fu_3081_p2 SOURCE src/conv1.cpp:155 VARIABLE add_ln155_6 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln155_4_fu_3102_p2 SOURCE src/conv1.cpp:155 VARIABLE sub_ln155_4 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_fu_3123_p2 SOURCE src/conv1.cpp:149 VARIABLE add_ln149 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_3145_p2 SOURCE src/conv1.cpp:85 VARIABLE add_ln85 LOOP CLEAR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln90_fu_3181_p2 SOURCE src/conv1.cpp:90 VARIABLE sub_ln90 LOOP CLEAR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_3207_p2 SOURCE src/conv1.cpp:90 VARIABLE add_ln90 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln90_1_fu_3228_p2 SOURCE src/conv1.cpp:90 VARIABLE sub_ln90_1 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_1_fu_3249_p2 SOURCE src/conv1.cpp:90 VARIABLE add_ln90_1 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln90_2_fu_3270_p2 SOURCE src/conv1.cpp:90 VARIABLE sub_ln90_2 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_3282_p2 SOURCE src/conv1.cpp:86 VARIABLE add_ln86 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_3191_p2 SOURCE src/conv1.cpp:36 VARIABLE add_ln36 LOOP TILE_OUT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_1909_p2 SOURCE src/conv1.cpp:32 VARIABLE add_ln32 LOOP TILE_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_U SOURCE src/conv1.cpp:25 VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1_U SOURCE src/conv1.cpp:25 VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2_U SOURCE src/conv1.cpp:25 VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0_U SOURCE src/conv1.cpp:25 VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1_U SOURCE src/conv1.cpp:25 VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2_U SOURCE src/conv1.cpp:25 VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0_U SOURCE src/conv1.cpp:25 VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1_U SOURCE src/conv1.cpp:25 VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2_U SOURCE src/conv1.cpp:25 VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0_U SOURCE src/conv1.cpp:25 VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1_U SOURCE src/conv1.cpp:25 VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2_U SOURCE src/conv1.cpp:25 VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0_U SOURCE src/conv1.cpp:25 VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1_U SOURCE src/conv1.cpp:25 VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2_U SOURCE src/conv1.cpp:25 VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0_U SOURCE src/conv1.cpp:25 VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1_U SOURCE src/conv1.cpp:25 VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2_U SOURCE src/conv1.cpp:25 VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U SOURCE {} VARIABLE conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 30 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U SOURCE {} VARIABLE conv1_float_255_255_float_1_9_9_float_float_255_255_ou LOOP {} BUNDLEDNAME {} DSP 0 BRAM 30 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 45 BRAM 78 URAM 0}} conv2_Pipeline_LOAD_INPUT_BH_L {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_1_fu_230_p2 SOURCE src/conv2.cpp:75 VARIABLE add_ln75_1 LOOP LOAD_INPUT_BH_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_245_p2 SOURCE src/conv2.cpp:75 VARIABLE add_ln75 LOOP LOAD_INPUT_BH_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_217_fu_295_p2 SOURCE src/conv2.cpp:75 VARIABLE empty_217 LOOP LOAD_INPUT_BH_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_19ns_25_1_1_U318 SOURCE src/conv2.cpp:75 VARIABLE mul_ln75 LOOP LOAD_INPUT_BH_L BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_357_p2 SOURCE src/conv2.cpp:76 VARIABLE add_ln76 LOOP LOAD_INPUT_BH_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_218_fu_395_p2 SOURCE src/conv2.cpp:75 VARIABLE empty_218 LOOP LOAD_INPUT_BH_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_215_fu_456_p2 SOURCE src/conv2.cpp:76 VARIABLE empty_215 LOOP LOAD_INPUT_BH_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_1_fu_462_p2 SOURCE src/conv2.cpp:76 VARIABLE add_ln76_1 LOOP LOAD_INPUT_BH_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} conv2_Pipeline_LOAD_WEIGHTS_L {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_1_fu_128_p2 SOURCE src/conv2.cpp:89 VARIABLE add_ln89_1 LOOP LOAD_WEIGHTS_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_fu_151_p2 SOURCE src/conv2.cpp:89 VARIABLE add_ln89 LOOP LOAD_WEIGHTS_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_214_fu_200_p2 SOURCE src/conv2.cpp:89 VARIABLE empty_214 LOOP LOAD_WEIGHTS_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2_Pipeline_OUT_ROW_COL {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_26_fu_235_p2 SOURCE src/conv2.cpp:40 VARIABLE add_ln40_26 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_253_p2 SOURCE src/conv2.cpp:40 VARIABLE add_ln40 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln46_fu_297_p2 SOURCE src/conv2.cpp:46 VARIABLE sub_ln46 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_351_p2 SOURCE src/conv2.cpp:41 VARIABLE add_ln41 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln46_1_fu_395_p2 SOURCE src/conv2.cpp:46 VARIABLE sub_ln46_1 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_458_p2 SOURCE src/conv2.cpp:43 VARIABLE add_ln43 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_500_p2 SOURCE src/conv2.cpp:46 VARIABLE add_ln46 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_1_fu_528_p2 SOURCE src/conv2.cpp:46 VARIABLE add_ln46_1 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_581_p2 SOURCE src/conv2.cpp:44 VARIABLE add_ln44 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_1_fu_587_p2 SOURCE src/conv2.cpp:43 VARIABLE add_ln43_1 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_1_fu_601_p2 SOURCE src/conv2.cpp:41 VARIABLE add_ln41_1 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2_Pipeline_RELU {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_fu_98_p2 SOURCE src/conv2.cpp:108 VARIABLE add_ln108 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_108_p2 SOURCE src/conv2.cpp:111 VARIABLE add_ln111 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2_Pipeline_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_109_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_224_fu_119_p2 SOURCE {} VARIABLE empty_224 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2_Pipeline_RELU4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_fu_98_p2 SOURCE src/conv2.cpp:108 VARIABLE add_ln108 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_108_p2 SOURCE src/conv2.cpp:111 VARIABLE add_ln111 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2_Pipeline_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_109_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_222_fu_119_p2 SOURCE {} VARIABLE empty_222 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2_Pipeline_BW {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_72_p2 SOURCE src/conv2.cpp:61 VARIABLE add_ln61 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_82_p2 SOURCE src/conv2.cpp:63 VARIABLE add_ln63 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2_Pipeline_BW5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_72_p2 SOURCE src/conv2.cpp:61 VARIABLE add_ln61 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_1_fu_82_p2 SOURCE src/conv2.cpp:63 VARIABLE add_ln63_1 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2_Pipeline_BW6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_72_p2 SOURCE src/conv2.cpp:61 VARIABLE add_ln61 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_82_p2 SOURCE src/conv2.cpp:63 VARIABLE add_ln63 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln76_fu_447_p2 SOURCE src/conv2.cpp:76 VARIABLE sub_ln76 LOOP TILE_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_1_fu_463_p2 SOURCE src/conv2.cpp:36 VARIABLE add_ln36_1 LOOP TILE_OUT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_489_p2 SOURCE src/conv2.cpp:104 VARIABLE add_ln104 LOOP EXPORT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln111_fu_544_p2 SOURCE src/conv2.cpp:111 VARIABLE sub_ln111 LOOP EXPORT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_226_fu_499_p2 SOURCE src/conv2.cpp:104 VARIABLE empty_226 LOOP EXPORT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_19ns_23_1_1_U356 SOURCE src/conv2.cpp:108 VARIABLE mul_ln108 LOOP EXPORT BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_fu_523_p2 SOURCE src/conv2.cpp:108 VARIABLE add_ln108 LOOP EXPORT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_568_p2 SOURCE src/conv2.cpp:111 VARIABLE add_ln111 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln111_1_fu_589_p2 SOURCE src/conv2.cpp:111 VARIABLE sub_ln111_1 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_1_fu_604_p2 SOURCE src/conv2.cpp:108 VARIABLE add_ln108_1 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln108_fu_633_p2 SOURCE src/conv2.cpp:108 VARIABLE sub_ln108 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_2_fu_643_p2 SOURCE src/conv2.cpp:108 VARIABLE add_ln108_2 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_3_fu_668_p2 SOURCE src/conv2.cpp:108 VARIABLE add_ln108_3 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln108_1_fu_697_p2 SOURCE src/conv2.cpp:108 VARIABLE sub_ln108_1 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_4_fu_707_p2 SOURCE src/conv2.cpp:108 VARIABLE add_ln108_4 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_1_fu_725_p2 SOURCE src/conv2.cpp:111 VARIABLE add_ln111_1 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln111_2_fu_746_p2 SOURCE src/conv2.cpp:111 VARIABLE sub_ln111_2 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_767_p2 SOURCE src/conv2.cpp:105 VARIABLE add_ln105 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1_fu_783_p2 SOURCE src/conv2.cpp:58 VARIABLE add_ln58_1 LOOP CLEAR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_795_p2 SOURCE src/conv2.cpp:58 VARIABLE add_ln58 LOOP CLEAR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_807_p2 SOURCE src/conv2.cpp:63 VARIABLE add_ln63 LOOP CLEAR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_1_fu_814_p2 SOURCE src/conv2.cpp:63 VARIABLE add_ln63_1 LOOP CLEAR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_801_p2 SOURCE src/conv2.cpp:36 VARIABLE add_ln36 LOOP TILE_OUT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_469_p2 SOURCE src/conv2.cpp:32 VARIABLE add_ln32 LOOP TILE_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME input_fm_buffer_U SOURCE src/conv2.cpp:21 VARIABLE input_fm_buffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_buffer_U SOURCE {} VARIABLE weight_buffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME output_fm_buffer_U SOURCE {} VARIABLE output_fm_buffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 2 BRAM 9 URAM 0}} load_input_buffer_c3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_1_fu_2530_p2 SOURCE src/conv3.cpp:88 VARIABLE add_ln88_1 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_2542_p2 SOURCE src/conv3.cpp:88 VARIABLE add_ln88 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_2_fu_2796_p2 SOURCE src/conv3.cpp:100 VARIABLE add_ln100_2 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_2824_p2 SOURCE src/conv3.cpp:100 VARIABLE empty LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_64_fu_2834_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_64 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_65_fu_2849_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_65 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_66_fu_2864_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_66 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_67_fu_2879_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_67 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_68_fu_2894_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_68 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_69_fu_2909_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_69 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_70_fu_2924_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_70 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_71_fu_2939_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_71 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_72_fu_2954_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_72 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_73_fu_2969_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_73 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_74_fu_2984_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_74 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_75_fu_2999_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_75 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_76_fu_3014_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_76 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_77_fu_3029_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_77 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_78_fu_3044_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_78 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_79_fu_3059_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_79 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_80_fu_3074_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_80 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_81_fu_3089_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_81 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_82_fu_3104_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_82 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_83_fu_3119_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_83 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_84_fu_3134_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_84 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_85_fu_3149_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_85 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_86_fu_3164_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_86 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_87_fu_3179_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_87 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_88_fu_3194_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_88 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_89_fu_3209_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_89 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_90_fu_3224_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_90 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_91_fu_3239_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_91 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_92_fu_3254_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_92 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_93_fu_3269_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_93 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_94_fu_3284_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_94 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_95_fu_3299_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_95 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_96_fu_3314_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_96 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_97_fu_3329_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_97 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_98_fu_3344_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_98 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_99_fu_3359_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_99 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_100_fu_3374_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_100 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_101_fu_3389_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_101 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_102_fu_3404_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_102 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_103_fu_3419_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_103 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_104_fu_3434_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_104 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_105_fu_3449_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_105 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_106_fu_3464_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_106 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_107_fu_3479_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_107 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_108_fu_3494_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_108 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_109_fu_3509_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_109 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_110_fu_3524_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_110 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_111_fu_3539_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_111 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_112_fu_3554_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_112 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_113_fu_3569_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_113 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_114_fu_3584_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_114 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_115_fu_3599_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_115 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_116_fu_3614_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_116 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_117_fu_3629_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_117 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_118_fu_3644_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_118 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_119_fu_3659_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_119 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_120_fu_3674_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_120 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_121_fu_3689_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_121 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_122_fu_3704_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_122 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_123_fu_3719_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_123 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_124_fu_3734_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_124 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_125_fu_3749_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_125 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_126_fu_3764_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_126 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_127_fu_3779_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_127 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_128_fu_3794_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_128 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_129_fu_3809_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_129 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_130_fu_3824_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_130 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_131_fu_3839_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_131 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_132_fu_3854_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_132 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_133_fu_3869_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_133 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_134_fu_3884_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_134 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_135_fu_3899_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_135 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_136_fu_3914_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_136 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_137_fu_3929_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_137 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_138_fu_3944_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_138 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_139_fu_3959_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_139 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_140_fu_3974_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_140 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_141_fu_3989_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_141 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_142_fu_4004_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_142 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_143_fu_4019_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_143 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_144_fu_4034_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_144 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_145_fu_4049_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_145 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_146_fu_4064_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_146 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_147_fu_4079_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_147 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_148_fu_4094_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_148 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_149_fu_4109_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_149 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_150_fu_4124_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_150 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_151_fu_4139_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_151 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_152_fu_4154_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_152 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_153_fu_4169_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_153 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_154_fu_4184_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_154 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_155_fu_4199_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_155 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_156_fu_4214_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_156 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_157_fu_4229_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_157 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_158_fu_4244_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_158 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_159_fu_4259_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_159 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_160_fu_4274_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_160 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_161_fu_4289_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_161 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_162_fu_4304_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_162 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_163_fu_4319_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_163 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_164_fu_4334_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_164 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_165_fu_4349_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_165 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_166_fu_4364_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_166 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_167_fu_4379_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_167 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_168_fu_4394_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_168 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_169_fu_4409_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_169 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_170_fu_4424_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_170 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_171_fu_4439_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_171 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_172_fu_4454_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_172 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_173_fu_4469_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_173 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_174_fu_4484_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_174 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_175_fu_4499_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_175 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_176_fu_4514_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_176 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_177_fu_4529_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_177 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_178_fu_4544_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_178 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_179_fu_4559_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_179 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_180_fu_4574_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_180 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_181_fu_4589_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_181 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_182_fu_4604_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_182 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_183_fu_4619_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_183 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_184_fu_4634_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_184 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_185_fu_4649_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_185 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_186_fu_4664_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_186 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_187_fu_4679_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_187 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_188_fu_4694_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_188 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_189_fu_4709_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_189 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_190_fu_4724_p2 SOURCE src/conv3.cpp:100 VARIABLE empty_190 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_fu_2578_p2 SOURCE src/conv3.cpp:92 VARIABLE add_ln92 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_1_fu_2588_p2 SOURCE src/conv3.cpp:92 VARIABLE add_ln92_1 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_1_fu_2608_p2 SOURCE src/srcnn.cpp:56 VARIABLE add_ln56_1 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_2618_p2 SOURCE src/srcnn.cpp:56 VARIABLE add_ln56 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_19ns_24_1_1_U371 SOURCE src/conv3.cpp:94 VARIABLE mul_ln94 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln94_fu_2684_p2 SOURCE src/conv3.cpp:94 VARIABLE sub_ln94 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_fu_2726_p2 SOURCE src/conv3.cpp:89 VARIABLE add_ln89 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} conv3_Pipeline_WEIGHTI_WEIGHTK_L {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_1_fu_156_p2 SOURCE src/conv3.cpp:120 VARIABLE add_ln120_1 LOOP WEIGHTI_WEIGHTK_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_fu_185_p2 SOURCE src/conv3.cpp:120 VARIABLE add_ln120 LOOP WEIGHTI_WEIGHTK_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_253_p2 SOURCE src/conv3.cpp:121 VARIABLE add_ln121 LOOP WEIGHTI_WEIGHTK_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_197_fu_332_p2 SOURCE src/conv3.cpp:121 VARIABLE empty_197 LOOP WEIGHTI_WEIGHTK_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_1_fu_338_p2 SOURCE src/conv3.cpp:121 VARIABLE add_ln121_1 LOOP WEIGHTI_WEIGHTK_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv3_Pipeline_IN_ROW_COL1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next158_fu_2163_p2 SOURCE {} VARIABLE indvars_iv_next158 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_2382_p2 SOURCE {} VARIABLE empty LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_198_fu_2603_p2 SOURCE {} VARIABLE empty_198 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_199_fu_2608_p2 SOURCE src/conv3.cpp:42 VARIABLE empty_199 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_25_fu_1670_p2 SOURCE src/conv3.cpp:40 VARIABLE add_ln40_25 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_1682_p2 SOURCE src/conv3.cpp:40 VARIABLE add_ln40 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_5_fu_1726_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_5 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_6ns_11_1_1_U399 SOURCE src/conv3.cpp:40 VARIABLE mul_ln40 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_1_fu_1751_p2 SOURCE src/conv3.cpp:40 VARIABLE add_ln40_1 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_2_fu_2013_p2 SOURCE src/conv3.cpp:40 VARIABLE add_ln40_2 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_3_fu_2295_p2 SOURCE src/conv3.cpp:40 VARIABLE add_ln40_3 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_4_fu_2503_p2 SOURCE src/conv3.cpp:40 VARIABLE add_ln40_4 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_5_fu_2023_p2 SOURCE src/conv3.cpp:40 VARIABLE add_ln40_5 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_6_fu_2168_p2 SOURCE src/conv3.cpp:40 VARIABLE add_ln40_6 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_7_fu_2305_p2 SOURCE src/conv3.cpp:40 VARIABLE add_ln40_7 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_8_fu_2513_p2 SOURCE src/conv3.cpp:40 VARIABLE add_ln40_8 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_9_fu_2614_p2 SOURCE src/conv3.cpp:40 VARIABLE add_ln40_9 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_10_fu_2178_p2 SOURCE src/conv3.cpp:40 VARIABLE add_ln40_10 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_11_fu_2387_p2 SOURCE src/conv3.cpp:40 VARIABLE add_ln40_11 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_12_fu_2560_p2 SOURCE src/conv3.cpp:40 VARIABLE add_ln40_12 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_13_fu_2776_p2 SOURCE src/conv3.cpp:40 VARIABLE add_ln40_13 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_14_fu_2816_p2 SOURCE src/conv3.cpp:40 VARIABLE add_ln40_14 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_15_fu_2397_p2 SOURCE src/conv3.cpp:40 VARIABLE add_ln40_15 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_16_fu_2570_p2 SOURCE src/conv3.cpp:40 VARIABLE add_ln40_16 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_17_fu_2786_p2 SOURCE src/conv3.cpp:40 VARIABLE add_ln40_17 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_18_fu_2856_p2 SOURCE src/conv3.cpp:40 VARIABLE add_ln40_18 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_19_fu_2896_p2 SOURCE src/conv3.cpp:40 VARIABLE add_ln40_19 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_20_fu_2624_p2 SOURCE src/conv3.cpp:40 VARIABLE add_ln40_20 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_21_fu_2826_p2 SOURCE src/conv3.cpp:40 VARIABLE add_ln40_21 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_22_fu_2866_p2 SOURCE src/conv3.cpp:40 VARIABLE add_ln40_22 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_23_fu_2906_p2 SOURCE src/conv3.cpp:40 VARIABLE add_ln40_23 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_24_fu_2916_p2 SOURCE src/conv3.cpp:40 VARIABLE add_ln40_24 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next158_dup_fu_1780_p2 SOURCE src/conv3.cpp:40 VARIABLE indvars_iv_next158_dup LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_6_fu_1812_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_6 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_7_fu_1842_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_7 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next158_mid1_fu_2195_p2 SOURCE src/conv3.cpp:40 VARIABLE indvars_iv_next158_mid1 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_8_fu_2211_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_8 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_9_fu_2240_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_9 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_2414_p2 SOURCE src/conv3.cpp:40 VARIABLE p_mid1 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_10_fu_2430_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_10 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_11_fu_2459_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_11 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_12_fu_2667_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_12 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_13_fu_2696_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_13 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid123_fu_2702_p2 SOURCE src/conv3.cpp:42 VARIABLE p_mid123 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_14_fu_2719_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_14 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_15_fu_2748_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_15 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_1862_p2 SOURCE src/conv3.cpp:44 VARIABLE add_ln44 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_16_fu_1880_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_16 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_17_fu_2246_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_17 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_18_fu_2465_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_18 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_19_fu_2754_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_19 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_20_fu_2836_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_20 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_1900_p2 SOURCE src/conv3.cpp:55 VARIABLE add_ln55 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_3082_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_21_fu_1920_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_21 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_22_fu_1938_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_22 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_23_fu_2257_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_23 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_24_fu_2523_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_24 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_25_fu_2765_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_25 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_26_fu_2876_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_26 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_1_fu_2039_p2 SOURCE src/conv3.cpp:55 VARIABLE add_ln55_1 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_1_fu_2044_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_1 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_2_fu_3100_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_2 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_27_fu_2084_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_27 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_28_fu_2315_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_28 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_29_fu_2533_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_29 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_30_fu_2796_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_30 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_31_fu_2886_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_31 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U401 SOURCE src/conv3.cpp:57 VARIABLE mul_ln57 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_3_fu_2113_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_3 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_4_fu_1956_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_4 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_32_fu_2124_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_32 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_33_fu_2141_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_33 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_34_fu_2476_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_34 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_35_fu_2580_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_35 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_36_fu_2846_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_36 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_37_fu_2921_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_37 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U404 SOURCE src/conv3.cpp:57 VARIABLE mul_ln57_1 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_2_fu_2325_p2 SOURCE src/conv3.cpp:55 VARIABLE add_ln55_2 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_38_fu_2336_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_38 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_39_fu_2353_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_39 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_40_fu_2590_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_40 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_41_fu_2806_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_41 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_42_fu_2931_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_42 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_43_fu_3005_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_43 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U405 SOURCE src/conv3.cpp:57 VARIABLE mul_ln57_2 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1968_p0 SOURCE src/conv3.cpp:55 VARIABLE add_ln55_3 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_44_fu_2949_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_44 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_45_fu_2960_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_45 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_46_fu_2971_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_46 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_47_fu_3015_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_47 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_48_fu_3019_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_48 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U406 SOURCE src/conv3.cpp:57 VARIABLE mul_ln57_3 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_2157_p0 SOURCE src/conv3.cpp:55 VARIABLE add_ln55_4 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_49_fu_2985_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_49 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_50_fu_3023_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_50 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_51_fu_3033_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_51 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_52_fu_3037_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_52 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_53_fu_3041_p2 SOURCE src/conv3.cpp:57 VARIABLE add_ln57_53 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U407 SOURCE src/conv3.cpp:57 VARIABLE mul_ln57_4 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_1974_p2 SOURCE src/conv3.cpp:42 VARIABLE add_ln42 LOOP IN_ROW_COL1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 5 BRAM 0 URAM 0}} conv3_Pipeline_RELU {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_fu_131_p2 SOURCE src/conv3.cpp:140 VARIABLE add_ln140 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv3_Pipeline_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_132_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv3_Pipeline_RELU1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_fu_131_p2 SOURCE src/conv3.cpp:140 VARIABLE add_ln140 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv3_Pipeline_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_132_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv3_Pipeline_CLEARW {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_94_p2 SOURCE src/conv3.cpp:75 VARIABLE add_ln75 LOOP CLEARW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv3_Pipeline_CLEARW2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_94_p2 SOURCE src/conv3.cpp:75 VARIABLE add_ln75 LOOP CLEARW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv3_Pipeline_CLEARW3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_94_p2 SOURCE src/conv3.cpp:75 VARIABLE add_ln75 LOOP CLEARW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_fu_361_p2 SOURCE src/conv3.cpp:140 VARIABLE add_ln140 LOOP EXPORTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_fu_390_p2 SOURCE src/conv3.cpp:140 VARIABLE sub_ln140 LOOP EXPORTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_1_fu_400_p2 SOURCE src/conv3.cpp:140 VARIABLE add_ln140_1 LOOP EXPORTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_2_fu_425_p2 SOURCE src/conv3.cpp:140 VARIABLE add_ln140_2 LOOP EXPORTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_1_fu_454_p2 SOURCE src/conv3.cpp:140 VARIABLE sub_ln140_1 LOOP EXPORTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_3_fu_464_p2 SOURCE src/conv3.cpp:140 VARIABLE add_ln140_3 LOOP EXPORTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_493_p2 SOURCE src/conv3.cpp:137 VARIABLE add_ln137 LOOP EXPORTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_515_p2 SOURCE src/conv3.cpp:73 VARIABLE add_ln73 LOOP CLEARH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_1_fu_522_p2 SOURCE src/conv3.cpp:73 VARIABLE add_ln73_1 LOOP CLEARH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_2_fu_534_p2 SOURCE src/conv3.cpp:73 VARIABLE add_ln73_2 LOOP CLEARH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_540_p2 SOURCE src/conv3.cpp:33 VARIABLE add_ln33 LOOP TILE_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_U SOURCE {} VARIABLE conv3_float_255_255_float_32_5_5_float_float_255_255_i_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 72 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv3_float_255_255_float_32_5_5_float_float_255_255_i_U SOURCE {} VARIABLE conv3_float_255_255_float_32_5_5_float_float_255_255_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 72 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME weight_buffer_0_U SOURCE {} VARIABLE weight_buffer_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_U SOURCE {} VARIABLE conv3_float_255_255_float_32_5_5_float_float_255_255_o_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv3_float_255_255_float_32_5_5_float_float_255_255_o_U SOURCE {} VARIABLE conv3_float_255_255_float_32_5_5_float_float_255_255_o LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 6 BRAM 150 URAM 0}} srcnn {AREA {DSP 75 BRAM 349 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 7.729 seconds; current allocated memory: 564.598 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for srcnn.
INFO: [VLOG 209-307] Generating Verilog RTL for srcnn.
Execute       syn_report -model srcnn -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.31 MHz
Command     autosyn done; 101.779 sec.
Command   csynth_design done; 151.943 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 91 seconds. CPU system time: 20 seconds. Elapsed time: 151.943 seconds; current allocated memory: 472.914 MB.
Command ap_source done; 153.442 sec.
Execute cleanup_all 
Command cleanup_all done; 0.113 sec.
