{"vcs1":{"timestamp_begin":1747809295.885259121, "rt":9.62, "ut":9.65, "st":0.67}}
{"vcselab":{"timestamp_begin":1747809305.582339949, "rt":0.36, "ut":0.24, "st":0.11}}
{"link":{"timestamp_begin":1747809306.005185315, "rt":0.41, "ut":0.18, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747809295.237389282}
{"VCS_COMP_START_TIME": 1747809295.237389282}
{"VCS_COMP_END_TIME": 1747809306.562173523}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 493484}}
{"vcselab": {"peak_mem": 183892}}
