`timescale 1ns / 1ps

module button_debounce(
    input  i_clk,
    input  i_reset,
    input  i_btn,
    output o_clean_btn
);

    wire w_o_clk;
    wire w_Q1, w_Q2;

    clock_80Hz u_clock_80Hz (
        .i_clk(i_clk),
        .i_reset(i_reset),
        .o_clk(w_o_clk)
    );

    D_FF u1_D_FF(
        .i_clk(w_o_clk),
        .i_reset(i_reset),
        .D(i_btn),
        .Q(w_Q1)
    );

    D_FF u2_D_FF(
        .i_clk(w_o_clk),
        .i_reset(i_reset),
        .D(w_Q1),
        .Q(w_Q2)
    );

    assign o_clean_btn = w_Q1 & ~w_Q2;  // rising edge pulse (1 sample wide)

endmodule
