{C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_CPU_Controller.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_CPU_Controller.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Natavio_May_22_2022_CPU_Controller
-- Compiling architecture arch of Natavio_May_22_2022_CPU_Controller

} {} {}} {C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_CPU_Components.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_CPU_Components.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package Natavio_May_22_2022_CPU_Components

} {} {}} {C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_CPU.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_CPU.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package Natavio_May_22_2022_CPU_Components
-- Compiling entity Natavio_May_22_2022_CPU
-- Compiling architecture arch of Natavio_May_22_2022_CPU

} {} {}} {C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Adder.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Adder.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Natavio_May_22_2022_Adder
-- Compiling architecture SYN of natavio_may_22_2022_adder

} {} {}} {C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_addsub_ZNO.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_addsub_ZNO.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Natavio_May_22_2022_addsub_ZNO
-- Compiling architecture arch of Natavio_May_22_2022_addsub_ZNO

} {} {}} {C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_PC.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_PC.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Natavio_May_22_2022_PC
-- Compiling architecture arch of Natavio_May_22_2022_PC

} {} {}} {C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_IR.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_IR.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Natavio_May_22_2022_IR
-- Compiling architecture arch of Natavio_May_22_2022_IR

} {} {}} {C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_32_bit_2_1_Mux.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_32_bit_2_1_Mux.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Natavio_May_22_2022_32_bit_2_1_Mux
-- Compiling architecture arch of Natavio_May_22_2022_32_bit_2_1_Mux

} {} {}} {C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Logical_Bitwise_Op.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Logical_Bitwise_Op.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_SIGNED
-- Loading package NUMERIC_STD
-- Compiling entity Natavio_May_22_2022_Logical_Bitwise_Op
-- Compiling architecture arch of Natavio_May_22_2022_Logical_Bitwise_Op

} {} {}} {C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_RF.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_RF.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Natavio_May_22_2022_RF
-- Compiling architecture arch of Natavio_May_22_2022_RF

} {} {}} {C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_5_bits_2_1_Mux.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_5_bits_2_1_Mux.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Natavio_May_22_2022_5_bits_2_1_Mux
-- Compiling architecture arch of Natavio_May_22_2022_5_bits_2_1_Mux

} {} {}} {C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Sign_Ext.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:\Users\Mark\Desktop\Labs\Final Lab\Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE\Natavio_May_22_2022_Sign_Ext.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Natavio_May_22_2022_Sign_Ext
-- Compiling architecture arch of Natavio_May_22_2022_Sign_Ext

} {} {}} {C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_ALU.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:\Users\Mark\Desktop\Labs\Final Lab\Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE\Natavio_May_22_2022_ALU.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Natavio_May_22_2022_ALU
-- Compiling architecture arch of Natavio_May_22_2022_ALU

} {} {}} {C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Data_Memory.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Data_Memory.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Natavio_May_22_2022_Data_Memory
-- Compiling architecture arch of Natavio_May_22_2022_Data_Memory

} {} {}} {C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Instruction_Memory.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Instruction_Memory.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Natavio_May_22_2022_Instruction_Memory
-- Compiling architecture arch of Natavio_May_22_2022_Instruction_Memory

} {} {}}
