\t (00:00:00) allegro 16.6-2015 S066 (v16-6-112FJ) Windows 32
\t (00:00:00)     Journal start - Thu Jul 27 10:45:07 2017
\t (00:00:00)         Host=MSY-PC User=Msy Pid=2328 CPUs=4
\t (00:00:00) CmdLine= C:\Cadence16.6\Cadence\Cadence_SPB_16.6-2015\tools\pcb\bin\allegro.exe E:\Work_File\CEPC\DDR\PCB_SCH_WNS_FDM_2V1_WQ\PCB\WNS_FDM_2V1-1221P2.brd
\t (00:00:00) 
\t (00:00:00) Opening existing design...
\i (00:00:01) fillin yes 
\d (00:00:02) Design opened: E:/Work_File/CEPC/DDR/PCB_SCH_WNS_FDM_2V1_WQ/PCB/WNS_FDM_2V1-1221P2.brd
\i (00:00:02) trapsize 44163
\i (00:00:02) trapsize 43369
\i (00:00:02) trapsize 44298
\i (00:00:02) trapsize 44681
\i (00:00:03) trapsize 57631
\i (00:00:04) generaledit 
\i (00:00:04) zoom in 1 
\i (00:00:04) setwindow pcb
\i (00:00:04) zoom in 1261.119 -284.320
\i (00:00:04) trapsize 28815
\i (00:00:04) zoom in 1 
\i (00:00:04) setwindow pcb
\i (00:00:04) zoom in 1232.303 -243.978
\i (00:00:04) trapsize 14408
\i (00:00:06) zoom out 1 
\i (00:00:06) setwindow pcb
\i (00:00:06) zoom out 1439.773 70.109
\i (00:00:06) trapsize 28815
\i (00:02:49) exit 
\t (00:02:49)     Journal end - Thu Jul 27 10:47:56 2017
