QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
<<<<<<< HEAD
Start time: 15:08:59 on Apr 29,2024
vcom -2008 -work internal/ModelSimContainer/work proj/src/MIPS_types.vhd internal/testpy/tb.vhd proj/src/MIPS_types.vhd proj/src/MIPS_Processor.vhd proj/src/mem.vhd proj/src/TopLevel/BasicGates/xorg2.vhd proj/src/TopLevel/BasicGates/invg.vhd proj/src/TopLevel/BasicGates/mux2t1.vhd proj/src/TopLevel/BasicGates/mux2t1_N.vhd proj/src/TopLevel/BasicGates/mux2t1N.vhd proj/src/TopLevel/BasicGates/andgN.vhd proj/src/TopLevel/BasicGates/andG32b.vhd proj/src/TopLevel/BasicGates/org2.vhd proj/src/TopLevel/BasicGates/andg2.vhd proj/src/TopLevel/BasicGates/register/dffgNN.vhd proj/src/TopLevel/BasicGates/register/MIPSregister.vhd proj/src/TopLevel/BasicGates/register/dffg.vhd proj/src/TopLevel/BasicGates/register/decoder5_32.vhd proj/src/TopLevel/BasicGates/register/dffgN.vhd proj/src/TopLevel/BasicGates/register/mux32_1.vhd proj/src/TopLevel/BasicGates/Adder/rippleCarryAdderN.vhd proj/src/TopLevel/BasicGates/Adder/adder1b.vhd proj/src/TopLevel/FetchLogic/fetch_Logic.vhd proj/src/TopLevel/FetchLogic/Gates/NbitRegister.vhd proj/src/TopLevel/FetchLogic/Supporting files/bit16_extenders.vhd proj/src/TopLevel/FetchLogic/Supporting files/PCReg.vhd proj/src/TopLevel/FetchLogic/Supporting files/shiftleft2N.vhd proj/src/TopLevel/SoftwarePipeline/Pipeline Registers/tb_dffg.vhd proj/src/TopLevel/SoftwarePipeline/Pipeline Registers/MEM_WB_Reg.vhd proj/src/TopLevel/SoftwarePipeline/Pipeline Registers/ID_EX_Reg.vhd proj/src/TopLevel/SoftwarePipeline/Pipeline Registers/tb_IF_ID_Reg.vhd proj/src/TopLevel/SoftwarePipeline/Pipeline Registers/EX_MEM_Reg.vhd proj/src/TopLevel/SoftwarePipeline/Pipeline Registers/IF_ID_Reg.vhd proj/src/TopLevel/SoftwarePipeline/Pipeline Registers/tb_dffgN.vhd proj/src/TopLevel/ControlLogic/control_Logic.vhd proj/src/TopLevel/loadMemModule/loadMemModule.vhd proj/src/TopLevel/aluUnit/slt.vhd proj/src/TopLevel/aluUnit/fullAdderStruct.vhd proj/src/TopLevel/aluUnit/ALU.vhd proj/src/TopLevel/aluUnit/onesCompN.vhd proj/src/TopLevel/aluUnit/adderSubS.vhd proj/src/TopLevel/aluUnit/lui.vhd proj/src/TopLevel/aluUnit/firstALU.vhd proj/src/TopLevel/aluUnit/fullAdderStructN.vhd proj/src/TopLevel/aluUnit/barrelShifter/1bitShifter.vhd proj/src/TopLevel/aluUnit/barrelShifter/barrelshifter.vhd proj/src/TopLevel/aluUnit/basicGates/andG_N.vhd proj/src/TopLevel/aluUnit/basicGates/barrelShifterSLL.vhd proj/src/TopLevel/aluUnit/basicGates/mux16b2t1.vhd proj/src/TopLevel/aluUnit/basicGates/mux8b4t1.vhd proj/src/TopLevel/aluUnit/basicGates/mux16_1.vhd proj/src/TopLevel/aluUnit/basicGates/orG32b.vhd proj/src/TopLevel/aluUnit/basicGates/orG_N.vhd proj/src/TopLevel/aluUnit/basicGates/mux2t1Flow.vhd proj/src/TopLevel/aluUnit/basicGates/xorG_N.vhd proj/src/TopLevel/aluUnit/basicGates/barrelShifterArithmetic.vhd proj/src/TopLevel/aluUnit/basicGates/mux32b3t1.vhd proj/src/TopLevel/aluUnit/basicGates/bit_extenders.vhd proj/src/TopLevel/aluUnit/basicGates/norG_N.vhd proj/src/TopLevel/aluUnit/basicGates/bit_extenders24b.vhd proj/src/TopLevel/aluUnit/basicGates/mux2t1_5b.vhd 
=======
Start time: 11:01:25 on Apr 29,2024
vcom -2008 -work internal/ModelSimContainer/work proj/src/MIPS_types.vhd internal/testpy/tb.vhd proj/src/MIPS_Processor.vhd proj/src/mem.vhd proj/src/MIPS_types.vhd proj/src/TopLevel/aluUnit/lui.vhd proj/src/TopLevel/aluUnit/fullAdderStruct.vhd proj/src/TopLevel/aluUnit/fullAdderStructN.vhd proj/src/TopLevel/aluUnit/onesCompN.vhd proj/src/TopLevel/aluUnit/adderSubS.vhd proj/src/TopLevel/aluUnit/firstALU.vhd proj/src/TopLevel/aluUnit/slt.vhd proj/src/TopLevel/aluUnit/ALU.vhd proj/src/TopLevel/aluUnit/barrelShifter/1bitShifter.vhd proj/src/TopLevel/aluUnit/barrelShifter/barrelshifter.vhd proj/src/TopLevel/aluUnit/basicGates/xorG_N.vhd proj/src/TopLevel/aluUnit/basicGates/mux2t1Flow.vhd proj/src/TopLevel/aluUnit/basicGates/norG_N.vhd proj/src/TopLevel/aluUnit/basicGates/mux16b2t1.vhd proj/src/TopLevel/aluUnit/basicGates/barrelShifterArithmetic.vhd proj/src/TopLevel/aluUnit/basicGates/mux16_1.vhd proj/src/TopLevel/aluUnit/basicGates/barrelShifterSLL.vhd proj/src/TopLevel/aluUnit/basicGates/orG_N.vhd proj/src/TopLevel/aluUnit/basicGates/bit_extenders.vhd proj/src/TopLevel/aluUnit/basicGates/andG_N.vhd proj/src/TopLevel/aluUnit/basicGates/mux8b4t1.vhd proj/src/TopLevel/aluUnit/basicGates/mux32b3t1.vhd proj/src/TopLevel/aluUnit/basicGates/bit_extenders24b.vhd proj/src/TopLevel/aluUnit/basicGates/mux2t1_5b.vhd proj/src/TopLevel/aluUnit/basicGates/orG32b.vhd proj/src/TopLevel/ControlLogic/control_Logic.vhd proj/src/TopLevel/SoftwarePipeline/Pipeline Registers/EX_MEM_Reg.vhd proj/src/TopLevel/SoftwarePipeline/Pipeline Registers/ID_EX_Reg.vhd proj/src/TopLevel/SoftwarePipeline/Pipeline Registers/tb_IF_ID_Reg.vhd proj/src/TopLevel/SoftwarePipeline/Pipeline Registers/tb_dffg.vhd proj/src/TopLevel/SoftwarePipeline/Pipeline Registers/tb_dffgN.vhd proj/src/TopLevel/SoftwarePipeline/Pipeline Registers/MEM_WB_Reg.vhd proj/src/TopLevel/SoftwarePipeline/Pipeline Registers/IF_ID_Reg.vhd proj/src/TopLevel/BasicGates/org2.vhd proj/src/TopLevel/BasicGates/mux2t1.vhd proj/src/TopLevel/BasicGates/mux2t1N.vhd proj/src/TopLevel/BasicGates/andg2.vhd proj/src/TopLevel/BasicGates/andgN.vhd proj/src/TopLevel/BasicGates/andG32b.vhd proj/src/TopLevel/BasicGates/xorg2.vhd proj/src/TopLevel/BasicGates/mux2t1_N.vhd proj/src/TopLevel/BasicGates/invg.vhd proj/src/TopLevel/BasicGates/Adder/adder1b.vhd proj/src/TopLevel/BasicGates/Adder/rippleCarryAdderN.vhd proj/src/TopLevel/BasicGates/register/decoder5_32.vhd proj/src/TopLevel/BasicGates/register/dffgN.vhd proj/src/TopLevel/BasicGates/register/dffg.vhd proj/src/TopLevel/BasicGates/register/dffgNN.vhd proj/src/TopLevel/BasicGates/register/mux32_1.vhd proj/src/TopLevel/BasicGates/register/MIPSregister.vhd proj/src/TopLevel/FetchLogic/fetch_Logic.vhd proj/src/TopLevel/FetchLogic/Supporting files/shiftleft2N.vhd proj/src/TopLevel/FetchLogic/Supporting files/bit16_extenders.vhd proj/src/TopLevel/FetchLogic/Supporting files/PCReg.vhd proj/src/TopLevel/FetchLogic/Gates/NbitRegister.vhd proj/src/TopLevel/loadMemModule/loadMemModule.vhd 
>>>>>>> 99dae1e4e50b46897ca8e4f0256cf575283af29f
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package MIPS_types
-- Compiling package body MIPS_types
-- Loading package MIPS_types
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
** Warning: proj/src/MIPS_types.vhd(15): (vcom-1615) Existing package 'MIPS_types' at line 15 will be overwritten.
-- Compiling package MIPS_types
** Warning: proj/src/MIPS_types.vhd(31): (vcom-1615) Existing package body 'MIPS_types(body)' at line 31 will be overwritten.
-- Compiling package body MIPS_types
-- Loading package MIPS_types
-- Loading package MIPS_types
-- Compiling entity MIPS_Processor
-- Compiling architecture structure of MIPS_Processor
-- Loading package NUMERIC_STD
-- Compiling entity mem
-- Compiling architecture rtl of mem
<<<<<<< HEAD
-- Compiling entity xorg2
-- Compiling architecture dataflow of xorg2
-- Compiling entity invg
-- Compiling architecture dataflow of invg
=======
** Warning: proj/src/MIPS_types.vhd(15): (vcom-1615) Existing package 'MIPS_types' at line 15 will be overwritten.
-- Compiling package MIPS_types
** Warning: proj/src/MIPS_types.vhd(31): (vcom-1615) Existing package body 'MIPS_types(body)' at line 31 will be overwritten.
-- Compiling package body MIPS_types
-- Loading package MIPS_types
-- Compiling entity lui
-- Compiling architecture flow of lui
-- Compiling entity fullAdderStruct
-- Compiling architecture structure of fullAdderStruct
-- Compiling entity fullAdderStructN
-- Compiling architecture structural of fullAdderStructN
-- Compiling entity onesCompN
-- Compiling architecture structural of onesCompN
-- Compiling entity adderSubS
-- Compiling architecture structure of adderSubS
-- Compiling entity firstALU
-- Compiling architecture structure of firstALU
-- Compiling entity slt
-- Compiling architecture behavorial of slt
-- Compiling entity ALU
-- Compiling architecture structure of ALU
-- Compiling entity barrelShifter
-- Compiling architecture structural of barrelShifter
-- Compiling entity xorG_N
-- Compiling architecture structural of xorG_N
-- Compiling entity mux2t1Flow
-- Compiling architecture mux2t1F of mux2t1Flow
-- Compiling entity norG_N
-- Compiling architecture structure of norG_N
-- Compiling entity mux16b2t1
-- Compiling architecture mux of mux16b2t1
-- Compiling entity barrelShifterArithmetic
-- Compiling architecture structural of barrelShifterArithmetic
-- Compiling entity mux16_1
-- Compiling architecture mux of mux16_1
-- Compiling entity barrelShifterSLL
-- Compiling architecture structural of barrelShifterSLL
-- Compiling entity orG_N
-- Compiling architecture structural of orG_N
-- Compiling entity bit_extenders
-- Compiling architecture flow of bit_extenders
-- Compiling entity andG_N
-- Compiling architecture structural of andG_N
-- Compiling entity mux8b4t1
-- Compiling architecture mux of mux8b4t1
-- Compiling entity mux32b3t1
-- Compiling architecture mux of mux32b3t1
-- Compiling entity bit_extenders24b
-- Compiling architecture flow of bit_extenders24b
-- Compiling entity mux2t1_5b
-- Compiling architecture structural of mux2t1_5b
-- Compiling entity orG32b
-- Compiling architecture dataflow of orG32b
-- Compiling entity control_Logic
-- Compiling architecture flow of control_Logic
-- Compiling entity EX_MEM_Reg
-- Compiling architecture structural of EX_MEM_Reg
-- Compiling entity ID_EX_Reg
-- Compiling architecture structural of ID_EX_Reg
-- Compiling entity tb_IF_ID_Reg
-- Compiling architecture behavior of tb_IF_ID_Reg
-- Compiling entity tb_dffg
-- Compiling architecture behavior of tb_dffg
-- Compiling entity tb_dffgN
-- Compiling architecture behavior of tb_dffgN
-- Compiling entity MEM_WB_Reg
-- Compiling architecture structural of MEM_WB_Reg
-- Compiling entity IF_ID_Reg
-- Compiling architecture structural of IF_ID_Reg
-- Compiling entity org2
-- Compiling architecture dataflow of org2
>>>>>>> 99dae1e4e50b46897ca8e4f0256cf575283af29f
-- Compiling entity mux2t1
-- Compiling architecture structure of mux2t1
-- Compiling entity mux2t1_N
-- Compiling architecture structural of mux2t1_N
-- Compiling entity mux2t1N
-- Compiling architecture structural of mux2t1N
<<<<<<< HEAD
=======
-- Compiling entity andg2
-- Compiling architecture dataflow of andg2
>>>>>>> 99dae1e4e50b46897ca8e4f0256cf575283af29f
-- Compiling entity andgN
-- Compiling architecture structural of andgN
-- Compiling entity andG32b
-- Compiling architecture dataflow of andG32b
-- Compiling entity org2
-- Compiling architecture dataflow of org2
-- Compiling entity andg2
-- Compiling architecture dataflow of andg2
-- Compiling entity dffgNN
-- Compiling architecture structural of dffgNN
-- Compiling entity MIPSregister
-- Compiling architecture structure of MIPSregister
-- Compiling entity dffg
-- Compiling architecture mixed of dffg
-- Compiling entity decoder5_32
-- Compiling architecture decoder of decoder5_32
-- Compiling entity dffgN
-- Compiling architecture mixed of dffgN
-- Compiling entity mux32_1
-- Compiling architecture mux of mux32_1
-- Compiling entity rippleCarryAdderN
-- Compiling architecture structural of rippleCarryAdderN
-- Compiling entity Adder1b
-- Compiling architecture structural of Adder1b
-- Compiling entity fetch_Logic
-- Compiling architecture mixed of fetch_logic
-- Compiling entity nbitregister
-- Compiling architecture structural of nbitregister
-- Compiling entity bit16_extender
-- Compiling architecture flow of bit16_extender
-- Compiling entity PCReg
-- Compiling architecture structural of PCReg
-- Compiling entity shiftleft2N
-- Compiling architecture Behavioral of shiftleft2N
-- Compiling entity tb_dffg
-- Compiling architecture behavior of tb_dffg
-- Compiling entity MEM_WB_Reg
-- Compiling architecture structural of MEM_WB_Reg
-- Compiling entity ID_EX_Reg
-- Compiling architecture structural of ID_EX_Reg
-- Compiling entity tb_IF_ID_Reg
-- Compiling architecture behavior of tb_IF_ID_Reg
-- Compiling entity EX_MEM_Reg
-- Compiling architecture structural of EX_MEM_Reg
-- Compiling entity IF_ID_Reg
-- Compiling architecture structural of IF_ID_Reg
-- Compiling entity tb_dffgN
-- Compiling architecture behavior of tb_dffgN
-- Compiling entity control_Logic
-- Compiling architecture flow of control_Logic
-- Compiling entity loadMemModule
-- Compiling architecture structure of loadMemModule
<<<<<<< HEAD
-- Compiling entity slt
-- Compiling architecture behavorial of slt
-- Compiling entity fullAdderStruct
-- Compiling architecture structure of fullAdderStruct
-- Compiling entity ALU
-- Compiling architecture structure of ALU
-- Compiling entity onesCompN
-- Compiling architecture structural of onesCompN
-- Compiling entity adderSubS
-- Compiling architecture structure of adderSubS
-- Compiling entity lui
-- Compiling architecture flow of lui
-- Compiling entity firstALU
-- Compiling architecture structure of firstALU
-- Compiling entity fullAdderStructN
-- Compiling architecture structural of fullAdderStructN
-- Compiling entity barrelShifter
-- Compiling architecture structural of barrelShifter
-- Compiling entity andG_N
-- Compiling architecture structural of andG_N
-- Compiling entity barrelShifterSLL
-- Compiling architecture structural of barrelShifterSLL
-- Compiling entity mux16b2t1
-- Compiling architecture mux of mux16b2t1
-- Compiling entity mux8b4t1
-- Compiling architecture mux of mux8b4t1
-- Compiling entity mux16_1
-- Compiling architecture mux of mux16_1
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity orG32b
-- Compiling architecture dataflow of orG32b
-- Compiling entity orG_N
-- Compiling architecture structural of orG_N
-- Compiling entity mux2t1Flow
-- Compiling architecture mux2t1F of mux2t1Flow
-- Compiling entity xorG_N
-- Compiling architecture structural of xorG_N
-- Compiling entity barrelShifterArithmetic
-- Compiling architecture structural of barrelShifterArithmetic
-- Compiling entity mux32b3t1
-- Compiling architecture mux of mux32b3t1
-- Compiling entity bit_extenders
-- Compiling architecture flow of bit_extenders
-- Compiling entity norG_N
-- Compiling architecture structure of norG_N
-- Compiling entity bit_extenders24b
-- Compiling architecture flow of bit_extenders24b
-- Compiling entity mux2t1_5b
-- Compiling architecture structural of mux2t1_5b
End time: 15:09:00 on Apr 29,2024, Elapsed time: 0:00:01
=======
End time: 11:01:25 on Apr 29,2024, Elapsed time: 0:00:00
>>>>>>> 99dae1e4e50b46897ca8e4f0256cf575283af29f
Errors: 0, Warnings: 2
