Creating log file /home/pdp/APLASMA/GIT/PLASMABRANDAH/pdp_ISE/plasma_xpa.log.
Loading device for application Rf_Device from file '4vfx60.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/.
   "plasma" is an NCD, version 3.2, device xc4vfx60, package ff1152, speed -11
This design is using the default stepping level (major silicon revision) for
this device (0). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '1'. Additional information on "stepping
level" is available at support.xilinx.com.

INFO:Power:1693 - 
   --------------------------------------------------------------
                         The power estimate will be calculated using PRODUCTION
   data.
   --------------------------------------------------------------

Design load 20% completeDesign load 25% completeDesign load 30% completeDesign load 60% completeDesign load 95% completeDesign load 100% completeAnnotation 1% completeAnnotation 2% completeAnnotation 3% completeAnnotation 4% completeAnnotation 5% completeAnnotation 6% completeAnnotation 7% completeAnnotation 8% completeAnnotation 9% completeAnnotation 10% completeAnnotation 11% completeAnnotation 12% completeAnnotation 13% completeAnnotation 14% completeAnnotation 15% completeAnnotation 16% completeAnnotation 17% completeAnnotation 18% completeAnnotation 19% completeAnnotation 20% completeAnnotation 21% completeAnnotation 22% completeAnnotation 23% completeAnnotation 24% completeAnnotation 25% completeAnnotation 26% completeAnnotation 27% completeAnnotation 28% completeAnnotation 29% completeAnnotation 30% completeAnnotation 31% completeAnnotation 32% completeAnnotation 33% completeAnnotation 34% completeAnnotation 35% completeAnnotation 36% completeAnnotation 37% completeAnnotation 38% completeAnnotation 39% completeAnnotation 40% completeAnnotation 41% completeAnnotation 42% completeAnnotation 43% completeAnnotation 44% completeAnnotation 45% completeAnnotation 46% completeAnnotation 47% completeAnnotation 48% completeAnnotation 49% completeAnnotation 50% completeAnnotation 51% completeAnnotation 52% completeAnnotation 53% completeAnnotation 54% completeAnnotation 55% completeAnnotation 56% completeAnnotation 57% completeAnnotation 58% completeAnnotation 59% completeAnnotation 60% completeAnnotation 61% completeAnnotation 62% completeAnnotation 63% completeAnnotation 64% completeAnnotation 65% completeAnnotation 66% completeAnnotation 67% completeAnnotation 68% completeAnnotation 69% completeAnnotation 70% completeAnnotation 71% completeAnnotation 72% completeAnnotation 73% completeAnnotation 74% completeAnnotation 75% completeAnnotation 76% completeAnnotation 77% completeAnnotation 78% completeAnnotation 79% completeAnnotation 80% completeAnnotation 81% completeAnnotation 82% completeAnnotation 83% completeAnnotation 84% completeAnnotation 85% completeAnnotation 86% completeAnnotation 87% completeAnnotation 88% completeAnnotation 89% completeAnnotation 90% completeAnnotation 91% completeAnnotation 92% completeAnnotation 93% completeAnnotation 94% completeAnnotation 95% completeAnnotation 96% completeAnnotation 97% completeAnnotation 98% completeAnnotation 99% completeAnnotation 100% completeSimulation design load 0% completeSimulation design load 1% completeSimulation design load 2% completeSimulation design load 3% completeSimulation design load 4% completeSimulation design load 5% completeSimulation design load 6% completeSimulation design load 7% completeSimulation design load 8% completeSimulation design load 9% completeSimulation design load 10% completeSimulation design load 11% completeSimulation design load 12% completeSimulation design load 13% completeSimulation design load 14% completeSimulation design load 15% completeSimulation design load 16% completeSimulation design load 17% completeSimulation design load 18% completeSimulation design load 19% completeSimulation design load 20% completeSimulation design load 21% completeSimulation design load 22% completeSimulation design load 23% completeSimulation design load 24% completeSimulation design load 25% completeSimulation design load 26% completeSimulation design load 27% completeSimulation design load 28% completeSimulation design load 29% completeSimulation design load 30% completeSimulation design load 31% completeSimulation design load 32% completeSimulation design load 33% completeSimulation design load 34% completeSimulation design load 35% completeSimulation design load 36% completeSimulation design load 37% completeSimulation design load 38% completeSimulation design load 39% completeSimulation design load 40% completeSimulation design load 41% completeSimulation design load 42% completeSimulation design load 43% completeSimulation design load 44% completeSimulation design load 45% completeSimulation design load 46% completeSimulation design load 47% completeSimulation design load 48% completeSimulation design load 49% completeSimulation design load 50% completeSimulation design load 51% completeSimulation design load 52% completeSimulation design load 53% completeSimulation design load 54% completeSimulation design load 55% completeSimulation design load 56% completeSimulation design load 57% completeSimulation design load 58% completeSimulation design load 59% completeSimulation design load 60% completeSimulation design load 61% completeSimulation design load 62% completeSimulation design load 63% completeSimulation design load 64% completeSimulation design load 65% completeSimulation design load 66% completeSimulation design load 67% completeSimulation design load 68% completeSimulation design load 69% completeSimulation design load 70% completeSimulation design load 71% completeSimulation design load 72% completeSimulation design load 73% completeSimulation design load 74% completeSimulation design load 75% completeSimulation design load 76% completeSimulation design load 77% completeSimulation design load 78% completeSimulation design load 79% completeSimulation design load 80% completeSimulation design load 81% completeSimulation design load 82% completeSimulation design load 83% completeSimulation design load 84% completeSimulation design load 85% completeSimulation design load 86% completeSimulation design load 87% completeSimulation design load 88% completeSimulation design load 89% completeSimulation design load 90% completeSimulation design load 91% completeSimulation design load 92% completeSimulation design load 93% completeSimulation design load 94% completeSimulation design load 95% completeSimulation design load 96% completeSimulation design load 97% completeSimulation design load 98% completeSimulation design load 99% completeSimulation design load 100% completeERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   data_read<29>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   data_read<28>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   data_read<27>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   data_read<26>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   data_read<20>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   data_read<19>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   data_read<18>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   data_read<12>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   data_read<2>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   data_read<0>.
ERROR:Power:1653 - Duty cycle <137.00> must be in range [0..100]% for
   u1_cpu/u1_pc_next/pc_reg<10>.
ERROR:Power:1653 - Duty cycle <137.00> must be in range [0..100]% for
   u1_cpu/u1_pc_next/pc_reg<9>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u1_cpu/reset_reg<3>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u1_cpu/reset_reg<2>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u1_cpu/reset_reg<1>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u1_cpu/reset_reg<0>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u1_cpu/u8_mult/bb_mux0000<30>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u1_cpu/u8_mult/bb_mux0000<29>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u1_cpu/u8_mult/bb_mux0000<28>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u1_cpu/u8_mult/bb_mux0000<27>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u1_cpu/u8_mult/bb_mux0000<26>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u1_cpu/u8_mult/bb_mux0000<25>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u1_cpu/u8_mult/bb_mux0000<24>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u1_cpu/u8_mult/bb_mux0000<23>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u1_cpu/u8_mult/bb_mux0000<22>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u1_cpu/u8_mult/bb_mux0000<21>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u1_cpu/u8_mult/bb_mux0000<20>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u1_cpu/u8_mult/bb_mux0000<19>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u1_cpu/u8_mult/bb_mux0000<18>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u1_cpu/u8_mult/bb_mux0000<17>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u1_cpu/u8_mult/bb_mux0000<16>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u1_cpu/u8_mult/bb_mux0000<15>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u1_cpu/u8_mult/bb_mux0000<14>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u1_cpu/u8_mult/bb_mux0000<13>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u1_cpu/u8_mult/bb_mux0000<12>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u1_cpu/u8_mult/bb_mux0000<11>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u1_cpu/u8_mult/bb_mux0000<10>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u1_cpu/u8_mult/bb_mux0000<9>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u1_cpu/u8_mult/bb_mux0000<8>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u1_cpu/u8_mult/bb_mux0000<7>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u1_cpu/u8_mult/bb_mux0000<6>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u1_cpu/u8_mult/bb_mux0000<5>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u1_cpu/u8_mult/bb_mux0000<4>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u1_cpu/u8_mult/bb_mux0000<3>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u1_cpu/u8_mult/bb_mux0000<2>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u1_cpu/u8_mult/bb_mux0000<1>.
ERROR:Power:1653 - Duty cycle <131.00> must be in range [0..100]% for
   u3_uart/data_save_reg<17>.
ERROR:Power:1653 - Duty cycle <195.00> must be in range [0..100]% for
   u3_uart/data_save_reg<8>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u3_uart/Result<9>/u3_uart/Mcount_delay_read_reg_lut<9>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u3_uart/Result<9>/u3_uart/Mcount_delay_read_reg_lut<8>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>/u1_cpu/u5_bus_mux/Mcompa
   r_is_equal_cmp_eq0000_lut<15>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>/u1_cpu/u5_bus_mux/Mcompa
   r_is_equal_cmp_eq0000_lut<13>.
ERROR:Power:1653 - Duty cycle <138.00> must be in range [0..100]% for
   u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>/u1_cpu/u5_bus_mux/Mcompa
   r_is_equal_cmp_eq0000_lut<12>.
ERROR:Power:1653 - Duty cycle <138.00> must be in range [0..100]% for
   u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>/u1_cpu/u5_bus_mux/Mcompa
   r_is_equal_cmp_eq0000_lut<11>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>/u1_cpu/u5_bus_mux/Mcompar
   _is_equal_cmp_eq0000_lut<9>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>/u1_cpu/u5_bus_mux/Mcompar
   _is_equal_cmp_eq0000_lut<8>.
ERROR:Power:1653 - Duty cycle <198.00> must be in range [0..100]% for
   u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<7>/u1_cpu/u5_bus_mux/Mcompar
   _is_equal_cmp_eq0000_lut<7>.
ERROR:Power:1653 - Duty cycle <199.00> must be in range [0..100]% for
   u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<7>/u1_cpu/u5_bus_mux/Mcompar
   _is_equal_cmp_eq0000_lut<6>.
ERROR:Power:1653 - Duty cycle <138.00> must be in range [0..100]% for
   u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<5>/u1_cpu/u5_bus_mux/Mcompar
   _is_equal_cmp_eq0000_lut<4>.
Running Vector-less Activity Propagation
......
Finished Running Vector-less Activity Propagation
Finished Running Vector-less Activity Propagation 0 secs 
Matched 87% (4169/4809) of design nets
Matched 86% (4128/4807) of simulation nets

Design '/home/pdp/APLASMA/GIT/PLASMABRANDAH/pdp_ISE/plasma.ncd' and constraints
'/home/pdp/APLASMA/GIT/PLASMABRANDAH/pdp_ISE/plasma.pcf' opened successfully

Power report saved as /home/pdp/APLASMA/GIT/PLASMABRANDAH/pdp_ISE/plasma.pwr.
Virtex4 is not a supported family. 
/home/pdp/APLASMA/GIT/PLASMABRANDAH/pdp_ISE/plasma.xpe will not be saved. 