cell=58 inst=359 term=19283 leaf=1354 net=3832 parm=12947 alias=0               
c M7S_DLL
i clkin
i pwrdown
i dllrst
i fp_dll_rst
o clkout0
o clkout1
o clkout2
i dll_msel0_user 3 0
o clkout3
o locked
e
c JS8051
i clkcpu
i clkemif
o clkcpuen
o clkperen
i resetn
o ro
i swd
i port0i 7 0
i port1i 7 0
i port2i 7 0
i port3i 7 0
o port0o 7 0
o port1o 7 0
o port2o 7 0
o port3o 7 0
o memaddr 22 0
o memdatao 7 0
i memdatai 7 0
o memwr
o memrd
i memack
i scki
o scko
o scktri
i ssn
i misoi
o misoo
o misotri
i mosii
o mosio
o mositri
o spssn 7 0
i scli
i sdai
o sclo
o sdao
i hold
o holda
o intoccur
o waitstaten
e
c LUT4C
o dx
o s
o co
i f3
i f2
i f1
i f0
i ci
i ca
e
c CFG_CARRY_SKIP_IN
o c_in
i mux_alt_cin
i c4_in
i c_skip4_in
i c_skip8_in
i r4_in_b
i p4_in_b
i p8_in_b
e
c CFGMUX_DYN_SWITCH
i in0
i in1
o out
e
c M7S_IO_CAL
o id_q_1 1 0
o id_q_0 1 0
o NDR_out 4 0
o PDR_out 4 0
o TPD_out 7 0
o TPU_out 7 0
i clk_en_1
i clk_en_0
i clkpol_0
i clkpol_1
i dqsr90_0
i dqsr90_1
i gsclk270_in
i gsclk180_in
i gsclk90_in
i gsclk_in
i od_d_1 1 0
i od_d_0 1 0
i oen_1
i oen_0
i clk_0
i clk_1
i rstn_0
i rstn_1
i setn_0
i setn_1
o cal_done
i cal_start
b PAD1
b PAD0
e
c M7A_DM
o mem_wdata_0 31 0
o mem_raddr_0 12 0
o mem_waddr_0 12 0
o mem_wen_0
o mem_ren_0
o mem_rclk_0
o mem_wclk_0
o mem_wdata_1 31 0
o mem_raddr_1 12 0
o mem_waddr_1 12 0
o mem_wen_1
o mem_ren_1
o mem_rclk_1
o mem_wclk_1
i ref_clk_0
i ref_clk_1
i mem_rdata_0 31 0
i mem_rdata_1 31 0
i data_in_1 31 0
i data_in_0 31 0
i trig_in_1 31 0
i trig_in_0 31 0
e
c CONST
o out
e
c M7S_DGPIO
i clk0
i rstn
i setn
i clk_en
i oen
i od_d
o id_q
b pad
e
c MCU_GATE
i clk
i en
o clk_out
e
c M7S_PLL
i clkin0
i clkin1
i fbclkin
i pwrdown
i pllrst
i fp_pll_rst
o ACTIVECK
o CKBAD0
o CKBAD1
o clkout0
o clkout1
o clkout2
o clkout3
o locked
e
c M7A_SPI
o ssn
o sck
o mosi
i miso
e
c LBUF
o sh 1 0
o a_sr
o mclk_b
o sclk
i clk
i en
i sr
i rc 1 0
e
c M7A_I2C
o sda_oe_o
o scl_oe_o
i sda_i
i scl_i
e
c M7S_SOC
i c2r1_dll_clk
i fp_clk_sys
i fp_clk_adc
i fp_clk_arm
i fp_lvds_sclk
i fp_clk_usb
o gpio_0_out_o 31 0
o gpio_0_oe_o 31 0
i gpio_0_in_i 31 0
o i2c1_scl_oe_o
o i2c1_sda_oe_o
i i2c1_scl_i
i i2c1_sda_i
o i2c0_scl_oe_o
o i2c0_sda_oe_o
i i2c0_scl_i
i i2c0_sda_i
o uart1_rts_o
o uart1_txd_o
i uart1_cts_i
i uart1_rxd_i
o uart0_rts_o
o uart0_txd_o
i uart0_cts_i
i uart0_rxd_i
o spi1_mosi
o spi1_sck
o spi1_ssn
i spi1_miso
o spi0_mosi
o spi0_sck
o spi0_ssn
i spi0_miso
o pad_can1_o_clk
o pad_can1_o_tx1
o pad_can1_o_tx0
o pad_can1_oen_tx1
o pad_can1_oen_tx0
i pad_can1_i_rx0
o pad_can0_o_clk
o pad_can0_o_tx1
o pad_can0_o_tx0
o pad_can0_oen_tx1
o pad_can0_oen_tx0
i pad_can0_i_rx0
i clk_ahb_fp0
i rst_ahb_fp0_n
i fp0_m_ahb_mastlock
i fp0_m_ahb_prot 3 0
i fp0_m_ahb_size 2 0
i fp0_m_ahb_addr 31 0
i fp0_m_ahb_write
i fp0_m_ahb_burst 2 0
i fp0_m_ahb_trans 1 0
i fp0_m_ahb_wdata 31 0
o fp0_m_ahb_ready
o fp0_m_ahb_resp
o fp0_m_ahb_rdata 31 0
o fp0_s_ahb_mastlock
o fp0_s_ahb_prot 3 0
o fp0_s_ahb_size 2 0
o fp0_s_ahb_sel
o fp0_s_ahb_addr 31 0
o fp0_s_ahb_write
o fp0_s_ahb_burst 2 0
o fp0_s_ahb_trans 1 0
o fp0_s_ahb_wdata 31 0
i fp0_s_ahb_readyout
i fp0_s_ahb_resp
i fp0_s_ahb_rdata 31 0
i clk_ahb_fp1
i rst_ahb_fp1_n
i fp1_m_ahb_mastlock
i fp1_m_ahb_prot 3 0
i fp1_m_ahb_size 2 0
i fp1_m_ahb_addr 31 0
i fp1_m_ahb_write
i fp1_m_ahb_burst 2 0
i fp1_m_ahb_trans 1 0
i fp1_m_ahb_wdata 31 0
o fp1_m_ahb_ready
o fp1_m_ahb_resp
o fp1_m_ahb_rdata 31 0
o fp1_s_ahb_mastlock
o fp1_s_ahb_prot 3 0
o fp1_s_ahb_size 2 0
o fp1_s_ahb_sel
o fp1_s_ahb_addr 31 0
o fp1_s_ahb_write
o fp1_s_ahb_burst 2 0
o fp1_s_ahb_trans 1 0
o fp1_s_ahb_wdata 31 0
i fp1_s_ahb_readyout
i fp1_s_ahb_resp
i fp1_s_ahb_rdata 31 0
i clk_eth_tx
i fp2soc_rst_n
i fp_INTNMI 15 0
e
c VCC
o Y
e
c GBUF
i in
o out
e
c M7A_PBUS
o m_ahb_ready
o m_ahb_resp
o m_ahb_rdata 31 0
o s_ahb_mastlock
o s_ahb_prot 3 0
o s_ahb_size 2 0
o s_ahb_sel
o s_ahb_addr 31 0
o s_ahb_write
o s_ahb_burst 2 0
o s_ahb_trans 1 0
o s_ahb_wdata 31 0
i clk_ahb
i rst_ahb_n
i m_ahb_mastlock
i m_ahb_prot 3 0
i m_ahb_size 2 0
i m_ahb_addr 31 0
i m_ahb_write
i m_ahb_burst 2 0
i m_ahb_trans 1 0
i m_ahb_wdata 31 0
i s_ahb_readyout
i s_ahb_resp
i s_ahb_rdata 31 0
e
c CFGMUX2S
o out
i in0
i in1
i sel
e
c CFG_DYN_SWITCH_S3
o out
i in0
i in1
i fp_sel
e
c DDR_IO
o idp
o idn
i odp
i odn
i oen
i clk
i rstn
i setn
i clk_en
b pad
e
c M7A_SCLK
i fp_clk_sys
i fp_clk_adc
i fp_clk_arm
i fp_lvds_sclk
i fp_clk_usb
e
c JS_PLL
i clkin
i fbclkin
i pwrdown
o clkout0
o clkout1
o clkout2
o clkout3
o locked
e
c CFGINV
o out
i in
e
c M7A_MAC
o a_mac_out 24 0
o b_mac_out 24 0
o a_overflow
o b_overflow
i a_dinxy_cen
i b_dinxy_cen
i a_dinz_cen
i b_dinz_cen
i a_mac_out_cen
i b_mac_out_cen
i a_in_sr
i b_in_sr
i a_out_sr
i b_out_sr
i a_dinx 13 0
i a_diny 9 0
i b_dinx 13 0
i b_diny 9 0
i a_dinz 24 0
i b_dinz 24 0
i clk
i a_sload
i b_sload
i a_acc_en
i a_dinz_en
i b_acc_en
i b_dinz_en
e
c JS_SPRAM
i clk
i addr 16 0
i datai 15 0
i cen
i wen
o datao 15 0
e
c CFG_DYN_SWITCH
i in0
i in1
o out
e
c DGPIO
i clk0
i clk1
i clk2
i rstn
i setn
i clk_en
i oen
i od_d 3 0
o id_q 3 0
o id
i alignwd
i align_rstn
o dqsr_en
i dqsr_en_rstn
i clkpol_user
b pad
i dqsr90
i dqs_clk_in
o dqs_clk_out
i clkpol_in
o clkpol_out
i sq_in 1 0
o sq_out 1 0
i mq_in 1 0
o mq_out 1 0
e
c IOC
o id
i od
i clk
i rstn
i setn
i clk_en
i oen
b pad
e
c EMBMUX6S5
o out
i in0
i in1
i in2
i in3
i in4
i in5
e
c MUX2S
o out
i in0
i in1
i sel
e
c M7A_UART
o rts_o
o txd_o
i cts_i
i rxd_i
e
c REGS
o qx
o qs
o up_o
o down_o
i di
i a_sr
i mclk_b
i sclk
i shift
i up_i
i down_i
e
c DEBUG_INF
o capture
o drck
o reset
o sel 1 0
o shift
o tdi
o update
i tdo
e
c GBUF_GATE
i clk
i en
o clk_out
e
c CFG_NOTINV
o out
i in
e
c M7S_IO_DQS
o clkpol_o
o dqsr90_o
o dqsr_en
o id_q_1 1 0
o id_q_0 1 0
i NDR_in 4 0
i PDR_in 4 0
i TPD_in 7 0
i TPU_in 7 0
i clk_en_1
i clk_en_0
i clkpol_0
i clkpol_1
i clkpol_user
i dqsr90_0
i dqsr90_1
i dqsr_en_rstn
i gsclk270_in
i gsclk180_in
i gsclk90_in
i gsclk_in
i od_d_1 1 0
i od_d_0 1 0
i oen_1
i oen_0
i clk_0
i clk_1
i rstn_0
i rstn_1
i setn_0
i setn_1
b PAD1
b PAD0
e
c OSC
o outclk
e
c M7S_POR
o z0
e
c CFGMUX2_S1
o out
i in0
i in1
e
c EMB18K
o wfull
o wfull_almost
o rempty
o rempty_almost
o overflow
o wr_ack
o underflow
o rd_ack
o rd_ha 1 0
o rd_la 5 0
o c1r4_q 17 0
o c1r3_q 17 0
o c1r2_q 17 0
o c1r1_q 17 0
i c1r4_aa 11 0
i c1r4_ab 11 0
i c1r4_cea
i c1r4_ceb
i c1r4_clka
i c1r4_clkb
i c1r4_da 17 0
i c1r4_db 17 0
i c1r4_rstna
i c1r4_rstnb
i c1r4_wea
i c1r4_web
i c1r3_aa 11 0
i c1r3_ab 11 0
i c1r3_cea
i c1r3_ceb
i c1r3_clka
i c1r3_clkb
i c1r3_da 17 0
i c1r3_db 17 0
i c1r3_rstna
i c1r3_rstnb
i c1r3_wea
i c1r3_web
i c1r2_aa 11 0
i c1r2_ab 11 0
i c1r2_cea
i c1r2_ceb
i c1r2_clka
i c1r2_clkb
i c1r2_da 17 0
i c1r2_db 17 0
i c1r2_rstna
i c1r2_rstnb
i c1r2_wea
i c1r2_web
i c1r1_aa 11 0
i c1r1_ab 11 0
i c1r1_cea
i c1r1_ceb
i c1r1_clka
i c1r1_clkb
i c1r1_da 17 0
i c1r1_db 17 0
i c1r1_rstna
i c1r1_rstnb
i c1r1_wea
i c1r1_web
i cea
i ceb
i fifo_clr
i wr_req_n
i rd_req_n
i haa 1 0
i hab 1 0
i wea
i web
e
c M7S_IO_VREF
o id_q_1 1 0
o id_q_0 1 0
i NDR_in 4 0
i PDR_in 4 0
i TPD_in 7 0
i TPU_in 7 0
i clk_en_1
i clk_en_0
i clkpol_0
i clkpol_1
i dqsr90_0
i dqsr90_1
i gsclk270_in
i gsclk180_in
i gsclk90_in
i gsclk_in
i od_d_1 1 0
i od_d_0 1 0
i oen_1
i oen_0
i clk_0
i clk_1
i rstn_0
i rstn_1
i setn_0
i setn_1
b PAD1
b PAD0
e
c CRYSTAL
o outclk
e
c M7A_JTAG
o jtag_fp_drck
o jtag_fp_reset
o jtag_fp_sel 1 0
o jtag_fp_capture
o jtag_fp_shift
o jtag_fp_update
o jtag_fp_tdi
i jtag_fp_tdo
e
c M7S_IO_PCISG
o id
i clk
i clk_en
i rstn
i setn
i od
i oen
b PAD
e
c M7A_GPIO
o gpio_0_out_o 31 0
o gpio_0_oe_o 31 0
i gpio_0_in_i 31 0
e
c M7S_IO_DDR
o id_q_1 1 0
o id_q_0 1 0
i NDR_in 4 0
i PDR_in 4 0
i TPD_in 7 0
i TPU_in 7 0
i clk_0
i clk_1
i clk_en_1
i clk_en_0
i clkpol_0
i clkpol_1
i dqsr90_0
i dqsr90_1
i gsclk270_in
i gsclk180_in
i gsclk90_in
i gsclk_in
i od_d_1 1 0
i od_d_0 1 0
i oen_1
i oen_0
i rstn_0
i rstn_1
i setn_0
i setn_1
b PAD1
b PAD0
e
c RBUF_GATE
i clk
i en
o clk_out
e
c GND
o Y
e
c LUT4
o dx
i f3
i f2
i f1
i f0
e
c m7s_emb5K
i clka
i clkb
i rstna
i rstnb
i cea
i ceb
i wea
i web
i aa 11 0
i ab 11 0
i da 17 0
i db 17 0
o q 17 0
e
c M7A_M3
o fp_TRACECLK
o fp_TRACEDATA 3 0
o fp_SWV
i fp_TRACECLKIN
i fp_RXEV
i fp_INTNMI 15 0
e
c JS_MAC
o a_mac_out 20 0
o b_mac_out 20 0
o a_overflow
o b_overflow
i a_dinx 13 0
i a_diny 9 0
i b_dinx 13 0
i b_diny 9 0
i a_dinz 20 0
i b_dinz 20 0
i clk
i rstn
i a_sload
i b_sload
i a_acc_en
i a_dinz_en
i b_acc_en
i b_dinz_en
e
c M7S_IO_LVDS
o id_1
o id_0
o id_q_1 3 0
o id_q_0 3 0
i align_rstn
i alignwd
i clk_en_1
i clk_en_0
o io_reg_clk
i geclk
i geclk90
i geclk180
i geclk270
i od_d_1 3 0
i od_d_0 3 0
i oen_1
i oen_0
i clk_0
i clk_1
i rstn_0
i rstn_1
i setn_0
i setn_1
b PAD1
b PAD0
e
c CARRY_SKIP_OUT
o r4_out_b
o p4_out_b
o p8_out_b
i p4_in_b
i p0b
i p1b
i p2b
i p3b
e
c M7A_CAN
o o_clk
o o_tx0
o oen_tx0
o o_tx1
o oen_tx1
i i_rx0
e
c M7A_SPRAM
o fp_r_data 31 0
i clk_mem_fp
i rst_mem_fp_n
i fp_ce_n
i fp_wr
i fp_w_data 31 0
i fp_addr 15 0
i fp_byte_en 3 0
e
c demo_sd_to_lcd
i clk_i
o clk_out_n
o clk_out_p
i display_sel
i rstn_i
i spi_miso
o spi_mosi
o spi_sck
o spi_ssn
o tx_out_n 3 0
o tx_out_p 3 0
e
.
( . demo_sd_to_lcd
n 1 1'b0
n 2 1'b1
n 3 $nc$
n 4 clk_i 
n 5 clk_out_n 
n 6 clk_out_p 
n 7 display_sel 
n 8 rstn_i 
n 9 spi_miso 
n 10 spi_mosi 
n 11 spi_sck 
n 12 spi_ssn 
n 13 tx_out_n [3]
n 14 tx_out_n [2]
n 15 tx_out_n [1]
n 16 tx_out_n [0]
n 17 tx_out_p [3]
n 18 tx_out_p [2]
n 19 tx_out_p [1]
n 20 tx_out_p [0]
n 21 u_arm_u_soc|fp0_m_ahb_rdata[2]_net 
n 22 ii0511|dx_net 
n 23 u_sdram_to_RGB_emb_addr_wr__reg[3]|qx_net 
n 24 ii0572|dx_net 
n 25 u_colorgen_v_cnt__reg[9]|qx_net 
n 26 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[0]_net 
n 27 u_sdram_to_RGB_emb_rdata_1_r__reg[10]|qx_net 
n 28 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]|qx_net 
n 29 ii0643|dx_net 
n 30 u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net 
n 31 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31]|qx_net 
n 32 ii0714|dx_net 
n 33 ii0461|dx_net 
n 34 u_arm_u_soc|fp0_m_ahb_rdata[5]_net 
n 35 ii0532|dx_net 
n 36 u_colorgen_v_cnt__reg[5]|qx_net 
n 37 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]|qx_net 
n 38 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[3]_net 
n 39 ii0603|dx_net 
n 40 ii0593|dx_net 
n 41 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8]|qx_net 
n 42 ii0664|dx_net 
n 43 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26]|qx_net 
n 44 ii0735|dx_net 
n 45 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[2]_net 
n 46 u_colorgen_v_cnt__reg[1]|qx_net 
n 47 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]|qx_net 
n 48 ii0482|dx_net 
n 49 u_arm_u_soc|fp0_m_ahb_rdata[8]_net 
n 50 ii0553|dx_net 
n 51 ii0743|co_net 
n 52 ii0624|dx_net 
n 53 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22]|qx_net 
n 54 u_sdram_to_RGB_dma_start_xfer_prev__reg|qx_net 
n 55 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4]|qx_net 
n 56 ii0685|dx_net 
n 57 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]|qx_net 
n 58 u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]|qx_net 
n 59 ii0513|dx_net 
n 60 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30]|qx_net 
n 61 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29]|qx_net 
n 62 ii0574|dx_net 
n 63 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17]|qx_net 
n 64 u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg|qx_net 
n 65 u_sdram_to_RGB_emb_rdata_0_r__reg[13]|qx_net 
n 66 u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[1]_net 
n 67 u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|qx_net 
n 68 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0]|qx_net 
n 69 ii0645|dx_net 
n 70 ii0716|dx_net 
n 71 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[0]_net 
n 72 u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|qx_net 
n 73 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]|qx_net 
n 74 ii0463|dx_net 
n 75 u_sdram_to_RGB_addr_cnt__reg[9]|qx_net 
n 76 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13]|qx_net 
n 77 u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]|qx_net 
n 78 ii0534|dx_net 
n 79 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25]|qx_net 
n 80 ii0605|dx_net 
n 81 ii0595|dx_net 
n 82 u_sdram_to_RGB_dma_addr__reg[28]|qx_net 
n 83 ii0666|dx_net 
n 84 ii0737|dx_net 
n 85 u_sdram_to_RGB_addr_cnt__reg[5]|qx_net 
n 86 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[3]_net 
n 87 u_sdram_to_RGB_emb_rdata_r__reg[12]|qx_net 
n 88 ii0484|dx_net 
n 89 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21]|qx_net 
n 90 ii0555|dx_net 
n 91 u_sdram_to_RGB_dma_addr__reg[24]|qx_net 
n 92 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]|qx_net 
n 93 ii0626|dx_net 
n 94 u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|qx_net 
n 95 ii0745|co_net 
n 96 u_sdram_to_RGB_addr_cnt__reg[1]|qx_net 
n 97 ii0687|dx_net 
n 98 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16]|qx_net 
n 99 u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0]|qx_net 
n 100 ii0515|dx_net 
n 101 u_sdram_to_RGB_dma_addr__reg[19]|qx_net 
n 102 u_sdram_to_RGB_dma_addr__reg[20]|qx_net 
n 103 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net 
n 104 u_sdram_to_RGB_emb_rdata_1_r__reg[6]|qx_net 
n 105 u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[2]_net 
n 106 ii0576|dx_net 
n 107 u_sdram_to_RGB_emb_addr_rd__reg[9]|qx_net 
n 108 ii0647|dx_net 
n 109 u_sdram_to_RGB_u_ahb_master_mx_done_r__reg|qx_net 
n 110 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12]|qx_net 
n 111 ii0718|dx_net 
n 112 u_sdram_to_RGB_dma_addr__reg[7]|qx_net 
n 113 u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[1]_net 
n 114 u_sdram_to_RGB_de_i_r__reg[1]|qx_net 
n 115 u_sdram_to_RGB_dma_addr__reg[15]|qx_net 
n 116 u_colorgen_h_cnt__reg[8]|qx_net 
n 117 u_sdram_to_RGB_emb_rdata_1_r__reg[2]|qx_net 
n 118 ii0465|dx_net 
n 119 ii0536|dx_net 
n 120 u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net 
n 121 ii0607|dx_net 
n 122 ii0597|dx_net 
n 123 u_sdram_to_RGB_dma_addr__reg[3]|qx_net 
n 124 ii0668|dx_net 
n 125 u_sdram_to_RGB_emb_rdata_0_r__reg[8]|qx_net 
n 126 u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0]|qx_net 
n 127 u_sdram_to_RGB_display_before_bmp__reg|qx_net 
n 128 ii0739|dx_net 
n 129 ii0740|dx_net 
n 130 u_colorgen_h_cnt__reg[4]|qx_net 
n 131 u_sdram_to_RGB_dma_addr__reg[11]|qx_net 
n 132 ii0486|dx_net 
n 133 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]|qx_net 
n 134 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|qx_net 
n 135 ii0557|dx_net 
n 136 u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[0]_net 
n 137 u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net 
n 138 u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net 
n 139 ii0747|co_net 
n 140 u_sdram_to_RGB_emb_rdata_0_r__reg[4]|qx_net 
n 141 ii0628|dx_net 
n 142 ii0689|dx_net 
n 143 ii0690|dx_net 
n 144 ii0700|dx_net 
n 145 u_colorgen_h_cnt__reg[0]|qx_net 
n 146 ii0761|dx_net 
n 147 u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net 
n 148 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]|qx_net 
n 149 ii0517|dx_net 
n 150 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]|qx_net 
n 151 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|qx_net 
n 152 u_sdram_to_RGB_emb_rdata_0_r__reg[0]|qx_net 
n 153 ii0578|dx_net 
n 154 u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[3]_net 
n 155 ii0649|dx_net 
n 156 ii0650|dx_net 
n 157 u_pll_pll_u0|clkout0_net 
n 158 ii0721|dx_net 
n 159 u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[2]_net 
n 160 u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net 
n 161 u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net 
n 162 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]|qx_net 
n 163 ii0467|dx_net 
n 164 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|qx_net 
n 165 ii0538|dx_net 
n 166 ii0599|dx_net 
n 167 ii0609|dx_net 
n 168 ii0610|dx_net 
n 169 u_sdram_to_RGB_emb_rdata_r__reg[9]|qx_net 
n 170 ii0671|dx_net 
n 171 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]|qx_net 
n 172 u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net 
n 173 ii0742|dx_net 
n 174 ii0488|dx_net 
n 175 ii0560|dx_net 
n 176 ii0559|dx_net 
n 177 ii0749|co_net 
n 178 u_sdram_to_RGB_emb_rdata_r__reg[5]|qx_net 
n 179 ii0631|dx_net 
n 180 ii0692|dx_net 
n 181 ii0702|dx_net 
n 182 u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net 
n 183 u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net 
n 184 u_sdram_to_RGB_buffer_rd_sel_r__reg[0]|qx_net 
n 185 ii0763|dx_net 
n 186 u_arm_u_soc|fp0_m_ahb_rdata[11]_net 
n 187 ii0520|dx_net 
n 188 ii0519|dx_net 
n 189 u_sdram_to_RGB_emb_rdata_r__reg[1]|qx_net 
n 190 u_sdram_to_RGB_bmp_fig_cnt__reg[1]|qx_net 
n 191 ii0581|dx_net 
n 192 u_sdram_to_RGB_de_i_r_sclk__reg[3]|qx_net 
n 193 ii0652|dx_net 
n 194 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8]|qx_net 
n 195 u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net 
n 196 io_cell_spi_miso_inst|id_q_net 
n 197 u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net 
n 198 ii0723|dx_net 
n 199 ii0469|dx_net 
n 200 ii0470|dx_net 
n 201 u_arm_u_soc|fp0_m_ahb_rdata[14]_net 
n 202 ii0541|dx_net 
n 203 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]|qx_net 
n 204 u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net 
n 205 u_sdram_to_RGB_emb_rdata_1_r__reg[13]|qx_net 
n 206 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]|qx_net 
n 207 u_sdram_to_RGB_emb_addr_wr__reg[6]|qx_net 
n 208 ii0612|dx_net 
n 209 u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net 
n 210 ii0673|dx_net 
n 211 u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|qx_net 
n 212 ii0501|dx_net 
n 213 ii0491|dx_net 
n 214 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]|qx_net 
n 215 u_arm_u_soc|fp0_m_ahb_rdata[17]_net 
n 216 u_sdram_to_RGB_emb_addr_wr__reg[2]|qx_net 
n 217 ii0562|dx_net 
n 218 u_arm_u_soc|spi0_ssn_net 
n 219 u_colorgen_v_cnt__reg[8]|qx_net 
n 220 ii0633|dx_net 
n 221 u_lvds_pll_u0|clkout0_net 
n 222 u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net 
n 223 ii0704|dx_net 
n 224 ii0694|dx_net 
n 225 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29]|qx_net 
n 226 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30]|qx_net 
n 227 u_arm_u_soc|gpio_0_out_o[1]_net 
n 228 ii0765|dx_net 
n 229 ii0522|dx_net 
n 230 u_colorgen_v_cnt__reg[4]|qx_net 
n 231 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]|qx_net 
n 232 u_arm_u_soc|fp0_m_ahb_rdata[21]_net 
n 233 ii0583|dx_net 
n 234 GND_0_inst|Y_net 
n 235 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25]|qx_net 
n 236 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7]|qx_net 
n 237 ii0654|dx_net 
n 238 ii0725|dx_net 
n 239 ii0472|dx_net 
n 240 u_colorgen_v_cnt__reg[0]|qx_net 
n 241 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]|qx_net 
n 242 ii0543|dx_net 
n 243 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3]|qx_net 
n 244 u_arm_u_soc|fp0_m_ahb_rdata[24]_net 
n 245 ii0614|dx_net 
n 246 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21]|qx_net 
n 247 ii0675|dx_net 
n 248 u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]|qx_net 
n 249 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]|qx_net 
n 250 u_arm_u_soc|spi0_mosi_net 
n 251 ii0503|dx_net 
n 252 ii0493|dx_net 
n 253 ii0564|dx_net 
n 254 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28]|qx_net 
n 255 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16]|qx_net 
n 256 u_sdram_to_RGB_emb_rdata_0_r__reg[12]|qx_net 
n 257 u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]|qx_net 
n 258 u_arm_u_soc|fp0_m_ahb_rdata[27]_net 
n 259 ii0635|dx_net 
n 260 ii0696|dx_net 
n 261 ii0706|dx_net 
n 262 u_arm_u_soc|fp0_m_ahb_rdata[0]_net 
n 263 u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|qx_net 
n 264 ii0453|dx_net 
n 265 ii0767|dx_net 
n 266 u_sdram_to_RGB_addr_cnt__reg[8]|qx_net 
n 267 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24]|qx_net 
n 268 ii0524|dx_net 
n 269 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12]|qx_net 
n 270 u_sdram_to_RGB_emb_rdata_r__reg[15]|qx_net 
n 271 u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]|qx_net 
n 272 u_sdram_to_RGB_dma_addr__reg[27]|qx_net 
n 273 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]|qx_net 
n 274 ii0585|dx_net 
n 275 u_arm_u_soc|fp0_m_ahb_rdata[31]_net 
n 276 io_cell_rstn_i_inst|id_q_net 
n 277 ii0656|dx_net 
n 278 ii0727|dx_net 
n 279 u_colorgen_v_valid__reg|qx_net 
n 280 u_sdram_to_RGB_addr_cnt__reg[4]|qx_net 
n 281 u_arm_u_soc|fp0_m_ahb_rdata[3]_net 
n 282 rstn_final__reg|qx_net 
n 283 u_sdram_to_RGB_emb_rdata_r__reg[11]|qx_net 
n 284 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[1]_net 
n 285 ii0474|dx_net 
n 286 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19]|qx_net 
n 287 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20]|qx_net 
n 288 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net 
n 289 u_sdram_to_RGB_emb_rdata_1_r__reg[9]|qx_net 
n 290 ii0545|dx_net 
n 291 u_sdram_to_RGB_dma_addr__reg[23]|qx_net 
n 292 ii0616|dx_net 
n 293 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[0]_net 
n 294 u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]|qx_net 
n 295 ii0677|dx_net 
n 296 u_sdram_to_RGB_addr_cnt__reg[0]|qx_net 
n 297 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15]|qx_net 
n 298 u_arm_u_soc|fp0_m_ahb_rdata[6]_net 
n 299 u_pll_pll_u0|locked_net 
n 300 u_sdram_to_RGB_emb_rdata_1_r__reg[5]|qx_net 
n 301 ii0505|dx_net 
n 302 ii0495|dx_net 
n 303 u_sdram_to_RGB_dma_addr__reg[18]|qx_net 
n 304 ii0566|dx_net 
n 305 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[3]_net 
n 306 u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net 
n 307 ii0637|dx_net 
n 308 u_sdram_to_RGB_de_i_r__reg[0]|qx_net 
n 309 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11]|qx_net 
n 310 ii0698|dx_net 
n 311 ii0708|dx_net 
n 312 u_sdram_to_RGB_dma_addr__reg[6]|qx_net 
n 313 u_sdram_to_RGB_other_1_beat_start_pulse__reg|qx_net 
n 314 ii0455|dx_net 
n 315 u_colorgen_h_cnt__reg[7]|qx_net 
n 316 u_sdram_to_RGB_dma_addr__reg[14]|qx_net 
n 317 u_arm_u_soc|fp0_m_ahb_rdata[9]_net 
n 318 u_sdram_to_RGB_emb_rdata_1_r__reg[1]|qx_net 
n 319 ii0526|dx_net 
n 320 u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net 
n 321 ii0587|dx_net 
n 322 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]|qx_net 
n 323 u_sdram_to_RGB_emb_rdata_0_r__reg[7]|qx_net 
n 324 ii0658|dx_net 
n 325 u_sdram_to_RGB_dma_addr__reg[2]|qx_net 
n 326 u_sdram_to_RGB_dma_addr__reg[10]|qx_net 
n 327 u_colorgen_h_cnt__reg[3]|qx_net 
n 328 ii0730|dx_net 
n 329 ii0729|dx_net 
n 330 u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[2]_net 
n 331 ii0476|dx_net 
n 332 u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net 
n 333 u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net 
n 334 ii0547|dx_net 
n 335 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]|qx_net 
n 336 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net 
n 337 ii0618|dx_net 
n 338 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[1]_net 
n 339 u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net 
n 340 u_sdram_to_RGB_emb_rdata_0_r__reg[3]|qx_net 
n 341 ii0679|dx_net 
n 342 ii0680|dx_net 
n 343 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]|qx_net 
n 344 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]|qx_net 
n 345 ii0497|dx_net 
n 346 ii0507|dx_net 
n 347 u_sdram_to_RGB_v_valid_r__reg[1]|qx_net 
n 348 u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net 
n 349 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]|qx_net 
n 350 ii0568|dx_net 
n 351 ii0639|dx_net 
n 352 ii0640|dx_net 
n 353 ii0711|dx_net 
n 354 u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[0]_net 
n 355 u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net 
n 356 u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net 
n 357 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]|qx_net 
n 358 ii0457|dx_net 
n 359 ii0528|dx_net 
n 360 ii0600|dx_net 
n 361 ii0590|dx_net 
n 362 ii0589|dx_net 
n 363 ii0661|dx_net 
n 364 u_sdram_to_RGB_emb_rdata_r__reg[8]|qx_net 
n 365 u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net 
n 366 ii0732|dx_net 
n 367 u_arm_u_soc|fp0_m_ahb_resp_net 
n 368 ii0478|dx_net 
n 369 u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[3]_net 
n 370 VCC_0_inst|Y_net 
n 371 ii0549|dx_net 
n 372 ii0550|dx_net 
n 373 u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[2]_net 
n 374 u_sdram_to_RGB_emb_rdata_r__reg[4]|qx_net 
n 375 ii0621|dx_net 
n 376 u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net 
n 377 ii0682|dx_net 
n 378 ii0510|dx_net 
n 379 ii0509|dx_net 
n 380 ii0499|dx_net 
n 381 u_sdram_to_RGB_bmp_fig_cnt__reg[0]|qx_net 
n 382 u_sdram_to_RGB_emb_rdata_r__reg[0]|qx_net 
n 383 ii0571|dx_net 
n 384 u_sdram_to_RGB_de_i_r_sclk__reg[2]|qx_net 
n 385 ii0642|dx_net 
n 386 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net 
n 387 u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net 
n 388 ii0713|dx_net 
n 389 u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net 
n 390 u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[1]_net 
n 391 ii0459|dx_net 
n 392 ii0460|dx_net 
n 393 ii0531|dx_net 
n 394 ii0592|dx_net 
n 395 ii0602|dx_net 
n 396 u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[0]_net 
n 397 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]|qx_net 
n 398 u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net 
n 399 u_sdram_to_RGB_emb_rdata_1_r__reg[12]|qx_net 
n 400 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]|qx_net 
n 401 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]|qx_net 
n 402 u_sdram_to_RGB_emb_addr_wr__reg[5]|qx_net 
n 403 u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net 
n 404 ii0663|dx_net 
n 405 ii0734|dx_net 
n 406 ii0481|dx_net 
n 407 u_sdram_to_RGB_addr_cnt__reg[10]|qx_net 
n 408 u_colorgen_v_cnt__reg[7]|qx_net 
n 409 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]|qx_net 
n 410 u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net 
n 411 ii0552|dx_net 
n 412 u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[3]_net 
n 413 ii0623|dx_net 
n 414 ii0684|dx_net 
n 415 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28]|qx_net 
n 416 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]|qx_net 
n 417 ii0512|dx_net 
n 418 u_colorgen_v_cnt__reg[3]|qx_net 
n 419 ii0573|dx_net 
n 420 ii0644|dx_net 
n 421 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24]|qx_net 
n 422 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6]|qx_net 
n 423 ii0715|dx_net 
n 424 ii0462|dx_net 
n 425 u_pll_pll_u0|clkout1_net 
n 426 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]|qx_net 
n 427 ii0533|dx_net 
n 428 u_sdram_to_RGB_de_i_start_pulse__reg|qx_net 
n 429 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20]|qx_net 
n 430 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19]|qx_net 
n 431 u_sdram_to_RGB_emb_rdata_0_r__reg[15]|qx_net 
n 432 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2]|qx_net 
n 433 ii0604|dx_net 
n 434 ii0594|dx_net 
n 435 ii0665|dx_net 
n 436 ii0736|dx_net 
n 437 u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|qx_net 
n 438 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]|qx_net 
n 439 u_arm_u_soc|fp0_m_ahb_rdata[12]_net 
n 440 ii0483|dx_net 
n 441 u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|qx_net 
n 442 u_sdram_to_RGB_emb_rdata_0_r__reg[11]|qx_net 
n 443 u_arm_u_soc|fp0_m_ahb_ready_net 
n 444 ii0744|s_net 
n 445 ii0554|dx_net 
n 446 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27]|qx_net 
n 447 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15]|qx_net 
n 448 ii0744|co_net 
n 449 ii0625|dx_net 
n 450 u_sdram_to_RGB_dma_addr__reg[31]|qx_net 
n 451 u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|qx_net 
n 452 ii0686|dx_net 
n 453 u_sdram_to_RGB_addr_cnt__reg[7]|qx_net 
n 454 u_arm_u_soc|fp0_m_ahb_rdata[15]_net 
n 455 ii0514|dx_net 
n 456 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23]|qx_net 
n 457 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11]|qx_net 
n 458 u_sdram_to_RGB_emb_rdata_r__reg[14]|qx_net 
n 459 u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|qx_net 
n 460 ii0575|dx_net 
n 461 u_sdram_to_RGB_dma_addr__reg[26]|qx_net 
n 462 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|qx_net 
n 463 ii0646|dx_net 
n 464 ii0717|dx_net 
n 465 u_sdram_to_RGB_addr_cnt__reg[3]|qx_net 
n 466 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18]|qx_net 
n 467 ii0464|dx_net 
n 468 u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2]|qx_net 
n 469 u_sdram_to_RGB_emb_rdata_r__reg[10]|qx_net 
n 470 u_arm_u_soc|fp0_m_ahb_rdata[18]_net 
n 471 u_sdram_to_RGB_dma_addr__reg[22]|qx_net 
n 472 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|qx_net 
n 473 u_sdram_to_RGB_emb_rdata_1_r__reg[8]|qx_net 
n 474 ii0535|dx_net 
n 475 ii0606|dx_net 
n 476 ii0596|dx_net 
n 477 ii0667|dx_net 
n 478 u_sdram_to_RGB_dma_addr__reg[9]|qx_net 
n 479 ii0738|dx_net 
n 480 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14]|qx_net 
n 481 u_sdram_to_RGB_emb_rdata_1_r__reg[4]|qx_net 
n 482 ii0485|dx_net 
n 483 u_arm_u_soc|fp0_m_ahb_rdata[22]_net 
n 484 u_sdram_to_RGB_dma_addr__reg[17]|qx_net 
n 485 ii0556|dx_net 
n 486 u_sdram_to_RGB_display_period_align__reg|qx_net 
n 487 ii0627|dx_net 
n 488 ii0745|s_net 
n 489 ii0746|co_net 
n 490 u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net 
n 491 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10]|qx_net 
n 492 ii0688|dx_net 
n 493 u_sdram_to_RGB_dma_addr__reg[5]|qx_net 
n 494 u_sdram_to_RGB_emb_rdata_1_r__reg[0]|qx_net 
n 495 u_lvds_pll_u0|clkout1_net 
n 496 u_colorgen_h_cnt__reg[6]|qx_net 
n 497 u_sdram_to_RGB_dma_addr__reg[13]|qx_net 
n 498 ii0516|dx_net 
n 499 u_arm_u_soc|fp0_m_ahb_rdata[25]_net 
n 500 u_sdram_to_RGB_bmp_fig_chg__reg[1]|qx_net 
n 501 u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net 
n 502 ii0577|dx_net 
n 503 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]|qx_net 
n 504 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]|qx_net 
n 505 u_sdram_to_RGB_emb_rdata_0_r__reg[6]|qx_net 
n 506 ii0648|dx_net 
n 507 ii0719|dx_net 
n 508 ii0720|dx_net 
n 509 u_colorgen_h_cnt__reg[2]|qx_net 
n 510 ii0466|dx_net 
n 511 u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net 
n 512 ii0537|dx_net 
n 513 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|qx_net 
n 514 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]|qx_net 
n 515 u_arm_u_soc|fp0_m_ahb_rdata[28]_net 
n 516 u_sdram_to_RGB_emb_rdata_0_r__reg[2]|qx_net 
n 517 ii0608|dx_net 
n 518 ii0598|dx_net 
n 519 u_arm_u_soc|fp0_m_ahb_rdata[1]_net 
n 520 u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net 
n 521 ii0670|dx_net 
n 522 ii0669|dx_net 
n 523 ii0741|dx_net 
n 524 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]|qx_net 
n 525 u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net 
n 526 u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net 
n 527 ii0487|dx_net 
n 528 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net 
n 529 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net 
n 530 u_sdram_to_RGB_v_valid_r__reg[0]|qx_net 
n 531 ii0558|dx_net 
n 532 ii0748|co_net 
n 533 u_arm_u_soc|fp0_m_ahb_rdata[4]_net 
n 534 ii0629|dx_net 
n 535 ii0630|dx_net 
n 536 u_sdram_to_RGB_other_1_beat_valid__reg|qx_net 
n 537 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[2]_net 
n 538 ii0746|s_net 
n 539 ii0691|dx_net 
n 540 ii0701|dx_net 
n 541 ii0762|dx_net 
n 542 u_sdram_to_RGB_u_ahb_master_hwrite_o__reg|qx_net 
n 543 u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net 
n 544 u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net 
n 545 u_sdram_to_RGB_buffer_rd_sel__reg|qx_net 
n 546 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]|qx_net 
n 547 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[1]_net 
n 548 ii0518|dx_net 
n 549 ii0580|dx_net 
n 550 ii0579|dx_net 
n 551 u_sdram_to_RGB_emb_rdata_r__reg[7]|qx_net 
n 552 ii0651|dx_net 
n 553 u_arm_u_soc|fp0_m_ahb_rdata[7]_net 
n 554 ii0722|dx_net 
n 555 u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net 
n 556 u_arm_u_soc|spi0_sck_net 
n 557 ii0468|dx_net 
n 558 ii0540|dx_net 
n 559 ii0539|dx_net 
n 560 ii0611|dx_net 
n 561 u_colorgen_h_cnt__reg[10]|qx_net 
n 562 u_sdram_to_RGB_bmp_fig_cnt__reg[3]|qx_net 
n 563 u_sdram_to_RGB_dma_start_xfer__reg|qx_net 
n 564 u_sdram_to_RGB_emb_rdata_r__reg[3]|qx_net 
n 565 u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[0]_net 
n 566 u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net 
n 567 ii0672|dx_net 
n 568 u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg|qx_net 
n 569 ii0489|dx_net 
n 570 ii0490|dx_net 
n 571 ii0500|dx_net 
n 572 u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net 
n 573 ii0561|dx_net 
n 574 u_sdram_to_RGB_emb_rdata_1_r__reg[15]|qx_net 
n 575 u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net 
n 576 u_sdram_to_RGB_emb_addr_wr__reg[8]|qx_net 
n 577 ii0632|dx_net 
n 578 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6]|qx_net 
n 579 u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[3]_net 
n 580 ii0693|dx_net 
n 581 ii0703|dx_net 
n 582 u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net 
n 583 ii0764|dx_net 
n 584 ii0747|s_net 
n 585 ii0449|dx_net 
n 586 ii0450|dx_net 
n 587 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[2]_net 
n 588 ii0521|dx_net 
n 589 u_sdram_to_RGB_emb_addr_wr__reg[4]|qx_net 
n 590 ii0582|dx_net 
n 591 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]|qx_net 
n 592 u_sdram_to_RGB_emb_rdata_1_r__reg[11]|qx_net 
n 593 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]|qx_net 
n 594 ii0653|dx_net 
n 595 u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net 
n 596 u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net 
n 597 ii0724|dx_net 
n 598 ii0471|dx_net 
n 599 io_cell_clk_i_inst|id_q_net 
n 600 ii0542|dx_net 
n 601 u_colorgen_v_cnt__reg[6]|qx_net 
n 602 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]|qx_net 
n 603 u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net 
n 604 u_colorgen_h_valid__reg|qx_net 
n 605 ii0613|dx_net 
n 606 u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[1]_net 
n 607 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9]|qx_net 
n 608 ii0674|dx_net 
n 609 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27]|qx_net 
n 610 u_colorgen_v_cnt__reg[2]|qx_net 
n 611 u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[0]_net 
n 612 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]|qx_net 
n 613 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]|qx_net 
n 614 ii0502|dx_net 
n 615 ii0492|dx_net 
n 616 ii0563|dx_net 
n 617 ii0634|dx_net 
n 618 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23]|qx_net 
n 619 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5]|qx_net 
n 620 ii0695|dx_net 
n 621 ii0705|dx_net 
n 622 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]|qx_net 
n 623 ii0452|dx_net 
n 624 ii0766|dx_net 
n 625 u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[3]_net 
n 626 ii0523|dx_net 
n 627 ii0748|s_net 
n 628 ii0584|dx_net 
n 629 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31]|qx_net 
n 630 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18]|qx_net 
n 631 u_sdram_to_RGB_emb_rdata_0_r__reg[14]|qx_net 
n 632 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1]|qx_net 
n 633 ii0655|dx_net 
n 634 ii0726|dx_net 
n 635 u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|qx_net 
n 636 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]|qx_net 
n 637 ii0473|dx_net 
n 638 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14]|qx_net 
n 639 u_sdram_to_RGB_emb_rdata_0_r__reg[10]|qx_net 
n 640 u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]|qx_net 
n 641 ii0544|dx_net 
n 642 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26]|qx_net 
n 643 ii0615|dx_net 
n 644 u_sdram_to_RGB_dma_addr__reg[29]|qx_net 
n 645 u_sdram_to_RGB_dma_addr__reg[30]|qx_net 
n 646 u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[2]_net 
n 647 ii0676|dx_net 
n 648 u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net 
n 649 io_cell_display_sel_inst|id_q_net 
n 650 u_sdram_to_RGB_addr_cnt__reg[6]|qx_net 
n 651 u_sdram_to_RGB_emb_rdata_r__reg[13]|qx_net 
n 652 u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[1]_net 
n 653 u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|qx_net 
n 654 ii0504|dx_net 
n 655 ii0494|dx_net 
n 656 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22]|qx_net 
n 657 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10]|qx_net 
n 658 ii0565|dx_net 
n 659 u_sdram_to_RGB_dma_addr__reg[25]|qx_net 
n 660 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]|qx_net 
n 661 ii0636|dx_net 
n 662 u_sdram_to_RGB_addr_cnt__reg[2]|qx_net 
n 663 ii0697|dx_net 
n 664 ii0707|dx_net 
n 665 ii0454|dx_net 
n 666 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17]|qx_net 
n 667 u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1]|qx_net 
n 668 ii0525|dx_net 
n 669 u_sdram_to_RGB_dma_addr__reg[21]|qx_net 
n 670 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net 
n 671 u_sdram_to_RGB_emb_rdata_1_r__reg[7]|qx_net 
n 672 ii0749|s_net 
n 673 ii0750|s_net 
n 674 ii0586|dx_net 
n 675 ii0657|dx_net 
n 676 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13]|qx_net 
n 677 ii0728|dx_net 
n 678 u_sdram_to_RGB_dma_addr__reg[8]|qx_net 
n 679 u_colorgen_h_cnt__reg[9]|qx_net 
n 680 u_sdram_to_RGB_dma_addr__reg[16]|qx_net 
n 681 u_sdram_to_RGB_emb_rdata_1_r__reg[3]|qx_net 
n 682 ii0475|dx_net 
n 683 u_arm_dll_u0|clkout0_net 
n 684 ii0546|dx_net 
n 685 u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net 
n 686 ii0617|dx_net 
n 687 u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net 
n 688 u_arm_u_soc|fp0_m_ahb_rdata[10]_net 
n 689 ii0678|dx_net 
n 690 u_sdram_to_RGB_dma_addr__reg[4]|qx_net 
n 691 u_sdram_to_RGB_emb_rdata_0_r__reg[9]|qx_net 
n 692 u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1]|qx_net 
n 693 u_colorgen_h_cnt__reg[5]|qx_net 
n 694 u_sdram_to_RGB_dma_addr__reg[12]|qx_net 
n 695 ii0506|dx_net 
n 696 ii0496|dx_net 
n 697 ii0567|dx_net 
n 698 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|qx_net 
n 699 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]|qx_net 
n 700 u_sdram_to_RGB_bmp_fig_chg__reg[0]|qx_net 
n 701 u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net 
n 702 u_arm_u_soc|fp0_m_ahb_rdata[13]_net 
n 703 u_sdram_to_RGB_emb_rdata_0_r__reg[5]|qx_net 
n 704 ii0638|dx_net 
n 705 ii0699|dx_net 
n 706 ii0709|dx_net 
n 707 ii0710|dx_net 
n 708 u_colorgen_h_cnt__reg[1]|qx_net 
n 709 u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net 
n 710 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]|qx_net 
n 711 ii0527|dx_net 
n 712 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|qx_net 
n 713 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|qx_net 
n 714 u_sdram_to_RGB_emb_rdata_0_r__reg[1]|qx_net 
n 715 ii0588|dx_net 
n 716 ii0659|dx_net 
n 717 ii0660|dx_net 
n 718 u_arm_u_soc|fp0_m_ahb_rdata[16]_net 
n 719 u_sdram_to_RGB_de_o__reg|qx_net 
n 720 ii0731|dx_net 
n 721 u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net 
n 722 u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net 
n 723 u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net 
n 724 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]|qx_net 
n 725 ii0477|dx_net 
n 726 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|qx_net 
n 727 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|qx_net 
n 728 u_arm_u_soc|gpio_0_out_o[0]_net 
n 729 ii0548|dx_net 
n 730 ii0620|dx_net 
n 731 ii0619|dx_net 
n 732 u_arm_u_soc|fp0_m_ahb_rdata[19]_net 
n 733 u_arm_u_soc|fp0_m_ahb_rdata[20]_net 
n 734 ii0681|dx_net 
n 735 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]|qx_net 
n 736 u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net 
n 737 ii0498|dx_net 
n 738 ii0508|dx_net 
n 739 ii0570|dx_net 
n 740 ii0569|dx_net 
n 741 u_sdram_to_RGB_emb_rdata_r__reg[6]|qx_net 
n 742 ii0641|dx_net 
n 743 ii0712|dx_net 
n 744 u_arm_u_soc|fp0_m_ahb_rdata[23]_net 
n 745 u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net 
n 746 u_sdram_to_RGB_buffer_wr_sel__reg|qx_net 
n 747 u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net 
n 748 ii0458|dx_net 
n 749 ii0530|dx_net 
n 750 ii0529|dx_net 
n 751 u_sdram_to_RGB_emb_rdata_r__reg[2]|qx_net 
n 752 u_sdram_to_RGB_bmp_fig_cnt__reg[2]|qx_net 
n 753 ii0601|dx_net 
n 754 ii0591|dx_net 
n 755 ii0662|dx_net 
n 756 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9]|qx_net 
n 757 u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net 
n 758 u_arm_u_soc|fp0_m_ahb_rdata[26]_net 
n 759 ii0733|dx_net 
n 760 ii0480|dx_net 
n 761 ii0479|dx_net 
n 762 ii0551|dx_net 
n 763 u_sdram_to_RGB_de_i_r_sclk__reg[0]|qx_net 
n 764 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]|qx_net 
n 765 u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net 
n 766 u_sdram_to_RGB_emb_rdata_1_r__reg[14]|qx_net 
n 767 u_sdram_to_RGB_emb_addr_wr__reg[7]|qx_net 
n 768 ii0622|dx_net 
n 769 u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net 
n 770 ii0683|dx_net 
n 771 u_arm_u_soc|fp0_m_ahb_rdata[29]_net 
n 772 u_arm_u_soc|fp0_m_ahb_rdata[30]_net 
n 773 nc0 
n 774 nc1 
n 775 nc2 
n 776 nc3 
n 777 nc4 
n 778 nc5 
n 779 nc6 
n 780 nc7 
n 781 nc8 
n 782 nc9 
n 783 nc10 
n 784 nc11 
n 785 nc12 
n 786 nc13 
n 787 nc14 
n 788 nc15 
n 789 nc16 
n 790 nc17 
n 791 nc18 
n 792 nc19 
n 793 nc20 
n 794 nc21 
n 795 nc22 
n 796 nc23 
n 797 nc24 
n 798 nc25 
n 799 nc26 
n 800 nc27 
n 801 nc28 
n 802 nc29 
n 803 nc30 
n 804 nc31 
n 805 nc32 
n 806 nc33 
n 807 nc34 
n 808 nc35 
n 809 nc36 
n 810 nc37 
n 811 nc38 
n 812 nc39 
n 813 nc40 
n 814 nc41 
n 815 nc42 
n 816 nc43 
n 817 nc44 
n 818 nc45 
n 819 nc46 
n 820 nc47 
n 821 nc48 
n 822 nc49 
n 823 nc50 
n 824 nc51 
n 825 nc52 
n 826 nc53 
n 827 nc54 
n 828 nc55 
n 829 nc56 
n 830 nc57 
n 831 nc58 
n 832 nc59 
n 833 nc60 
n 834 nc61 
n 835 nc62 
n 836 nc63 
n 837 nc64 
n 838 nc65 
n 839 nc66 
n 840 nc67 
n 841 nc68 
n 842 nc69 
n 843 nc70 
n 844 nc71 
n 845 nc72 
n 846 nc73 
n 847 nc74 
n 848 nc75 
n 849 nc76 
n 850 nc77 
n 851 nc78 
n 852 nc79 
n 853 nc80 
n 854 nc81 
n 855 nc82 
n 856 nc83 
n 857 nc84 
n 858 nc85 
n 859 nc86 
n 860 nc87 
n 861 nc88 
n 862 nc89 
n 863 nc90 
n 864 nc91 
n 865 nc92 
n 866 nc93 
n 867 nc94 
n 868 nc95 
n 869 nc96 
n 870 nc97 
n 871 nc98 
n 872 nc99 
n 873 nc100 
n 874 nc101 
n 875 nc102 
n 876 nc103 
n 877 nc104 
n 878 nc105 
n 879 nc106 
n 880 nc107 
n 881 nc108 
n 882 nc109 
n 883 nc110 
n 884 nc111 
n 885 nc112 
n 886 nc113 
n 887 nc114 
n 888 nc115 
n 889 nc116 
n 890 nc117 
n 891 nc118 
n 892 nc119 
n 893 nc120 
n 894 nc121 
n 895 nc122 
n 896 nc123 
n 897 nc124 
n 898 nc125 
n 899 nc126 
n 900 nc127 
n 901 nc128 
n 902 nc129 
n 903 nc130 
n 904 nc131 
n 905 nc132 
n 906 nc133 
n 907 nc134 
n 908 nc135 
n 909 nc136 
n 910 nc137 
n 911 nc138 
n 912 nc139 
n 913 nc140 
n 914 nc141 
n 915 nc142 
n 916 nc143 
n 917 nc144 
n 918 nc145 
n 919 nc146 
n 920 nc147 
n 921 nc148 
n 922 nc149 
n 923 nc150 
n 924 nc151 
n 925 nc152 
n 926 nc153 
n 927 nc154 
n 928 nc155 
n 929 nc156 
n 930 nc157 
n 931 nc158 
n 932 nc159 
[ ii0589 LUT4
p config_data "F7F0"
p PLACE_LOCATION "C27R12.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C27R12.lp1.lut0"
t 362 dx 
t 367 f3 
t 520 f2 
t 550 f1 
t 715 f0 
]
[ ii0590 LUT4
p config_data "0909"
p PLACE_LOCATION "C25R11.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C25R11.lp0.lut0"
t 361 dx 
t 653 f3 
t 459 f2 
t 550 f1 
t 3 f0 
]
[ ii0600 LUT4
p config_data "01FE"
p PLACE_LOCATION "C27R12.le_tile.le_guts.lp1.lut41"
p PCK_LOCATION "C27R12.lp1.lut41"
t 360 dx 
t 653 f3 
t 459 f2 
t 271 f1 
t 77 f0 
]
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21] REG
t 322 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 170 di 
t 282 a_sr 
t 385 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 933 sh [1]
n 934 sh [0]
n 935 sh1 
n 936 sh0 
n 937 mclk_out 
n 938 sclk_out 
n 939 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R10.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R10.lp0.reg0"
t 322 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 170 di 
t 939 a_sr 
t 937 mclk_b 
t 938 sclk 
t 936 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R10.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R10.lp0.reg0"
t 936 sh [1]
t 935 sh [0]
t 939 a_sr 
t 937 mclk_b 
t 938 sclk 
t 425 clk 
t 385 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_addr_rd__reg[4] REG
t 320 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 202 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 940 sh [1]
n 941 sh [0]
n 942 sh1 
n 943 sh0 
n 944 mclk_out 
n 945 sclk_out 
n 946 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R16.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C29R16.lp1.reg0"
t 320 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 202 di 
t 946 a_sr 
t 944 mclk_b 
t 945 sclk 
t 943 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R16.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C29R16.lp1.reg0"
t 943 sh [1]
t 942 sh [0]
t 946 a_sr 
t 944 mclk_b 
t 945 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ dedicated_io_cell_u227_inst M7S_IO_VREF
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 1
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 1
p term_pd_en_1 1
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 1
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 1
p in_del_1 0
p out_del_1 0
p ns_lv_fastestn_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 0
p cfg_gsclk90_inv_1 0
p cfg_gsclk180_inv_1 0
p cfg_gsclk270_inv_1 0
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 3
p cfg_dqs_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 0
p ndr_cfg_0 0
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 0
p tpu_cfg_0 0
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p ns_lv_fastestn_0 0
p cfg_userio_en_0 0
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 0
p cfg_sclk_en_0 0
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 0
p cfg_id_sel_0 0
p cfg_oen_inv_0 0
p cfg_oen_sel_0 0
p cfg_dqs_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 0
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 0
p optional_function "VREF0,DQ12"
p PLACE_LOCATION "C49R0.io_top.u0_bank5_mux.u0_bank5.u227.u0_M7A_IO_VREF"
p PCK_LOCATION "C49R0.u0_M7A_IO_VREF"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 clk_0 
t 3 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0591 LUT4
p config_data "1111"
p PLACE_LOCATION "C37R11.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C37R11.lp2.lut0"
t 754 dx 
t 472 f3 
t 288 f2 
t 3 f1 
t 3 f0 
]
[ ii0601 LUT4
p config_data "5073"
p PLACE_LOCATION "C27R12.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C27R12.lp2.lut0"
t 753 dx 
t 166 f3 
t 550 f2 
t 434 f1 
t 360 f0 
]
{ u_sdram_to_RGB_emb_rdata_0_r__reg[1] REG
t 714 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 71 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 947 sh [1]
n 948 sh [0]
n 949 sh1 
n 950 sh0 
n 951 mclk_out 
n 952 sclk_out 
n 953 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R20.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R20.lp0.reg0"
t 714 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 71 di 
t 953 a_sr 
t 951 mclk_b 
t 952 sclk 
t 950 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R20.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R20.lp0.reg0"
t 950 sh [1]
t 949 sh [0]
t 953 a_sr 
t 951 mclk_b 
t 952 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0592 LUT4
p config_data "8888"
p PLACE_LOCATION "C35R12.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C35R12.lp3.lut0"
t 394 dx 
t 233 f3 
t 754 f2 
t 3 f1 
t 3 f0 
]
[ ii0602 LUT4
p config_data "0001"
p PLACE_LOCATION "C27R12.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C27R12.lp0.lut0"
t 395 dx 
t 653 f3 
t 459 f2 
t 271 f1 
t 77 f0 
]
[ ii0593 LUT4
p config_data "80C0"
p PLACE_LOCATION "C29R13.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C29R13.lp0.lut41"
t 40 dx 
t 203 f3 
t 764 f2 
t 549 f1 
t 191 f0 
]
[ ii0603 LUT4
p config_data "C5CA"
p PLACE_LOCATION "C27R11.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C27R11.lp3.lut0"
t 39 dx 
t 640 f3 
t 166 f2 
t 550 f1 
t 395 f0 
]
{ u_sdram_to_RGB_emb_rdata_r__reg[2] REG
t 751 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 740 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 954 sh [1]
n 955 sh [0]
n 956 sh1 
n 957 sh0 
n 958 mclk_out 
n 959 sclk_out 
n 960 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R31.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C29R31.lp1.reg0"
t 751 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 740 di 
t 960 a_sr 
t 958 mclk_b 
t 959 sclk 
t 957 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R31.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C29R31.lp1.reg0"
t 957 sh [1]
t 956 sh [0]
t 960 a_sr 
t 958 mclk_b 
t 959 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_bmp_fig_cnt__reg[2] REG
t 752 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 498 di 
t 282 a_sr 
t 455 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 961 sh [1]
n 962 sh [0]
n 963 sh1 
n 964 sh0 
n 965 mclk_out 
n 966 sclk_out 
n 967 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R23.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R23.lp0.reg0"
t 752 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 498 di 
t 967 a_sr 
t 965 mclk_b 
t 966 sclk 
t 964 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R23.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R23.lp0.reg0"
t 964 sh [1]
t 963 sh [0]
t 967 a_sr 
t 965 mclk_b 
t 966 sclk 
t 425 clk 
t 455 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0594 LUT4
p config_data "0100"
p PLACE_LOCATION "C33R12.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C33R12.lp3.lut0"
t 434 dx 
t 394 f3 
t 40 f2 
t 628 f1 
t 550 f0 
]
[ ii0604 LUT4
p config_data "4444"
p PLACE_LOCATION "C27R12.le_tile.le_guts.lp0.lut40"
p PCK_LOCATION "C27R12.lp0.lut40"
t 433 dx 
t 640 f3 
t 395 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3] REG
t 397 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 366 di 
t 282 a_sr 
t 706 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 968 sh [1]
n 969 sh [0]
n 970 sh1 
n 971 sh0 
n 972 mclk_out 
n 973 sclk_out 
n 974 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R13.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R13.lp0.reg0"
t 397 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 366 di 
t 974 a_sr 
t 972 mclk_b 
t 973 sclk 
t 971 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R13.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R13.lp0.reg0"
t 971 sh [1]
t 970 sh [0]
t 974 a_sr 
t 972 mclk_b 
t 973 sclk 
t 425 clk 
t 706 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30] REG
t 401 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 401 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 975 sh [1]
n 976 sh [0]
n 977 sh1 
n 978 sh0 
n 979 mclk_out 
n 980 sclk_out 
n 981 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R4.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C39R4.lp2.reg1"
t 401 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 401 di 
t 981 a_sr 
t 979 mclk_b 
t 980 sclk 
t 978 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R4.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C39R4.lp2.reg1"
t 978 sh [1]
t 977 sh [0]
t 981 a_sr 
t 979 mclk_b 
t 980 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29] REG
t 400 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 400 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 982 sh [1]
n 983 sh [0]
n 984 sh1 
n 985 sh0 
n 986 mclk_out 
n 987 sclk_out 
n 988 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R4.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C39R4.lp1.reg1"
t 400 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 400 di 
t 988 a_sr 
t 986 mclk_b 
t 987 sclk 
t 985 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R4.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C39R4.lp1.reg1"
t 985 sh [1]
t 984 sh [0]
t 988 a_sr 
t 986 mclk_b 
t 987 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_1_r__reg[12] REG
t 399 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 38 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 989 sh [1]
n 990 sh [0]
n 991 sh1 
n 992 sh0 
n 993 mclk_out 
n 994 sclk_out 
n 995 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R19.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C33R19.lp1.reg1"
t 399 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 38 di 
t 995 a_sr 
t 993 mclk_b 
t 994 sclk 
t 992 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R19.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C33R19.lp1.reg1"
t 992 sh [1]
t 991 sh [0]
t 995 a_sr 
t 993 mclk_b 
t 994 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_addr_wr__reg[5] REG
t 402 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 485 di 
t 282 a_sr 
t 211 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 996 sh [1]
n 997 sh [0]
n 998 sh1 
n 999 sh0 
n 1000 mclk_out 
n 1001 sclk_out 
n 1002 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R16.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C35R16.lp3.reg1"
t 402 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 485 di 
t 1002 a_sr 
t 1000 mclk_b 
t 1001 sclk 
t 999 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R16.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C35R16.lp3.reg1"
t 999 sh [1]
t 998 sh [0]
t 1002 a_sr 
t 1000 mclk_b 
t 1001 sclk 
t 425 clk 
t 211 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[10] REG
t 398 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 657 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1003 sh [1]
n 1004 sh [0]
n 1005 sh1 
n 1006 sh0 
n 1007 mclk_out 
n 1008 sclk_out 
n 1009 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C25R14.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C25R14.lp1.reg1"
t 398 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 657 di 
t 1009 a_sr 
t 1007 mclk_b 
t 1008 sclk 
t 1006 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C25R14.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C25R14.lp1.reg1"
t 1006 sh [1]
t 1005 sh [0]
t 1009 a_sr 
t 1007 mclk_b 
t 1008 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0595 LUT4
p config_data "1E1E"
p PLACE_LOCATION "C25R11.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C25R11.lp2.lut0"
t 81 dx 
t 653 f3 
t 459 f2 
t 271 f1 
t 3 f0 
]
[ ii0605 LUT4
p config_data "1212"
p PLACE_LOCATION "C25R12.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C25R12.lp0.lut0"
t 80 dx 
t 441 f3 
t 550 f2 
t 433 f1 
t 3 f0 
]
[ ii0596 LUT4
p config_data "0203"
p PLACE_LOCATION "C27R11.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C27R11.lp0.lut0"
t 476 dx 
t 550 f3 
t 274 f2 
t 434 f1 
t 81 f0 
]
[ ii0606 LUT4
p config_data "090C"
p PLACE_LOCATION "C25R12.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C25R12.lp1.lut0"
t 475 dx 
t 441 f3 
t 257 f2 
t 550 f1 
t 433 f0 
]
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2] REG
t 432 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 21 di 
t 282 a_sr 
t 220 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1010 sh [1]
n 1011 sh [0]
n 1012 sh1 
n 1013 sh0 
n 1014 mclk_out 
n 1015 sclk_out 
n 1016 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R7.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R7.lp1.reg0"
t 432 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 21 di 
t 1016 a_sr 
t 1014 mclk_b 
t 1015 sclk 
t 1013 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R7.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R7.lp1.reg0"
t 1013 sh [1]
t 1012 sh [0]
t 1016 a_sr 
t 1014 mclk_b 
t 1015 sclk 
t 425 clk 
t 220 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20] REG
t 429 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 733 di 
t 282 a_sr 
t 220 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1017 sh [1]
n 1018 sh [0]
n 1019 sh1 
n 1020 sh0 
n 1021 mclk_out 
n 1022 sclk_out 
n 1023 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R7.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R7.lp0.reg0"
t 429 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 733 di 
t 1023 a_sr 
t 1021 mclk_b 
t 1022 sclk 
t 1020 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R7.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R7.lp0.reg0"
t 1020 sh [1]
t 1019 sh [0]
t 1023 a_sr 
t 1021 mclk_b 
t 1022 sclk 
t 425 clk 
t 220 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19] REG
t 430 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 732 di 
t 282 a_sr 
t 220 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1024 sh [1]
n 1025 sh [0]
n 1026 sh1 
n 1027 sh0 
n 1028 mclk_out 
n 1029 sclk_out 
n 1030 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R8.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C33R8.lp3.reg0"
t 430 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 732 di 
t 1030 a_sr 
t 1028 mclk_b 
t 1029 sclk 
t 1027 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R8.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C33R8.lp3.reg0"
t 1027 sh [1]
t 1026 sh [0]
t 1030 a_sr 
t 1028 mclk_b 
t 1029 sclk 
t 425 clk 
t 220 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_0_r__reg[15] REG
t 431 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 412 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1031 sh [1]
n 1032 sh [0]
n 1033 sh1 
n 1034 sh0 
n 1035 mclk_out 
n 1036 sclk_out 
n 1037 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R19.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C29R19.lp1.reg0"
t 431 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 412 di 
t 1037 a_sr 
t 1035 mclk_b 
t 1036 sclk 
t 1034 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R19.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C29R19.lp1.reg0"
t 1034 sh [1]
t 1033 sh [0]
t 1037 a_sr 
t 1035 mclk_b 
t 1036 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0597 LUT4
p config_data "8000"
p PLACE_LOCATION "C37R14.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C37R14.lp1.lut0"
t 122 dx 
t 103 f3 
t 670 f2 
t 472 f1 
t 288 f0 
]
[ ii0607 LUT4
p config_data "1E0F"
p PLACE_LOCATION "C27R12.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C27R12.lp3.lut0"
t 121 dx 
t 441 f3 
t 257 f2 
t 67 f1 
t 433 f0 
]
{ u_sdram_to_RGB_dma_addr__reg[28] REG
t 82 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 234 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1038 sh [1]
n 1039 sh [0]
n 1040 sh1 
n 1041 sh0 
n 1042 mclk_out 
n 1043 sclk_out 
n 1044 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R14.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C27R14.lp2.reg0"
t 82 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 234 di 
t 1044 a_sr 
t 1042 mclk_b 
t 1043 sclk 
t 1041 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R14.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C27R14.lp2.reg0"
t 1041 sh [1]
t 1040 sh [0]
t 1044 a_sr 
t 1042 mclk_b 
t 1043 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0598 LUT4
p config_data "0001"
p PLACE_LOCATION "C29R13.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C29R13.lp2.lut0"
t 518 dx 
t 591 f3 
t 397 f2 
t 203 f1 
t 764 f0 
]
[ ii0608 LUT4
p config_data "1111"
p PLACE_LOCATION "C23R12.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C23R12.lp0.lut0"
t 517 dx 
t 550 f3 
t 121 f2 
t 3 f1 
t 3 f0 
]
[ ii0599 LUT4
p config_data "F531"
p PLACE_LOCATION "C35R13.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C35R13.lp3.lut0"
t 166 dx 
t 233 f3 
t 549 f2 
t 122 f1 
t 518 f0 
]
[ ii0609 LUT4
p config_data "33BC"
p PLACE_LOCATION "C35R15.le_tile.le_guts.lp2.lut40"
p PCK_LOCATION "C35R15.lp2.lut40"
t 167 dx 
t 103 f3 
t 670 f2 
t 394 f1 
t 590 f0 
]
[ ii0610 LUT4
p config_data "DCDE"
p PLACE_LOCATION "C35R15.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C35R15.lp2.lut0"
t 168 dx 
t 472 f3 
t 394 f2 
t 40 f1 
t 628 f0 
]
{ u_sdram_to_RGB_emb_addr_rd__reg[5] REG
t 120 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 242 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1045 sh [1]
n 1046 sh [0]
n 1047 sh1 
n 1048 sh0 
n 1049 mclk_out 
n 1050 sclk_out 
n 1051 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R17.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C27R17.lp0.reg0"
t 120 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 242 di 
t 1051 a_sr 
t 1049 mclk_b 
t 1050 sclk 
t 1048 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R17.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C27R17.lp0.reg0"
t 1048 sh [1]
t 1047 sh [0]
t 1051 a_sr 
t 1049 mclk_b 
t 1050 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0611 LUT4
p config_data "8080"
p PLACE_LOCATION "C35R12.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C35R12.lp1.lut0"
t 560 dx 
t 233 f3 
t 167 f2 
t 168 f1 
t 3 f0 
]
[ ii0612 LUT4
p config_data "55DA"
p PLACE_LOCATION "C37R13.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C37R13.lp2.lut0"
t 208 dx 
t 103 f3 
t 670 f2 
t 394 f1 
t 590 f0 
]
{ u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0] REG
t 520 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 141 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1052 sh [1]
n 1053 sh [0]
n 1054 sh1 
n 1055 sh0 
n 1056 mclk_out 
n 1057 sclk_out 
n 1058 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R11.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C35R11.lp0.reg1"
t 520 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 141 di 
t 1058 a_sr 
t 1056 mclk_b 
t 1057 sclk 
t 1055 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R11.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C35R11.lp0.reg1"
t 1055 sh [1]
t 1054 sh [0]
t 1058 a_sr 
t 1056 mclk_b 
t 1057 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_0_r__reg[2] REG
t 516 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 611 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1059 sh [1]
n 1060 sh [0]
n 1061 sh1 
n 1062 sh0 
n 1063 mclk_out 
n 1064 sclk_out 
n 1065 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R17.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C33R17.lp1.reg1"
t 516 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 611 di 
t 1065 a_sr 
t 1063 mclk_b 
t 1064 sclk 
t 1062 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R17.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C33R17.lp1.reg1"
t 1062 sh [1]
t 1061 sh [0]
t 1065 a_sr 
t 1063 mclk_b 
t 1064 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ dedicated_io_cell_u221_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 1
p term_pd_en_1 1
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 1
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 1
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 0
p cfg_gsclk90_inv_1 0
p cfg_gsclk180_inv_1 0
p cfg_gsclk270_inv_1 0
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 3
p cfg_dqs_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 1
p term_pd_en_0 1
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 1
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 1
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 3
p cfg_dqs_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "DQ7,DM0"
p PLACE_LOCATION "C47R0.io_top.u0_bank5_mux.u0_bank5.u221.u0_M7A_IO_DDR"
p PCK_LOCATION "C47R0.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0613 LUT4
p config_data "E4E4"
p PLACE_LOCATION "C37R11.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C37R11.lp0.lut0"
t 605 dx 
t 288 f3 
t 208 f2 
t 166 f1 
t 3 f0 
]
{ u_sdram_to_RGB_dma_start_xfer__reg REG
t 563 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 54 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1066 sh [1]
n 1067 sh [0]
n 1068 sh1 
n 1069 sh0 
n 1070 mclk_out 
n 1071 sclk_out 
n 1072 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R11.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C35R11.lp2.reg0"
t 563 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 54 di 
t 1072 a_sr 
t 1070 mclk_b 
t 1071 sclk 
t 1069 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R11.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C35R11.lp2.reg0"
t 1069 sh [1]
t 1068 sh [0]
t 1072 a_sr 
t 1070 mclk_b 
t 1071 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_r__reg[3] REG
t 564 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 739 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1073 sh [1]
n 1074 sh [0]
n 1075 sh1 
n 1076 sh0 
n 1077 mclk_out 
n 1078 sclk_out 
n 1079 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R32.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R32.lp0.reg0"
t 564 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 739 di 
t 1079 a_sr 
t 1077 mclk_b 
t 1078 sclk 
t 1076 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R32.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R32.lp0.reg0"
t 1076 sh [1]
t 1075 sh [0]
t 1079 a_sr 
t 1077 mclk_b 
t 1078 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_bmp_fig_cnt__reg[3] REG
t 562 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 548 di 
t 282 a_sr 
t 455 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1080 sh [1]
n 1081 sh [0]
n 1082 sh1 
n 1083 sh0 
n 1084 mclk_out 
n 1085 sclk_out 
n 1086 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R23.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C37R23.lp2.reg0"
t 562 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 548 di 
t 1086 a_sr 
t 1084 mclk_b 
t 1085 sclk 
t 1083 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R23.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C37R23.lp2.reg0"
t 1083 sh [1]
t 1082 sh [0]
t 1086 a_sr 
t 1084 mclk_b 
t 1085 sclk 
t 425 clk 
t 455 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_colorgen_h_cnt__reg[10] REG
t 561 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 392 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1087 sh [1]
n 1088 sh [0]
n 1089 sh1 
n 1090 sh0 
n 1091 mclk_out 
n 1092 sclk_out 
n 1093 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C19R17.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C19R17.lp1.reg0"
t 561 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 392 di 
t 1093 a_sr 
t 1091 mclk_b 
t 1092 sclk 
t 1090 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C19R17.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C19R17.lp1.reg0"
t 1090 sh [1]
t 1089 sh [0]
t 1093 a_sr 
t 1091 mclk_b 
t 1092 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0614 LUT4
p config_data "4444"
p PLACE_LOCATION "C35R10.le_tile.le_guts.lp0.lut40"
p PCK_LOCATION "C35R10.lp0.lut40"
t 245 dx 
t 339 f3 
t 138 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4] REG
t 203 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 759 di 
t 282 a_sr 
t 706 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1094 sh [1]
n 1095 sh [0]
n 1096 sh1 
n 1097 sh0 
n 1098 mclk_out 
n 1099 sclk_out 
n 1100 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R13.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C29R13.lp0.reg1"
t 203 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 759 di 
t 1100 a_sr 
t 1098 mclk_b 
t 1099 sclk 
t 1097 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R13.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C29R13.lp0.reg1"
t 1097 sh [1]
t 1096 sh [0]
t 1100 a_sr 
t 1098 mclk_b 
t 1099 sclk 
t 425 clk 
t 706 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31] REG
t 206 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 206 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1101 sh [1]
n 1102 sh [0]
n 1103 sh1 
n 1104 sh0 
n 1105 mclk_out 
n 1106 sclk_out 
n 1107 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R4.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C39R4.lp3.reg1"
t 206 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 206 di 
t 1107 a_sr 
t 1105 mclk_b 
t 1106 sclk 
t 1104 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R4.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C39R4.lp3.reg1"
t 1104 sh [1]
t 1103 sh [0]
t 1107 a_sr 
t 1105 mclk_b 
t 1106 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_1_r__reg[13] REG
t 205 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 579 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1108 sh [1]
n 1109 sh [0]
n 1110 sh1 
n 1111 sh0 
n 1112 mclk_out 
n 1113 sclk_out 
n 1114 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R19.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C29R19.lp0.reg1"
t 205 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 579 di 
t 1114 a_sr 
t 1112 mclk_b 
t 1113 sclk 
t 1111 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R19.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C29R19.lp0.reg1"
t 1111 sh [1]
t 1110 sh [0]
t 1114 a_sr 
t 1112 mclk_b 
t 1113 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_addr_wr__reg[6] REG
t 207 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 135 di 
t 282 a_sr 
t 211 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1115 sh [1]
n 1116 sh [0]
n 1117 sh1 
n 1118 sh0 
n 1119 mclk_out 
n 1120 sclk_out 
n 1121 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R16.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C35R16.lp3.reg0"
t 207 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 135 di 
t 1121 a_sr 
t 1119 mclk_b 
t 1120 sclk 
t 1118 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R16.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C35R16.lp3.reg0"
t 1118 sh [1]
t 1117 sh [0]
t 1121 a_sr 
t 1119 mclk_b 
t 1120 sclk 
t 425 clk 
t 211 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[11] REG
t 204 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 457 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1122 sh [1]
n 1123 sh [0]
n 1124 sh1 
n 1125 sh0 
n 1126 mclk_out 
n 1127 sclk_out 
n 1128 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R12.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C33R12.lp1.reg1"
t 204 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 457 di 
t 1128 a_sr 
t 1126 mclk_b 
t 1127 sclk 
t 1125 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R12.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C33R12.lp1.reg1"
t 1125 sh [1]
t 1124 sh [0]
t 1128 a_sr 
t 1126 mclk_b 
t 1127 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0615 LUT4
p config_data "0200"
p PLACE_LOCATION "C35R10.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C35R10.lp3.lut0"
t 643 dx 
t 443 f3 
t 520 f2 
t 64 f1 
t 245 f0 
]
{ u_colorgen_h_valid__reg REG
t 604 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 285 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1129 sh [1]
n 1130 sh [0]
n 1131 sh1 
n 1132 sh0 
n 1133 mclk_out 
n 1134 sclk_out 
n 1135 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C25R16.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C25R16.lp0.reg0"
t 604 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 285 di 
t 1135 a_sr 
t 1133 mclk_b 
t 1134 sclk 
t 1132 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C25R16.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C25R16.lp0.reg0"
t 1132 sh [1]
t 1131 sh [0]
t 1135 a_sr 
t 1133 mclk_b 
t 1134 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0616 LUT4
p config_data "1000"
p PLACE_LOCATION "C37R13.le_tile.le_guts.lp2.lut40"
p PCK_LOCATION "C37R13.lp2.lut40"
t 292 dx 
t 103 f3 
t 670 f2 
t 233 f1 
t 754 f0 
]
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3] REG
t 243 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 281 di 
t 282 a_sr 
t 220 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1136 sh [1]
n 1137 sh [0]
n 1138 sh1 
n 1139 sh0 
n 1140 mclk_out 
n 1141 sclk_out 
n 1142 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R7.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C35R7.lp0.reg1"
t 243 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 281 di 
t 1142 a_sr 
t 1140 mclk_b 
t 1141 sclk 
t 1139 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R7.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C35R7.lp0.reg1"
t 1139 sh [1]
t 1138 sh [0]
t 1142 a_sr 
t 1140 mclk_b 
t 1141 sclk 
t 425 clk 
t 220 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21] REG
t 246 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 232 di 
t 282 a_sr 
t 220 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1143 sh [1]
n 1144 sh [0]
n 1145 sh1 
n 1146 sh0 
n 1147 mclk_out 
n 1148 sclk_out 
n 1149 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R9.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C37R9.lp1.reg0"
t 246 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 232 di 
t 1149 a_sr 
t 1147 mclk_b 
t 1148 sclk 
t 1146 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R9.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C37R9.lp1.reg0"
t 1146 sh [1]
t 1145 sh [0]
t 1149 a_sr 
t 1147 mclk_b 
t 1148 sclk 
t 425 clk 
t 220 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0617 LUT4
p config_data "1111"
p PLACE_LOCATION "C37R12.le_tile.le_guts.lp2.lut41"
p PCK_LOCATION "C37R12.lp2.lut41"
t 686 dx 
t 294 f3 
t 64 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_dma_addr__reg[30] REG
t 645 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 649 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1150 sh [1]
n 1151 sh [0]
n 1152 sh1 
n 1153 sh0 
n 1154 mclk_out 
n 1155 sclk_out 
n 1156 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R25.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R25.lp0.reg0"
t 645 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 649 di 
t 1156 a_sr 
t 1154 mclk_b 
t 1155 sclk 
t 1153 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R25.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R25.lp0.reg0"
t 1153 sh [1]
t 1152 sh [0]
t 1156 a_sr 
t 1154 mclk_b 
t 1155 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[29] REG
t 644 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 370 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1157 sh [1]
n 1158 sh [0]
n 1159 sh1 
n 1160 sh0 
n 1161 mclk_out 
n 1162 sclk_out 
n 1163 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R15.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R15.lp0.reg0"
t 644 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 370 di 
t 1163 a_sr 
t 1161 mclk_b 
t 1162 sclk 
t 1160 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R15.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R15.lp0.reg0"
t 1160 sh [1]
t 1159 sh [0]
t 1163 a_sr 
t 1161 mclk_b 
t 1162 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0618 LUT4
p config_data "0001"
p PLACE_LOCATION "C35R11.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C35R11.lp0.lut41"
t 337 dx 
t 520 f3 
t 339 f2 
t 138 f1 
t 294 f0 
]
{ u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0] REG
t 294 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 661 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1164 sh [1]
n 1165 sh [0]
n 1166 sh1 
n 1167 sh0 
n 1168 mclk_out 
n 1169 sclk_out 
n 1170 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R12.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R12.lp0.reg0"
t 294 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 661 di 
t 1170 a_sr 
t 1168 mclk_b 
t 1169 sclk 
t 1167 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R12.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R12.lp0.reg0"
t 1167 sh [1]
t 1166 sh [0]
t 1170 a_sr 
t 1168 mclk_b 
t 1169 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0620 LUT4
p config_data "7500"
p PLACE_LOCATION "C37R11.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C37R11.lp1.lut0"
t 730 dx 
t 94 f3 
t 292 f2 
t 686 f1 
t 731 f0 
]
[ ii0619 LUT4
p config_data "E0E0"
p PLACE_LOCATION "C37R11.le_tile.le_guts.lp0.lut40"
p PCK_LOCATION "C37R11.lp0.lut40"
t 731 dx 
t 563 f3 
t 94 f2 
t 337 f1 
t 3 f0 
]
{ u_sdram_to_RGB_emb_addr_rd__reg[6] REG
t 685 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 641 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1171 sh [1]
n 1172 sh [0]
n 1173 sh1 
n 1174 sh0 
n 1175 mclk_out 
n 1176 sclk_out 
n 1177 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R17.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C27R17.lp1.reg0"
t 685 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 641 di 
t 1177 a_sr 
t 1175 mclk_b 
t 1176 sclk 
t 1174 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R17.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C27R17.lp1.reg0"
t 1174 sh [1]
t 1173 sh [0]
t 1177 a_sr 
t 1175 mclk_b 
t 1176 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_push_wr1__reg REG
t 687 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 22 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1178 sh [1]
n 1179 sh [0]
n 1180 sh1 
n 1181 sh0 
n 1182 mclk_out 
n 1183 sclk_out 
n 1184 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R15.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R15.lp1.reg0"
t 687 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 22 di 
t 1184 a_sr 
t 1182 mclk_b 
t 1183 sclk 
t 1181 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R15.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R15.lp1.reg0"
t 1181 sh [1]
t 1180 sh [0]
t 1184 a_sr 
t 1182 mclk_b 
t 1183 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0621 LUT4
p config_data "E7E7"
p PLACE_LOCATION "C35R9.le_tile.le_guts.lp1.lut40"
p PCK_LOCATION "C35R9.lp1.lut40"
t 375 dx 
t 520 f3 
t 339 f2 
t 138 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1] REG
t 339 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 535 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1185 sh [1]
n 1186 sh [0]
n 1187 sh1 
n 1188 sh0 
n 1189 mclk_out 
n 1190 sclk_out 
n 1191 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R11.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R11.lp0.reg0"
t 339 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 535 di 
t 1191 a_sr 
t 1189 mclk_b 
t 1190 sclk 
t 1188 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R11.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R11.lp0.reg0"
t 1188 sh [1]
t 1187 sh [0]
t 1191 a_sr 
t 1189 mclk_b 
t 1190 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_0_r__reg[3] REG
t 340 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 396 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1192 sh [1]
n 1193 sh [0]
n 1194 sh1 
n 1195 sh0 
n 1196 mclk_out 
n 1197 sclk_out 
n 1198 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R18.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R18.lp1.reg0"
t 340 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 396 di 
t 1198 a_sr 
t 1196 mclk_b 
t 1197 sclk 
t 1195 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R18.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R18.lp1.reg0"
t 1195 sh [1]
t 1194 sh [0]
t 1198 a_sr 
t 1196 mclk_b 
t 1197 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0622 LUT4
p config_data "2A2A"
p PLACE_LOCATION "C35R9.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C35R9.lp3.lut0"
t 768 dx 
t 520 f3 
t 339 f2 
t 138 f1 
t 3 f0 
]
[ ii0623 LUT4
p config_data "A2F3"
p PLACE_LOCATION "C35R9.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C35R9.lp2.lut0"
t 413 dx 
t 443 f3 
t 367 f2 
t 375 f1 
t 768 f0 
]
{ u_sdram_to_RGB_emb_rdata_r__reg[4] REG
t 374 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 383 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1199 sh [1]
n 1200 sh [0]
n 1201 sh1 
n 1202 sh0 
n 1203 mclk_out 
n 1204 sclk_out 
n 1205 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R30.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R30.lp1.reg0"
t 374 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 383 di 
t 1205 a_sr 
t 1203 mclk_b 
t 1204 sclk 
t 1202 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R30.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R30.lp1.reg0"
t 1202 sh [1]
t 1201 sh [0]
t 1205 a_sr 
t 1203 mclk_b 
t 1204 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0624 LUT4
p config_data "0001"
p PLACE_LOCATION "C27R12.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C27R12.lp0.lut41"
t 52 dx 
t 77 f3 
t 441 f2 
t 257 f1 
t 67 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5] REG
t 764 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 405 di 
t 282 a_sr 
t 706 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1206 sh [1]
n 1207 sh [0]
n 1208 sh1 
n 1209 sh0 
n 1210 mclk_out 
n 1211 sclk_out 
n 1212 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R13.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C29R13.lp1.reg1"
t 764 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 405 di 
t 1212 a_sr 
t 1210 mclk_b 
t 1211 sclk 
t 1209 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R13.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C29R13.lp1.reg1"
t 1209 sh [1]
t 1208 sh [0]
t 1212 a_sr 
t 1210 mclk_b 
t 1211 sclk 
t 425 clk 
t 706 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_1_r__reg[14] REG
t 766 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 369 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1213 sh [1]
n 1214 sh [0]
n 1215 sh1 
n 1216 sh0 
n 1217 mclk_out 
n 1218 sclk_out 
n 1219 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R19.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C33R19.lp0.reg1"
t 766 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 369 di 
t 1219 a_sr 
t 1217 mclk_b 
t 1218 sclk 
t 1216 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R19.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C33R19.lp0.reg1"
t 1216 sh [1]
t 1215 sh [0]
t 1219 a_sr 
t 1217 mclk_b 
t 1218 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_addr_wr__reg[7] REG
t 767 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 176 di 
t 282 a_sr 
t 211 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1220 sh [1]
n 1221 sh [0]
n 1222 sh1 
n 1223 sh0 
n 1224 mclk_out 
n 1225 sclk_out 
n 1226 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R16.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R16.lp0.reg0"
t 767 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 176 di 
t 1226 a_sr 
t 1224 mclk_b 
t 1225 sclk 
t 1223 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R16.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R16.lp0.reg0"
t 1223 sh [1]
t 1222 sh [0]
t 1226 a_sr 
t 1224 mclk_b 
t 1225 sclk 
t 425 clk 
t 211 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[12] REG
t 765 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 269 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1227 sh [1]
n 1228 sh [0]
n 1229 sh1 
n 1230 sh0 
n 1231 mclk_out 
n 1232 sclk_out 
n 1233 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C25R14.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C25R14.lp1.reg0"
t 765 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 269 di 
t 1233 a_sr 
t 1231 mclk_b 
t 1232 sclk 
t 1230 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C25R14.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C25R14.lp1.reg0"
t 1230 sh [1]
t 1229 sh [0]
t 1233 a_sr 
t 1231 mclk_b 
t 1232 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0625 LUT4
p config_data "0100"
p PLACE_LOCATION "C27R11.le_tile.le_guts.lp0.lut40"
p PCK_LOCATION "C27R11.lp0.lut40"
t 449 dx 
t 459 f3 
t 271 f2 
t 640 f1 
t 52 f0 
]
[ dedicated_io_cell_u269_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 1
p cfg_gsclk90_inv_0 1
p cfg_gsclk180_inv_0 1
p cfg_gsclk270_inv_0 1
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 1
p cfg_dqs_0 1
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "A0,A3"
p PLACE_LOCATION "C54R11.io_top.u0_bank5_mux.u0_bank5.u269.u0_M7A_IO_DDR"
p PCK_LOCATION "C54R11.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0626 LUT4
p config_data "8080"
p PLACE_LOCATION "C27R11.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C27R11.lp1.lut0"
t 93 dx 
t 443 f3 
t 653 f2 
t 449 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4] REG
t 55 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 533 di 
t 282 a_sr 
t 220 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1234 sh [1]
n 1235 sh [0]
n 1236 sh1 
n 1237 sh0 
n 1238 mclk_out 
n 1239 sclk_out 
n 1240 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R7.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C33R7.lp3.reg0"
t 55 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 533 di 
t 1240 a_sr 
t 1238 mclk_b 
t 1239 sclk 
t 1237 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R7.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C33R7.lp3.reg0"
t 1237 sh [1]
t 1236 sh [0]
t 1240 a_sr 
t 1238 mclk_b 
t 1239 sclk 
t 425 clk 
t 220 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22] REG
t 53 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 483 di 
t 282 a_sr 
t 220 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1241 sh [1]
n 1242 sh [0]
n 1243 sh1 
n 1244 sh0 
n 1245 mclk_out 
n 1246 sclk_out 
n 1247 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R7.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C35R7.lp1.reg1"
t 53 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 483 di 
t 1247 a_sr 
t 1245 mclk_b 
t 1246 sclk 
t 1244 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R7.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C35R7.lp1.reg1"
t 1244 sh [1]
t 1243 sh [0]
t 1247 a_sr 
t 1245 mclk_b 
t 1246 sclk 
t 425 clk 
t 220 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_start_xfer_prev__reg REG
t 54 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 474 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1248 sh [1]
n 1249 sh [0]
n 1250 sh1 
n 1251 sh0 
n 1252 mclk_out 
n 1253 sclk_out 
n 1254 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C45R11.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C45R11.lp2.reg0"
t 54 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 474 di 
t 1254 a_sr 
t 1252 mclk_b 
t 1253 sclk 
t 1251 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C45R11.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C45R11.lp2.reg0"
t 1251 sh [1]
t 1250 sh [0]
t 1254 a_sr 
t 1252 mclk_b 
t 1253 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0627 LUT4
p config_data "B010"
p PLACE_LOCATION "C35R11.le_tile.le_guts.lp0.lut40"
p PCK_LOCATION "C35R11.lp0.lut40"
t 487 dx 
t 715 f3 
t 730 f2 
t 413 f1 
t 93 f0 
]
{ u_sdram_to_RGB_dma_addr__reg[31] REG
t 450 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 234 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1255 sh [1]
n 1256 sh [0]
n 1257 sh1 
n 1258 sh0 
n 1259 mclk_out 
n 1260 sclk_out 
n 1261 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R12.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C33R12.lp3.reg0"
t 450 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 234 di 
t 1261 a_sr 
t 1259 mclk_b 
t 1260 sclk 
t 1258 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R12.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C33R12.lp3.reg0"
t 1258 sh [1]
t 1257 sh [0]
t 1261 a_sr 
t 1259 mclk_b 
t 1260 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0628 LUT4
p config_data "70FF"
p PLACE_LOCATION "C35R11.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C35R11.lp1.lut0"
t 141 dx 
t 560 f3 
t 605 f2 
t 643 f1 
t 487 f0 
]
[ dedicated_io_cell_u211_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 1
p term_pd_en_1 1
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 1
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 1
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 0
p cfg_gsclk90_inv_1 0
p cfg_gsclk180_inv_1 0
p cfg_gsclk270_inv_1 0
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 3
p cfg_dqs_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 1
p term_pd_en_0 1
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 1
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 1
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 3
p cfg_dqs_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "DQ0,DQ11"
p PLACE_LOCATION "C43R0.io_top.u0_bank5_mux.u0_bank5.u211.u0_M7A_IO_DDR"
p PCK_LOCATION "C43R0.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
{ u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1] REG
t 94 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 307 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1262 sh [1]
n 1263 sh [0]
n 1264 sh1 
n 1265 sh0 
n 1266 mclk_out 
n 1267 sclk_out 
n 1268 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R14.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C37R14.lp2.reg0"
t 94 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 307 di 
t 1268 a_sr 
t 1266 mclk_b 
t 1267 sclk 
t 1265 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R14.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C37R14.lp2.reg0"
t 1265 sh [1]
t 1264 sh [0]
t 1268 a_sr 
t 1266 mclk_b 
t 1267 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0630 LUT4
p config_data "EAEA"
p PLACE_LOCATION "C35R11.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C35R11.lp3.lut0"
t 535 dx 
t 550 f3 
t 321 f2 
t 534 f1 
t 3 f0 
]
[ ii0629 LUT4
p config_data "0707"
p PLACE_LOCATION "C35R11.le_tile.le_guts.lp2.lut40"
p PCK_LOCATION "C35R11.lp2.lut40"
t 534 dx 
t 367 f3 
t 520 f2 
t 93 f1 
t 3 f0 
]
{ u_sdram_to_RGB_emb_addr_rd__reg[7] REG
t 490 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 684 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1269 sh [1]
n 1270 sh [0]
n 1271 sh1 
n 1272 sh0 
n 1273 mclk_out 
n 1274 sclk_out 
n 1275 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R17.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C27R17.lp2.reg0"
t 490 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 684 di 
t 1275 a_sr 
t 1273 mclk_b 
t 1274 sclk 
t 1272 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R17.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C27R17.lp2.reg0"
t 1272 sh [1]
t 1271 sh [0]
t 1275 a_sr 
t 1273 mclk_b 
t 1274 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_display_period_align__reg REG
t 486 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 268 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1276 sh [1]
n 1277 sh [0]
n 1278 sh1 
n 1279 sh0 
n 1280 mclk_out 
n 1281 sclk_out 
n 1282 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C45R14.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C45R14.lp2.reg0"
t 486 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 268 di 
t 1282 a_sr 
t 1280 mclk_b 
t 1281 sclk 
t 1279 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C45R14.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C45R14.lp2.reg0"
t 1279 sh [1]
t 1278 sh [0]
t 1282 a_sr 
t 1280 mclk_b 
t 1281 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0631 LUT4
p config_data "A200"
p PLACE_LOCATION "C35R10.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C35R10.lp1.lut0"
t 179 dx 
t 443 f3 
t 367 f2 
t 520 f1 
t 245 f0 
]
{ u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2] REG
t 138 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 577 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1283 sh [1]
n 1284 sh [0]
n 1285 sh1 
n 1286 sh0 
n 1287 mclk_out 
n 1288 sclk_out 
n 1289 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R11.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R11.lp1.reg0"
t 138 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 577 di 
t 1289 a_sr 
t 1287 mclk_b 
t 1288 sclk 
t 1286 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R11.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R11.lp1.reg0"
t 1286 sh [1]
t 1285 sh [0]
t 1289 a_sr 
t 1287 mclk_b 
t 1288 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_0_r__reg[4] REG
t 140 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 547 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1290 sh [1]
n 1291 sh [0]
n 1292 sh1 
n 1293 sh0 
n 1294 mclk_out 
n 1295 sclk_out 
n 1296 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R21.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R21.lp1.reg0"
t 140 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 547 di 
t 1296 a_sr 
t 1294 mclk_b 
t 1295 sclk 
t 1293 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R21.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R21.lp1.reg0"
t 1293 sh [1]
t 1292 sh [0]
t 1296 a_sr 
t 1294 mclk_b 
t 1295 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0632 LUT4
p config_data "0046"
p PLACE_LOCATION "C35R11.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C35R11.lp0.lut0"
t 577 dx 
t 339 f3 
t 138 f2 
t 534 f1 
t 179 f0 
]
{ u_sdram_to_RGB_other_1_beat_valid__reg REG
t 536 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 153 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1297 sh [1]
n 1298 sh [0]
n 1299 sh1 
n 1300 sh0 
n 1301 mclk_out 
n 1302 sclk_out 
n 1303 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C45R13.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C45R13.lp1.reg0"
t 536 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 153 di 
t 1303 a_sr 
t 1301 mclk_b 
t 1302 sclk 
t 1300 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C45R13.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C45R13.lp1.reg0"
t 1300 sh [1]
t 1299 sh [0]
t 1303 a_sr 
t 1301 mclk_b 
t 1302 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0633 LUT4
p config_data "0202"
p PLACE_LOCATION "C37R8.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C37R8.lp0.lut0"
t 220 dx 
t 443 f3 
t 367 f2 
t 375 f1 
t 3 f0 
]
{ u_sdram_to_RGB_emb_rdata_r__reg[5] REG
t 178 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 24 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1304 sh [1]
n 1305 sh [0]
n 1306 sh1 
n 1307 sh0 
n 1308 mclk_out 
n 1309 sclk_out 
n 1310 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R30.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R30.lp2.reg0"
t 178 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 24 di 
t 1310 a_sr 
t 1308 mclk_b 
t 1309 sclk 
t 1307 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R30.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R30.lp2.reg0"
t 1307 sh [1]
t 1306 sh [0]
t 1310 a_sr 
t 1308 mclk_b 
t 1309 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0634 LUT4
p config_data "0100"
p PLACE_LOCATION "C33R12.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C33R12.lp1.lut0"
t 617 dx 
t 520 f3 
t 339 f2 
t 138 f1 
t 109 f0 
]
[ dedicated_io_cell_u207_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 1
p term_pd_en_1 1
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 1
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 1
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 0
p cfg_gsclk90_inv_1 0
p cfg_gsclk180_inv_1 0
p cfg_gsclk270_inv_1 0
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 3
p cfg_dqs_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 1
p term_pd_en_0 1
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 1
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 1
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 3
p cfg_dqs_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "DQ6,DQ2"
p PLACE_LOCATION "C41R0.io_top.u0_bank5_mux.u0_bank5.u207.u0_M7A_IO_DDR"
p PCK_LOCATION "C41R0.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6] REG
t 578 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 44 di 
t 282 a_sr 
t 706 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1311 sh [1]
n 1312 sh [0]
n 1313 sh1 
n 1314 sh0 
n 1315 mclk_out 
n 1316 sclk_out 
n 1317 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R12.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R12.lp0.reg0"
t 578 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 44 di 
t 1317 a_sr 
t 1315 mclk_b 
t 1316 sclk 
t 1314 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R12.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R12.lp0.reg0"
t 1314 sh [1]
t 1313 sh [0]
t 1317 a_sr 
t 1315 mclk_b 
t 1316 sclk 
t 425 clk 
t 706 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_1_r__reg[15] REG
t 574 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 154 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1318 sh [1]
n 1319 sh [0]
n 1320 sh1 
n 1321 sh0 
n 1322 mclk_out 
n 1323 sclk_out 
n 1324 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R19.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R19.lp2.reg0"
t 574 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 154 di 
t 1324 a_sr 
t 1322 mclk_b 
t 1323 sclk 
t 1321 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R19.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R19.lp2.reg0"
t 1321 sh [1]
t 1320 sh [0]
t 1324 a_sr 
t 1322 mclk_b 
t 1323 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_addr_wr__reg[8] REG
t 576 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 175 di 
t 282 a_sr 
t 211 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1325 sh [1]
n 1326 sh [0]
n 1327 sh1 
n 1328 sh0 
n 1329 mclk_out 
n 1330 sclk_out 
n 1331 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R16.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C35R16.lp1.reg1"
t 576 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 175 di 
t 1331 a_sr 
t 1329 mclk_b 
t 1330 sclk 
t 1328 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R16.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C35R16.lp1.reg1"
t 1328 sh [1]
t 1327 sh [0]
t 1331 a_sr 
t 1329 mclk_b 
t 1330 sclk 
t 425 clk 
t 211 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[13] REG
t 575 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 76 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1332 sh [1]
n 1333 sh [0]
n 1334 sh1 
n 1335 sh0 
n 1336 mclk_out 
n 1337 sclk_out 
n 1338 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R8.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C29R8.lp3.reg0"
t 575 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 76 di 
t 1338 a_sr 
t 1336 mclk_b 
t 1337 sclk 
t 1335 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R8.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C29R8.lp3.reg0"
t 1335 sh [1]
t 1334 sh [0]
t 1338 a_sr 
t 1336 mclk_b 
t 1337 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0635 LUT4
p config_data "2E2E"
p PLACE_LOCATION "C37R12.le_tile.le_guts.lp1.lut41"
p PCK_LOCATION "C37R12.lp1.lut41"
t 259 dx 
t 563 f3 
t 294 f2 
t 179 f1 
t 3 f0 
]
{ u_sdram_to_RGB_emb_addr_wr_r__reg[0] REG
t 222 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 603 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1339 sh [1]
n 1340 sh [0]
n 1341 sh1 
n 1342 sh0 
n 1343 mclk_out 
n 1344 sclk_out 
n 1345 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R12.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C33R12.lp2.reg1"
t 222 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 603 di 
t 1345 a_sr 
t 1343 mclk_b 
t 1344 sclk 
t 1342 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R12.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C33R12.lp2.reg1"
t 1342 sh [1]
t 1341 sh [0]
t 1345 a_sr 
t 1343 mclk_b 
t 1344 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0636 LUT4
p config_data "7520"
p PLACE_LOCATION "C37R12.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C37R12.lp2.lut0"
t 661 dx 
t 94 f3 
t 292 f2 
t 686 f1 
t 259 f0 
]
[ dedicated_io_cell_u263_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 1
p cfg_gsclk90_inv_0 1
p cfg_gsclk180_inv_0 1
p cfg_gsclk270_inv_0 1
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 1
p cfg_dqs_0 1
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "A2,RESETN"
p PLACE_LOCATION "C54R9.io_top.u0_bank5_mux.u0_bank5.u263.u0_M7A_IO_DDR"
p PCK_LOCATION "C54R9.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5] REG
t 619 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 34 di 
t 282 a_sr 
t 220 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1346 sh [1]
n 1347 sh [0]
n 1348 sh1 
n 1349 sh0 
n 1350 mclk_out 
n 1351 sclk_out 
n 1352 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R7.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C35R7.lp3.reg1"
t 619 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 34 di 
t 1352 a_sr 
t 1350 mclk_b 
t 1351 sclk 
t 1349 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R7.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C35R7.lp3.reg1"
t 1349 sh [1]
t 1348 sh [0]
t 1352 a_sr 
t 1350 mclk_b 
t 1351 sclk 
t 425 clk 
t 220 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23] REG
t 618 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 744 di 
t 282 a_sr 
t 220 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1353 sh [1]
n 1354 sh [0]
n 1355 sh1 
n 1356 sh0 
n 1357 mclk_out 
n 1358 sclk_out 
n 1359 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R8.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R8.lp0.reg0"
t 618 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 744 di 
t 1359 a_sr 
t 1357 mclk_b 
t 1358 sclk 
t 1356 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R8.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R8.lp0.reg0"
t 1356 sh [1]
t 1355 sh [0]
t 1359 a_sr 
t 1357 mclk_b 
t 1358 sclk 
t 425 clk 
t 220 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0637 LUT4
p config_data "0400"
p PLACE_LOCATION "C37R14.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C37R14.lp0.lut0"
t 307 dx 
t 520 f3 
t 294 f2 
t 94 f1 
t 179 f0 
]
[ ii0638 LUT4
p config_data "E0E0"
p PLACE_LOCATION "C37R12.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C37R12.lp0.lut0"
t 704 dx 
t 294 f3 
t 94 f2 
t 64 f1 
t 3 f0 
]
[ ii0640 LUT4
p config_data "8000"
p PLACE_LOCATION "C27R13.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C27R13.lp0.lut0"
t 352 dx 
t 648 f3 
t 451 f2 
t 263 f1 
t 72 f0 
]
[ ii0639 LUT4
p config_data "C5C5"
p PLACE_LOCATION "C39R12.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C39R12.lp3.lut0"
t 351 dx 
t 164 f3 
t 491 f2 
t 550 f1 
t 3 f0 
]
{ u_sdram_to_RGB_emb_addr_rd__reg[8] REG
t 306 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 729 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1360 sh [1]
n 1361 sh [0]
n 1362 sh1 
n 1363 sh0 
n 1364 mclk_out 
n 1365 sclk_out 
n 1366 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R17.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C29R17.lp3.reg0"
t 306 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 729 di 
t 1366 a_sr 
t 1364 mclk_b 
t 1365 sclk 
t 1363 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R17.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C29R17.lp3.reg0"
t 1363 sh [1]
t 1362 sh [0]
t 1366 a_sr 
t 1364 mclk_b 
t 1365 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0641 LUT4
p config_data "8000"
p PLACE_LOCATION "C27R13.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C27R13.lp2.lut0"
t 742 dx 
t 635 f3 
t 437 f2 
t 248 f1 
t 352 f0 
]
{ u_sdram_to_RGB_emb_rdata_0_r__reg[5] REG
t 703 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 338 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1367 sh [1]
n 1368 sh [0]
n 1369 sh1 
n 1370 sh0 
n 1371 mclk_out 
n 1372 sclk_out 
n 1373 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R19.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R19.lp2.reg0"
t 703 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 338 di 
t 1373 a_sr 
t 1371 mclk_b 
t 1372 sclk 
t 1370 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R19.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R19.lp2.reg0"
t 1370 sh [1]
t 1369 sh [0]
t 1373 a_sr 
t 1371 mclk_b 
t 1372 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0642 LUT4
p config_data "E0C0"
p PLACE_LOCATION "C29R9.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C29R9.lp0.lut0"
t 385 dx 
t 58 f3 
t 550 f2 
t 362 f1 
t 742 f0 
]
[ dedicated_io_cell_u259_inst M7S_IO_VREF
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 1
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p ns_lv_fastestn_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 0
p ndr_cfg_0 0
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 0
p tpu_cfg_0 0
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p ns_lv_fastestn_0 0
p cfg_userio_en_0 0
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 0
p cfg_sclk_en_0 0
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 0
p cfg_id_sel_0 0
p cfg_oen_inv_0 0
p cfg_oen_sel_0 0
p cfg_dqs_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 0
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 0
p optional_function "VREF1,WEN"
p PLACE_LOCATION "C54R7.io_top.u0_bank5_mux.u0_bank5.u259.u0_M7A_IO_VREF"
p PCK_LOCATION "C54R7.u0_M7A_IO_VREF"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 clk_0 
t 3 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0643 LUT4
p config_data "8000"
p PLACE_LOCATION "C39R12.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C39R12.lp0.lut0"
t 29 dx 
t 514 f3 
t 336 f2 
t 133 f1 
t 699 f0 
]
{ u_sdram_to_RGB_emb_rdata_r__reg[6] REG
t 741 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 419 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1374 sh [1]
n 1375 sh [0]
n 1376 sh1 
n 1377 sh0 
n 1378 mclk_out 
n 1379 sclk_out 
n 1380 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R31.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R31.lp2.reg0"
t 741 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 419 di 
t 1380 a_sr 
t 1378 mclk_b 
t 1379 sclk 
t 1377 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R31.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R31.lp2.reg0"
t 1377 sh [1]
t 1376 sh [0]
t 1380 a_sr 
t 1378 mclk_b 
t 1379 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0644 LUT4
p config_data "8000"
p PLACE_LOCATION "C39R12.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C39R12.lp0.lut41"
t 420 dx 
t 164 f3 
t 727 f2 
t 529 f1 
t 343 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7] REG
t 386 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 436 di 
t 282 a_sr 
t 706 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1381 sh [1]
n 1382 sh [0]
n 1383 sh1 
n 1384 sh0 
n 1385 mclk_out 
n 1386 sclk_out 
n 1387 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R13.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R13.lp0.reg0"
t 386 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 436 di 
t 1387 a_sr 
t 1385 mclk_b 
t 1386 sclk 
t 1384 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R13.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R13.lp0.reg0"
t 1384 sh [1]
t 1383 sh [0]
t 1387 a_sr 
t 1385 mclk_b 
t 1386 sclk 
t 425 clk 
t 706 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[14] REG
t 387 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 638 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1388 sh [1]
n 1389 sh [0]
n 1390 sh1 
n 1391 sh0 
n 1392 mclk_out 
n 1393 sclk_out 
n 1394 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R10.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C35R10.lp0.reg1"
t 387 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 638 di 
t 1394 a_sr 
t 1392 mclk_b 
t 1393 sclk 
t 1391 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R10.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C35R10.lp0.reg1"
t 1391 sh [1]
t 1390 sh [0]
t 1394 a_sr 
t 1392 mclk_b 
t 1393 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0645 LUT4
p config_data "8000"
p PLACE_LOCATION "C39R12.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C39R12.lp1.lut0"
t 69 dx 
t 151 f3 
t 713 f2 
t 29 f1 
t 420 f0 
]
{ u_sdram_to_RGB_emb_addr_wr_r__reg[1] REG
t 30 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 410 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1395 sh [1]
n 1396 sh [0]
n 1397 sh1 
n 1398 sh0 
n 1399 mclk_out 
n 1400 sclk_out 
n 1401 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R16.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C33R16.lp2.reg1"
t 30 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 410 di 
t 1401 a_sr 
t 1399 mclk_b 
t 1400 sclk 
t 1398 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R16.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C33R16.lp2.reg1"
t 1398 sh [1]
t 1397 sh [0]
t 1401 a_sr 
t 1399 mclk_b 
t 1400 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0646 LUT4
p config_data "C5CA"
p PLACE_LOCATION "C39R14.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C39R14.lp0.lut0"
t 463 dx 
t 726 f3 
t 287 f2 
t 550 f1 
t 69 f0 
]
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6] REG
t 422 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 298 di 
t 282 a_sr 
t 220 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1402 sh [1]
n 1403 sh [0]
n 1404 sh1 
n 1405 sh0 
n 1406 mclk_out 
n 1407 sclk_out 
n 1408 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R8.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R8.lp0.reg0"
t 422 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 298 di 
t 1408 a_sr 
t 1406 mclk_b 
t 1407 sclk 
t 1405 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R8.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R8.lp0.reg0"
t 1405 sh [1]
t 1404 sh [0]
t 1408 a_sr 
t 1406 mclk_b 
t 1407 sclk 
t 425 clk 
t 220 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24] REG
t 421 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 244 di 
t 282 a_sr 
t 220 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1409 sh [1]
n 1410 sh [0]
n 1411 sh1 
n 1412 sh0 
n 1413 mclk_out 
n 1414 sclk_out 
n 1415 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R7.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C35R7.lp2.reg1"
t 421 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 244 di 
t 1415 a_sr 
t 1413 mclk_b 
t 1414 sclk 
t 1412 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R7.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C35R7.lp2.reg1"
t 1412 sh [1]
t 1411 sh [0]
t 1415 a_sr 
t 1413 mclk_b 
t 1414 sclk 
t 425 clk 
t 220 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0647 LUT4
p config_data "060C"
p PLACE_LOCATION "C39R10.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C39R10.lp0.lut41"
t 108 dx 
t 726 f3 
t 528 f2 
t 550 f1 
t 69 f0 
]
[ ii0648 LUT4
p config_data "F8F8"
p PLACE_LOCATION "C29R11.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C29R11.lp2.lut0"
t 506 dx 
t 89 f3 
t 550 f2 
t 108 f1 
t 3 f0 
]
[ ii0650 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C39R13.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C39R13.lp3.lut0"
t 156 dx 
t 656 f3 
t 550 f2 
t 155 f1 
t 3 f0 
]
[ ii0649 LUT4
p config_data "78F0"
p PLACE_LOCATION "C39R13.le_tile.le_guts.lp2.lut40"
p PCK_LOCATION "C39R13.lp2.lut40"
t 155 dx 
t 726 f3 
t 528 f2 
t 344 f1 
t 69 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_done_r__reg REG
t 109 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 179 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1416 sh [1]
n 1417 sh [0]
n 1418 sh1 
n 1419 sh0 
n 1420 mclk_out 
n 1421 sclk_out 
n 1422 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R12.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C33R12.lp0.reg1"
t 109 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 179 di 
t 1422 a_sr 
t 1420 mclk_b 
t 1421 sclk 
t 1419 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R12.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C33R12.lp0.reg1"
t 1419 sh [1]
t 1418 sh [0]
t 1422 a_sr 
t 1420 mclk_b 
t 1421 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_addr_rd__reg[9] REG
t 107 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 371 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1423 sh [1]
n 1424 sh [0]
n 1425 sh1 
n 1426 sh0 
n 1427 mclk_out 
n 1428 sclk_out 
n 1429 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R17.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R17.lp2.reg0"
t 107 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 371 di 
t 1429 a_sr 
t 1427 mclk_b 
t 1428 sclk 
t 1426 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R17.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R17.lp2.reg0"
t 1426 sh [1]
t 1425 sh [0]
t 1429 a_sr 
t 1427 mclk_b 
t 1428 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0651 LUT4
p config_data "8000"
p PLACE_LOCATION "C37R13.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C37R13.lp1.lut0"
t 552 dx 
t 726 f3 
t 528 f2 
t 344 f1 
t 69 f0 
]
{ u_sdram_to_RGB_emb_rdata_0_r__reg[6] REG
t 505 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 113 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1430 sh [1]
n 1431 sh [0]
n 1432 sh1 
n 1433 sh0 
n 1434 mclk_out 
n 1435 sclk_out 
n 1436 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R20.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R20.lp2.reg0"
t 505 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 113 di 
t 1436 a_sr 
t 1434 mclk_b 
t 1435 sclk 
t 1433 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R20.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R20.lp2.reg0"
t 1433 sh [1]
t 1432 sh [0]
t 1436 a_sr 
t 1434 mclk_b 
t 1435 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0652 LUT4
p config_data "C5CA"
p PLACE_LOCATION "C35R8.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C35R8.lp0.lut0"
t 193 dx 
t 150 f3 
t 456 f2 
t 550 f1 
t 552 f0 
]
[ ii0653 LUT4
p config_data "8888"
p PLACE_LOCATION "C33R13.le_tile.le_guts.lp1.lut40"
p PCK_LOCATION "C33R13.lp1.lut40"
t 594 dx 
t 150 f3 
t 552 f2 
t 3 f1 
t 3 f0 
]
[ dedicated_io_cell_u253_inst M7S_IO_DQS
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p cfg_test_en_1 0
p cfg_userio_en_1 0
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 0
p cfg_gsclk90_inv_1 0
p cfg_gsclk180_inv_1 0
p cfg_gsclk270_inv_1 0
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 0
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 1
p cfg_d_en_1 0
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p cfg_test_en_0 0
p cfg_userio_en_0 0
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 0
p cfg_oen_inv_0 0
p cfg_oen_sel_0 1
p cfg_dqs_0 1
p cfg_txd0_inv_0 1
p cfg_txd1_inv_0 0
p cfg_d_en_0 0
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p cfg_nc_dqs 0
p cfg_burst_len 0
p cfg_dqsr_rstn_sel 0
p cfg_clkpol_sel 0
p pdn_cfg 0
p bypassn_cfg_90 0
p ssel1_90 0
p lfm_90 0
p vcsel_90 0
p bypassn_cfg_0 0
p ssel1_0 0
p lfm_0 0
p vcsel_0 0
p optional_function "CLK,CLKN"
p PLACE_LOCATION "C54R5.io_top.u0_bank5_mux.u0_bank5.u253.u0_M7A_IO_DQS"
p PCK_LOCATION "C54R5.u0_M7A_IO_DQS"
t 3 clkpol_o 
t 3 dqsr90_o 
t 3 dqsr_en 
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 clkpol_user 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 dqsr_en_rstn 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 clk_0 
t 3 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
{ u_sdram_to_RGB_emb_rdata_r__reg[7] REG
t 551 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 62 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1437 sh [1]
n 1438 sh [0]
n 1439 sh1 
n 1440 sh0 
n 1441 mclk_out 
n 1442 sclk_out 
n 1443 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R31.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C29R31.lp3.reg0"
t 551 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 62 di 
t 1443 a_sr 
t 1441 mclk_b 
t 1442 sclk 
t 1440 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R31.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C29R31.lp3.reg0"
t 1440 sh [1]
t 1439 sh [0]
t 1443 a_sr 
t 1441 mclk_b 
t 1442 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0654 LUT4
p config_data "C5CA"
p PLACE_LOCATION "C33R13.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C33R13.lp2.lut0"
t 237 dx 
t 712 f3 
t 267 f2 
t 550 f1 
t 594 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8] REG
t 194 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 84 di 
t 282 a_sr 
t 706 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1444 sh [1]
n 1445 sh [0]
n 1446 sh1 
n 1447 sh0 
n 1448 mclk_out 
n 1449 sclk_out 
n 1450 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R13.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C29R13.lp3.reg0"
t 194 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 84 di 
t 1450 a_sr 
t 1448 mclk_b 
t 1449 sclk 
t 1447 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R13.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C29R13.lp3.reg0"
t 1447 sh [1]
t 1446 sh [0]
t 1450 a_sr 
t 1448 mclk_b 
t 1449 sclk 
t 425 clk 
t 706 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[15] REG
t 195 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 447 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1451 sh [1]
n 1452 sh [0]
n 1453 sh1 
n 1454 sh0 
n 1455 mclk_out 
n 1456 sclk_out 
n 1457 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R15.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C33R15.lp2.reg1"
t 195 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 447 di 
t 1457 a_sr 
t 1455 mclk_b 
t 1456 sclk 
t 1454 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R15.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C33R15.lp2.reg1"
t 1454 sh [1]
t 1453 sh [0]
t 1457 a_sr 
t 1455 mclk_b 
t 1456 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0655 LUT4
p config_data "78F0"
p PLACE_LOCATION "C39R14.le_tile.le_guts.lp1.lut41"
p PCK_LOCATION "C39R14.lp1.lut41"
t 633 dx 
t 150 f3 
t 712 f2 
t 513 f1 
t 552 f0 
]
[ dedicated_io_cell_u318_inst M7S_IO_PCISG
p cfg_nc 0
p ns_lv_fastestn 0
p cfg_userio_en 0
p ns_lv_cfg 0
p pdr_cfg 0
p ndr_cfg 0
p keep_cfg 0
p rx_dig_en_cfg 1
p in_del 0
p out_del 0
p vpci_en 0
p cfg_oen_inv 0
p cfg_oen_sel 0
p cfg_od_inv 0
p cfg_od_sel 0
p cfg_id_sel 0
p cfg_fclk_inv 0
p cfg_fclk_gate_sel 0
p cfg_fclk_en 0
p cfg_rstn_inv 0
p cfg_oen_rstn_en 0
p cfg_od_rstn_en 0
p cfg_id_rstn_en 0
p cfg_setn_inv 0
p cfg_oen_setn_en 0
p cfg_od_setn_en 0
p cfg_id_setn_en 0
p optional_function "UART2_RXD_I"
p PLACE_LOCATION "C54R47.io_top.u0_bank10_mux.u0_bank10.u318.u0_M7A_IO_PCISG"
p PCK_LOCATION "C54R47.u0_M7A_IO_PCISG"
t 3 id 
t 3 clk 
t 3 clk_en 
t 3 rstn 
t 3 setn 
t 3 od 
t 3 oen 
t 3 PAD 
]
{ u_sdram_to_RGB_emb_addr_wr_r__reg[2] REG
t 595 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 216 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1458 sh [1]
n 1459 sh [0]
n 1460 sh1 
n 1461 sh0 
n 1462 mclk_out 
n 1463 sclk_out 
n 1464 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R16.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R16.lp0.reg0"
t 595 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 216 di 
t 1464 a_sr 
t 1462 mclk_b 
t 1463 sclk 
t 1461 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R16.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R16.lp0.reg0"
t 1461 sh [1]
t 1460 sh [0]
t 1464 a_sr 
t 1462 mclk_b 
t 1463 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0656 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C39R14.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C39R14.lp1.lut0"
t 277 dx 
t 79 f3 
t 550 f2 
t 633 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7] REG
t 236 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 553 di 
t 282 a_sr 
t 220 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1465 sh [1]
n 1466 sh [0]
n 1467 sh1 
n 1468 sh0 
n 1469 mclk_out 
n 1470 sclk_out 
n 1471 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R7.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C37R7.lp1.reg0"
t 236 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 553 di 
t 1471 a_sr 
t 1469 mclk_b 
t 1470 sclk 
t 1468 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R7.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C37R7.lp1.reg0"
t 1468 sh [1]
t 1467 sh [0]
t 1471 a_sr 
t 1469 mclk_b 
t 1470 sclk 
t 425 clk 
t 220 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25] REG
t 235 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 499 di 
t 282 a_sr 
t 220 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1472 sh [1]
n 1473 sh [0]
n 1474 sh1 
n 1475 sh0 
n 1476 mclk_out 
n 1477 sclk_out 
n 1478 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R7.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R7.lp0.reg0"
t 235 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 499 di 
t 1478 a_sr 
t 1476 mclk_b 
t 1477 sclk 
t 1475 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R7.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R7.lp0.reg0"
t 1475 sh [1]
t 1474 sh [0]
t 1478 a_sr 
t 1476 mclk_b 
t 1477 sclk 
t 425 clk 
t 220 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0657 LUT4
p config_data "8000"
p PLACE_LOCATION "C37R13.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C37R13.lp0.lut0"
t 675 dx 
t 150 f3 
t 712 f2 
t 513 f1 
t 552 f0 
]
[ ii0658 LUT4
p config_data "C5CA"
p PLACE_LOCATION "C37R10.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C37R10.lp2.lut0"
t 324 dx 
t 335 f3 
t 642 f2 
t 550 f1 
t 675 f0 
]
[ io_cell_spi_miso_inst M7S_IO_LVDS
p cfg_nc 4'h0
p ldr_cfg 4'h0
p rx_lvds_en_cfg 1'b0
p term_diff_en_cfg 1'b0
p lvds_tx_en_cfg 1'b0
p cml_tx_en_cfg 1'b0
p td_cfg 4'h0
p cfg_gear_mode48 1'b0
p cfg_gear_mode7 1
p cfg_algn_rsn_sel 1'b0
p ns_lv_fastestn_1 1'b0
p cfg_userio_en_1 1'b0
p cfg_sclk_inv_1 1'b0
p cfg_sclk_gate_sel_1 1'b0
p cfg_eclk_gate_sel_1 1'b0
p cfg_eclk90_gate_sel_1 1'b0
p cfg_sclk_en_1 1'b0
p cfg_fclk_en_1 1'b0
p cfg_eclk_en_1 1'b0
p cfg_eclk90_en_1 1'b0
p cfg_rstn_inv_1 1'b0
p cfg_oen_rstn_en_1 1'b0
p cfg_od_rstn_en_1 1'b0
p cfg_id_rstn_en_1 1'b0
p cfg_setn_inv_1 1'b0
p cfg_oen_setn_en_1 1'b0
p cfg_od_setn_en_1 1'b0
p cfg_id_setn_en_1 1'b0
p cfg_txd0_inv_1 1'b0
p cfg_txd1_inv_1 1'b0
p cfg_txd2_inv_1 1'b0
p cfg_txd3_inv_1 1'b0
p cfg_d_en_1 1'b0
p cfg_sclk_out_1 1'b0
p cfg_clkout_sel_1 1'b0
p cfg_od_sel_1 2'h0
p cfg_oen_inv_1 1'b0
p cfg_oen_sel_1 2'h0
p cfg_gear_1 1'b0
p cfg_slave_en_1 1'b0
p cfg_id_sel_1 1'b0
p ns_lv_cfg_1 2'h0
p pdr_cfg_1 4'h0
p ndr_cfg_1 4'h0
p rx_dig_en_cfg_1 1'b0
p keep_cfg_1 2'h0
p in_del_1 4'h0
p out_del_1 4'h0
p ns_lv_fastestn_0 1'b0
p cfg_userio_en_0 1
p cfg_sclk_inv_0 0
p cfg_sclk_gate_sel_0 0
p cfg_eclk_gate_sel_0 1'b0
p cfg_eclk90_gate_sel_0 1'b0
p cfg_sclk_en_0 1'b0
p cfg_fclk_en_0 0
p cfg_eclk_en_0 1'b0
p cfg_eclk90_en_0 1'b0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 1'b0
p cfg_txd2_inv_0 1'b0
p cfg_txd3_inv_0 1'b0
p cfg_d_en_0 1'b0
p cfg_sclk_out_0 1'b0
p cfg_clkout_sel_0 1'b0
p cfg_od_sel_0 2'h0
p cfg_oen_inv_0 0
p cfg_oen_sel_0 2'h0
p cfg_gear_0 1'b0
p cfg_slave_en_0 1'b0
p cfg_id_sel_0 1'b0
p ns_lv_cfg_0 2'h0
p pdr_cfg_0 4'h0
p ndr_cfg_0 4'h0
p rx_dig_en_cfg_0 1
p keep_cfg_0 2'h0
p in_del_0 0
p out_del_0 0
p optional_function ""
p PLACE_LOCATION "C21R49.io_top.u0_bank12_mux.u0_bank12.u409.u0_M7A_IO_LVDS"
p PCK_LOCATION "C21R49.u0_M7A_IO_LVDS"
t 3 id_1 
t 3 id_0 
t 3 id_q_1 [3]
t 3 id_q_1 [2]
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 773 id_q_0 [3]
t 774 id_q_0 [2]
t 775 id_q_0 [1]
t 196 id_q_0 [0]
t 3 align_rstn 
t 3 alignwd 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 io_reg_clk 
t 3 geclk 
t 3 geclk90 
t 3 geclk180 
t 3 geclk270 
t 3 od_d_1 [3]
t 3 od_d_1 [2]
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [3]
t 3 od_d_0 [2]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 clk_0 
t 3 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 9 PAD0 
]
[ ii0660 LUT4
p config_data "6A6A"
p PLACE_LOCATION "C39R13.le_tile.le_guts.lp2.lut41"
p PCK_LOCATION "C39R13.lp2.lut41"
t 717 dx 
t 134 f3 
t 552 f2 
t 716 f1 
t 3 f0 
]
[ ii0659 LUT4
p config_data "8000"
p PLACE_LOCATION "C33R11.le_tile.le_guts.lp1.lut40"
p PCK_LOCATION "C33R11.lp1.lut40"
t 716 dx 
t 150 f3 
t 712 f2 
t 513 f1 
t 335 f0 
]
[ ii0661 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C39R13.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C39R13.lp2.lut0"
t 363 dx 
t 446 f3 
t 550 f2 
t 717 f1 
t 3 f0 
]
{ u_sdram_to_RGB_emb_rdata_0_r__reg[7] REG
t 323 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 652 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1479 sh [1]
n 1480 sh [0]
n 1481 sh1 
n 1482 sh0 
n 1483 mclk_out 
n 1484 sclk_out 
n 1485 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R17.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C33R17.lp3.reg0"
t 323 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 652 di 
t 1485 a_sr 
t 1483 mclk_b 
t 1484 sclk 
t 1482 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R17.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C33R17.lp3.reg0"
t 1482 sh [1]
t 1481 sh [0]
t 1485 a_sr 
t 1483 mclk_b 
t 1484 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[2] REG
t 325 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 234 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1486 sh [1]
n 1487 sh [0]
n 1488 sh1 
n 1489 sh0 
n 1490 mclk_out 
n 1491 sclk_out 
n 1492 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R15.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C27R15.lp0.reg1"
t 325 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 234 di 
t 1492 a_sr 
t 1490 mclk_b 
t 1491 sclk 
t 1489 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R15.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C27R15.lp0.reg1"
t 1489 sh [1]
t 1488 sh [0]
t 1492 a_sr 
t 1490 mclk_b 
t 1491 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0662 LUT4
p config_data "9333"
p PLACE_LOCATION "C33R11.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C33R11.lp2.lut0"
t 755 dx 
t 134 f3 
t 698 f2 
t 552 f1 
t 716 f0 
]
{ u_sdram_to_RGB_de_o__reg REG
t 719 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 192 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1493 sh [1]
n 1494 sh [0]
n 1495 sh1 
n 1496 sh0 
n 1497 mclk_out 
n 1498 sclk_out 
n 1499 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R30.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R30.lp0.reg0"
t 719 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 192 di 
t 1499 a_sr 
t 1497 mclk_b 
t 1498 sclk 
t 1496 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R30.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R30.lp0.reg0"
t 1496 sh [1]
t 1495 sh [0]
t 1499 a_sr 
t 1497 mclk_b 
t 1498 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0663 LUT4
p config_data "8B8B"
p PLACE_LOCATION "C33R10.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C33R10.lp2.lut0"
t 404 dx 
t 254 f3 
t 550 f2 
t 755 f1 
t 3 f0 
]
{ u_sdram_to_RGB_emb_rdata_r__reg[8] REG
t 364 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 460 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1500 sh [1]
n 1501 sh [0]
n 1502 sh1 
n 1503 sh0 
n 1504 mclk_out 
n 1505 sclk_out 
n 1506 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R30.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C29R30.lp3.reg0"
t 364 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 460 di 
t 1506 a_sr 
t 1504 mclk_b 
t 1505 sclk 
t 1503 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R30.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C29R30.lp3.reg0"
t 1503 sh [1]
t 1502 sh [0]
t 1506 a_sr 
t 1504 mclk_b 
t 1505 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0664 LUT4
p config_data "8080"
p PLACE_LOCATION "C33R10.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C33R10.lp0.lut0"
t 42 dx 
t 134 f3 
t 698 f2 
t 716 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9] REG
t 756 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 479 di 
t 282 a_sr 
t 706 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1507 sh [1]
n 1508 sh [0]
n 1509 sh1 
n 1510 sh0 
n 1511 mclk_out 
n 1512 sclk_out 
n 1513 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R12.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C29R12.lp1.reg0"
t 756 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 479 di 
t 1513 a_sr 
t 1511 mclk_b 
t 1512 sclk 
t 1510 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R12.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C29R12.lp1.reg0"
t 1510 sh [1]
t 1509 sh [0]
t 1513 a_sr 
t 1511 mclk_b 
t 1512 sclk 
t 425 clk 
t 706 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[16] REG
t 757 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 255 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1514 sh [1]
n 1515 sh [0]
n 1516 sh1 
n 1517 sh0 
n 1518 mclk_out 
n 1519 sclk_out 
n 1520 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C25R14.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C25R14.lp0.reg0"
t 757 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 255 di 
t 1520 a_sr 
t 1518 mclk_b 
t 1519 sclk 
t 1517 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C25R14.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C25R14.lp0.reg0"
t 1517 sh [1]
t 1516 sh [0]
t 1520 a_sr 
t 1518 mclk_b 
t 1519 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0665 LUT4
p config_data "8888"
p PLACE_LOCATION "C29R11.le_tile.le_guts.lp0.lut40"
p PCK_LOCATION "C29R11.lp0.lut40"
t 435 dx 
t 552 f3 
t 42 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_emb_addr_wr_r__reg[3] REG
t 403 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 23 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1521 sh [1]
n 1522 sh [0]
n 1523 sh1 
n 1524 sh0 
n 1525 mclk_out 
n 1526 sclk_out 
n 1527 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R16.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R16.lp2.reg0"
t 403 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 23 di 
t 1527 a_sr 
t 1525 mclk_b 
t 1526 sclk 
t 1524 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R16.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R16.lp2.reg0"
t 1524 sh [1]
t 1523 sh [0]
t 1527 a_sr 
t 1525 mclk_b 
t 1526 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0666 LUT4
p config_data "C5CA"
p PLACE_LOCATION "C29R11.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C29R11.lp3.lut0"
t 83 dx 
t 503 f3 
t 61 f2 
t 550 f1 
t 435 f0 
]
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8] REG
t 41 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 49 di 
t 282 a_sr 
t 220 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1528 sh [1]
n 1529 sh [0]
n 1530 sh1 
n 1531 sh0 
n 1532 mclk_out 
n 1533 sclk_out 
n 1534 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R7.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C33R7.lp1.reg1"
t 41 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 49 di 
t 1534 a_sr 
t 1532 mclk_b 
t 1533 sclk 
t 1531 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R7.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C33R7.lp1.reg1"
t 1531 sh [1]
t 1530 sh [0]
t 1534 a_sr 
t 1532 mclk_b 
t 1533 sclk 
t 425 clk 
t 220 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26] REG
t 43 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 758 di 
t 282 a_sr 
t 220 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1535 sh [1]
n 1536 sh [0]
n 1537 sh1 
n 1538 sh0 
n 1539 mclk_out 
n 1540 sclk_out 
n 1541 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R9.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C37R9.lp2.reg0"
t 43 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 758 di 
t 1541 a_sr 
t 1539 mclk_b 
t 1540 sclk 
t 1538 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R9.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C37R9.lp2.reg0"
t 1538 sh [1]
t 1537 sh [0]
t 1541 a_sr 
t 1539 mclk_b 
t 1540 sclk 
t 425 clk 
t 220 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0667 LUT4
p config_data "F066"
p PLACE_LOCATION "C39R9.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C39R9.lp2.lut0"
t 477 dx 
t 164 f3 
t 727 f2 
t 309 f1 
t 550 f0 
]
[ ii0668 LUT4
p config_data "6CCC"
p PLACE_LOCATION "C39R13.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C39R13.lp1.lut0"
t 124 dx 
t 503 f3 
t 504 f2 
t 552 f1 
t 42 f0 
]
[ ii0670 LUT4
p config_data "8000"
p PLACE_LOCATION "C37R9.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C37R9.lp0.lut0"
t 521 dx 
t 503 f3 
t 504 f2 
t 552 f1 
t 42 f0 
]
[ ii0669 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C39R14.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C39R14.lp2.lut0"
t 522 dx 
t 60 f3 
t 550 f2 
t 124 f1 
t 3 f0 
]
[ dedicated_io_cell_u243_inst M7S_IO_CAL
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 1
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p ns_lv_fastestn_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 0
p ndr_cfg_0 0
p keep_cfg_0 0
p term_pu_en_0 1
p term_pd_en_0 1
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 0
p tpu_cfg_0 0
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p ns_lv_fastestn_0 0
p cfg_userio_en_0 0
p cfg_use_cal0_0 1
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 0
p cfg_sclk_en_0 0
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 0
p cfg_id_sel_0 0
p cfg_oen_inv_0 0
p cfg_oen_sel_0 0
p cfg_dqs_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 0
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 0
p optional_function "CAL,A6"
p PLACE_LOCATION "C54R1.io_top.u0_bank5_mux.u0_bank5.u243.u0_M7A_IO_CAL"
p PCK_LOCATION "C54R1.u0_M7A_IO_CAL"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_out [4]
t 3 NDR_out [3]
t 3 NDR_out [2]
t 3 NDR_out [1]
t 3 NDR_out [0]
t 3 PDR_out [4]
t 3 PDR_out [3]
t 3 PDR_out [2]
t 3 PDR_out [1]
t 3 PDR_out [0]
t 3 TPD_out [7]
t 3 TPD_out [6]
t 3 TPD_out [5]
t 3 TPD_out [4]
t 3 TPD_out [3]
t 3 TPD_out [2]
t 3 TPD_out [1]
t 3 TPD_out [0]
t 3 TPU_out [7]
t 3 TPU_out [6]
t 3 TPU_out [5]
t 3 TPU_out [4]
t 3 TPU_out [3]
t 3 TPU_out [2]
t 3 TPU_out [1]
t 3 TPU_out [0]
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 clk_0 
t 3 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 cal_done 
t 3 cal_start 
t 3 PAD1 
t 3 PAD0 
]
[ ii0671 LUT4
p config_data "C5CA"
p PLACE_LOCATION "C39R10.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C39R10.lp0.lut0"
t 170 dx 
t 322 f3 
t 629 f2 
t 550 f1 
t 521 f0 
]
{ u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0] REG
t 126 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 621 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1542 sh [1]
n 1543 sh [0]
n 1544 sh1 
n 1545 sh0 
n 1546 mclk_out 
n 1547 sclk_out 
n 1548 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R9.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R9.lp2.reg0"
t 126 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 621 di 
t 1548 a_sr 
t 1546 mclk_b 
t 1547 sclk 
t 1545 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R9.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R9.lp2.reg0"
t 1545 sh [1]
t 1544 sh [0]
t 1548 a_sr 
t 1546 mclk_b 
t 1547 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_0_r__reg[8] REG
t 125 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 45 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1549 sh [1]
n 1550 sh [0]
n 1551 sh1 
n 1552 sh0 
n 1553 mclk_out 
n 1554 sclk_out 
n 1555 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R18.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R18.lp0.reg0"
t 125 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 45 di 
t 1555 a_sr 
t 1553 mclk_b 
t 1554 sclk 
t 1552 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R18.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R18.lp0.reg0"
t 1552 sh [1]
t 1551 sh [0]
t 1555 a_sr 
t 1553 mclk_b 
t 1554 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[3] REG
t 123 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 234 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1556 sh [1]
n 1557 sh [0]
n 1558 sh1 
n 1559 sh0 
n 1560 mclk_out 
n 1561 sclk_out 
n 1562 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R15.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C27R15.lp1.reg0"
t 123 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 234 di 
t 1562 a_sr 
t 1560 mclk_b 
t 1561 sclk 
t 1559 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R15.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C27R15.lp1.reg0"
t 1559 sh [1]
t 1558 sh [0]
t 1562 a_sr 
t 1560 mclk_b 
t 1561 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0672 LUT4
p config_data "7878"
p PLACE_LOCATION "C39R9.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C39R9.lp1.lut0"
t 567 dx 
t 164 f3 
t 727 f2 
t 529 f1 
t 3 f0 
]
[ ii0673 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C39R10.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C39R10.lp2.lut0"
t 210 dx 
t 110 f3 
t 550 f2 
t 567 f1 
t 3 f0 
]
{ u_sdram_to_RGB_emb_rdata_r__reg[9] REG
t 169 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 106 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1563 sh [1]
n 1564 sh [0]
n 1565 sh1 
n 1566 sh0 
n 1567 mclk_out 
n 1568 sclk_out 
n 1569 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R32.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R32.lp1.reg0"
t 169 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 106 di 
t 1569 a_sr 
t 1567 mclk_b 
t 1568 sclk 
t 1566 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R32.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R32.lp1.reg0"
t 1566 sh [1]
t 1565 sh [0]
t 1569 a_sr 
t 1567 mclk_b 
t 1568 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0674 LUT4
p config_data "7F80"
p PLACE_LOCATION "C43R13.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C43R13.lp0.lut0"
t 608 dx 
t 164 f3 
t 727 f2 
t 529 f1 
t 343 f0 
]
[ dedicated_io_cell_u240_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 1
p cfg_gsclk90_inv_0 1
p cfg_gsclk180_inv_0 1
p cfg_gsclk270_inv_0 1
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 1
p cfg_dqs_0 1
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "BA1,A4"
p PLACE_LOCATION "C53R0.io_top.u0_bank5_mux.u0_bank5.u240.u0_M7A_IO_DDR"
p PCK_LOCATION "C53R0.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0675 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C39R12.le_tile.le_guts.lp0.lut40"
p PCK_LOCATION "C39R12.lp0.lut40"
t 247 dx 
t 676 f3 
t 550 f2 
t 608 f1 
t 3 f0 
]
{ u_sdram_to_RGB_ahm_rdata_r__reg[17] REG
t 566 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 63 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1570 sh [1]
n 1571 sh [0]
n 1572 sh1 
n 1573 sh0 
n 1574 mclk_out 
n 1575 sclk_out 
n 1576 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R10.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R10.lp0.reg0"
t 566 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 63 di 
t 1576 a_sr 
t 1574 mclk_b 
t 1575 sclk 
t 1573 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R10.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R10.lp0.reg0"
t 1573 sh [1]
t 1572 sh [0]
t 1576 a_sr 
t 1574 mclk_b 
t 1575 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_addr_wr_r__reg[4] REG
t 209 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 589 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1577 sh [1]
n 1578 sh [0]
n 1579 sh1 
n 1580 sh0 
n 1581 mclk_out 
n 1582 sclk_out 
n 1583 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R16.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R16.lp1.reg0"
t 209 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 589 di 
t 1583 a_sr 
t 1581 mclk_b 
t 1582 sclk 
t 1580 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R16.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R16.lp1.reg0"
t 1580 sh [1]
t 1579 sh [0]
t 1583 a_sr 
t 1581 mclk_b 
t 1582 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0676 LUT4
p config_data "C5CA"
p PLACE_LOCATION "C37R10.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C37R10.lp3.lut0"
t 647 dx 
t 151 f3 
t 480 f2 
t 550 f1 
t 420 f0 
]
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9] REG
t 607 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 317 di 
t 282 a_sr 
t 220 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1584 sh [1]
n 1585 sh [0]
n 1586 sh1 
n 1587 sh0 
n 1588 mclk_out 
n 1589 sclk_out 
n 1590 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R8.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C33R8.lp0.reg1"
t 607 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 317 di 
t 1590 a_sr 
t 1588 mclk_b 
t 1589 sclk 
t 1587 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R8.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C33R8.lp0.reg1"
t 1587 sh [1]
t 1586 sh [0]
t 1590 a_sr 
t 1588 mclk_b 
t 1589 sclk 
t 425 clk 
t 220 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27] REG
t 609 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 258 di 
t 282 a_sr 
t 220 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1591 sh [1]
n 1592 sh [0]
n 1593 sh1 
n 1594 sh0 
n 1595 mclk_out 
n 1596 sclk_out 
n 1597 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R7.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C35R7.lp2.reg0"
t 609 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 258 di 
t 1597 a_sr 
t 1595 mclk_b 
t 1596 sclk 
t 1594 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R7.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C35R7.lp2.reg0"
t 1594 sh [1]
t 1593 sh [0]
t 1597 a_sr 
t 1595 mclk_b 
t 1596 sclk 
t 425 clk 
t 220 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0677 LUT4
p config_data "6C6C"
p PLACE_LOCATION "C39R12.le_tile.le_guts.lp1.lut41"
p PCK_LOCATION "C39R12.lp1.lut41"
t 295 dx 
t 151 f3 
t 713 f2 
t 420 f1 
t 3 f0 
]
[ io_cell_spi_sck_inst M7S_IO_LVDS
p cfg_nc 4'h0
p ldr_cfg 4'h0
p rx_lvds_en_cfg 1'b0
p term_diff_en_cfg 1'b0
p lvds_tx_en_cfg 1'b0
p cml_tx_en_cfg 1'b0
p td_cfg 4'h0
p cfg_gear_mode48 1'b0
p cfg_gear_mode7 1
p cfg_algn_rsn_sel 1'b0
p ns_lv_fastestn_1 1'b0
p cfg_userio_en_1 1
p cfg_sclk_inv_1 0
p cfg_sclk_gate_sel_1 0
p cfg_eclk_gate_sel_1 1'b0
p cfg_eclk90_gate_sel_1 1'b0
p cfg_sclk_en_1 1'b0
p cfg_fclk_en_1 0
p cfg_eclk_en_1 1'b0
p cfg_eclk90_en_1 1'b0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 1'b0
p cfg_txd2_inv_1 1'b0
p cfg_txd3_inv_1 1'b0
p cfg_d_en_1 1
p cfg_sclk_out_1 1'b0
p cfg_clkout_sel_1 1'b0
p cfg_od_sel_1 2
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_gear_1 1'b0
p cfg_slave_en_1 1'b0
p cfg_id_sel_1 1'b0
p ns_lv_cfg_1 0
p pdr_cfg_1 8
p ndr_cfg_1 8
p rx_dig_en_cfg_1 1'b0
p keep_cfg_1 2'h0
p in_del_1 0
p out_del_1 0
p ns_lv_fastestn_0 1'b0
p cfg_userio_en_0 1
p cfg_sclk_inv_0 0
p cfg_sclk_gate_sel_0 0
p cfg_eclk_gate_sel_0 1'b0
p cfg_eclk90_gate_sel_0 1'b0
p cfg_sclk_en_0 1'b0
p cfg_fclk_en_0 0
p cfg_eclk_en_0 1'b0
p cfg_eclk90_en_0 1'b0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 1'b0
p cfg_txd2_inv_0 1'b0
p cfg_txd3_inv_0 1'b0
p cfg_d_en_0 1
p cfg_sclk_out_0 1'b0
p cfg_clkout_sel_0 1'b0
p cfg_od_sel_0 2
p cfg_oen_inv_0 0
p cfg_oen_sel_0 1
p cfg_gear_0 1'b0
p cfg_slave_en_0 1'b0
p cfg_id_sel_0 1'b0
p ns_lv_cfg_0 0
p pdr_cfg_0 8
p ndr_cfg_0 8
p rx_dig_en_cfg_0 1'b0
p keep_cfg_0 2'h0
p in_del_0 0
p out_del_0 0
p optional_function ""
p PLACE_LOCATION "C23R49.io_top.u0_bank12_mux.u0_bank12.u403.u0_M7A_IO_LVDS"
p PCK_LOCATION "C23R49.u0_M7A_IO_LVDS"
t 3 id_1 
t 3 id_0 
t 3 id_q_1 [3]
t 3 id_q_1 [2]
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [3]
t 3 id_q_0 [2]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 align_rstn 
t 3 alignwd 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 io_reg_clk 
t 3 geclk 
t 3 geclk90 
t 3 geclk180 
t 3 geclk270 
t 776 od_d_1 [3]
t 777 od_d_1 [2]
t 778 od_d_1 [1]
t 556 od_d_1 [0]
t 779 od_d_0 [3]
t 780 od_d_0 [2]
t 781 od_d_0 [1]
t 250 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 clk_0 
t 3 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 11 PAD1 
t 10 PAD0 
]
[ ii0678 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C39R12.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C39R12.lp2.lut0"
t 689 dx 
t 297 f3 
t 550 f2 
t 295 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0] REG
t 648 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 97 di 
t 282 a_sr 
t 362 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1598 sh [1]
n 1599 sh [0]
n 1600 sh1 
n 1601 sh0 
n 1602 mclk_out 
n 1603 sclk_out 
n 1604 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C25R13.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C25R13.lp0.reg0"
t 648 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 97 di 
t 1604 a_sr 
t 1602 mclk_b 
t 1603 sclk 
t 1601 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C25R13.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C25R13.lp0.reg0"
t 1601 sh [1]
t 1600 sh [0]
t 1604 a_sr 
t 1602 mclk_b 
t 1603 sclk 
t 425 clk 
t 362 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0680 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C39R11.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C39R11.lp0.lut41"
t 342 dx 
t 98 f3 
t 550 f2 
t 341 f1 
t 3 f0 
]
[ ii0679 LUT4
p config_data "78F0"
p PLACE_LOCATION "C39R10.le_tile.le_guts.lp1.lut41"
p PCK_LOCATION "C39R10.lp1.lut41"
t 341 dx 
t 151 f3 
t 713 f2 
t 514 f1 
t 420 f0 
]
{ u_sdram_to_RGB_addr_cnt__reg[0] REG
t 296 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 696 di 
t 282 a_sr 
t 563 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1605 sh [1]
n 1606 sh [0]
n 1607 sh1 
n 1608 sh0 
n 1609 mclk_out 
n 1610 sclk_out 
n 1611 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R16.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C39R16.lp1.reg0"
t 296 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 696 di 
t 1611 a_sr 
t 1609 mclk_b 
t 1610 sclk 
t 1608 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R16.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C39R16.lp1.reg0"
t 1608 sh [1]
t 1607 sh [0]
t 1611 a_sr 
t 1609 mclk_b 
t 1610 sclk 
t 425 clk 
t 563 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0681 LUT4
p config_data "8000"
p PLACE_LOCATION "C39R11.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C39R11.lp0.lut0"
t 734 dx 
t 151 f3 
t 713 f2 
t 514 f1 
t 420 f0 
]
{ u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1] REG
t 692 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 261 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1612 sh [1]
n 1613 sh [0]
n 1614 sh1 
n 1615 sh0 
n 1616 mclk_out 
n 1617 sclk_out 
n 1618 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R9.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R9.lp0.reg0"
t 692 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 261 di 
t 1618 a_sr 
t 1616 mclk_b 
t 1617 sclk 
t 1615 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R9.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R9.lp0.reg0"
t 1615 sh [1]
t 1614 sh [0]
t 1618 a_sr 
t 1616 mclk_b 
t 1617 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_0_r__reg[9] REG
t 691 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 587 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1619 sh [1]
n 1620 sh [0]
n 1621 sh1 
n 1622 sh0 
n 1623 mclk_out 
n 1624 sclk_out 
n 1625 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R19.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R19.lp0.reg0"
t 691 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 587 di 
t 1625 a_sr 
t 1623 mclk_b 
t 1624 sclk 
t 1622 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R19.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R19.lp0.reg0"
t 1622 sh [1]
t 1621 sh [0]
t 1625 a_sr 
t 1623 mclk_b 
t 1624 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[4] REG
t 690 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 234 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1626 sh [1]
n 1627 sh [0]
n 1628 sh1 
n 1629 sh0 
n 1630 mclk_out 
n 1631 sclk_out 
n 1632 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R14.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C27R14.lp0.reg0"
t 690 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 234 di 
t 1632 a_sr 
t 1630 mclk_b 
t 1631 sclk 
t 1629 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R14.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C27R14.lp0.reg0"
t 1629 sh [1]
t 1628 sh [0]
t 1632 a_sr 
t 1630 mclk_b 
t 1631 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0682 LUT4
p config_data "C5CA"
p PLACE_LOCATION "C39R11.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C39R11.lp2.lut0"
t 377 dx 
t 336 f3 
t 666 f2 
t 550 f1 
t 734 f0 
]
[ ii0683 LUT4
p config_data "6C6C"
p PLACE_LOCATION "C39R10.le_tile.le_guts.lp0.lut40"
p PCK_LOCATION "C39R10.lp0.lut40"
t 770 dx 
t 336 f3 
t 133 f2 
t 734 f1 
t 3 f0 
]
[ ii0684 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C39R10.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C39R10.lp1.lut0"
t 414 dx 
t 466 f3 
t 550 f2 
t 770 f1 
t 3 f0 
]
{ u_sdram_to_RGB_ahm_rdata_r__reg[18] REG
t 376 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 630 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1633 sh [1]
n 1634 sh [0]
n 1635 sh1 
n 1636 sh0 
n 1637 mclk_out 
n 1638 sclk_out 
n 1639 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R15.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R15.lp2.reg0"
t 376 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 630 di 
t 1639 a_sr 
t 1637 mclk_b 
t 1638 sclk 
t 1636 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R15.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R15.lp2.reg0"
t 1636 sh [1]
t 1635 sh [0]
t 1639 a_sr 
t 1637 mclk_b 
t 1638 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0685 LUT4
p config_data "8080"
p PLACE_LOCATION "C43R11.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C43R11.lp1.lut0"
t 56 dx 
t 336 f3 
t 133 f2 
t 734 f1 
t 3 f0 
]
{ u_sdram_to_RGB_emb_addr_wr_r__reg[5] REG
t 769 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 402 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1640 sh [1]
n 1641 sh [0]
n 1642 sh1 
n 1643 sh0 
n 1644 mclk_out 
n 1645 sclk_out 
n 1646 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R16.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C33R16.lp1.reg1"
t 769 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 402 di 
t 1646 a_sr 
t 1644 mclk_b 
t 1645 sclk 
t 1643 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R16.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C33R16.lp1.reg1"
t 1643 sh [1]
t 1642 sh [0]
t 1646 a_sr 
t 1644 mclk_b 
t 1645 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0686 LUT4
p config_data "C5CA"
p PLACE_LOCATION "C43R12.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C43R12.lp0.lut0"
t 452 dx 
t 699 f3 
t 286 f2 
t 550 f1 
t 56 f0 
]
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28] REG
t 415 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 515 di 
t 282 a_sr 
t 220 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1647 sh [1]
n 1648 sh [0]
n 1649 sh1 
n 1650 sh0 
n 1651 mclk_out 
n 1652 sclk_out 
n 1653 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R8.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R8.lp1.reg0"
t 415 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 515 di 
t 1653 a_sr 
t 1651 mclk_b 
t 1652 sclk 
t 1650 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R8.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R8.lp1.reg0"
t 1650 sh [1]
t 1649 sh [0]
t 1653 a_sr 
t 1651 mclk_b 
t 1652 sclk 
t 425 clk 
t 220 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0687 LUT4
p config_data "C5C5"
p PLACE_LOCATION "C25R13.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C25R13.lp1.lut0"
t 97 dx 
t 648 f3 
t 591 f2 
t 550 f1 
t 3 f0 
]
[ ii0688 LUT4
p config_data "F066"
p PLACE_LOCATION "C27R9.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C27R9.lp0.lut0"
t 492 dx 
t 648 f3 
t 451 f2 
t 397 f1 
t 550 f0 
]
{ u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1] REG
t 451 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 492 di 
t 282 a_sr 
t 362 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1654 sh [1]
n 1655 sh [0]
n 1656 sh1 
n 1657 sh0 
n 1658 mclk_out 
n 1659 sclk_out 
n 1660 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R9.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C27R9.lp0.reg0"
t 451 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 492 di 
t 1660 a_sr 
t 1658 mclk_b 
t 1659 sclk 
t 1657 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R9.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C27R9.lp0.reg0"
t 1657 sh [1]
t 1656 sh [0]
t 1660 a_sr 
t 1658 mclk_b 
t 1659 sclk 
t 425 clk 
t 362 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0700 LUT4
p config_data "5454"
p PLACE_LOCATION "C33R11.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C33R11.lp3.lut0"
t 144 dx 
t 166 f3 
t 274 f2 
t 434 f1 
t 3 f0 
]
[ ii0690 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C29R12.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C29R12.lp1.lut0"
t 143 dx 
t 203 f3 
t 550 f2 
t 142 f1 
t 3 f0 
]
[ ii0689 LUT4
p config_data "7878"
p PLACE_LOCATION "C29R12.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C29R12.lp2.lut0"
t 142 dx 
t 648 f3 
t 451 f2 
t 263 f1 
t 3 f0 
]
[ io_cell_spi_ssn_inst M7S_IO_LVDS
p cfg_nc 4'h0
p ldr_cfg 4'h0
p rx_lvds_en_cfg 1'b0
p term_diff_en_cfg 1'b0
p lvds_tx_en_cfg 1'b0
p cml_tx_en_cfg 1'b0
p td_cfg 4'h0
p cfg_gear_mode48 1'b0
p cfg_gear_mode7 1
p cfg_algn_rsn_sel 1'b0
p ns_lv_fastestn_1 1'b0
p cfg_userio_en_1 1
p cfg_sclk_inv_1 0
p cfg_sclk_gate_sel_1 0
p cfg_eclk_gate_sel_1 1'b0
p cfg_eclk90_gate_sel_1 1'b0
p cfg_sclk_en_1 1'b0
p cfg_fclk_en_1 0
p cfg_eclk_en_1 1'b0
p cfg_eclk90_en_1 1'b0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 1'b0
p cfg_txd2_inv_1 1'b0
p cfg_txd3_inv_1 1'b0
p cfg_d_en_1 1
p cfg_sclk_out_1 1'b0
p cfg_clkout_sel_1 1'b0
p cfg_od_sel_1 2
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_gear_1 1'b0
p cfg_slave_en_1 1'b0
p cfg_id_sel_1 1'b0
p ns_lv_cfg_1 0
p pdr_cfg_1 8
p ndr_cfg_1 8
p rx_dig_en_cfg_1 1'b0
p keep_cfg_1 2'h0
p in_del_1 0
p out_del_1 0
p ns_lv_fastestn_0 1'b0
p cfg_userio_en_0 1'b0
p cfg_sclk_inv_0 1'b0
p cfg_sclk_gate_sel_0 1'b0
p cfg_eclk_gate_sel_0 1'b0
p cfg_eclk90_gate_sel_0 1'b0
p cfg_sclk_en_0 1'b0
p cfg_fclk_en_0 1'b0
p cfg_eclk_en_0 1'b0
p cfg_eclk90_en_0 1'b0
p cfg_rstn_inv_0 1'b0
p cfg_oen_rstn_en_0 1'b0
p cfg_od_rstn_en_0 1'b0
p cfg_id_rstn_en_0 1'b0
p cfg_setn_inv_0 1'b0
p cfg_oen_setn_en_0 1'b0
p cfg_od_setn_en_0 1'b0
p cfg_id_setn_en_0 1'b0
p cfg_txd0_inv_0 1'b0
p cfg_txd1_inv_0 1'b0
p cfg_txd2_inv_0 1'b0
p cfg_txd3_inv_0 1'b0
p cfg_d_en_0 1'b0
p cfg_sclk_out_0 1'b0
p cfg_clkout_sel_0 1'b0
p cfg_od_sel_0 2'h0
p cfg_oen_inv_0 1'b0
p cfg_oen_sel_0 2'h0
p cfg_gear_0 1'b0
p cfg_slave_en_0 1'b0
p cfg_id_sel_0 1'b0
p ns_lv_cfg_0 2'h0
p pdr_cfg_0 4'h0
p ndr_cfg_0 4'h0
p rx_dig_en_cfg_0 1'b0
p keep_cfg_0 2'h0
p in_del_0 4'h0
p out_del_0 4'h0
p optional_function ""
p PLACE_LOCATION "C23R49.io_top.u0_bank12_mux.u0_bank12.u401.u0_M7A_IO_LVDS"
p PCK_LOCATION "C23R49.u0_M7A_IO_LVDS"
t 3 id_1 
t 3 id_0 
t 3 id_q_1 [3]
t 3 id_q_1 [2]
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [3]
t 3 id_q_0 [2]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 align_rstn 
t 3 alignwd 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 io_reg_clk 
t 3 geclk 
t 3 geclk90 
t 3 geclk180 
t 3 geclk270 
t 782 od_d_1 [3]
t 783 od_d_1 [2]
t 784 od_d_1 [1]
t 218 od_d_1 [0]
t 3 od_d_0 [3]
t 3 od_d_0 [2]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 clk_0 
t 3 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 12 PAD1 
t 3 PAD0 
]
{ u_sdram_to_RGB_addr_cnt__reg[1] REG
t 96 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 212 di 
t 282 a_sr 
t 563 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1661 sh [1]
n 1662 sh [0]
n 1663 sh1 
n 1664 sh0 
n 1665 mclk_out 
n 1666 sclk_out 
n 1667 sr_out 
[ regs REGS
p preset 1
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R16.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R16.lp0.reg0"
t 96 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 212 di 
t 1667 a_sr 
t 1665 mclk_b 
t 1666 sclk 
t 1664 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R16.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R16.lp0.reg0"
t 1664 sh [1]
t 1663 sh [0]
t 1667 a_sr 
t 1665 mclk_b 
t 1666 sclk 
t 425 clk 
t 563 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0701 LUT4
p config_data "0E0E"
p PLACE_LOCATION "C33R11.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C33R11.lp0.lut0"
t 540 dx 
t 667 f3 
t 550 f2 
t 144 f1 
t 3 f0 
]
[ ii0691 LUT4
p config_data "7F80"
p PLACE_LOCATION "C25R13.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C25R13.lp0.lut0"
t 539 dx 
t 648 f3 
t 451 f2 
t 263 f1 
t 72 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10] REG
t 491 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 311 di 
t 282 a_sr 
t 706 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1668 sh [1]
n 1669 sh [0]
n 1670 sh1 
n 1671 sh0 
n 1672 mclk_out 
n 1673 sclk_out 
n 1674 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R14.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C33R14.lp3.reg0"
t 491 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 311 di 
t 1674 a_sr 
t 1672 mclk_b 
t 1673 sclk 
t 1671 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R14.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C33R14.lp3.reg0"
t 1671 sh [1]
t 1670 sh [0]
t 1674 a_sr 
t 1672 mclk_b 
t 1673 sclk 
t 425 clk 
t 706 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[5] REG
t 493 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 234 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1675 sh [1]
n 1676 sh [0]
n 1677 sh1 
n 1678 sh0 
n 1679 mclk_out 
n 1680 sclk_out 
n 1681 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R14.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C27R14.lp1.reg0"
t 493 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 234 di 
t 1681 a_sr 
t 1679 mclk_b 
t 1680 sclk 
t 1678 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R14.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C27R14.lp1.reg0"
t 1678 sh [1]
t 1677 sh [0]
t 1681 a_sr 
t 1679 mclk_b 
t 1680 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0702 LUT4
p config_data "F2F2"
p PLACE_LOCATION "C33R12.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C33R12.lp0.lut0"
t 181 dx 
t 468 f3 
t 550 f2 
t 434 f1 
t 3 f0 
]
[ ii0692 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C25R9.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C25R9.lp0.lut0"
t 180 dx 
t 764 f3 
t 550 f2 
t 539 f1 
t 3 f0 
]
[ dedicated_io_cell_u229_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 1
p term_pd_en_1 1
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 1
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 1
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 0
p cfg_gsclk90_inv_1 0
p cfg_gsclk180_inv_1 0
p cfg_gsclk270_inv_1 0
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 3
p cfg_dqs_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 1
p term_pd_en_0 1
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 1
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 1
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 3
p cfg_dqs_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "DQ14,DQ10"
p PLACE_LOCATION "C49R0.io_top.u0_bank5_mux.u0_bank5.u229.u0_M7A_IO_DDR"
p PCK_LOCATION "C49R0.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
{ u_colorgen_h_cnt__reg[0] REG
t 145 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 314 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1682 sh [1]
n 1683 sh [0]
n 1684 sh1 
n 1685 sh0 
n 1686 mclk_out 
n 1687 sclk_out 
n 1688 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C23R16.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C23R16.lp0.reg1"
t 145 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 314 di 
t 1688 a_sr 
t 1686 mclk_b 
t 1687 sclk 
t 1685 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C23R16.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C23R16.lp0.reg1"
t 1685 sh [1]
t 1684 sh [0]
t 1688 a_sr 
t 1686 mclk_b 
t 1687 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0703 LUT4
p config_data "0575"
p PLACE_LOCATION "C33R9.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C33R9.lp1.lut0"
t 581 dx 
t 367 f3 
t 520 f2 
t 321 f1 
t 93 f0 
]
[ ii0693 LUT4
p config_data "C5CA"
p PLACE_LOCATION "C27R10.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C27R10.lp0.lut0"
t 580 dx 
t 635 f3 
t 578 f2 
t 550 f1 
t 352 f0 
]
[ ii0704 LUT4
p config_data "0404"
p PLACE_LOCATION "C35R10.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C35R10.lp0.lut0"
t 223 dx 
t 520 f3 
t 715 f2 
t 449 f1 
t 3 f0 
]
[ ii0694 LUT4
p config_data "6C6C"
p PLACE_LOCATION "C25R10.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C25R10.lp1.lut0"
t 224 dx 
t 635 f3 
t 437 f2 
t 352 f1 
t 3 f0 
]
{ u_sdram_to_RGB_ahm_rdata_r__reg[20] REG
t 183 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 429 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1689 sh [1]
n 1690 sh [0]
n 1691 sh1 
n 1692 sh0 
n 1693 mclk_out 
n 1694 sclk_out 
n 1695 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C25R14.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C25R14.lp3.reg1"
t 183 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 429 di 
t 1695 a_sr 
t 1693 mclk_b 
t 1694 sclk 
t 1692 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C25R14.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C25R14.lp3.reg1"
t 1692 sh [1]
t 1691 sh [0]
t 1695 a_sr 
t 1693 mclk_b 
t 1694 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[19] REG
t 182 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 430 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1696 sh [1]
n 1697 sh [0]
n 1698 sh1 
n 1699 sh0 
n 1700 mclk_out 
n 1701 sclk_out 
n 1702 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R15.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C33R15.lp3.reg0"
t 182 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 430 di 
t 1702 a_sr 
t 1700 mclk_b 
t 1701 sclk 
t 1699 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R15.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C33R15.lp3.reg0"
t 1699 sh [1]
t 1698 sh [0]
t 1702 a_sr 
t 1700 mclk_b 
t 1701 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0705 LUT4
p config_data "3020"
p PLACE_LOCATION "C33R9.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C33R9.lp2.lut0"
t 621 dx 
t 126 f3 
t 550 f2 
t 581 f1 
t 223 f0 
]
[ ii0695 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C25R10.le_tile.le_guts.lp0.lut40"
p PCK_LOCATION "C25R10.lp0.lut40"
t 620 dx 
t 386 f3 
t 550 f2 
t 224 f1 
t 3 f0 
]
{ u_sdram_to_RGB_emb_addr_wr_r__reg[6] REG
t 582 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 207 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1703 sh [1]
n 1704 sh [0]
n 1705 sh1 
n 1706 sh0 
n 1707 mclk_out 
n 1708 sclk_out 
n 1709 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R16.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C33R16.lp3.reg1"
t 582 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 207 di 
t 1709 a_sr 
t 1707 mclk_b 
t 1708 sclk 
t 1706 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R16.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C33R16.lp3.reg1"
t 1706 sh [1]
t 1705 sh [0]
t 1709 a_sr 
t 1707 mclk_b 
t 1708 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0706 LUT4
p config_data "FCEC"
p PLACE_LOCATION "C33R9.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C33R9.lp0.lut0"
t 261 dx 
t 692 f3 
t 550 f2 
t 581 f1 
t 223 f0 
]
[ ii0696 LUT4
p config_data "78F0"
p PLACE_LOCATION "C27R10.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C27R10.lp1.lut0"
t 260 dx 
t 635 f3 
t 437 f2 
t 248 f1 
t 352 f0 
]
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30] REG
t 226 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 772 di 
t 282 a_sr 
t 220 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1710 sh [1]
n 1711 sh [0]
n 1712 sh1 
n 1713 sh0 
n 1714 mclk_out 
n 1715 sclk_out 
n 1716 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R7.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C35R7.lp3.reg0"
t 226 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 772 di 
t 1716 a_sr 
t 1714 mclk_b 
t 1715 sclk 
t 1713 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R7.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C35R7.lp3.reg0"
t 1713 sh [1]
t 1712 sh [0]
t 1716 a_sr 
t 1714 mclk_b 
t 1715 sclk 
t 425 clk 
t 220 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29] REG
t 225 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 771 di 
t 282 a_sr 
t 220 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1717 sh [1]
n 1718 sh [0]
n 1719 sh1 
n 1720 sh0 
n 1721 mclk_out 
n 1722 sclk_out 
n 1723 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R8.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C33R8.lp1.reg1"
t 225 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 771 di 
t 1723 a_sr 
t 1721 mclk_b 
t 1722 sclk 
t 1720 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R8.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C33R8.lp1.reg1"
t 1720 sh [1]
t 1719 sh [0]
t 1723 a_sr 
t 1721 mclk_b 
t 1722 sclk 
t 425 clk 
t 220 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0707 LUT4
p config_data "4444"
p PLACE_LOCATION "C45R11.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C45R11.lp1.lut0"
t 664 dx 
t 563 f3 
t 542 f2 
t 3 f1 
t 3 f0 
]
[ ii0697 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C27R10.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C27R10.lp2.lut0"
t 663 dx 
t 194 f3 
t 550 f2 
t 260 f1 
t 3 f0 
]
[ ii0708 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C37R14.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C37R14.lp2.lut0"
t 311 dx 
t 326 f3 
t 563 f2 
t 164 f1 
t 3 f0 
]
[ ii0698 LUT4
p config_data "C5CA"
p PLACE_LOCATION "C27R14.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C27R14.lp0.lut0"
t 310 dx 
t 58 f3 
t 756 f2 
t 550 f1 
t 742 f0 
]
{ u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2] REG
t 263 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 143 di 
t 282 a_sr 
t 362 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1724 sh [1]
n 1725 sh [0]
n 1726 sh1 
n 1727 sh0 
n 1728 mclk_out 
n 1729 sclk_out 
n 1730 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R13.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C27R13.lp0.reg0"
t 263 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 143 di 
t 1730 a_sr 
t 1728 mclk_b 
t 1729 sclk 
t 1727 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R13.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C27R13.lp0.reg0"
t 1727 sh [1]
t 1726 sh [0]
t 1730 a_sr 
t 1728 mclk_b 
t 1729 sclk 
t 425 clk 
t 362 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0710 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C33R13.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C33R13.lp0.lut0"
t 707 dx 
t 131 f3 
t 563 f2 
t 727 f1 
t 3 f0 
]
[ ii0709 LUT4
p config_data "EEEE"
p PLACE_LOCATION "C33R14.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C33R14.lp3.lut0"
t 706 dx 
t 563 f3 
t 179 f2 
t 3 f1 
t 3 f0 
]
[ ii0699 LUT4
p config_data "0E0E"
p PLACE_LOCATION "C29R10.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C29R10.lp2.lut0"
t 705 dx 
t 99 f3 
t 550 f2 
t 274 f1 
t 3 f0 
]
{ u_sdram_to_RGB_addr_cnt__reg[2] REG
t 662 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 614 di 
t 282 a_sr 
t 563 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1731 sh [1]
n 1732 sh [0]
n 1733 sh1 
n 1734 sh0 
n 1735 mclk_out 
n 1736 sclk_out 
n 1737 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R16.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C39R16.lp2.reg0"
t 662 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 614 di 
t 1737 a_sr 
t 1735 mclk_b 
t 1736 sclk 
t 1734 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R16.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C39R16.lp2.reg0"
t 1734 sh [1]
t 1733 sh [0]
t 1737 a_sr 
t 1735 mclk_b 
t 1736 sclk 
t 425 clk 
t 563 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0711 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C33R14.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C33R14.lp0.lut0"
t 353 dx 
t 694 f3 
t 563 f2 
t 529 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11] REG
t 309 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 707 di 
t 282 a_sr 
t 706 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1738 sh [1]
n 1739 sh [0]
n 1740 sh1 
n 1741 sh0 
n 1742 mclk_out 
n 1743 sclk_out 
n 1744 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R13.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C33R13.lp0.reg1"
t 309 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 707 di 
t 1744 a_sr 
t 1742 mclk_b 
t 1743 sclk 
t 1741 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R13.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C33R13.lp0.reg1"
t 1741 sh [1]
t 1740 sh [0]
t 1744 a_sr 
t 1742 mclk_b 
t 1743 sclk 
t 425 clk 
t 706 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_other_1_beat_start_pulse__reg REG
t 313 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 502 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1745 sh [1]
n 1746 sh [0]
n 1747 sh1 
n 1748 sh0 
n 1749 mclk_out 
n 1750 sclk_out 
n 1751 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C45R14.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C45R14.lp0.reg0"
t 313 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 502 di 
t 1751 a_sr 
t 1749 mclk_b 
t 1750 sclk 
t 1748 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C45R14.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C45R14.lp0.reg0"
t 1748 sh [1]
t 1747 sh [0]
t 1751 a_sr 
t 1749 mclk_b 
t 1750 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[6] REG
t 312 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 234 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1752 sh [1]
n 1753 sh [0]
n 1754 sh1 
n 1755 sh0 
n 1756 mclk_out 
n 1757 sclk_out 
n 1758 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C25R12.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C25R12.lp0.reg0"
t 312 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 234 di 
t 1758 a_sr 
t 1756 mclk_b 
t 1757 sclk 
t 1755 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C25R12.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C25R12.lp0.reg0"
t 1755 sh [1]
t 1754 sh [0]
t 1758 a_sr 
t 1756 mclk_b 
t 1757 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_de_i_r__reg[0] REG
t 308 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 588 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1759 sh [1]
n 1760 sh [0]
n 1761 sh1 
n 1762 sh0 
n 1763 mclk_out 
n 1764 sclk_out 
n 1765 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R15.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C39R15.lp0.reg1"
t 308 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 588 di 
t 1765 a_sr 
t 1763 mclk_b 
t 1764 sclk 
t 1762 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R15.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C39R15.lp0.reg1"
t 1762 sh [1]
t 1761 sh [0]
t 1765 a_sr 
t 1763 mclk_b 
t 1764 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0712 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C33R13.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C33R13.lp1.lut0"
t 743 dx 
t 497 f3 
t 563 f2 
t 343 f1 
t 3 f0 
]
{ u_colorgen_h_cnt__reg[1] REG
t 708 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 33 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1766 sh [1]
n 1767 sh [0]
n 1768 sh1 
n 1769 sh0 
n 1770 mclk_out 
n 1771 sclk_out 
n 1772 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C23R16.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C23R16.lp0.reg0"
t 708 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 33 di 
t 1772 a_sr 
t 1770 mclk_b 
t 1771 sclk 
t 1769 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C23R16.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C23R16.lp0.reg0"
t 1769 sh [1]
t 1768 sh [0]
t 1772 a_sr 
t 1770 mclk_b 
t 1771 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0713 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C37R15.le_tile.le_guts.lp1.lut40"
p PCK_LOCATION "C37R15.lp1.lut40"
t 388 dx 
t 316 f3 
t 563 f2 
t 151 f1 
t 3 f0 
]
[ GND_0_inst GND
p PLACE_LOCATION "NONE"
p PCK_LOCATION "NONE"
t 234 Y 
]
[ dedicated_io_cell_u223_inst M7S_IO_DQS
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 1
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 1
p term_pd_en_1 1
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 1
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 1
p in_del_1 0
p out_del_1 0
p cfg_test_en_1 0
p cfg_userio_en_1 0
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 0
p cfg_gsclk90_inv_1 0
p cfg_gsclk180_inv_1 0
p cfg_gsclk270_inv_1 0
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 0
p cfg_oen_inv_1 0
p cfg_oen_sel_1 3
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 1
p cfg_d_en_1 0
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 1
p term_pd_en_0 1
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 1
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 1
p in_del_0 0
p out_del_0 0
p cfg_test_en_0 0
p cfg_userio_en_0 0
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 0
p cfg_oen_inv_0 0
p cfg_oen_sel_0 3
p cfg_dqs_0 1
p cfg_txd0_inv_0 1
p cfg_txd1_inv_0 0
p cfg_d_en_0 0
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p cfg_nc_dqs 0
p cfg_burst_len 3
p cfg_dqsr_rstn_sel 1
p cfg_clkpol_sel 0
p pdn_cfg 1
p bypassn_cfg_90 1
p ssel1_90 2
p lfm_90 1
p vcsel_90 1
p bypassn_cfg_0 1
p ssel1_0 0
p lfm_0 1
p vcsel_0 1
p optional_function "DQS1,DQS1N"
p PLACE_LOCATION "C47R0.io_top.u0_bank5_mux.u0_bank5.u223.u0_M7A_IO_DQS"
p PCK_LOCATION "C47R0.u0_M7A_IO_DQS"
t 3 clkpol_o 
t 3 dqsr90_o 
t 3 dqsr_en 
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 clkpol_user 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 dqsr_en_rstn 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 clk_0 
t 3 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0714 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C33R14.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C33R14.lp1.lut0"
t 32 dx 
t 115 f3 
t 563 f2 
t 713 f1 
t 3 f0 
]
{ u_sdram_to_RGB_buffer_wr_sel__reg REG
t 746 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 187 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1773 sh [1]
n 1774 sh [0]
n 1775 sh1 
n 1776 sh0 
n 1777 mclk_out 
n 1778 sclk_out 
n 1779 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C45R15.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C45R15.lp0.reg0"
t 746 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 187 di 
t 1779 a_sr 
t 1777 mclk_b 
t 1778 sclk 
t 1776 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C45R15.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C45R15.lp0.reg0"
t 1776 sh [1]
t 1775 sh [0]
t 1779 a_sr 
t 1777 mclk_b 
t 1778 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[21] REG
t 745 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 246 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1780 sh [1]
n 1781 sh [0]
n 1782 sh1 
n 1783 sh0 
n 1784 mclk_out 
n 1785 sclk_out 
n 1786 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R10.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R10.lp1.reg0"
t 745 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 246 di 
t 1786 a_sr 
t 1784 mclk_b 
t 1785 sclk 
t 1783 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R10.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R10.lp1.reg0"
t 1783 sh [1]
t 1782 sh [0]
t 1786 a_sr 
t 1784 mclk_b 
t 1785 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0715 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C39R18.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C39R18.lp0.lut0"
t 423 dx 
t 680 f3 
t 563 f2 
t 514 f1 
t 3 f0 
]
{ u_sdram_to_RGB_emb_addr_wr_r__reg[7] REG
t 389 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 767 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1787 sh [1]
n 1788 sh [0]
n 1789 sh1 
n 1790 sh0 
n 1791 mclk_out 
n 1792 sclk_out 
n 1793 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R16.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C33R16.lp0.reg1"
t 389 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 767 di 
t 1793 a_sr 
t 1791 mclk_b 
t 1792 sclk 
t 1790 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R16.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C33R16.lp0.reg1"
t 1790 sh [1]
t 1789 sh [0]
t 1793 a_sr 
t 1791 mclk_b 
t 1792 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0716 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C45R12.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C45R12.lp0.lut0"
t 70 dx 
t 484 f3 
t 563 f2 
t 336 f1 
t 3 f0 
]
[ VCC_0_inst VCC
p PLACE_LOCATION "NONE"
p PCK_LOCATION "NONE"
t 370 Y 
]
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31] REG
t 31 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 275 di 
t 282 a_sr 
t 220 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1794 sh [1]
n 1795 sh [0]
n 1796 sh1 
n 1797 sh0 
n 1798 mclk_out 
n 1799 sclk_out 
n 1800 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R8.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C33R8.lp2.reg1"
t 31 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 275 di 
t 1800 a_sr 
t 1798 mclk_b 
t 1799 sclk 
t 1797 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R8.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C33R8.lp2.reg1"
t 1797 sh [1]
t 1796 sh [0]
t 1800 a_sr 
t 1798 mclk_b 
t 1799 sclk 
t 425 clk 
t 220 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0717 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C37R15.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C37R15.lp3.lut0"
t 464 dx 
t 303 f3 
t 563 f2 
t 133 f1 
t 3 f0 
]
[ ii0718 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C43R15.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C43R15.lp0.lut0"
t 111 dx 
t 101 f3 
t 563 f2 
t 699 f1 
t 3 f0 
]
[ dedicated_io_cell_u219_inst M7S_IO_DQS
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 1
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 1
p term_pd_en_1 1
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 1
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 1
p in_del_1 0
p out_del_1 0
p cfg_test_en_1 0
p cfg_userio_en_1 0
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 0
p cfg_gsclk90_inv_1 0
p cfg_gsclk180_inv_1 0
p cfg_gsclk270_inv_1 0
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 0
p cfg_oen_inv_1 0
p cfg_oen_sel_1 3
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 1
p cfg_d_en_1 0
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 1
p term_pd_en_0 1
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 1
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 1
p in_del_0 0
p out_del_0 0
p cfg_test_en_0 0
p cfg_userio_en_0 0
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 0
p cfg_oen_inv_0 0
p cfg_oen_sel_0 3
p cfg_dqs_0 1
p cfg_txd0_inv_0 1
p cfg_txd1_inv_0 0
p cfg_d_en_0 0
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p cfg_nc_dqs 0
p cfg_burst_len 3
p cfg_dqsr_rstn_sel 1
p cfg_clkpol_sel 0
p pdn_cfg 1
p bypassn_cfg_90 1
p ssel1_90 2
p lfm_90 1
p vcsel_90 1
p bypassn_cfg_0 1
p ssel1_0 0
p lfm_0 1
p vcsel_0 1
p optional_function "DQS0,DQS0N"
p PLACE_LOCATION "C45R0.io_top.u0_bank5_mux.u0_bank5.u219.u0_M7A_IO_DQS"
p PCK_LOCATION "C45R0.u0_M7A_IO_DQS"
t 3 clkpol_o 
t 3 dqsr90_o 
t 3 dqsr_en 
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 clkpol_user 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 dqsr_en_rstn 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 clk_0 
t 3 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10] REG
t 73 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 73 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1801 sh [1]
n 1802 sh [0]
n 1803 sh1 
n 1804 sh0 
n 1805 mclk_out 
n 1806 sclk_out 
n 1807 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R4.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C39R4.lp1.reg0"
t 73 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 73 di 
t 1807 a_sr 
t 1805 mclk_b 
t 1806 sclk 
t 1804 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R4.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C39R4.lp1.reg0"
t 1804 sh [1]
t 1803 sh [0]
t 1807 a_sr 
t 1805 mclk_b 
t 1806 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3] REG
t 72 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 180 di 
t 282 a_sr 
t 362 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1808 sh [1]
n 1809 sh [0]
n 1810 sh1 
n 1811 sh0 
n 1812 mclk_out 
n 1813 sclk_out 
n 1814 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C25R9.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C25R9.lp0.reg0"
t 72 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 180 di 
t 1814 a_sr 
t 1812 mclk_b 
t 1813 sclk 
t 1811 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C25R9.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C25R9.lp0.reg0"
t 1811 sh [1]
t 1810 sh [0]
t 1814 a_sr 
t 1812 mclk_b 
t 1813 sclk 
t 425 clk 
t 362 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0720 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C37R15.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C37R15.lp1.lut0"
t 508 dx 
t 669 f3 
t 563 f2 
t 528 f1 
t 3 f0 
]
[ ii0719 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C33R15.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C33R15.lp1.lut0"
t 507 dx 
t 102 f3 
t 563 f2 
t 726 f1 
t 3 f0 
]
{ u_sdram_to_RGB_addr_cnt__reg[3] REG
t 465 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 251 di 
t 282 a_sr 
t 563 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1815 sh [1]
n 1816 sh [0]
n 1817 sh1 
n 1818 sh0 
n 1819 mclk_out 
n 1820 sclk_out 
n 1821 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R16.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C39R16.lp3.reg0"
t 465 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 251 di 
t 1821 a_sr 
t 1819 mclk_b 
t 1820 sclk 
t 1818 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R16.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C39R16.lp3.reg0"
t 1818 sh [1]
t 1817 sh [0]
t 1821 a_sr 
t 1819 mclk_b 
t 1820 sclk 
t 425 clk 
t 563 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0721 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C37R14.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C37R14.lp0.lut41"
t 158 dx 
t 471 f3 
t 563 f2 
t 344 f1 
t 3 f0 
]
[ dedicated_io_cell_u275_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 1
p cfg_gsclk90_inv_0 1
p cfg_gsclk180_inv_0 1
p cfg_gsclk270_inv_0 1
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 1
p cfg_dqs_0 1
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "ODT,CSN"
p PLACE_LOCATION "C54R13.io_top.u0_bank5_mux.u0_bank5.u275.u0_M7A_IO_DDR"
p PCK_LOCATION "C54R13.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12] REG
t 110 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 353 di 
t 282 a_sr 
t 706 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1822 sh [1]
n 1823 sh [0]
n 1824 sh1 
n 1825 sh0 
n 1826 mclk_out 
n 1827 sclk_out 
n 1828 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R14.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R14.lp0.reg0"
t 110 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 353 di 
t 1828 a_sr 
t 1826 mclk_b 
t 1827 sclk 
t 1825 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R14.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R14.lp0.reg0"
t 1825 sh [1]
t 1824 sh [0]
t 1828 a_sr 
t 1826 mclk_b 
t 1827 sclk 
t 425 clk 
t 706 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[7] REG
t 112 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 234 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1829 sh [1]
n 1830 sh [0]
n 1831 sh1 
n 1832 sh0 
n 1833 mclk_out 
n 1834 sclk_out 
n 1835 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R15.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C27R15.lp2.reg0"
t 112 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 234 di 
t 1835 a_sr 
t 1833 mclk_b 
t 1834 sclk 
t 1832 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R15.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C27R15.lp2.reg0"
t 1832 sh [1]
t 1831 sh [0]
t 1835 a_sr 
t 1833 mclk_b 
t 1834 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_de_i_r__reg[1] REG
t 114 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 308 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1836 sh [1]
n 1837 sh [0]
n 1838 sh1 
n 1839 sh0 
n 1840 mclk_out 
n 1841 sclk_out 
n 1842 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C45R15.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C45R15.lp1.reg0"
t 114 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 308 di 
t 1842 a_sr 
t 1840 mclk_b 
t 1841 sclk 
t 1839 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C45R15.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C45R15.lp1.reg0"
t 1839 sh [1]
t 1838 sh [0]
t 1842 a_sr 
t 1840 mclk_b 
t 1841 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0722 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C33R16.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C33R16.lp0.lut0"
t 554 dx 
t 291 f3 
t 563 f2 
t 150 f1 
t 3 f0 
]
{ u_colorgen_h_cnt__reg[2] REG
t 509 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 424 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1843 sh [1]
n 1844 sh [0]
n 1845 sh1 
n 1846 sh0 
n 1847 mclk_out 
n 1848 sclk_out 
n 1849 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C23R16.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C23R16.lp1.reg1"
t 509 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 424 di 
t 1849 a_sr 
t 1847 mclk_b 
t 1848 sclk 
t 1846 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C23R16.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C23R16.lp1.reg1"
t 1846 sh [1]
t 1845 sh [0]
t 1849 a_sr 
t 1847 mclk_b 
t 1848 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0723 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C33R15.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C33R15.lp0.lut0"
t 198 dx 
t 91 f3 
t 563 f2 
t 712 f1 
t 3 f0 
]
[ ii0724 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C37R18.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C37R18.lp1.lut0"
t 597 dx 
t 659 f3 
t 563 f2 
t 513 f1 
t 3 f0 
]
{ u_sdram_to_RGB_ahm_rdata_r__reg[22] REG
t 555 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 53 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1850 sh [1]
n 1851 sh [0]
n 1852 sh1 
n 1853 sh0 
n 1854 mclk_out 
n 1855 sclk_out 
n 1856 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R10.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C35R10.lp3.reg1"
t 555 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 53 di 
t 1856 a_sr 
t 1854 mclk_b 
t 1855 sclk 
t 1853 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R10.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C35R10.lp3.reg1"
t 1853 sh [1]
t 1852 sh [0]
t 1856 a_sr 
t 1854 mclk_b 
t 1855 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0725 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C37R15.le_tile.le_guts.lp0.lut40"
p PCK_LOCATION "C37R15.lp0.lut40"
t 238 dx 
t 461 f3 
t 563 f2 
t 335 f1 
t 3 f0 
]
{ u_sdram_to_RGB_emb_addr_wr_r__reg[8] REG
t 197 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 576 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1857 sh [1]
n 1858 sh [0]
n 1859 sh1 
n 1860 sh0 
n 1861 mclk_out 
n 1862 sclk_out 
n 1863 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R16.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C33R16.lp3.reg0"
t 197 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 576 di 
t 1863 a_sr 
t 1861 mclk_b 
t 1862 sclk 
t 1860 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R16.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C33R16.lp3.reg0"
t 1860 sh [1]
t 1859 sh [0]
t 1863 a_sr 
t 1861 mclk_b 
t 1862 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0726 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C33R15.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C33R15.lp2.lut0"
t 634 dx 
t 272 f3 
t 563 f2 
t 134 f1 
t 3 f0 
]
{ u_sdram_to_RGB_ahm_rdata_push_wr0__reg REG
t 596 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 378 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1864 sh [1]
n 1865 sh [0]
n 1866 sh1 
n 1867 sh0 
n 1868 mclk_out 
n 1869 sclk_out 
n 1870 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R15.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C39R15.lp1.reg0"
t 596 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 378 di 
t 1870 a_sr 
t 1868 mclk_b 
t 1869 sclk 
t 1867 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R15.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C39R15.lp1.reg0"
t 1867 sh [1]
t 1866 sh [0]
t 1870 a_sr 
t 1868 mclk_b 
t 1869 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0727 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C27R14.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C27R14.lp2.lut0"
t 278 dx 
t 82 f3 
t 563 f2 
t 698 f1 
t 3 f0 
]
[ ii0728 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C29R15.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C29R15.lp0.lut0"
t 677 dx 
t 644 f3 
t 563 f2 
t 503 f1 
t 3 f0 
]
[ io_cell_display_sel_inst M7S_IO_LVDS
p cfg_nc 4'h0
p ldr_cfg 4'h0
p rx_lvds_en_cfg 1'b0
p term_diff_en_cfg 1'b0
p lvds_tx_en_cfg 1'b0
p cml_tx_en_cfg 1'b0
p td_cfg 4'h0
p cfg_gear_mode48 1'b0
p cfg_gear_mode7 1
p cfg_algn_rsn_sel 1'b0
p ns_lv_fastestn_1 1'b0
p cfg_userio_en_1 1
p cfg_sclk_inv_1 0
p cfg_sclk_gate_sel_1 0
p cfg_eclk_gate_sel_1 1'b0
p cfg_eclk90_gate_sel_1 1'b0
p cfg_sclk_en_1 1'b0
p cfg_fclk_en_1 0
p cfg_eclk_en_1 1'b0
p cfg_eclk90_en_1 1'b0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 1'b0
p cfg_txd2_inv_1 1'b0
p cfg_txd3_inv_1 1'b0
p cfg_d_en_1 1'b0
p cfg_sclk_out_1 1'b0
p cfg_clkout_sel_1 1'b0
p cfg_od_sel_1 2'h0
p cfg_oen_inv_1 0
p cfg_oen_sel_1 2'h0
p cfg_gear_1 1'b0
p cfg_slave_en_1 1'b0
p cfg_id_sel_1 1'b0
p ns_lv_cfg_1 2'h0
p pdr_cfg_1 4'h0
p ndr_cfg_1 4'h0
p rx_dig_en_cfg_1 1
p keep_cfg_1 2'h0
p in_del_1 0
p out_del_1 0
p ns_lv_fastestn_0 1'b0
p cfg_userio_en_0 1'b0
p cfg_sclk_inv_0 1'b0
p cfg_sclk_gate_sel_0 1'b0
p cfg_eclk_gate_sel_0 1'b0
p cfg_eclk90_gate_sel_0 1'b0
p cfg_sclk_en_0 1'b0
p cfg_fclk_en_0 1'b0
p cfg_eclk_en_0 1'b0
p cfg_eclk90_en_0 1'b0
p cfg_rstn_inv_0 1'b0
p cfg_oen_rstn_en_0 1'b0
p cfg_od_rstn_en_0 1'b0
p cfg_id_rstn_en_0 1'b0
p cfg_setn_inv_0 1'b0
p cfg_oen_setn_en_0 1'b0
p cfg_od_setn_en_0 1'b0
p cfg_id_setn_en_0 1'b0
p cfg_txd0_inv_0 1'b0
p cfg_txd1_inv_0 1'b0
p cfg_txd2_inv_0 1'b0
p cfg_txd3_inv_0 1'b0
p cfg_d_en_0 1'b0
p cfg_sclk_out_0 1'b0
p cfg_clkout_sel_0 1'b0
p cfg_od_sel_0 2'h0
p cfg_oen_inv_0 1'b0
p cfg_oen_sel_0 2'h0
p cfg_gear_0 1'b0
p cfg_slave_en_0 1'b0
p cfg_id_sel_0 1'b0
p ns_lv_cfg_0 2'h0
p pdr_cfg_0 4'h0
p ndr_cfg_0 4'h0
p rx_dig_en_cfg_0 1'b0
p keep_cfg_0 2'h0
p in_del_0 4'h0
p out_del_0 4'h0
p optional_function ""
p PLACE_LOCATION "C29R49.io_top.u0_bank11_mux.u0_bank11.u385.u0_M7A_IO_LVDS"
p PCK_LOCATION "C29R49.u0_M7A_IO_LVDS"
t 3 id_1 
t 3 id_0 
t 785 id_q_1 [3]
t 786 id_q_1 [2]
t 787 id_q_1 [1]
t 649 id_q_1 [0]
t 3 id_q_0 [3]
t 3 id_q_0 [2]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 align_rstn 
t 3 alignwd 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 io_reg_clk 
t 3 geclk 
t 3 geclk90 
t 3 geclk180 
t 3 geclk270 
t 3 od_d_1 [3]
t 3 od_d_1 [2]
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [3]
t 3 od_d_0 [2]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 clk_0 
t 3 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 7 PAD1 
t 3 PAD0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11] REG
t 636 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 636 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1871 sh [1]
n 1872 sh [0]
n 1873 sh1 
n 1874 sh0 
n 1875 mclk_out 
n 1876 sclk_out 
n 1877 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R4.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C39R4.lp2.reg0"
t 636 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 636 di 
t 1877 a_sr 
t 1875 mclk_b 
t 1876 sclk 
t 1874 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R4.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C39R4.lp2.reg0"
t 1874 sh [1]
t 1873 sh [0]
t 1877 a_sr 
t 1875 mclk_b 
t 1876 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4] REG
t 635 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 580 di 
t 282 a_sr 
t 362 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1878 sh [1]
n 1879 sh [0]
n 1880 sh1 
n 1881 sh0 
n 1882 mclk_out 
n 1883 sclk_out 
n 1884 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R10.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C27R10.lp1.reg0"
t 635 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 580 di 
t 1884 a_sr 
t 1882 mclk_b 
t 1883 sclk 
t 1881 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R10.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C27R10.lp1.reg0"
t 1881 sh [1]
t 1880 sh [0]
t 1884 a_sr 
t 1882 mclk_b 
t 1883 sclk 
t 425 clk 
t 362 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0730 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C37R18.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C37R18.lp0.lut0"
t 328 dx 
t 645 f3 
t 563 f2 
t 504 f1 
t 3 f0 
]
[ ii0729 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C27R15.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C27R15.lp0.lut41"
t 329 dx 
t 325 f3 
t 563 f2 
t 648 f1 
t 3 f0 
]
[ dedicated_io_cell_u213_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 1
p term_pd_en_1 1
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 1
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 1
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 0
p cfg_gsclk90_inv_1 0
p cfg_gsclk180_inv_1 0
p cfg_gsclk270_inv_1 0
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 3
p cfg_dqs_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 1
p term_pd_en_0 1
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 1
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 1
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 3
p cfg_dqs_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "DQ13,DQ15"
p PLACE_LOCATION "C43R0.io_top.u0_bank5_mux.u0_bank5.u213.u0_M7A_IO_DDR"
p PCK_LOCATION "C43R0.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
{ u_sdram_to_RGB_addr_cnt__reg[4] REG
t 280 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 654 di 
t 282 a_sr 
t 563 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1885 sh [1]
n 1886 sh [0]
n 1887 sh1 
n 1888 sh0 
n 1889 mclk_out 
n 1890 sclk_out 
n 1891 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R16.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C37R16.lp0.reg1"
t 280 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 654 di 
t 1891 a_sr 
t 1889 mclk_b 
t 1890 sclk 
t 1888 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R16.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C37R16.lp0.reg1"
t 1888 sh [1]
t 1887 sh [0]
t 1891 a_sr 
t 1889 mclk_b 
t 1890 sclk 
t 425 clk 
t 563 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_colorgen_v_valid__reg REG
t 279 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 302 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1892 sh [1]
n 1893 sh [0]
n 1894 sh1 
n 1895 sh0 
n 1896 mclk_out 
n 1897 sclk_out 
n 1898 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C25R16.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C25R16.lp1.reg0"
t 279 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 302 di 
t 1898 a_sr 
t 1896 mclk_b 
t 1897 sclk 
t 1895 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C25R16.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C25R16.lp1.reg0"
t 1895 sh [1]
t 1894 sh [0]
t 1898 a_sr 
t 1896 mclk_b 
t 1897 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0731 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C33R14.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C33R14.lp2.lut0"
t 720 dx 
t 450 f3 
t 563 f2 
t 322 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13] REG
t 676 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 743 di 
t 282 a_sr 
t 706 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1899 sh [1]
n 1900 sh [0]
n 1901 sh1 
n 1902 sh0 
n 1903 mclk_out 
n 1904 sclk_out 
n 1905 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R13.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C33R13.lp1.reg1"
t 676 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 743 di 
t 1905 a_sr 
t 1903 mclk_b 
t 1904 sclk 
t 1902 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R13.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C33R13.lp1.reg1"
t 1902 sh [1]
t 1901 sh [0]
t 1905 a_sr 
t 1903 mclk_b 
t 1904 sclk 
t 425 clk 
t 706 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[8] REG
t 678 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 234 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1906 sh [1]
n 1907 sh [0]
n 1908 sh1 
n 1909 sh0 
n 1910 mclk_out 
n 1911 sclk_out 
n 1912 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C23R13.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C23R13.lp0.reg0"
t 678 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 234 di 
t 1912 a_sr 
t 1910 mclk_b 
t 1911 sclk 
t 1909 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C23R13.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C23R13.lp0.reg0"
t 1909 sh [1]
t 1908 sh [0]
t 1912 a_sr 
t 1910 mclk_b 
t 1911 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0732 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C27R13.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C27R13.lp1.lut0"
t 366 dx 
t 123 f3 
t 563 f2 
t 451 f1 
t 3 f0 
]
{ u_sdram_to_RGB_dma_addr__reg[10] REG
t 326 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 296 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1913 sh [1]
n 1914 sh [0]
n 1915 sh1 
n 1916 sh0 
n 1917 mclk_out 
n 1918 sclk_out 
n 1919 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R15.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C39R15.lp2.reg0"
t 326 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 296 di 
t 1919 a_sr 
t 1917 mclk_b 
t 1918 sclk 
t 1916 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R15.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C39R15.lp2.reg0"
t 1916 sh [1]
t 1915 sh [0]
t 1919 a_sr 
t 1917 mclk_b 
t 1918 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_colorgen_h_cnt__reg[3] REG
t 327 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 467 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1920 sh [1]
n 1921 sh [0]
n 1922 sh1 
n 1923 sh0 
n 1924 mclk_out 
n 1925 sclk_out 
n 1926 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C19R16.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C19R16.lp0.reg0"
t 327 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 467 di 
t 1926 a_sr 
t 1924 mclk_b 
t 1925 sclk 
t 1923 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C19R16.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C19R16.lp0.reg0"
t 1923 sh [1]
t 1922 sh [0]
t 1926 a_sr 
t 1924 mclk_b 
t 1925 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0733 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C29R14.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C29R14.lp0.lut0"
t 759 dx 
t 690 f3 
t 563 f2 
t 263 f1 
t 3 f0 
]
[ ii0734 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C25R14.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C25R14.lp0.lut0"
t 405 dx 
t 493 f3 
t 563 f2 
t 72 f1 
t 3 f0 
]
{ u_sdram_to_RGB_ahm_rdata_r__reg[23] REG
t 365 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 618 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1927 sh [1]
n 1928 sh [0]
n 1929 sh1 
n 1930 sh0 
n 1931 mclk_out 
n 1932 sclk_out 
n 1933 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R15.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C33R15.lp0.reg1"
t 365 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 618 di 
t 1933 a_sr 
t 1931 mclk_b 
t 1932 sclk 
t 1930 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R15.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C33R15.lp0.reg1"
t 1930 sh [1]
t 1929 sh [0]
t 1933 a_sr 
t 1931 mclk_b 
t 1932 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0735 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C29R12.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C29R12.lp0.lut0"
t 44 dx 
t 312 f3 
t 563 f2 
t 635 f1 
t 3 f0 
]
[ ii0736 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C27R15.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C27R15.lp2.lut0"
t 436 dx 
t 112 f3 
t 563 f2 
t 437 f1 
t 3 f0 
]
[ ii0737 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C29R13.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C29R13.lp3.lut0"
t 84 dx 
t 678 f3 
t 563 f2 
t 248 f1 
t 3 f0 
]
[ ii0738 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C35R14.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C35R14.lp0.lut0"
t 479 dx 
t 478 f3 
t 563 f2 
t 58 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12] REG
t 438 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 438 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1934 sh [1]
n 1935 sh [0]
n 1936 sh1 
n 1937 sh0 
n 1938 mclk_out 
n 1939 sclk_out 
n 1940 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R4.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C39R4.lp3.reg0"
t 438 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 438 di 
t 1940 a_sr 
t 1938 mclk_b 
t 1939 sclk 
t 1937 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R4.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C39R4.lp3.reg0"
t 1937 sh [1]
t 1936 sh [0]
t 1940 a_sr 
t 1938 mclk_b 
t 1939 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5] REG
t 437 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 620 di 
t 282 a_sr 
t 362 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1941 sh [1]
n 1942 sh [0]
n 1943 sh1 
n 1944 sh0 
n 1945 mclk_out 
n 1946 sclk_out 
n 1947 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C25R10.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C25R10.lp1.reg0"
t 437 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 620 di 
t 1947 a_sr 
t 1945 mclk_b 
t 1946 sclk 
t 1944 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C25R10.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C25R10.lp1.reg0"
t 1944 sh [1]
t 1943 sh [0]
t 1947 a_sr 
t 1945 mclk_b 
t 1946 sclk 
t 425 clk 
t 362 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ u_lvds_u_lvds_tx_clk M7S_IO_LVDS
p cfg_nc 0
p ldr_cfg 15
p rx_lvds_en_cfg 0
p term_diff_en_cfg 1
p lvds_tx_en_cfg 1
p cml_tx_en_cfg 0
p td_cfg 8
p cfg_gear_mode48 0
p cfg_gear_mode7 1
p cfg_algn_rsn_sel 0
p ns_lv_fastestn_1 0
p cfg_userio_en_1 0
p cfg_sclk_inv_1 0
p cfg_sclk_gate_sel_1 1
p cfg_eclk_gate_sel_1 1
p cfg_eclk90_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_eclk_en_1 1
p cfg_eclk90_en_1 1
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 1
p cfg_txd2_inv_1 1
p cfg_txd3_inv_1 0
p cfg_d_en_1 0
p cfg_sclk_out_1 0
p cfg_clkout_sel_1 0
p cfg_od_sel_1 0
p cfg_oen_inv_1 0
p cfg_oen_sel_1 0
p cfg_gear_1 1
p cfg_slave_en_1 1
p cfg_id_sel_1 0
p ns_lv_cfg_1 0
p pdr_cfg_1 0
p ndr_cfg_1 0
p rx_dig_en_cfg_1 0
p keep_cfg_1 0
p in_del_1 0
p out_del_1 0
p ns_lv_fastestn_0 0
p cfg_userio_en_0 0
p cfg_sclk_inv_0 0
p cfg_sclk_gate_sel_0 1
p cfg_eclk_gate_sel_0 1
p cfg_eclk90_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_eclk_en_0 1
p cfg_eclk90_en_0 1
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_txd0_inv_0 1
p cfg_txd1_inv_0 1
p cfg_txd2_inv_0 0
p cfg_txd3_inv_0 0
p cfg_d_en_0 0
p cfg_sclk_out_0 0
p cfg_clkout_sel_0 0
p cfg_od_sel_0 3
p cfg_oen_inv_0 0
p cfg_oen_sel_0 0
p cfg_gear_0 1
p cfg_slave_en_0 0
p cfg_id_sel_0 0
p ns_lv_cfg_0 0
p pdr_cfg_0 0
p ndr_cfg_0 0
p rx_dig_en_cfg_0 0
p keep_cfg_0 0
p in_del_0 0
p out_del_0 0
p optional_function ""
p PLACE_LOCATION "C35R49.io_top.u0_bank11_mux.u0_bank11.u369.u0_M7A_IO_LVDS"
p PCK_LOCATION "C35R49.u0_M7A_IO_LVDS"
t 3 id_1 
t 3 id_0 
t 3 id_q_1 [3]
t 3 id_q_1 [2]
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [3]
t 3 id_q_0 [2]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 282 align_rstn 
t 234 alignwd 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 io_reg_clk 
t 495 geclk 
t 3 geclk90 
t 3 geclk180 
t 3 geclk270 
t 3 od_d_1 [3]
t 3 od_d_1 [2]
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [3]
t 3 od_d_0 [2]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 221 clk_0 
t 221 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 5 PAD1 
t 6 PAD0 
]
[ ii0740 LUT4
p config_data "8000"
p PLACE_LOCATION "C35R15.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C35R15.lp3.lut0"
t 129 dx 
t 233 f3 
t 167 f2 
t 168 f1 
t 128 f0 
]
[ ii0739 LUT4
p config_data "4444"
p PLACE_LOCATION "C37R13.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C37R13.lp3.lut0"
t 128 dx 
t 292 f3 
t 179 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_addr_cnt__reg[5] REG
t 85 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 301 di 
t 282 a_sr 
t 563 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1948 sh [1]
n 1949 sh [0]
n 1950 sh1 
n 1951 sh0 
n 1952 mclk_out 
n 1953 sclk_out 
n 1954 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R16.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C37R16.lp3.reg0"
t 85 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 301 di 
t 1954 a_sr 
t 1952 mclk_b 
t 1953 sclk 
t 1951 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R16.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C37R16.lp3.reg0"
t 1951 sh [1]
t 1950 sh [0]
t 1954 a_sr 
t 1952 mclk_b 
t 1953 sclk 
t 425 clk 
t 563 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0741 LUT4
p config_data "AEEE"
p PLACE_LOCATION "C29R14.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C29R14.lp1.lut0"
t 523 dx 
t 563 f3 
t 208 f2 
t 605 f1 
t 129 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14] REG
t 480 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 388 di 
t 282 a_sr 
t 706 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1955 sh [1]
n 1956 sh [0]
n 1957 sh1 
n 1958 sh0 
n 1959 mclk_out 
n 1960 sclk_out 
n 1961 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R15.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C37R15.lp1.reg0"
t 480 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 388 di 
t 1961 a_sr 
t 1959 mclk_b 
t 1960 sclk 
t 1958 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R15.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C37R15.lp1.reg0"
t 1958 sh [1]
t 1957 sh [0]
t 1961 a_sr 
t 1959 mclk_b 
t 1960 sclk 
t 425 clk 
t 706 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[9] REG
t 478 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 234 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1962 sh [1]
n 1963 sh [0]
n 1964 sh1 
n 1965 sh0 
n 1966 mclk_out 
n 1967 sclk_out 
n 1968 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R14.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C37R14.lp3.reg0"
t 478 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 234 di 
t 1968 a_sr 
t 1966 mclk_b 
t 1967 sclk 
t 1965 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R14.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C37R14.lp3.reg0"
t 1965 sh [1]
t 1964 sh [0]
t 1968 a_sr 
t 1966 mclk_b 
t 1967 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0742 LUT4
p config_data "EEEE"
p PLACE_LOCATION "C33R16.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C33R16.lp2.lut0"
t 173 dx 
t 563 f3 
t 128 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_dma_addr__reg[11] REG
t 131 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 96 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1969 sh [1]
n 1970 sh [0]
n 1971 sh1 
n 1972 sh0 
n 1973 mclk_out 
n 1974 sclk_out 
n 1975 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C43R13.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C43R13.lp0.reg0"
t 131 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 96 di 
t 1975 a_sr 
t 1973 mclk_b 
t 1974 sclk 
t 1972 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C43R13.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C43R13.lp0.reg0"
t 1972 sh [1]
t 1971 sh [0]
t 1975 a_sr 
t 1973 mclk_b 
t 1974 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_display_before_bmp__reg REG
t 127 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 626 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1976 sh [1]
n 1977 sh [0]
n 1978 sh1 
n 1979 sh0 
n 1980 mclk_out 
n 1981 sclk_out 
n 1982 sr_out 
[ regs REGS
p preset 1
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R17.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C39R17.lp1.reg0"
t 127 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 626 di 
t 1982 a_sr 
t 1980 mclk_b 
t 1981 sclk 
t 1979 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R17.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C39R17.lp1.reg0"
t 1979 sh [1]
t 1978 sh [0]
t 1982 a_sr 
t 1980 mclk_b 
t 1981 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_colorgen_h_cnt__reg[4] REG
t 130 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 118 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1983 sh [1]
n 1984 sh [0]
n 1985 sh1 
n 1986 sh0 
n 1987 mclk_out 
n 1988 sclk_out 
n 1989 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C19R17.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C19R17.lp2.reg0"
t 130 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 118 di 
t 1989 a_sr 
t 1987 mclk_b 
t 1988 sclk 
t 1986 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C19R17.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C19R17.lp2.reg0"
t 1986 sh [1]
t 1985 sh [0]
t 1989 a_sr 
t 1987 mclk_b 
t 1988 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0743 LUT4C
p config_data "55DA"
p is_ca_not_inv "true"
p is_le_cin_below "false"
p le_skip_en "false"
p is_le_cin_inv "false"
p is_byp_used "false"
p PLACE_LOCATION "C35R13.le_tile.le_guts.lp0.lut40"
p PCK_LOCATION "C35R13.lp0.lut40"
t 3 dx 
t 3 s 
t 51 co 
t 103 f3 
t 670 f2 
t 394 f1 
t 590 f0 
t 234 ci 
t 103 ca 
]
[ ii0744 LUT4C
p config_data "33BC"
p is_ca_not_inv "true"
p is_le_cin_below "false"
p le_skip_en "false"
p is_le_cin_inv "false"
p is_byp_used "false"
p PLACE_LOCATION "C35R13.le_tile.le_guts.lp1.lut40"
p PCK_LOCATION "C35R13.lp1.lut40"
t 3 dx 
t 444 s 
t 448 co 
t 103 f3 
t 670 f2 
t 394 f1 
t 590 f0 
t 51 ci 
t 670 ca 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0] REG
t 171 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 171 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1990 sh [1]
n 1991 sh [0]
n 1992 sh1 
n 1993 sh0 
n 1994 mclk_out 
n 1995 sclk_out 
n 1996 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R4.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R4.lp0.reg0"
t 171 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 171 di 
t 1996 a_sr 
t 1994 mclk_b 
t 1995 sclk 
t 1993 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R4.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R4.lp0.reg0"
t 1993 sh [1]
t 1992 sh [0]
t 1996 a_sr 
t 1994 mclk_b 
t 1995 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[24] REG
t 172 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 421 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1997 sh [1]
n 1998 sh [0]
n 1999 sh1 
n 2000 sh0 
n 2001 mclk_out 
n 2002 sclk_out 
n 2003 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C25R14.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C25R14.lp2.reg0"
t 172 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 421 di 
t 2003 a_sr 
t 2001 mclk_b 
t 2002 sclk 
t 2000 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C25R14.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C25R14.lp2.reg0"
t 2000 sh [1]
t 1999 sh [0]
t 2003 a_sr 
t 2001 mclk_b 
t 2002 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0745 LUT4C
p config_data "DCDE"
p is_ca_not_inv "true"
p is_le_cin_below "false"
p le_skip_en "false"
p is_le_cin_inv "false"
p is_byp_used "false"
p PLACE_LOCATION "C35R13.le_tile.le_guts.lp2.lut40"
p PCK_LOCATION "C35R13.lp2.lut40"
t 3 dx 
t 488 s 
t 95 co 
t 472 f3 
t 394 f2 
t 40 f1 
t 628 f0 
t 448 ci 
t 472 ca 
]
[ ii0746 LUT4C
p config_data "9999"
p is_ca_not_inv "true"
p is_le_cin_below "false"
p le_skip_en "false"
p is_le_cin_inv "false"
p is_byp_used "false"
p PLACE_LOCATION "C35R13.le_tile.le_guts.lp3.lut40"
p PCK_LOCATION "C35R13.lp3.lut40"
t 3 dx 
t 538 s 
t 489 co 
t 288 f3 
t 166 f2 
t 3 f1 
t 3 f0 
t 95 ci 
t 288 ca 
]
[ ii0747 LUT4C
p config_data "5555"
p is_ca_not_inv "true"
p is_le_cin_below "false"
p le_skip_en "false"
p is_le_cin_inv "false"
p is_byp_used "false"
p PLACE_LOCATION "C35R14.le_tile.le_guts.lp0.lut40"
p PCK_LOCATION "C35R14.lp0.lut40"
t 3 dx 
t 584 s 
t 139 co 
t 92 f3 
t 3 f2 
t 3 f1 
t 3 f0 
t 489 ci 
t 92 ca 
]
[ ii0748 LUT4C
p config_data "5555"
p is_ca_not_inv "true"
p is_le_cin_below "false"
p le_skip_en "false"
p is_le_cin_inv "false"
p is_byp_used "false"
p PLACE_LOCATION "C35R14.le_tile.le_guts.lp1.lut40"
p PCK_LOCATION "C35R14.lp1.lut40"
t 3 dx 
t 627 s 
t 532 co 
t 660 f3 
t 3 f2 
t 3 f1 
t 3 f0 
t 139 ci 
t 660 ca 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13] REG
t 249 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 249 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2004 sh [1]
n 2005 sh [0]
n 2006 sh1 
n 2007 sh0 
n 2008 mclk_out 
n 2009 sclk_out 
n 2010 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R4.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C39R4.lp0.reg1"
t 249 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 249 di 
t 2010 a_sr 
t 2008 mclk_b 
t 2009 sclk 
t 2007 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R4.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C39R4.lp0.reg1"
t 2007 sh [1]
t 2006 sh [0]
t 2010 a_sr 
t 2008 mclk_b 
t 2009 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6] REG
t 248 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 663 di 
t 282 a_sr 
t 362 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2011 sh [1]
n 2012 sh [0]
n 2013 sh1 
n 2014 sh0 
n 2015 mclk_out 
n 2016 sclk_out 
n 2017 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R13.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C27R13.lp2.reg0"
t 248 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 663 di 
t 2017 a_sr 
t 2015 mclk_b 
t 2016 sclk 
t 2014 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R13.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C27R13.lp2.reg0"
t 2014 sh [1]
t 2013 sh [0]
t 2017 a_sr 
t 2015 mclk_b 
t 2016 sclk 
t 425 clk 
t 362 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0750 LUT4C
p config_data "5555"
p is_ca_not_inv "true"
p is_le_cin_below "false"
p le_skip_en "false"
p is_le_cin_inv "false"
p is_byp_used "false"
p PLACE_LOCATION "C35R14.le_tile.le_guts.lp3.lut40"
p PCK_LOCATION "C35R14.lp3.lut40"
t 3 dx 
t 673 s 
t 3 co 
t 273 f3 
t 3 f2 
t 3 f1 
t 3 f0 
t 177 ci 
t 273 ca 
]
[ ii0749 LUT4C
p config_data "5555"
p is_ca_not_inv "true"
p is_le_cin_below "false"
p le_skip_en "false"
p is_le_cin_inv "false"
p is_byp_used "false"
p PLACE_LOCATION "C35R14.le_tile.le_guts.lp2.lut40"
p PCK_LOCATION "C35R14.lp2.lut40"
t 3 dx 
t 672 s 
t 177 co 
t 462 f3 
t 3 f2 
t 3 f1 
t 3 f0 
t 532 ci 
t 462 ca 
]
{ u_sdram_to_RGB_addr_cnt__reg[6] REG
t 650 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 695 di 
t 282 a_sr 
t 563 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2018 sh [1]
n 2019 sh [0]
n 2020 sh1 
n 2021 sh0 
n 2022 mclk_out 
n 2023 sclk_out 
n 2024 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R16.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C37R16.lp1.reg1"
t 650 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 695 di 
t 2024 a_sr 
t 2022 mclk_b 
t 2023 sclk 
t 2021 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R16.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C37R16.lp1.reg1"
t 2021 sh [1]
t 2020 sh [0]
t 2024 a_sr 
t 2022 mclk_b 
t 2023 sclk 
t 425 clk 
t 563 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15] REG
t 297 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 32 di 
t 282 a_sr 
t 706 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2025 sh [1]
n 2026 sh [0]
n 2027 sh1 
n 2028 sh0 
n 2029 mclk_out 
n 2030 sclk_out 
n 2031 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R14.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R14.lp1.reg0"
t 297 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 32 di 
t 2031 a_sr 
t 2029 mclk_b 
t 2030 sclk 
t 2028 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R14.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R14.lp1.reg0"
t 2028 sh [1]
t 2027 sh [0]
t 2031 a_sr 
t 2029 mclk_b 
t 2030 sclk 
t 425 clk 
t 706 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[12] REG
t 694 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 662 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2032 sh [1]
n 2033 sh [0]
n 2034 sh1 
n 2035 sh0 
n 2036 mclk_out 
n 2037 sclk_out 
n 2038 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R14.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C37R14.lp2.reg1"
t 694 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 662 di 
t 2038 a_sr 
t 2036 mclk_b 
t 2037 sclk 
t 2035 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R14.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C37R14.lp2.reg1"
t 2035 sh [1]
t 2034 sh [0]
t 2038 a_sr 
t 2036 mclk_b 
t 2037 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_colorgen_h_cnt__reg[5] REG
t 693 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 510 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2039 sh [1]
n 2040 sh [0]
n 2041 sh1 
n 2042 sh0 
n 2043 mclk_out 
n 2044 sclk_out 
n 2045 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C17R17.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C17R17.lp1.reg0"
t 693 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 510 di 
t 2045 a_sr 
t 2043 mclk_b 
t 2044 sclk 
t 2042 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C17R17.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C17R17.lp1.reg0"
t 2042 sh [1]
t 2041 sh [0]
t 2045 a_sr 
t 2043 mclk_b 
t 2044 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ dedicated_io_cell_u255_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 1
p cfg_gsclk90_inv_0 1
p cfg_gsclk180_inv_0 1
p cfg_gsclk270_inv_0 1
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 1
p cfg_dqs_0 1
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "RASN,CASN"
p PLACE_LOCATION "C54R6.io_top.u0_bank5_mux.u0_bank5.u255.u0_M7A_IO_DDR"
p PCK_LOCATION "C54R6.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1] REG
t 735 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 735 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2046 sh [1]
n 2047 sh [0]
n 2048 sh1 
n 2049 sh0 
n 2050 mclk_out 
n 2051 sclk_out 
n 2052 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C49R4.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C49R4.lp2.reg1"
t 735 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 735 di 
t 2052 a_sr 
t 2050 mclk_b 
t 2051 sclk 
t 2049 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C49R4.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C49R4.lp2.reg1"
t 2049 sh [1]
t 2048 sh [0]
t 2052 a_sr 
t 2050 mclk_b 
t 2051 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[25] REG
t 736 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 235 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2053 sh [1]
n 2054 sh [0]
n 2055 sh1 
n 2056 sh0 
n 2057 mclk_out 
n 2058 sclk_out 
n 2059 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R14.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R14.lp0.reg0"
t 736 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 235 di 
t 2059 a_sr 
t 2057 mclk_b 
t 2058 sclk 
t 2056 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R14.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R14.lp0.reg0"
t 2056 sh [1]
t 2055 sh [0]
t 2059 a_sr 
t 2057 mclk_b 
t 2058 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14] REG
t 57 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 57 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2060 sh [1]
n 2061 sh [0]
n 2062 sh1 
n 2063 sh0 
n 2064 mclk_out 
n 2065 sclk_out 
n 2066 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C49R4.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C49R4.lp0.reg0"
t 57 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 57 di 
t 2066 a_sr 
t 2064 mclk_b 
t 2065 sclk 
t 2063 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C49R4.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C49R4.lp0.reg0"
t 2063 sh [1]
t 2062 sh [0]
t 2066 a_sr 
t 2064 mclk_b 
t 2065 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7] REG
t 58 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 310 di 
t 282 a_sr 
t 362 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2067 sh [1]
n 2068 sh [0]
n 2069 sh1 
n 2070 sh0 
n 2071 mclk_out 
n 2072 sclk_out 
n 2073 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R14.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R14.lp0.reg0"
t 58 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 310 di 
t 2073 a_sr 
t 2071 mclk_b 
t 2072 sclk 
t 2070 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R14.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R14.lp0.reg0"
t 2070 sh [1]
t 2069 sh [0]
t 2073 a_sr 
t 2071 mclk_b 
t 2072 sclk 
t 425 clk 
t 362 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_addr_cnt__reg[7] REG
t 453 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 346 di 
t 282 a_sr 
t 563 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2074 sh [1]
n 2075 sh [0]
n 2076 sh1 
n 2077 sh0 
n 2078 mclk_out 
n 2079 sclk_out 
n 2080 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R19.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C37R19.lp1.reg0"
t 453 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 346 di 
t 2080 a_sr 
t 2078 mclk_b 
t 2079 sclk 
t 2077 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R19.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C37R19.lp1.reg0"
t 2077 sh [1]
t 2076 sh [0]
t 2080 a_sr 
t 2078 mclk_b 
t 2079 sclk 
t 425 clk 
t 563 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0761 LUT4
p config_data "AEEE"
p PLACE_LOCATION "C29R14.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C29R14.lp3.lut0"
t 146 dx 
t 563 f3 
t 444 f2 
t 605 f1 
t 129 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16] REG
t 98 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 423 di 
t 282 a_sr 
t 706 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2081 sh [1]
n 2082 sh [0]
n 2083 sh1 
n 2084 sh0 
n 2085 mclk_out 
n 2086 sclk_out 
n 2087 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R15.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C37R15.lp2.reg0"
t 98 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 423 di 
t 2087 a_sr 
t 2085 mclk_b 
t 2086 sclk 
t 2084 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R15.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C37R15.lp2.reg0"
t 2084 sh [1]
t 2083 sh [0]
t 2087 a_sr 
t 2085 mclk_b 
t 2086 sclk 
t 425 clk 
t 706 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0] REG
t 99 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 705 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2088 sh [1]
n 2089 sh [0]
n 2090 sh1 
n 2091 sh0 
n 2092 mclk_out 
n 2093 sclk_out 
n 2094 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R10.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R10.lp2.reg0"
t 99 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 705 di 
t 2094 a_sr 
t 2092 mclk_b 
t 2093 sclk 
t 2091 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R10.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R10.lp2.reg0"
t 2091 sh [1]
t 2090 sh [0]
t 2094 a_sr 
t 2092 mclk_b 
t 2093 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0762 LUT4
p config_data "AEEE"
p PLACE_LOCATION "C35R11.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C35R11.lp2.lut0"
t 541 dx 
t 563 f3 
t 488 f2 
t 605 f1 
t 129 f0 
]
{ u_sdram_to_RGB_emb_rdata_1_r__reg[0] REG
t 494 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 26 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2095 sh [1]
n 2096 sh [0]
n 2097 sh1 
n 2098 sh0 
n 2099 mclk_out 
n 2100 sclk_out 
n 2101 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R19.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R19.lp1.reg0"
t 494 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 26 di 
t 2101 a_sr 
t 2099 mclk_b 
t 2100 sclk 
t 2098 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R19.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R19.lp1.reg0"
t 2098 sh [1]
t 2097 sh [0]
t 2101 a_sr 
t 2099 mclk_b 
t 2100 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[13] REG
t 497 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 465 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2102 sh [1]
n 2103 sh [0]
n 2104 sh1 
n 2105 sh0 
n 2106 mclk_out 
n 2107 sclk_out 
n 2108 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R14.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C37R14.lp3.reg1"
t 497 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 465 di 
t 2108 a_sr 
t 2106 mclk_b 
t 2107 sclk 
t 2105 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R14.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C37R14.lp3.reg1"
t 2105 sh [1]
t 2104 sh [0]
t 2108 a_sr 
t 2106 mclk_b 
t 2107 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_colorgen_h_cnt__reg[6] REG
t 496 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 163 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2109 sh [1]
n 2110 sh [0]
n 2111 sh1 
n 2112 sh0 
n 2113 mclk_out 
n 2114 sclk_out 
n 2115 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C17R17.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C17R17.lp0.reg0"
t 496 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 163 di 
t 2115 a_sr 
t 2113 mclk_b 
t 2114 sclk 
t 2112 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C17R17.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C17R17.lp0.reg0"
t 2112 sh [1]
t 2111 sh [0]
t 2115 a_sr 
t 2113 mclk_b 
t 2114 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0763 LUT4
p config_data "AEEE"
p PLACE_LOCATION "C37R11.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C37R11.lp0.lut41"
t 185 dx 
t 563 f3 
t 538 f2 
t 605 f1 
t 129 f0 
]
[ ii0764 LUT4
p config_data "AEAE"
p PLACE_LOCATION "C35R15.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C35R15.lp0.lut0"
t 583 dx 
t 563 f3 
t 584 f2 
t 129 f1 
t 3 f0 
]
[ ii0450 LUT4
p config_data "4444"
p PLACE_LOCATION "C33R16.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C33R16.lp1.lut0"
t 586 dx 
t 545 f3 
t 572 f2 
t 3 f1 
t 3 f0 
]
[ ii0449 LUT4
p config_data "8888"
p PLACE_LOCATION "C33R17.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C33R17.lp1.lut0"
t 585 dx 
t 545 f3 
t 572 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_hwrite_o__reg REG
t 542 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 664 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2116 sh [1]
n 2117 sh [0]
n 2118 sh1 
n 2119 sh0 
n 2120 mclk_out 
n 2121 sclk_out 
n 2122 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C45R11.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C45R11.lp1.reg0"
t 542 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 664 di 
t 2122 a_sr 
t 2120 mclk_b 
t 2121 sclk 
t 2119 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C45R11.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C45R11.lp1.reg0"
t 2119 sh [1]
t 2118 sh [0]
t 2122 a_sr 
t 2120 mclk_b 
t 2121 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2] REG
t 546 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 546 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2123 sh [1]
n 2124 sh [0]
n 2125 sh1 
n 2126 sh0 
n 2127 mclk_out 
n 2128 sclk_out 
n 2129 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C49R5.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C49R5.lp0.reg1"
t 546 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 546 di 
t 2129 a_sr 
t 2127 mclk_b 
t 2128 sclk 
t 2126 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C49R5.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C49R5.lp0.reg1"
t 2126 sh [1]
t 2125 sh [0]
t 2129 a_sr 
t 2127 mclk_b 
t 2128 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_buffer_rd_sel__reg REG
t 545 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 188 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2130 sh [1]
n 2131 sh [0]
n 2132 sh1 
n 2133 sh0 
n 2134 mclk_out 
n 2135 sclk_out 
n 2136 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R17.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R17.lp0.reg0"
t 545 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 188 di 
t 2136 a_sr 
t 2134 mclk_b 
t 2135 sclk 
t 2133 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R17.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R17.lp0.reg0"
t 2133 sh [1]
t 2132 sh [0]
t 2136 a_sr 
t 2134 mclk_b 
t 2135 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[26] REG
t 544 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 43 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2137 sh [1]
n 2138 sh [0]
n 2139 sh1 
n 2140 sh0 
n 2141 mclk_out 
n 2142 sclk_out 
n 2143 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R9.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C29R9.lp0.reg1"
t 544 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 43 di 
t 2143 a_sr 
t 2141 mclk_b 
t 2142 sclk 
t 2140 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R9.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C29R9.lp0.reg1"
t 2140 sh [1]
t 2139 sh [0]
t 2143 a_sr 
t 2141 mclk_b 
t 2142 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[0] REG
t 543 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 68 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2144 sh [1]
n 2145 sh [0]
n 2146 sh1 
n 2147 sh0 
n 2148 mclk_out 
n 2149 sclk_out 
n 2150 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R8.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R8.lp2.reg0"
t 543 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 68 di 
t 2150 a_sr 
t 2148 mclk_b 
t 2149 sclk 
t 2147 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R8.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R8.lp2.reg0"
t 2147 sh [1]
t 2146 sh [0]
t 2150 a_sr 
t 2148 mclk_b 
t 2149 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0765 LUT4
p config_data "AEAE"
p PLACE_LOCATION "C35R15.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C35R15.lp0.lut41"
t 228 dx 
t 563 f3 
t 627 f2 
t 129 f1 
t 3 f0 
]
{ u_sdram_to_RGB_buffer_rd_sel_r__reg[0] REG
t 184 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 545 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2151 sh [1]
n 2152 sh [0]
n 2153 sh1 
n 2154 sh0 
n 2155 mclk_out 
n 2156 sclk_out 
n 2157 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R17.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C33R17.lp0.reg1"
t 184 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 545 di 
t 2157 a_sr 
t 2155 mclk_b 
t 2156 sclk 
t 2154 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R17.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C33R17.lp0.reg1"
t 2154 sh [1]
t 2153 sh [0]
t 2157 a_sr 
t 2155 mclk_b 
t 2156 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0766 LUT4
p config_data "AEAE"
p PLACE_LOCATION "C35R12.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C35R12.lp0.lut0"
t 624 dx 
t 563 f3 
t 672 f2 
t 129 f1 
t 3 f0 
]
[ ii0452 LUT4
p config_data "7777"
p PLACE_LOCATION "C39R19.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C39R19.lp0.lut0"
t 623 dx 
t 299 f3 
t 276 f2 
t 3 f1 
t 3 f0 
]
[ ii0767 LUT4
p config_data "AEAE"
p PLACE_LOCATION "C35R12.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C35R12.lp0.lut41"
t 265 dx 
t 563 f3 
t 673 f2 
t 129 f1 
t 3 f0 
]
[ ii0453 LUT4
p config_data "0101"
p PLACE_LOCATION "C17R16.le_tile.le_guts.lp2.lut40"
p PCK_LOCATION "C17R16.lp2.lut40"
t 264 dx 
t 496 f3 
t 315 f2 
t 679 f1 
t 3 f0 
]
[ ii0454 LUT4
p config_data "00A8"
p PLACE_LOCATION "C17R16.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C17R16.lp3.lut0"
t 665 dx 
t 561 f3 
t 116 f2 
t 679 f1 
t 264 f0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15] REG
t 622 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 622 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2158 sh [1]
n 2159 sh [0]
n 2160 sh1 
n 2161 sh0 
n 2162 mclk_out 
n 2163 sclk_out 
n 2164 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C49R4.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C49R4.lp1.reg0"
t 622 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 622 di 
t 2164 a_sr 
t 2162 mclk_b 
t 2163 sclk 
t 2161 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C49R4.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C49R4.lp1.reg0"
t 2161 sh [1]
t 2160 sh [0]
t 2164 a_sr 
t 2162 mclk_b 
t 2163 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0455 LUT4
p config_data "1111"
p PLACE_LOCATION "C23R16.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C23R16.lp1.lut0"
t 314 dx 
t 145 f3 
t 665 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_addr_cnt__reg[8] REG
t 266 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 738 di 
t 282 a_sr 
t 563 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2165 sh [1]
n 2166 sh [0]
n 2167 sh1 
n 2168 sh0 
n 2169 mclk_out 
n 2170 sclk_out 
n 2171 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R19.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R19.lp0.reg0"
t 266 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 738 di 
t 2171 a_sr 
t 2169 mclk_b 
t 2170 sclk 
t 2168 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R19.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R19.lp0.reg0"
t 2168 sh [1]
t 2167 sh [0]
t 2171 a_sr 
t 2169 mclk_b 
t 2170 sclk 
t 425 clk 
t 563 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ dedicated_io_cell_u245_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 1
p cfg_gsclk90_inv_0 1
p cfg_gsclk180_inv_0 1
p cfg_gsclk270_inv_0 1
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 1
p cfg_dqs_0 1
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "A8,A11"
p PLACE_LOCATION "C54R2.io_top.u0_bank5_mux.u0_bank5.u245.u0_M7A_IO_DDR"
p PCK_LOCATION "C54R2.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17] REG
t 666 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 70 di 
t 282 a_sr 
t 706 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2172 sh [1]
n 2173 sh [0]
n 2174 sh1 
n 2175 sh0 
n 2176 mclk_out 
n 2177 sclk_out 
n 2178 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C45R12.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C45R12.lp0.reg0"
t 666 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 70 di 
t 2178 a_sr 
t 2176 mclk_b 
t 2177 sclk 
t 2175 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C45R12.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C45R12.lp0.reg0"
t 2175 sh [1]
t 2174 sh [0]
t 2178 a_sr 
t 2176 mclk_b 
t 2177 sclk 
t 425 clk 
t 706 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1] REG
t 667 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 540 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2179 sh [1]
n 2180 sh [0]
n 2181 sh1 
n 2182 sh0 
n 2183 mclk_out 
n 2184 sclk_out 
n 2185 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R11.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R11.lp0.reg0"
t 667 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 540 di 
t 2185 a_sr 
t 2183 mclk_b 
t 2184 sclk 
t 2182 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R11.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R11.lp0.reg0"
t 2182 sh [1]
t 2181 sh [0]
t 2185 a_sr 
t 2183 mclk_b 
t 2184 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0457 LUT4
p config_data "8000"
p PLACE_LOCATION "C23R17.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C23R17.lp1.lut0"
t 358 dx 
t 145 f3 
t 708 f2 
t 509 f1 
t 327 f0 
]
{ u_sdram_to_RGB_emb_rdata_1_r__reg[1] REG
t 318 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 565 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2186 sh [1]
n 2187 sh [0]
n 2188 sh1 
n 2189 sh0 
n 2190 mclk_out 
n 2191 sclk_out 
n 2192 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R20.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R20.lp1.reg0"
t 318 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 565 di 
t 2192 a_sr 
t 2190 mclk_b 
t 2191 sclk 
t 2189 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R20.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R20.lp1.reg0"
t 2189 sh [1]
t 2188 sh [0]
t 2192 a_sr 
t 2190 mclk_b 
t 2191 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[14] REG
t 316 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 280 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2193 sh [1]
n 2194 sh [0]
n 2195 sh1 
n 2196 sh0 
n 2197 mclk_out 
n 2198 sclk_out 
n 2199 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R14.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C37R14.lp0.reg1"
t 316 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 280 di 
t 2199 a_sr 
t 2197 mclk_b 
t 2198 sclk 
t 2196 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R14.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C37R14.lp0.reg1"
t 2196 sh [1]
t 2195 sh [0]
t 2199 a_sr 
t 2197 mclk_b 
t 2198 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_colorgen_h_cnt__reg[7] REG
t 315 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 557 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2200 sh [1]
n 2201 sh [0]
n 2202 sh1 
n 2203 sh0 
n 2204 mclk_out 
n 2205 sclk_out 
n 2206 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C17R16.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C17R16.lp3.reg0"
t 315 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 557 di 
t 2206 a_sr 
t 2204 mclk_b 
t 2205 sclk 
t 2203 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C17R16.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C17R16.lp3.reg0"
t 2203 sh [1]
t 2202 sh [0]
t 2206 a_sr 
t 2204 mclk_b 
t 2205 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0458 LUT4
p config_data "8080"
p PLACE_LOCATION "C17R17.le_tile.le_guts.lp1.lut40"
p PCK_LOCATION "C17R17.lp1.lut40"
t 748 dx 
t 130 f3 
t 693 f2 
t 358 f1 
t 3 f0 
]
[ ii0460 LUT4
p config_data "0E0A"
p PLACE_LOCATION "C19R17.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C19R17.lp1.lut0"
t 392 dx 
t 561 f3 
t 679 f2 
t 665 f1 
t 391 f0 
]
[ ii0459 LUT4
p config_data "8000"
p PLACE_LOCATION "C17R16.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C17R16.lp0.lut0"
t 391 dx 
t 496 f3 
t 315 f2 
t 116 f1 
t 748 f0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3] REG
t 357 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 357 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2207 sh [1]
n 2208 sh [0]
n 2209 sh1 
n 2210 sh0 
n 2211 mclk_out 
n 2212 sclk_out 
n 2213 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C49R5.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C49R5.lp1.reg1"
t 357 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 357 di 
t 2213 a_sr 
t 2211 mclk_b 
t 2212 sclk 
t 2210 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C49R5.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C49R5.lp1.reg1"
t 2210 sh [1]
t 2209 sh [0]
t 2213 a_sr 
t 2211 mclk_b 
t 2212 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[27] REG
t 356 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 609 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2214 sh [1]
n 2215 sh [0]
n 2216 sh1 
n 2217 sh0 
n 2218 mclk_out 
n 2219 sclk_out 
n 2220 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R8.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C29R8.lp1.reg0"
t 356 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 609 di 
t 2220 a_sr 
t 2218 mclk_b 
t 2219 sclk 
t 2217 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R8.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C29R8.lp1.reg0"
t 2217 sh [1]
t 2216 sh [0]
t 2220 a_sr 
t 2218 mclk_b 
t 2219 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[1] REG
t 355 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 632 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2221 sh [1]
n 2222 sh [0]
n 2223 sh1 
n 2224 sh0 
n 2225 mclk_out 
n 2226 sclk_out 
n 2227 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R8.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C29R8.lp0.reg1"
t 355 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 632 di 
t 2227 a_sr 
t 2225 mclk_b 
t 2226 sclk 
t 2224 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R8.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C29R8.lp0.reg1"
t 2224 sh [1]
t 2223 sh [0]
t 2227 a_sr 
t 2225 mclk_b 
t 2226 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0461 LUT4
p config_data "0606"
p PLACE_LOCATION "C23R17.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C23R17.lp2.lut0"
t 33 dx 
t 145 f3 
t 708 f2 
t 665 f1 
t 3 f0 
]
{ u_sdram_to_RGB_buffer_rd_sel_r__reg[1] REG
t 747 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 184 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2228 sh [1]
n 2229 sh [0]
n 2230 sh1 
n 2231 sh0 
n 2232 mclk_out 
n 2233 sclk_out 
n 2234 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R18.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C33R18.lp3.reg0"
t 747 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 184 di 
t 2234 a_sr 
t 2232 mclk_b 
t 2233 sclk 
t 2231 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R18.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C33R18.lp3.reg0"
t 2231 sh [1]
t 2230 sh [0]
t 2234 a_sr 
t 2232 mclk_b 
t 2233 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0462 LUT4
p config_data "0078"
p PLACE_LOCATION "C23R16.le_tile.le_guts.lp1.lut41"
p PCK_LOCATION "C23R16.lp1.lut41"
t 424 dx 
t 145 f3 
t 708 f2 
t 509 f1 
t 665 f0 
]
[ ii0463 LUT4
p config_data "7F80"
p PLACE_LOCATION "C23R16.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C23R16.lp0.lut0"
t 74 dx 
t 145 f3 
t 708 f2 
t 509 f1 
t 327 f0 
]
[ ii0464 LUT4
p config_data "4444"
p PLACE_LOCATION "C19R16.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C19R16.lp1.lut0"
t 467 dx 
t 665 f3 
t 74 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16] REG
t 426 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 426 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2235 sh [1]
n 2236 sh [0]
n 2237 sh1 
n 2238 sh0 
n 2239 mclk_out 
n 2240 sclk_out 
n 2241 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C49R4.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C49R4.lp2.reg0"
t 426 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 426 di 
t 2241 a_sr 
t 2239 mclk_b 
t 2240 sclk 
t 2238 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C49R4.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C49R4.lp2.reg0"
t 2238 sh [1]
t 2237 sh [0]
t 2241 a_sr 
t 2239 mclk_b 
t 2240 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0465 LUT4
p config_data "1212"
p PLACE_LOCATION "C19R17.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C19R17.lp0.lut0"
t 118 dx 
t 130 f3 
t 665 f2 
t 358 f1 
t 3 f0 
]
{ u_sdram_to_RGB_addr_cnt__reg[9] REG
t 75 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 379 di 
t 282 a_sr 
t 563 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2242 sh [1]
n 2243 sh [0]
n 2244 sh1 
n 2245 sh0 
n 2246 mclk_out 
n 2247 sclk_out 
n 2248 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R20.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C39R20.lp2.reg0"
t 75 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 379 di 
t 2248 a_sr 
t 2246 mclk_b 
t 2247 sclk 
t 2245 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R20.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C39R20.lp2.reg0"
t 2245 sh [1]
t 2244 sh [0]
t 2248 a_sr 
t 2246 mclk_b 
t 2247 sclk 
t 425 clk 
t 563 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0466 LUT4
p config_data "060C"
p PLACE_LOCATION "C17R17.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C17R17.lp1.lut0"
t 510 dx 
t 130 f3 
t 693 f2 
t 665 f1 
t 358 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18] REG
t 466 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 464 di 
t 282 a_sr 
t 706 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2249 sh [1]
n 2250 sh [0]
n 2251 sh1 
n 2252 sh0 
n 2253 mclk_out 
n 2254 sclk_out 
n 2255 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R15.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C37R15.lp3.reg0"
t 466 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 464 di 
t 2255 a_sr 
t 2253 mclk_b 
t 2254 sclk 
t 2252 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R15.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C37R15.lp3.reg0"
t 2252 sh [1]
t 2251 sh [0]
t 2255 a_sr 
t 2253 mclk_b 
t 2254 sclk 
t 425 clk 
t 706 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2] REG
t 468 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 181 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2256 sh [1]
n 2257 sh [0]
n 2258 sh1 
n 2259 sh0 
n 2260 mclk_out 
n 2261 sclk_out 
n 2262 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R12.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R12.lp0.reg0"
t 468 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 181 di 
t 2262 a_sr 
t 2260 mclk_b 
t 2261 sclk 
t 2259 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R12.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R12.lp0.reg0"
t 2259 sh [1]
t 2258 sh [0]
t 2262 a_sr 
t 2260 mclk_b 
t 2261 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_r__reg[10] REG
t 469 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 217 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2263 sh [1]
n 2264 sh [0]
n 2265 sh1 
n 2266 sh0 
n 2267 mclk_out 
n 2268 sclk_out 
n 2269 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R33.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R33.lp0.reg0"
t 469 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 217 di 
t 2269 a_sr 
t 2267 mclk_b 
t 2268 sclk 
t 2266 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R33.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R33.lp0.reg0"
t 2266 sh [1]
t 2265 sh [0]
t 2269 a_sr 
t 2267 mclk_b 
t 2268 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0467 LUT4
p config_data "1212"
p PLACE_LOCATION "C17R17.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C17R17.lp2.lut0"
t 163 dx 
t 496 f3 
t 665 f2 
t 748 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new M7S_EMB18K
t 3 wfull 
t 3 wfull_almost 
t 3 rempty 
t 3 rempty_almost 
t 3 overflow 
t 3 wr_ack 
t 3 underflow 
t 3 rd_ack 
t 3 rd_ha [1]
t 3 rd_ha [0]
t 3 rd_la [5]
t 3 rd_la [4]
t 3 rd_la [3]
t 3 rd_la [2]
t 3 rd_la [1]
t 3 rd_la [0]
t 788 c1r4_q [17]
t 789 c1r4_q [16]
t 790 c1r4_q [15]
t 791 c1r4_q [14]
t 792 c1r4_q [13]
t 793 c1r4_q [12]
t 794 c1r4_q [11]
t 795 c1r4_q [10]
t 796 c1r4_q [9]
t 797 c1r4_q [8]
t 798 c1r4_q [7]
t 799 c1r4_q [6]
t 800 c1r4_q [5]
t 801 c1r4_q [4]
t 412 c1r4_q [3]
t 159 c1r4_q [2]
t 652 c1r4_q [1]
t 396 c1r4_q [0]
t 802 c1r3_q [17]
t 803 c1r3_q [16]
t 804 c1r3_q [15]
t 805 c1r3_q [14]
t 806 c1r3_q [13]
t 807 c1r3_q [12]
t 808 c1r3_q [11]
t 809 c1r3_q [10]
t 810 c1r3_q [9]
t 811 c1r3_q [8]
t 812 c1r3_q [7]
t 813 c1r3_q [6]
t 814 c1r3_q [5]
t 815 c1r3_q [4]
t 625 c1r3_q [3]
t 373 c1r3_q [2]
t 113 c1r3_q [1]
t 611 c1r3_q [0]
t 816 c1r2_q [17]
t 817 c1r2_q [16]
t 818 c1r2_q [15]
t 819 c1r2_q [14]
t 820 c1r2_q [13]
t 821 c1r2_q [12]
t 822 c1r2_q [11]
t 823 c1r2_q [10]
t 824 c1r2_q [9]
t 825 c1r2_q [8]
t 826 c1r2_q [7]
t 827 c1r2_q [6]
t 828 c1r2_q [5]
t 829 c1r2_q [4]
t 86 c1r2_q [3]
t 587 c1r2_q [2]
t 338 c1r2_q [1]
t 71 c1r2_q [0]
t 830 c1r1_q [17]
t 831 c1r1_q [16]
t 832 c1r1_q [15]
t 833 c1r1_q [14]
t 834 c1r1_q [13]
t 835 c1r1_q [12]
t 836 c1r1_q [11]
t 837 c1r1_q [10]
t 838 c1r1_q [9]
t 839 c1r1_q [8]
t 840 c1r1_q [7]
t 841 c1r1_q [6]
t 842 c1r1_q [5]
t 843 c1r1_q [4]
t 305 c1r1_q [3]
t 45 c1r1_q [2]
t 547 c1r1_q [1]
t 293 c1r1_q [0]
t 107 c1r4_aa [11]
t 306 c1r4_aa [10]
t 490 c1r4_aa [9]
t 685 c1r4_aa [8]
t 120 c1r4_aa [7]
t 320 c1r4_aa [6]
t 501 c1r4_aa [5]
t 701 c1r4_aa [4]
t 137 c1r4_aa [3]
t 332 c1r4_aa [2]
t 234 c1r4_aa [1]
t 234 c1r4_aa [0]
t 197 c1r4_ab [11]
t 389 c1r4_ab [10]
t 582 c1r4_ab [9]
t 769 c1r4_ab [8]
t 209 c1r4_ab [7]
t 403 c1r4_ab [6]
t 595 c1r4_ab [5]
t 30 c1r4_ab [4]
t 222 c1r4_ab [3]
t 234 c1r4_ab [2]
t 234 c1r4_ab [1]
t 234 c1r4_ab [0]
t 585 c1r4_cea 
t 596 c1r4_ceb 
t 221 c1r4_clka 
t 425 c1r4_clkb 
t 3 c1r4_da [17]
t 3 c1r4_da [16]
t 3 c1r4_da [15]
t 3 c1r4_da [14]
t 3 c1r4_da [13]
t 3 c1r4_da [12]
t 3 c1r4_da [11]
t 3 c1r4_da [10]
t 3 c1r4_da [9]
t 3 c1r4_da [8]
t 3 c1r4_da [7]
t 3 c1r4_da [6]
t 3 c1r4_da [5]
t 3 c1r4_da [4]
t 3 c1r4_da [3]
t 3 c1r4_da [2]
t 3 c1r4_da [1]
t 3 c1r4_da [0]
t 234 c1r4_db [17]
t 234 c1r4_db [16]
t 526 c1r4_db [15]
t 356 c1r4_db [14]
t 365 c1r4_db [13]
t 182 c1r4_db [12]
t 195 c1r4_db [11]
t 204 c1r4_db [10]
t 709 c1r4_db [9]
t 723 c1r4_db [8]
t 526 c1r4_db [7]
t 356 c1r4_db [6]
t 365 c1r4_db [5]
t 182 c1r4_db [4]
t 195 c1r4_db [3]
t 204 c1r4_db [2]
t 709 c1r4_db [1]
t 723 c1r4_db [0]
t 370 c1r4_rstna 
t 370 c1r4_rstnb 
t 234 c1r4_wea 
t 370 c1r4_web 
t 107 c1r3_aa [11]
t 306 c1r3_aa [10]
t 490 c1r3_aa [9]
t 685 c1r3_aa [8]
t 120 c1r3_aa [7]
t 320 c1r3_aa [6]
t 501 c1r3_aa [5]
t 701 c1r3_aa [4]
t 137 c1r3_aa [3]
t 332 c1r3_aa [2]
t 234 c1r3_aa [1]
t 234 c1r3_aa [0]
t 197 c1r3_ab [11]
t 389 c1r3_ab [10]
t 582 c1r3_ab [9]
t 769 c1r3_ab [8]
t 209 c1r3_ab [7]
t 403 c1r3_ab [6]
t 595 c1r3_ab [5]
t 30 c1r3_ab [4]
t 222 c1r3_ab [3]
t 234 c1r3_ab [2]
t 234 c1r3_ab [1]
t 234 c1r3_ab [0]
t 585 c1r3_cea 
t 596 c1r3_ceb 
t 221 c1r3_clka 
t 425 c1r3_clkb 
t 3 c1r3_da [17]
t 3 c1r3_da [16]
t 3 c1r3_da [15]
t 3 c1r3_da [14]
t 3 c1r3_da [13]
t 3 c1r3_da [12]
t 3 c1r3_da [11]
t 3 c1r3_da [10]
t 3 c1r3_da [9]
t 3 c1r3_da [8]
t 3 c1r3_da [7]
t 3 c1r3_da [6]
t 3 c1r3_da [5]
t 3 c1r3_da [4]
t 3 c1r3_da [3]
t 3 c1r3_da [2]
t 3 c1r3_da [1]
t 3 c1r3_da [0]
t 234 c1r3_db [17]
t 234 c1r3_db [16]
t 722 c1r3_db [15]
t 544 c1r3_db [14]
t 555 c1r3_db [13]
t 376 c1r3_db [12]
t 387 c1r3_db [11]
t 398 c1r3_db [10]
t 147 c1r3_db [9]
t 161 c1r3_db [8]
t 722 c1r3_db [7]
t 544 c1r3_db [6]
t 555 c1r3_db [5]
t 376 c1r3_db [4]
t 387 c1r3_db [3]
t 398 c1r3_db [2]
t 147 c1r3_db [1]
t 161 c1r3_db [0]
t 370 c1r3_rstna 
t 370 c1r3_rstnb 
t 234 c1r3_wea 
t 370 c1r3_web 
t 107 c1r2_aa [11]
t 306 c1r2_aa [10]
t 490 c1r2_aa [9]
t 685 c1r2_aa [8]
t 120 c1r2_aa [7]
t 320 c1r2_aa [6]
t 501 c1r2_aa [5]
t 701 c1r2_aa [4]
t 137 c1r2_aa [3]
t 332 c1r2_aa [2]
t 234 c1r2_aa [1]
t 234 c1r2_aa [0]
t 197 c1r2_ab [11]
t 389 c1r2_ab [10]
t 582 c1r2_ab [9]
t 769 c1r2_ab [8]
t 209 c1r2_ab [7]
t 403 c1r2_ab [6]
t 595 c1r2_ab [5]
t 30 c1r2_ab [4]
t 222 c1r2_ab [3]
t 234 c1r2_ab [2]
t 234 c1r2_ab [1]
t 234 c1r2_ab [0]
t 585 c1r2_cea 
t 596 c1r2_ceb 
t 221 c1r2_clka 
t 425 c1r2_clkb 
t 3 c1r2_da [17]
t 3 c1r2_da [16]
t 3 c1r2_da [15]
t 3 c1r2_da [14]
t 3 c1r2_da [13]
t 3 c1r2_da [12]
t 3 c1r2_da [11]
t 3 c1r2_da [10]
t 3 c1r2_da [9]
t 3 c1r2_da [8]
t 3 c1r2_da [7]
t 3 c1r2_da [6]
t 3 c1r2_da [5]
t 3 c1r2_da [4]
t 3 c1r2_da [3]
t 3 c1r2_da [2]
t 3 c1r2_da [1]
t 3 c1r2_da [0]
t 234 c1r2_db [17]
t 234 c1r2_db [16]
t 721 c1r2_db [15]
t 736 c1r2_db [14]
t 745 c1r2_db [13]
t 566 c1r2_db [12]
t 575 c1r2_db [11]
t 333 c1r2_db [10]
t 348 c1r2_db [9]
t 355 c1r2_db [8]
t 721 c1r2_db [7]
t 736 c1r2_db [6]
t 745 c1r2_db [5]
t 566 c1r2_db [4]
t 575 c1r2_db [3]
t 333 c1r2_db [2]
t 348 c1r2_db [1]
t 355 c1r2_db [0]
t 370 c1r2_rstna 
t 370 c1r2_rstnb 
t 234 c1r2_wea 
t 370 c1r2_web 
t 107 c1r1_aa [11]
t 306 c1r1_aa [10]
t 490 c1r1_aa [9]
t 685 c1r1_aa [8]
t 120 c1r1_aa [7]
t 320 c1r1_aa [6]
t 501 c1r1_aa [5]
t 701 c1r1_aa [4]
t 137 c1r1_aa [3]
t 332 c1r1_aa [2]
t 234 c1r1_aa [1]
t 234 c1r1_aa [0]
t 197 c1r1_ab [11]
t 389 c1r1_ab [10]
t 582 c1r1_ab [9]
t 769 c1r1_ab [8]
t 209 c1r1_ab [7]
t 403 c1r1_ab [6]
t 595 c1r1_ab [5]
t 30 c1r1_ab [4]
t 222 c1r1_ab [3]
t 234 c1r1_ab [2]
t 234 c1r1_ab [1]
t 234 c1r1_ab [0]
t 585 c1r1_cea 
t 596 c1r1_ceb 
t 221 c1r1_clka 
t 425 c1r1_clkb 
t 3 c1r1_da [17]
t 3 c1r1_da [16]
t 3 c1r1_da [15]
t 3 c1r1_da [14]
t 3 c1r1_da [13]
t 3 c1r1_da [12]
t 3 c1r1_da [11]
t 3 c1r1_da [10]
t 3 c1r1_da [9]
t 3 c1r1_da [8]
t 3 c1r1_da [7]
t 3 c1r1_da [6]
t 3 c1r1_da [5]
t 3 c1r1_da [4]
t 3 c1r1_da [3]
t 3 c1r1_da [2]
t 3 c1r1_da [1]
t 3 c1r1_da [0]
t 234 c1r1_db [17]
t 234 c1r1_db [16]
t 160 c1r1_db [15]
t 172 c1r1_db [14]
t 183 c1r1_db [13]
t 757 c1r1_db [12]
t 765 c1r1_db [11]
t 511 c1r1_db [10]
t 525 c1r1_db [9]
t 543 c1r1_db [8]
t 160 c1r1_db [7]
t 172 c1r1_db [6]
t 183 c1r1_db [5]
t 757 c1r1_db [4]
t 765 c1r1_db [3]
t 511 c1r1_db [2]
t 525 c1r1_db [1]
t 543 c1r1_db [0]
t 370 c1r1_rstna 
t 370 c1r1_rstnb 
t 234 c1r1_wea 
t 370 c1r1_web 
t 3 cea 
t 3 ceb 
t 3 fifo_clr 
t 3 wr_req_n 
t 3 rd_req_n 
t 3 haa [1]
t 3 haa [0]
t 3 hab [1]
t 3 hab [0]
t 3 wea 
t 3 web 
n 2270 fifo_rda [13]
n 2271 fifo_rda [12]
n 2272 fifo_rda [11]
n 2273 fifo_rda [10]
n 2274 fifo_rda [9]
n 2275 fifo_rda [8]
n 2276 fifo_rda [7]
n 2277 fifo_rda [6]
n 2278 fifo_rda [5]
n 2279 fifo_rda [4]
n 2280 fifo_rda [3]
n 2281 fifo_rda [2]
n 2282 fifo_rda [1]
n 2283 fifo_rda [0]
n 2284 fifo_rdn 
n 2285 fifo_wra [13]
n 2286 fifo_wra [12]
n 2287 fifo_wra [11]
n 2288 fifo_wra [10]
n 2289 fifo_wra [9]
n 2290 fifo_wra [8]
n 2291 fifo_wra [7]
n 2292 fifo_wra [6]
n 2293 fifo_wra [5]
n 2294 fifo_wra [4]
n 2295 fifo_wra [3]
n 2296 fifo_wra [2]
n 2297 fifo_wra [1]
n 2298 fifo_wra [0]
n 2299 fifo_wrn 
n 2300 c1r4_da_1 [17]
n 2301 c1r4_da_1 [16]
n 2302 c1r4_da_1 [15]
n 2303 c1r4_da_1 [14]
n 2304 c1r4_da_1 [13]
n 2305 c1r4_da_1 [12]
n 2306 c1r4_da_1 [11]
n 2307 c1r4_da_1 [10]
n 2308 c1r4_da_1 [9]
n 2309 c1r4_da_1 [8]
n 2310 c1r4_da_1 [7]
n 2311 c1r4_da_1 [6]
n 2312 c1r4_da_1 [5]
n 2313 c1r4_da_1 [4]
n 2314 c1r4_da_1 [3]
n 2315 c1r4_da_1 [2]
n 2316 c1r4_da_1 [1]
n 2317 c1r4_da_1 [0]
n 2318 c1r4_db_1 [17]
n 2319 c1r4_db_1 [16]
n 2320 c1r4_db_1 [15]
n 2321 c1r4_db_1 [14]
n 2322 c1r4_db_1 [13]
n 2323 c1r4_db_1 [12]
n 2324 c1r4_db_1 [11]
n 2325 c1r4_db_1 [10]
n 2326 c1r4_db_1 [9]
n 2327 c1r4_db_1 [8]
n 2328 c1r4_db_1 [7]
n 2329 c1r4_db_1 [6]
n 2330 c1r4_db_1 [5]
n 2331 c1r4_db_1 [4]
n 2332 c1r4_db_1 [3]
n 2333 c1r4_db_1 [2]
n 2334 c1r4_db_1 [1]
n 2335 c1r4_db_1 [0]
n 2336 c1r3_da_1 [17]
n 2337 c1r3_da_1 [16]
n 2338 c1r3_da_1 [15]
n 2339 c1r3_da_1 [14]
n 2340 c1r3_da_1 [13]
n 2341 c1r3_da_1 [12]
n 2342 c1r3_da_1 [11]
n 2343 c1r3_da_1 [10]
n 2344 c1r3_da_1 [9]
n 2345 c1r3_da_1 [8]
n 2346 c1r3_da_1 [7]
n 2347 c1r3_da_1 [6]
n 2348 c1r3_da_1 [5]
n 2349 c1r3_da_1 [4]
n 2350 c1r3_da_1 [3]
n 2351 c1r3_da_1 [2]
n 2352 c1r3_da_1 [1]
n 2353 c1r3_da_1 [0]
n 2354 c1r3_db_1 [17]
n 2355 c1r3_db_1 [16]
n 2356 c1r3_db_1 [15]
n 2357 c1r3_db_1 [14]
n 2358 c1r3_db_1 [13]
n 2359 c1r3_db_1 [12]
n 2360 c1r3_db_1 [11]
n 2361 c1r3_db_1 [10]
n 2362 c1r3_db_1 [9]
n 2363 c1r3_db_1 [8]
n 2364 c1r3_db_1 [7]
n 2365 c1r3_db_1 [6]
n 2366 c1r3_db_1 [5]
n 2367 c1r3_db_1 [4]
n 2368 c1r3_db_1 [3]
n 2369 c1r3_db_1 [2]
n 2370 c1r3_db_1 [1]
n 2371 c1r3_db_1 [0]
n 2372 c1r2_da_1 [17]
n 2373 c1r2_da_1 [16]
n 2374 c1r2_da_1 [15]
n 2375 c1r2_da_1 [14]
n 2376 c1r2_da_1 [13]
n 2377 c1r2_da_1 [12]
n 2378 c1r2_da_1 [11]
n 2379 c1r2_da_1 [10]
n 2380 c1r2_da_1 [9]
n 2381 c1r2_da_1 [8]
n 2382 c1r2_da_1 [7]
n 2383 c1r2_da_1 [6]
n 2384 c1r2_da_1 [5]
n 2385 c1r2_da_1 [4]
n 2386 c1r2_da_1 [3]
n 2387 c1r2_da_1 [2]
n 2388 c1r2_da_1 [1]
n 2389 c1r2_da_1 [0]
n 2390 c1r2_db_1 [17]
n 2391 c1r2_db_1 [16]
n 2392 c1r2_db_1 [15]
n 2393 c1r2_db_1 [14]
n 2394 c1r2_db_1 [13]
n 2395 c1r2_db_1 [12]
n 2396 c1r2_db_1 [11]
n 2397 c1r2_db_1 [10]
n 2398 c1r2_db_1 [9]
n 2399 c1r2_db_1 [8]
n 2400 c1r2_db_1 [7]
n 2401 c1r2_db_1 [6]
n 2402 c1r2_db_1 [5]
n 2403 c1r2_db_1 [4]
n 2404 c1r2_db_1 [3]
n 2405 c1r2_db_1 [2]
n 2406 c1r2_db_1 [1]
n 2407 c1r2_db_1 [0]
n 2408 c1r1_da_1 [17]
n 2409 c1r1_da_1 [16]
n 2410 c1r1_da_1 [15]
n 2411 c1r1_da_1 [14]
n 2412 c1r1_da_1 [13]
n 2413 c1r1_da_1 [12]
n 2414 c1r1_da_1 [11]
n 2415 c1r1_da_1 [10]
n 2416 c1r1_da_1 [9]
n 2417 c1r1_da_1 [8]
n 2418 c1r1_da_1 [7]
n 2419 c1r1_da_1 [6]
n 2420 c1r1_da_1 [5]
n 2421 c1r1_da_1 [4]
n 2422 c1r1_da_1 [3]
n 2423 c1r1_da_1 [2]
n 2424 c1r1_da_1 [1]
n 2425 c1r1_da_1 [0]
n 2426 c1r1_db_1 [17]
n 2427 c1r1_db_1 [16]
n 2428 c1r1_db_1 [15]
n 2429 c1r1_db_1 [14]
n 2430 c1r1_db_1 [13]
n 2431 c1r1_db_1 [12]
n 2432 c1r1_db_1 [11]
n 2433 c1r1_db_1 [10]
n 2434 c1r1_db_1 [9]
n 2435 c1r1_db_1 [8]
n 2436 c1r1_db_1 [7]
n 2437 c1r1_db_1 [6]
n 2438 c1r1_db_1 [5]
n 2439 c1r1_db_1 [4]
n 2440 c1r1_db_1 [3]
n 2441 c1r1_db_1 [2]
n 2442 c1r1_db_1 [1]
n 2443 c1r1_db_1 [0]
[ emb18k EMB18K
p width_ext_mode 1'b0
p depth_ext_mode 1'b0
p dedicated_cfg 16'hffff
p fifo_en 1'b0
p async_en 1'b0
p r_width 5'h0
p w_width 5'h0
p af_level 15'h0
p ae_level 15'h0
p emb5k_1_modea_sel 12
p emb5k_1_modeb_sel 8
p emb5k_1_porta_wr_mode 1
p emb5k_1_portb_wr_mode 1
p emb5k_1_porta_reg_out 0
p emb5k_1_portb_reg_out 0
p emb5k_1_reset_value_a 0
p emb5k_1_reset_value_b 0
p emb5k_1_operation_mode "simple_dual_port"
p emb5k_1_porta_data_width 4
p emb5k_1_portb_data_width 8
p emb5k_1_init_file ""
p emb5k_1_porta_prog 240
p emb5k_1_portb_prog 15
p emb5k_2_modea_sel 12
p emb5k_2_modeb_sel 8
p emb5k_2_porta_wr_mode 1
p emb5k_2_portb_wr_mode 1
p emb5k_2_porta_reg_out 0
p emb5k_2_portb_reg_out 0
p emb5k_2_reset_value_a 0
p emb5k_2_reset_value_b 0
p emb5k_2_operation_mode "simple_dual_port"
p emb5k_2_porta_data_width 4
p emb5k_2_portb_data_width 8
p emb5k_2_init_file ""
p emb5k_2_porta_prog 240
p emb5k_2_portb_prog 15
p emb5k_3_modea_sel 12
p emb5k_3_modeb_sel 8
p emb5k_3_porta_wr_mode 1
p emb5k_3_portb_wr_mode 1
p emb5k_3_porta_reg_out 0
p emb5k_3_portb_reg_out 0
p emb5k_3_reset_value_a 0
p emb5k_3_reset_value_b 0
p emb5k_3_operation_mode "simple_dual_port"
p emb5k_3_porta_data_width 4
p emb5k_3_portb_data_width 8
p emb5k_3_init_file ""
p emb5k_3_porta_prog 240
p emb5k_3_portb_prog 15
p emb5k_4_modea_sel 12
p emb5k_4_modeb_sel 8
p emb5k_4_porta_wr_mode 1
p emb5k_4_portb_wr_mode 1
p emb5k_4_porta_reg_out 0
p emb5k_4_portb_reg_out 0
p emb5k_4_reset_value_a 0
p emb5k_4_reset_value_b 0
p emb5k_4_operation_mode "simple_dual_port"
p emb5k_4_porta_data_width 4
p emb5k_4_portb_data_width 8
p emb5k_4_init_file ""
p emb5k_4_porta_prog 240
p emb5k_4_portb_prog 15
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
p emb5k_1_inst "u_sdram_to_RGB_u_1kx16_0_u_emb5k_0"
p emb5k_2_inst "u_sdram_to_RGB_u_1kx16_0_u_emb5k_1"
p emb5k_3_inst "u_sdram_to_RGB_u_1kx16_0_u_emb5k_2"
p emb5k_4_inst "u_sdram_to_RGB_u_1kx16_0_u_emb5k_3"
t 3 wfull 
t 3 wfull_almost 
t 3 rempty 
t 3 rempty_almost 
t 3 overflow 
t 3 wr_ack 
t 3 underflow 
t 3 rd_ack 
t 3 rd_ha [1]
t 3 rd_ha [0]
t 3 rd_la [5]
t 3 rd_la [4]
t 3 rd_la [3]
t 3 rd_la [2]
t 3 rd_la [1]
t 3 rd_la [0]
t 788 c1r4_q [17]
t 789 c1r4_q [16]
t 790 c1r4_q [15]
t 791 c1r4_q [14]
t 792 c1r4_q [13]
t 793 c1r4_q [12]
t 794 c1r4_q [11]
t 795 c1r4_q [10]
t 796 c1r4_q [9]
t 797 c1r4_q [8]
t 798 c1r4_q [7]
t 799 c1r4_q [6]
t 800 c1r4_q [5]
t 801 c1r4_q [4]
t 412 c1r4_q [3]
t 159 c1r4_q [2]
t 652 c1r4_q [1]
t 396 c1r4_q [0]
t 802 c1r3_q [17]
t 803 c1r3_q [16]
t 804 c1r3_q [15]
t 805 c1r3_q [14]
t 806 c1r3_q [13]
t 807 c1r3_q [12]
t 808 c1r3_q [11]
t 809 c1r3_q [10]
t 810 c1r3_q [9]
t 811 c1r3_q [8]
t 812 c1r3_q [7]
t 813 c1r3_q [6]
t 814 c1r3_q [5]
t 815 c1r3_q [4]
t 625 c1r3_q [3]
t 373 c1r3_q [2]
t 113 c1r3_q [1]
t 611 c1r3_q [0]
t 816 c1r2_q [17]
t 817 c1r2_q [16]
t 818 c1r2_q [15]
t 819 c1r2_q [14]
t 820 c1r2_q [13]
t 821 c1r2_q [12]
t 822 c1r2_q [11]
t 823 c1r2_q [10]
t 824 c1r2_q [9]
t 825 c1r2_q [8]
t 826 c1r2_q [7]
t 827 c1r2_q [6]
t 828 c1r2_q [5]
t 829 c1r2_q [4]
t 86 c1r2_q [3]
t 587 c1r2_q [2]
t 338 c1r2_q [1]
t 71 c1r2_q [0]
t 830 c1r1_q [17]
t 831 c1r1_q [16]
t 832 c1r1_q [15]
t 833 c1r1_q [14]
t 834 c1r1_q [13]
t 835 c1r1_q [12]
t 836 c1r1_q [11]
t 837 c1r1_q [10]
t 838 c1r1_q [9]
t 839 c1r1_q [8]
t 840 c1r1_q [7]
t 841 c1r1_q [6]
t 842 c1r1_q [5]
t 843 c1r1_q [4]
t 305 c1r1_q [3]
t 45 c1r1_q [2]
t 547 c1r1_q [1]
t 293 c1r1_q [0]
t 107 c1r4_aa [11]
t 306 c1r4_aa [10]
t 490 c1r4_aa [9]
t 685 c1r4_aa [8]
t 120 c1r4_aa [7]
t 320 c1r4_aa [6]
t 501 c1r4_aa [5]
t 701 c1r4_aa [4]
t 137 c1r4_aa [3]
t 332 c1r4_aa [2]
t 234 c1r4_aa [1]
t 234 c1r4_aa [0]
t 197 c1r4_ab [11]
t 389 c1r4_ab [10]
t 582 c1r4_ab [9]
t 769 c1r4_ab [8]
t 209 c1r4_ab [7]
t 403 c1r4_ab [6]
t 595 c1r4_ab [5]
t 30 c1r4_ab [4]
t 222 c1r4_ab [3]
t 234 c1r4_ab [2]
t 234 c1r4_ab [1]
t 234 c1r4_ab [0]
t 585 c1r4_cea 
t 596 c1r4_ceb 
t 221 c1r4_clka 
t 425 c1r4_clkb 
t 2300 c1r4_da [17]
t 2301 c1r4_da [16]
t 2302 c1r4_da [15]
t 2303 c1r4_da [14]
t 2304 c1r4_da [13]
t 2305 c1r4_da [12]
t 2306 c1r4_da [11]
t 2307 c1r4_da [10]
t 2308 c1r4_da [9]
t 2309 c1r4_da [8]
t 2310 c1r4_da [7]
t 2311 c1r4_da [6]
t 2312 c1r4_da [5]
t 2313 c1r4_da [4]
t 2314 c1r4_da [3]
t 2315 c1r4_da [2]
t 2316 c1r4_da [1]
t 2317 c1r4_da [0]
t 2318 c1r4_db [17]
t 2319 c1r4_db [16]
t 2320 c1r4_db [15]
t 2321 c1r4_db [14]
t 2322 c1r4_db [13]
t 2323 c1r4_db [12]
t 2324 c1r4_db [11]
t 2325 c1r4_db [10]
t 2326 c1r4_db [9]
t 2327 c1r4_db [8]
t 2328 c1r4_db [7]
t 2329 c1r4_db [6]
t 2330 c1r4_db [5]
t 2331 c1r4_db [4]
t 2332 c1r4_db [3]
t 2333 c1r4_db [2]
t 2334 c1r4_db [1]
t 2335 c1r4_db [0]
t 370 c1r4_rstna 
t 370 c1r4_rstnb 
t 234 c1r4_wea 
t 370 c1r4_web 
t 107 c1r3_aa [11]
t 306 c1r3_aa [10]
t 490 c1r3_aa [9]
t 685 c1r3_aa [8]
t 120 c1r3_aa [7]
t 320 c1r3_aa [6]
t 501 c1r3_aa [5]
t 701 c1r3_aa [4]
t 137 c1r3_aa [3]
t 332 c1r3_aa [2]
t 234 c1r3_aa [1]
t 234 c1r3_aa [0]
t 197 c1r3_ab [11]
t 389 c1r3_ab [10]
t 582 c1r3_ab [9]
t 769 c1r3_ab [8]
t 209 c1r3_ab [7]
t 403 c1r3_ab [6]
t 595 c1r3_ab [5]
t 30 c1r3_ab [4]
t 222 c1r3_ab [3]
t 234 c1r3_ab [2]
t 234 c1r3_ab [1]
t 234 c1r3_ab [0]
t 585 c1r3_cea 
t 596 c1r3_ceb 
t 221 c1r3_clka 
t 425 c1r3_clkb 
t 2336 c1r3_da [17]
t 2337 c1r3_da [16]
t 2338 c1r3_da [15]
t 2339 c1r3_da [14]
t 2340 c1r3_da [13]
t 2341 c1r3_da [12]
t 2342 c1r3_da [11]
t 2343 c1r3_da [10]
t 2344 c1r3_da [9]
t 2345 c1r3_da [8]
t 2346 c1r3_da [7]
t 2347 c1r3_da [6]
t 2348 c1r3_da [5]
t 2349 c1r3_da [4]
t 2350 c1r3_da [3]
t 2351 c1r3_da [2]
t 2352 c1r3_da [1]
t 2353 c1r3_da [0]
t 2354 c1r3_db [17]
t 2355 c1r3_db [16]
t 2356 c1r3_db [15]
t 2357 c1r3_db [14]
t 2358 c1r3_db [13]
t 2359 c1r3_db [12]
t 2360 c1r3_db [11]
t 2361 c1r3_db [10]
t 2362 c1r3_db [9]
t 2363 c1r3_db [8]
t 2364 c1r3_db [7]
t 2365 c1r3_db [6]
t 2366 c1r3_db [5]
t 2367 c1r3_db [4]
t 2368 c1r3_db [3]
t 2369 c1r3_db [2]
t 2370 c1r3_db [1]
t 2371 c1r3_db [0]
t 370 c1r3_rstna 
t 370 c1r3_rstnb 
t 234 c1r3_wea 
t 370 c1r3_web 
t 107 c1r2_aa [11]
t 306 c1r2_aa [10]
t 490 c1r2_aa [9]
t 685 c1r2_aa [8]
t 120 c1r2_aa [7]
t 320 c1r2_aa [6]
t 501 c1r2_aa [5]
t 701 c1r2_aa [4]
t 137 c1r2_aa [3]
t 332 c1r2_aa [2]
t 234 c1r2_aa [1]
t 234 c1r2_aa [0]
t 197 c1r2_ab [11]
t 389 c1r2_ab [10]
t 582 c1r2_ab [9]
t 769 c1r2_ab [8]
t 209 c1r2_ab [7]
t 403 c1r2_ab [6]
t 595 c1r2_ab [5]
t 30 c1r2_ab [4]
t 222 c1r2_ab [3]
t 234 c1r2_ab [2]
t 234 c1r2_ab [1]
t 234 c1r2_ab [0]
t 585 c1r2_cea 
t 596 c1r2_ceb 
t 221 c1r2_clka 
t 425 c1r2_clkb 
t 2372 c1r2_da [17]
t 2373 c1r2_da [16]
t 2374 c1r2_da [15]
t 2375 c1r2_da [14]
t 2376 c1r2_da [13]
t 2377 c1r2_da [12]
t 2378 c1r2_da [11]
t 2379 c1r2_da [10]
t 2380 c1r2_da [9]
t 2381 c1r2_da [8]
t 2382 c1r2_da [7]
t 2383 c1r2_da [6]
t 2384 c1r2_da [5]
t 2385 c1r2_da [4]
t 2386 c1r2_da [3]
t 2387 c1r2_da [2]
t 2388 c1r2_da [1]
t 2389 c1r2_da [0]
t 2390 c1r2_db [17]
t 2391 c1r2_db [16]
t 2392 c1r2_db [15]
t 2393 c1r2_db [14]
t 2394 c1r2_db [13]
t 2395 c1r2_db [12]
t 2396 c1r2_db [11]
t 2397 c1r2_db [10]
t 2398 c1r2_db [9]
t 2399 c1r2_db [8]
t 2400 c1r2_db [7]
t 2401 c1r2_db [6]
t 2402 c1r2_db [5]
t 2403 c1r2_db [4]
t 2404 c1r2_db [3]
t 2405 c1r2_db [2]
t 2406 c1r2_db [1]
t 2407 c1r2_db [0]
t 370 c1r2_rstna 
t 370 c1r2_rstnb 
t 234 c1r2_wea 
t 370 c1r2_web 
t 107 c1r1_aa [11]
t 306 c1r1_aa [10]
t 490 c1r1_aa [9]
t 685 c1r1_aa [8]
t 120 c1r1_aa [7]
t 320 c1r1_aa [6]
t 501 c1r1_aa [5]
t 701 c1r1_aa [4]
t 137 c1r1_aa [3]
t 332 c1r1_aa [2]
t 234 c1r1_aa [1]
t 234 c1r1_aa [0]
t 197 c1r1_ab [11]
t 389 c1r1_ab [10]
t 582 c1r1_ab [9]
t 769 c1r1_ab [8]
t 209 c1r1_ab [7]
t 403 c1r1_ab [6]
t 595 c1r1_ab [5]
t 30 c1r1_ab [4]
t 222 c1r1_ab [3]
t 234 c1r1_ab [2]
t 234 c1r1_ab [1]
t 234 c1r1_ab [0]
t 585 c1r1_cea 
t 596 c1r1_ceb 
t 221 c1r1_clka 
t 425 c1r1_clkb 
t 2408 c1r1_da [17]
t 2409 c1r1_da [16]
t 2410 c1r1_da [15]
t 2411 c1r1_da [14]
t 2412 c1r1_da [13]
t 2413 c1r1_da [12]
t 2414 c1r1_da [11]
t 2415 c1r1_da [10]
t 2416 c1r1_da [9]
t 2417 c1r1_da [8]
t 2418 c1r1_da [7]
t 2419 c1r1_da [6]
t 2420 c1r1_da [5]
t 2421 c1r1_da [4]
t 2422 c1r1_da [3]
t 2423 c1r1_da [2]
t 2424 c1r1_da [1]
t 2425 c1r1_da [0]
t 2426 c1r1_db [17]
t 2427 c1r1_db [16]
t 2428 c1r1_db [15]
t 2429 c1r1_db [14]
t 2430 c1r1_db [13]
t 2431 c1r1_db [12]
t 2432 c1r1_db [11]
t 2433 c1r1_db [10]
t 2434 c1r1_db [9]
t 2435 c1r1_db [8]
t 2436 c1r1_db [7]
t 2437 c1r1_db [6]
t 2438 c1r1_db [5]
t 2439 c1r1_db [4]
t 2440 c1r1_db [3]
t 2441 c1r1_db [2]
t 2442 c1r1_db [1]
t 2443 c1r1_db [0]
t 370 c1r1_rstna 
t 370 c1r1_rstnb 
t 234 c1r1_wea 
t 370 c1r1_web 
t 3 cea 
t 3 ceb 
t 3 fifo_clr 
t 3 wr_req_n 
t 3 rd_req_n 
t 3 haa [1]
t 3 haa [0]
t 3 hab [1]
t 3 hab [0]
t 3 wea 
t 3 web 
n 2444 fifo_rda [13]
n 2445 fifo_rda [12]
n 2446 fifo_rda [11]
n 2447 fifo_rda [10]
n 2448 fifo_rda [9]
n 2449 fifo_rda [8]
n 2450 fifo_rda [7]
n 2451 fifo_rda [6]
n 2452 fifo_rda [5]
n 2453 fifo_rda [4]
n 2454 fifo_rda [3]
n 2455 fifo_rda [2]
n 2456 fifo_rda [1]
n 2457 fifo_rda [0]
n 2458 fifo_rdn 
n 2459 fifo_wra [13]
n 2460 fifo_wra [12]
n 2461 fifo_wra [11]
n 2462 fifo_wra [10]
n 2463 fifo_wra [9]
n 2464 fifo_wra [8]
n 2465 fifo_wra [7]
n 2466 fifo_wra [6]
n 2467 fifo_wra [5]
n 2468 fifo_wra [4]
n 2469 fifo_wra [3]
n 2470 fifo_wra [2]
n 2471 fifo_wra [1]
n 2472 fifo_wra [0]
n 2473 fifo_wrn 
]
[ c1r1_mux_da_0 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2425 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_0 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2443 out 
t 543 in0 
t 543 in1 
t 543 in2 
t 543 in3 
t 543 in4 
t 543 in5 
]
[ c1r1_mux_da_1 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2424 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_1 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2442 out 
t 525 in0 
t 525 in1 
t 525 in2 
t 525 in3 
t 525 in4 
t 525 in5 
]
[ c1r1_mux_da_2 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2423 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_2 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2441 out 
t 511 in0 
t 511 in1 
t 511 in2 
t 511 in3 
t 511 in4 
t 511 in5 
]
[ c1r1_mux_da_3 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2422 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_3 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2440 out 
t 765 in0 
t 765 in1 
t 765 in2 
t 765 in3 
t 765 in4 
t 765 in5 
]
[ c1r1_mux_da_4 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2421 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_4 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2439 out 
t 757 in0 
t 757 in1 
t 757 in2 
t 757 in3 
t 757 in4 
t 757 in5 
]
[ c1r1_mux_da_5 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2420 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_5 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2438 out 
t 183 in0 
t 183 in1 
t 183 in2 
t 183 in3 
t 183 in4 
t 183 in5 
]
[ c1r1_mux_da_6 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2419 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_6 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2437 out 
t 172 in0 
t 172 in1 
t 172 in2 
t 172 in3 
t 172 in4 
t 172 in5 
]
[ c1r1_mux_da_7 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2418 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_7 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2436 out 
t 160 in0 
t 160 in1 
t 160 in2 
t 160 in3 
t 160 in4 
t 160 in5 
]
[ c1r1_mux_da_8 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2417 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_8 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2435 out 
t 543 in0 
t 543 in1 
t 543 in2 
t 543 in3 
t 543 in4 
t 543 in5 
]
[ c1r1_mux_da_9 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2416 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_9 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2434 out 
t 525 in0 
t 525 in1 
t 525 in2 
t 525 in3 
t 525 in4 
t 525 in5 
]
[ c1r1_mux_da_10 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2415 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_10 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2433 out 
t 511 in0 
t 511 in1 
t 511 in2 
t 511 in3 
t 511 in4 
t 511 in5 
]
[ c1r1_mux_da_11 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2414 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_11 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2432 out 
t 765 in0 
t 765 in1 
t 765 in2 
t 765 in3 
t 765 in4 
t 765 in5 
]
[ c1r1_mux_da_12 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2413 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_12 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2431 out 
t 757 in0 
t 757 in1 
t 757 in2 
t 757 in3 
t 757 in4 
t 757 in5 
]
[ c1r1_mux_da_13 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2412 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_13 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2430 out 
t 183 in0 
t 183 in1 
t 183 in2 
t 183 in3 
t 183 in4 
t 183 in5 
]
[ c1r1_mux_da_14 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2411 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_14 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2429 out 
t 172 in0 
t 172 in1 
t 172 in2 
t 172 in3 
t 172 in4 
t 172 in5 
]
[ c1r1_mux_da_15 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2410 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_15 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2428 out 
t 160 in0 
t 160 in1 
t 160 in2 
t 160 in3 
t 160 in4 
t 160 in5 
]
[ c1r1_mux_da_16 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2409 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_16 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2427 out 
t 234 in0 
t 234 in1 
t 234 in2 
t 234 in3 
t 234 in4 
t 234 in5 
]
[ c1r1_mux_da_17 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2408 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_17 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2426 out 
t 234 in0 
t 234 in1 
t 234 in2 
t 234 in3 
t 234 in4 
t 234 in5 
]
[ c1r2_mux_da_0 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2389 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_0 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2407 out 
t 355 in0 
t 355 in1 
t 355 in2 
t 355 in3 
t 355 in4 
t 355 in5 
]
[ c1r2_mux_da_1 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2388 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_1 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2406 out 
t 348 in0 
t 348 in1 
t 348 in2 
t 348 in3 
t 348 in4 
t 348 in5 
]
[ c1r2_mux_da_2 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2387 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_2 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2405 out 
t 333 in0 
t 333 in1 
t 333 in2 
t 333 in3 
t 333 in4 
t 333 in5 
]
[ c1r2_mux_da_3 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2386 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_3 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2404 out 
t 575 in0 
t 575 in1 
t 575 in2 
t 575 in3 
t 575 in4 
t 575 in5 
]
[ c1r2_mux_da_4 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2385 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_4 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2403 out 
t 566 in0 
t 566 in1 
t 566 in2 
t 566 in3 
t 566 in4 
t 566 in5 
]
[ c1r2_mux_da_5 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2384 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_5 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2402 out 
t 745 in0 
t 745 in1 
t 745 in2 
t 745 in3 
t 745 in4 
t 745 in5 
]
[ c1r2_mux_da_6 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2383 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_6 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2401 out 
t 736 in0 
t 736 in1 
t 736 in2 
t 736 in3 
t 736 in4 
t 736 in5 
]
[ c1r2_mux_da_7 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2382 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_7 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2400 out 
t 721 in0 
t 721 in1 
t 721 in2 
t 721 in3 
t 721 in4 
t 721 in5 
]
[ c1r2_mux_da_8 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2381 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_8 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2399 out 
t 355 in0 
t 355 in1 
t 355 in2 
t 355 in3 
t 355 in4 
t 355 in5 
]
[ c1r2_mux_da_9 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2380 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_9 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2398 out 
t 348 in0 
t 348 in1 
t 348 in2 
t 348 in3 
t 348 in4 
t 348 in5 
]
[ c1r2_mux_da_10 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2379 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_10 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2397 out 
t 333 in0 
t 333 in1 
t 333 in2 
t 333 in3 
t 333 in4 
t 333 in5 
]
[ c1r2_mux_da_11 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2378 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_11 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2396 out 
t 575 in0 
t 575 in1 
t 575 in2 
t 575 in3 
t 575 in4 
t 575 in5 
]
[ c1r2_mux_da_12 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2377 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_12 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2395 out 
t 566 in0 
t 566 in1 
t 566 in2 
t 566 in3 
t 566 in4 
t 566 in5 
]
[ c1r2_mux_da_13 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2376 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_13 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2394 out 
t 745 in0 
t 745 in1 
t 745 in2 
t 745 in3 
t 745 in4 
t 745 in5 
]
[ c1r2_mux_da_14 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2375 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_14 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2393 out 
t 736 in0 
t 736 in1 
t 736 in2 
t 736 in3 
t 736 in4 
t 736 in5 
]
[ c1r2_mux_da_15 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2374 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_15 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2392 out 
t 721 in0 
t 721 in1 
t 721 in2 
t 721 in3 
t 721 in4 
t 721 in5 
]
[ c1r2_mux_da_16 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2373 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_16 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2391 out 
t 234 in0 
t 234 in1 
t 234 in2 
t 234 in3 
t 234 in4 
t 234 in5 
]
[ c1r2_mux_da_17 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2372 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_17 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2390 out 
t 234 in0 
t 234 in1 
t 234 in2 
t 234 in3 
t 234 in4 
t 234 in5 
]
[ c1r3_mux_da_0 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2353 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_0 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2371 out 
t 161 in0 
t 161 in1 
t 161 in2 
t 161 in3 
t 161 in4 
t 161 in5 
]
[ c1r3_mux_da_1 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2352 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_1 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2370 out 
t 147 in0 
t 147 in1 
t 147 in2 
t 147 in3 
t 147 in4 
t 147 in5 
]
[ c1r3_mux_da_2 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2351 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_2 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2369 out 
t 398 in0 
t 398 in1 
t 398 in2 
t 398 in3 
t 398 in4 
t 398 in5 
]
[ c1r3_mux_da_3 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2350 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_3 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2368 out 
t 387 in0 
t 387 in1 
t 387 in2 
t 387 in3 
t 387 in4 
t 387 in5 
]
[ c1r3_mux_da_4 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2349 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_4 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2367 out 
t 376 in0 
t 376 in1 
t 376 in2 
t 376 in3 
t 376 in4 
t 376 in5 
]
[ c1r3_mux_da_5 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2348 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_5 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2366 out 
t 555 in0 
t 555 in1 
t 555 in2 
t 555 in3 
t 555 in4 
t 555 in5 
]
[ c1r3_mux_da_6 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2347 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_6 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2365 out 
t 544 in0 
t 544 in1 
t 544 in2 
t 544 in3 
t 544 in4 
t 544 in5 
]
[ c1r3_mux_da_7 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2346 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_7 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2364 out 
t 722 in0 
t 722 in1 
t 722 in2 
t 722 in3 
t 722 in4 
t 722 in5 
]
[ c1r3_mux_da_8 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2345 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_8 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2363 out 
t 161 in0 
t 161 in1 
t 161 in2 
t 161 in3 
t 161 in4 
t 161 in5 
]
[ c1r3_mux_da_9 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2344 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_9 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2362 out 
t 147 in0 
t 147 in1 
t 147 in2 
t 147 in3 
t 147 in4 
t 147 in5 
]
[ c1r3_mux_da_10 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2343 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_10 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2361 out 
t 398 in0 
t 398 in1 
t 398 in2 
t 398 in3 
t 398 in4 
t 398 in5 
]
[ c1r3_mux_da_11 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2342 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_11 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2360 out 
t 387 in0 
t 387 in1 
t 387 in2 
t 387 in3 
t 387 in4 
t 387 in5 
]
[ c1r3_mux_da_12 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2341 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_12 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2359 out 
t 376 in0 
t 376 in1 
t 376 in2 
t 376 in3 
t 376 in4 
t 376 in5 
]
[ c1r3_mux_da_13 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2340 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_13 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2358 out 
t 555 in0 
t 555 in1 
t 555 in2 
t 555 in3 
t 555 in4 
t 555 in5 
]
[ c1r3_mux_da_14 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2339 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_14 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2357 out 
t 544 in0 
t 544 in1 
t 544 in2 
t 544 in3 
t 544 in4 
t 544 in5 
]
[ c1r3_mux_da_15 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2338 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_15 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2356 out 
t 722 in0 
t 722 in1 
t 722 in2 
t 722 in3 
t 722 in4 
t 722 in5 
]
[ c1r3_mux_da_16 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2337 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_16 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2355 out 
t 234 in0 
t 234 in1 
t 234 in2 
t 234 in3 
t 234 in4 
t 234 in5 
]
[ c1r3_mux_da_17 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2336 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_17 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2354 out 
t 234 in0 
t 234 in1 
t 234 in2 
t 234 in3 
t 234 in4 
t 234 in5 
]
[ c1r4_mux_da_0 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2317 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_0 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2335 out 
t 723 in0 
t 723 in1 
t 723 in2 
t 723 in3 
t 723 in4 
t 723 in5 
]
[ c1r4_mux_da_1 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2316 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_1 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2334 out 
t 709 in0 
t 709 in1 
t 709 in2 
t 709 in3 
t 709 in4 
t 709 in5 
]
[ c1r4_mux_da_2 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2315 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_2 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2333 out 
t 204 in0 
t 204 in1 
t 204 in2 
t 204 in3 
t 204 in4 
t 204 in5 
]
[ c1r4_mux_da_3 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2314 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_3 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2332 out 
t 195 in0 
t 195 in1 
t 195 in2 
t 195 in3 
t 195 in4 
t 195 in5 
]
[ c1r4_mux_da_4 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2313 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_4 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2331 out 
t 182 in0 
t 182 in1 
t 182 in2 
t 182 in3 
t 182 in4 
t 182 in5 
]
[ c1r4_mux_da_5 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2312 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_5 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2330 out 
t 365 in0 
t 365 in1 
t 365 in2 
t 365 in3 
t 365 in4 
t 365 in5 
]
[ c1r4_mux_da_6 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2311 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_6 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2329 out 
t 356 in0 
t 356 in1 
t 356 in2 
t 356 in3 
t 356 in4 
t 356 in5 
]
[ c1r4_mux_da_7 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2310 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_7 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2328 out 
t 526 in0 
t 526 in1 
t 526 in2 
t 526 in3 
t 526 in4 
t 526 in5 
]
[ c1r4_mux_da_8 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2309 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_8 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2327 out 
t 723 in0 
t 723 in1 
t 723 in2 
t 723 in3 
t 723 in4 
t 723 in5 
]
[ c1r4_mux_da_9 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2308 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_9 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2326 out 
t 709 in0 
t 709 in1 
t 709 in2 
t 709 in3 
t 709 in4 
t 709 in5 
]
[ c1r4_mux_da_10 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2307 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_10 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2325 out 
t 204 in0 
t 204 in1 
t 204 in2 
t 204 in3 
t 204 in4 
t 204 in5 
]
[ c1r4_mux_da_11 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2306 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_11 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2324 out 
t 195 in0 
t 195 in1 
t 195 in2 
t 195 in3 
t 195 in4 
t 195 in5 
]
[ c1r4_mux_da_12 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2305 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_12 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2323 out 
t 182 in0 
t 182 in1 
t 182 in2 
t 182 in3 
t 182 in4 
t 182 in5 
]
[ c1r4_mux_da_13 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2304 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_13 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2322 out 
t 365 in0 
t 365 in1 
t 365 in2 
t 365 in3 
t 365 in4 
t 365 in5 
]
[ c1r4_mux_da_14 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2303 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_14 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2321 out 
t 356 in0 
t 356 in1 
t 356 in2 
t 356 in3 
t 356 in4 
t 356 in5 
]
[ c1r4_mux_da_15 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2302 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_15 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2320 out 
t 526 in0 
t 526 in1 
t 526 in2 
t 526 in3 
t 526 in4 
t 526 in5 
]
[ c1r4_mux_da_16 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2301 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_16 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2319 out 
t 234 in0 
t 234 in1 
t 234 in2 
t 234 in3 
t 234 in4 
t 234 in5 
]
[ c1r4_mux_da_17 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2300 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_17 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 2318 out 
t 234 in0 
t 234 in1 
t 234 in2 
t 234 in3 
t 234 in4 
t 234 in5 
]
}
{ u_sdram_to_RGB_emb_rdata_1_r__reg[2] REG
t 117 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 354 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2474 sh [1]
n 2475 sh [0]
n 2476 sh1 
n 2477 sh0 
n 2478 mclk_out 
n 2479 sclk_out 
n 2480 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R18.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R18.lp2.reg0"
t 117 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 354 di 
t 2480 a_sr 
t 2478 mclk_b 
t 2479 sclk 
t 2477 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R18.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R18.lp2.reg0"
t 2477 sh [1]
t 2476 sh [0]
t 2480 a_sr 
t 2478 mclk_b 
t 2479 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[15] REG
t 115 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 85 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2481 sh [1]
n 2482 sh [0]
n 2483 sh1 
n 2484 sh0 
n 2485 mclk_out 
n 2486 sclk_out 
n 2487 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R15.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R15.lp1.reg0"
t 115 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 85 di 
t 2487 a_sr 
t 2485 mclk_b 
t 2486 sclk 
t 2484 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R15.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R15.lp1.reg0"
t 2484 sh [1]
t 2483 sh [0]
t 2487 a_sr 
t 2485 mclk_b 
t 2486 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_colorgen_h_cnt__reg[8] REG
t 116 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 200 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2488 sh [1]
n 2489 sh [0]
n 2490 sh1 
n 2491 sh0 
n 2492 mclk_out 
n 2493 sclk_out 
n 2494 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C17R16.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C17R16.lp1.reg0"
t 116 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 200 di 
t 2494 a_sr 
t 2492 mclk_b 
t 2493 sclk 
t 2491 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C17R16.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C17R16.lp1.reg0"
t 2491 sh [1]
t 2490 sh [0]
t 2494 a_sr 
t 2492 mclk_b 
t 2493 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0468 LUT4
p config_data "060C"
p PLACE_LOCATION "C17R17.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C17R17.lp0.lut0"
t 557 dx 
t 496 f3 
t 315 f2 
t 665 f1 
t 748 f0 
]
[ ii0469 LUT4
p config_data "78F0"
p PLACE_LOCATION "C17R16.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C17R16.lp1.lut0"
t 199 dx 
t 496 f3 
t 315 f2 
t 116 f1 
t 748 f0 
]
[ ii0470 LUT4
p config_data "4444"
p PLACE_LOCATION "C17R16.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C17R16.lp2.lut0"
t 200 dx 
t 665 f3 
t 199 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4] REG
t 162 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 162 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2495 sh [1]
n 2496 sh [0]
n 2497 sh1 
n 2498 sh0 
n 2499 mclk_out 
n 2500 sclk_out 
n 2501 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C49R5.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C49R5.lp2.reg1"
t 162 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 162 di 
t 2501 a_sr 
t 2499 mclk_b 
t 2500 sclk 
t 2498 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C49R5.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C49R5.lp2.reg1"
t 2498 sh [1]
t 2497 sh [0]
t 2501 a_sr 
t 2499 mclk_b 
t 2500 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0] REG
t 164 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 351 di 
t 282 a_sr 
t 385 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2502 sh [1]
n 2503 sh [0]
n 2504 sh1 
n 2505 sh0 
n 2506 mclk_out 
n 2507 sclk_out 
n 2508 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R12.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C39R12.lp3.reg0"
t 164 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 351 di 
t 2508 a_sr 
t 2506 mclk_b 
t 2507 sclk 
t 2505 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R12.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C39R12.lp3.reg0"
t 2505 sh [1]
t 2504 sh [0]
t 2508 a_sr 
t 2506 mclk_b 
t 2507 sclk 
t 425 clk 
t 385 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[2] REG
t 161 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 432 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2509 sh [1]
n 2510 sh [0]
n 2511 sh1 
n 2512 sh0 
n 2513 mclk_out 
n 2514 sclk_out 
n 2515 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R10.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C35R10.lp1.reg1"
t 161 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 432 di 
t 2515 a_sr 
t 2513 mclk_b 
t 2514 sclk 
t 2512 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R10.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C35R10.lp1.reg1"
t 2512 sh [1]
t 2511 sh [0]
t 2515 a_sr 
t 2513 mclk_b 
t 2514 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[28] REG
t 160 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 415 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2516 sh [1]
n 2517 sh [0]
n 2518 sh1 
n 2519 sh0 
n 2520 mclk_out 
n 2521 sclk_out 
n 2522 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R9.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R9.lp1.reg0"
t 160 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 415 di 
t 2522 a_sr 
t 2520 mclk_b 
t 2521 sclk 
t 2519 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R9.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R9.lp1.reg0"
t 2519 sh [1]
t 2518 sh [0]
t 2522 a_sr 
t 2520 mclk_b 
t 2521 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0471 LUT4
p config_data "1212"
p PLACE_LOCATION "C19R16.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C19R16.lp2.lut0"
t 598 dx 
t 679 f3 
t 665 f2 
t 391 f1 
t 3 f0 
]
[ ii0472 LUT4
p config_data "0707"
p PLACE_LOCATION "C23R16.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C23R16.lp0.lut41"
t 239 dx 
t 145 f3 
t 708 f2 
t 509 f1 
t 3 f0 
]
[ dedicated_io_cell_u235_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 1
p term_pd_en_1 1
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 1
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 1
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 0
p cfg_gsclk90_inv_1 0
p cfg_gsclk180_inv_1 0
p cfg_gsclk270_inv_1 0
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 3
p cfg_dqs_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 1
p term_pd_en_0 1
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 1
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 1
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 3
p cfg_dqs_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "DQ3,DQ5"
p PLACE_LOCATION "C51R0.io_top.u0_bank5_mux.u0_bank5.u235.u0_M7A_IO_DDR"
p PCK_LOCATION "C51R0.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0473 LUT4
p config_data "1000"
p PLACE_LOCATION "C19R17.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C19R17.lp2.lut0"
t 637 dx 
t 130 f3 
t 693 f2 
t 264 f1 
t 239 f0 
]
[ ii0474 LUT4
p config_data "5655"
p PLACE_LOCATION "C19R16.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C19R16.lp0.lut0"
t 285 dx 
t 561 f3 
t 327 f2 
t 116 f1 
t 637 f0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17] REG
t 241 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 241 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2523 sh [1]
n 2524 sh [0]
n 2525 sh1 
n 2526 sh0 
n 2527 mclk_out 
n 2528 sclk_out 
n 2529 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C49R4.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C49R4.lp3.reg0"
t 241 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 241 di 
t 2529 a_sr 
t 2527 mclk_b 
t 2528 sclk 
t 2526 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C49R4.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C49R4.lp3.reg0"
t 2526 sh [1]
t 2525 sh [0]
t 2529 a_sr 
t 2527 mclk_b 
t 2528 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_colorgen_v_cnt__reg[0] REG
t 240 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 761 di 
t 282 a_sr 
t 760 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2530 sh [1]
n 2531 sh [0]
n 2532 sh1 
n 2533 sh0 
n 2534 mclk_out 
n 2535 sclk_out 
n 2536 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C15R17.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C15R17.lp0.reg0"
t 240 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 761 di 
t 2536 a_sr 
t 2534 mclk_b 
t 2535 sclk 
t 2533 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C15R17.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C15R17.lp0.reg0"
t 2533 sh [1]
t 2532 sh [0]
t 2536 a_sr 
t 2534 mclk_b 
t 2535 sclk 
t 221 clk 
t 760 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0475 LUT4
p config_data "0001"
p PLACE_LOCATION "C13R16.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C13R16.lp2.lut0"
t 682 dx 
t 418 f3 
t 230 f2 
t 601 f1 
t 408 f0 
]
[ u_arm_dll_u0 M7S_DLL
p cfg_dllpd_sel 1
p cfg_mrst_sel 0
p dll_sel "2"
p dll_bypass 0
p dll_msel0 0
p dll_msel1 4
p dll_msel2 8
p dll_msel3 11
p dll_lfm 1
p dll_cpsel 1
p dll_ibufsel 2
p dll_mfb0_trm 0
p dll_mfb16_trm 0
p dll_ldrange 1
p dll_fle_en 1
p dll_force_lock 0
p dll_atest_en 0
p dll_dtest_en 0
p dll_atest_sel 0
p dll_dtest_sel 0
p dll_bk 0
p dyn_dll_rst 0
p dyn_dll_pwrdown 0
p cfg_dllphase0_ctrl 0
p PLACE_LOCATION "C53R1.gclk_ctrl_c2r1.dll"
p PCK_LOCATION "C53R1.dll"
t 157 clkin 
t 3 pwrdown 
t 3 dllrst 
t 3 fp_dll_rst 
t 683 clkout0 
t 3 clkout1 
t 3 clkout2 
t 3 dll_msel0_user [3]
t 3 dll_msel0_user [2]
t 3 dll_msel0_user [1]
t 3 dll_msel0_user [0]
t 3 clkout3 
t 3 locked 
]
[ ii0476 LUT4
p config_data "8888"
p PLACE_LOCATION "C15R16.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C15R16.lp0.lut41"
t 331 dx 
t 219 f3 
t 25 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20] REG
t 287 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 507 di 
t 282 a_sr 
t 706 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2537 sh [1]
n 2538 sh [0]
n 2539 sh1 
n 2540 sh0 
n 2541 mclk_out 
n 2542 sclk_out 
n 2543 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R14.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C33R14.lp1.reg1"
t 287 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 507 di 
t 2543 a_sr 
t 2541 mclk_b 
t 2542 sclk 
t 2540 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R14.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C33R14.lp1.reg1"
t 2540 sh [1]
t 2539 sh [0]
t 2543 a_sr 
t 2541 mclk_b 
t 2542 sclk 
t 425 clk 
t 706 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19] REG
t 286 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 111 di 
t 282 a_sr 
t 706 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2544 sh [1]
n 2545 sh [0]
n 2546 sh1 
n 2547 sh0 
n 2548 mclk_out 
n 2549 sclk_out 
n 2550 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C43R15.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C43R15.lp0.reg1"
t 286 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 111 di 
t 2550 a_sr 
t 2548 mclk_b 
t 2549 sclk 
t 2547 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C43R15.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C43R15.lp0.reg1"
t 2547 sh [1]
t 2546 sh [0]
t 2550 a_sr 
t 2548 mclk_b 
t 2549 sclk 
t 425 clk 
t 706 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_r__reg[11] REG
t 283 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 616 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2551 sh [1]
n 2552 sh [0]
n 2553 sh1 
n 2554 sh0 
n 2555 mclk_out 
n 2556 sclk_out 
n 2557 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R31.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R31.lp0.reg0"
t 283 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 616 di 
t 2557 a_sr 
t 2555 mclk_b 
t 2556 sclk 
t 2554 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R31.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R31.lp0.reg0"
t 2554 sh [1]
t 2553 sh [0]
t 2557 a_sr 
t 2555 mclk_b 
t 2556 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ rstn_final__reg REG
t 282 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 370 di 
t 623 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2558 sh [1]
n 2559 sh [0]
n 2560 sh1 
n 2561 sh0 
n 2562 mclk_out 
n 2563 sclk_out 
n 2564 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R18.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R18.lp0.reg0"
t 282 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 370 di 
t 2564 a_sr 
t 2562 mclk_b 
t 2563 sclk 
t 2561 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "true"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R18.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R18.lp0.reg0"
t 2561 sh [1]
t 2560 sh [0]
t 2564 a_sr 
t 2562 mclk_b 
t 2563 sclk 
t 221 clk 
t 3 en 
t 623 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0477 LUT4
p config_data "8F00"
p PLACE_LOCATION "C15R16.le_tile.le_guts.lp0.lut40"
p PCK_LOCATION "C15R16.lp0.lut40"
t 725 dx 
t 46 f3 
t 610 f2 
t 682 f1 
t 331 f0 
]
{ u_sdram_to_RGB_emb_rdata_1_r__reg[3] REG
t 681 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 136 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2565 sh [1]
n 2566 sh [0]
n 2567 sh1 
n 2568 sh0 
n 2569 mclk_out 
n 2570 sclk_out 
n 2571 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R17.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C33R17.lp3.reg1"
t 681 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 136 di 
t 2571 a_sr 
t 2569 mclk_b 
t 2570 sclk 
t 2568 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R17.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C33R17.lp3.reg1"
t 2568 sh [1]
t 2567 sh [0]
t 2571 a_sr 
t 2569 mclk_b 
t 2570 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[16] REG
t 680 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 668 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2572 sh [1]
n 2573 sh [0]
n 2574 sh1 
n 2575 sh0 
n 2576 mclk_out 
n 2577 sclk_out 
n 2578 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R19.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C39R19.lp2.reg0"
t 680 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 668 di 
t 2578 a_sr 
t 2576 mclk_b 
t 2577 sclk 
t 2575 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R19.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C39R19.lp2.reg0"
t 2575 sh [1]
t 2574 sh [0]
t 2578 a_sr 
t 2576 mclk_b 
t 2577 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_colorgen_h_cnt__reg[9] REG
t 679 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 598 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2579 sh [1]
n 2580 sh [0]
n 2581 sh1 
n 2582 sh0 
n 2583 mclk_out 
n 2584 sclk_out 
n 2585 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C19R16.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C19R16.lp2.reg0"
t 679 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 598 di 
t 2585 a_sr 
t 2583 mclk_b 
t 2584 sclk 
t 2582 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C19R16.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C19R16.lp2.reg0"
t 2582 sh [1]
t 2581 sh [0]
t 2585 a_sr 
t 2583 mclk_b 
t 2584 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0478 LUT4
p config_data "FE00"
p PLACE_LOCATION "C13R16.le_tile.le_guts.lp0.lut40"
p PCK_LOCATION "C13R16.lp0.lut40"
t 368 dx 
t 36 f3 
t 601 f2 
t 408 f1 
t 725 f0 
]
[ ii0479 LUT4
p config_data "1111"
p PLACE_LOCATION "C9R17.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C9R17.lp0.lut0"
t 761 dx 
t 240 f3 
t 368 f2 
t 3 f1 
t 3 f0 
]
[ ii0480 LUT4
p config_data "8000"
p PLACE_LOCATION "C15R17.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C15R17.lp0.lut0"
t 760 dx 
t 561 f3 
t 116 f2 
t 264 f1 
t 748 f0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5] REG
t 724 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 724 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2586 sh [1]
n 2587 sh [0]
n 2588 sh1 
n 2589 sh0 
n 2590 mclk_out 
n 2591 sclk_out 
n 2592 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C49R5.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C49R5.lp3.reg1"
t 724 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 724 di 
t 2592 a_sr 
t 2590 mclk_b 
t 2591 sclk 
t 2589 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C49R5.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C49R5.lp3.reg1"
t 2589 sh [1]
t 2588 sh [0]
t 2592 a_sr 
t 2590 mclk_b 
t 2591 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1] REG
t 727 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 477 di 
t 282 a_sr 
t 385 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2593 sh [1]
n 2594 sh [0]
n 2595 sh1 
n 2596 sh0 
n 2597 mclk_out 
n 2598 sclk_out 
n 2599 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R9.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C39R9.lp2.reg0"
t 727 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 477 di 
t 2599 a_sr 
t 2597 mclk_b 
t 2598 sclk 
t 2596 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R9.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C39R9.lp2.reg0"
t 2596 sh [1]
t 2595 sh [0]
t 2599 a_sr 
t 2597 mclk_b 
t 2598 sclk 
t 425 clk 
t 385 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10] REG
t 726 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 463 di 
t 282 a_sr 
t 385 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2600 sh [1]
n 2601 sh [0]
n 2602 sh1 
n 2603 sh0 
n 2604 mclk_out 
n 2605 sclk_out 
n 2606 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R10.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C39R10.lp0.reg1"
t 726 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 463 di 
t 2606 a_sr 
t 2604 mclk_b 
t 2605 sclk 
t 2603 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R10.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C39R10.lp0.reg1"
t 2603 sh [1]
t 2602 sh [0]
t 2606 a_sr 
t 2604 mclk_b 
t 2605 sclk 
t 425 clk 
t 385 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[3] REG
t 723 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 243 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2607 sh [1]
n 2608 sh [0]
n 2609 sh1 
n 2610 sh0 
n 2611 mclk_out 
n 2612 sclk_out 
n 2613 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R15.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C33R15.lp3.reg1"
t 723 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 243 di 
t 2613 a_sr 
t 2611 mclk_b 
t 2612 sclk 
t 2610 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R15.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C33R15.lp3.reg1"
t 2610 sh [1]
t 2609 sh [0]
t 2613 a_sr 
t 2611 mclk_b 
t 2612 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[30] REG
t 722 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 226 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2614 sh [1]
n 2615 sh [0]
n 2616 sh1 
n 2617 sh0 
n 2618 mclk_out 
n 2619 sclk_out 
n 2620 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C25R14.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C25R14.lp3.reg0"
t 722 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 226 di 
t 2620 a_sr 
t 2618 mclk_b 
t 2619 sclk 
t 2617 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C25R14.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C25R14.lp3.reg0"
t 2617 sh [1]
t 2616 sh [0]
t 2620 a_sr 
t 2618 mclk_b 
t 2619 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[29] REG
t 721 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 225 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2621 sh [1]
n 2622 sh [0]
n 2623 sh1 
n 2624 sh0 
n 2625 mclk_out 
n 2626 sclk_out 
n 2627 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R15.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C33R15.lp1.reg1"
t 721 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 225 di 
t 2627 a_sr 
t 2625 mclk_b 
t 2626 sclk 
t 2624 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R15.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C33R15.lp1.reg1"
t 2624 sh [1]
t 2623 sh [0]
t 2627 a_sr 
t 2625 mclk_b 
t 2626 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0481 LUT4
p config_data "0606"
p PLACE_LOCATION "C9R17.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C9R17.lp1.lut0"
t 406 dx 
t 240 f3 
t 46 f2 
t 368 f1 
t 3 f0 
]
[ ii0482 LUT4
p config_data "0078"
p PLACE_LOCATION "C9R17.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C9R17.lp2.lut0"
t 48 dx 
t 240 f3 
t 46 f2 
t 610 f1 
t 368 f0 
]
[ ii0483 LUT4
p config_data "7F80"
p PLACE_LOCATION "C9R16.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C9R16.lp3.lut0"
t 440 dx 
t 240 f3 
t 46 f2 
t 610 f1 
t 418 f0 
]
{ u_sdram_to_RGB_addr_cnt__reg[10] REG
t 407 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 571 di 
t 282 a_sr 
t 563 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2628 sh [1]
n 2629 sh [0]
n 2630 sh1 
n 2631 sh0 
n 2632 mclk_out 
n 2633 sclk_out 
n 2634 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R20.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C39R20.lp3.reg0"
t 407 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 571 di 
t 2634 a_sr 
t 2632 mclk_b 
t 2633 sclk 
t 2631 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R20.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C39R20.lp3.reg0"
t 2631 sh [1]
t 2630 sh [0]
t 2634 a_sr 
t 2632 mclk_b 
t 2633 sclk 
t 425 clk 
t 563 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0484 LUT4
p config_data "4444"
p PLACE_LOCATION "C9R16.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C9R16.lp0.lut41"
t 88 dx 
t 368 f3 
t 440 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18] REG
t 47 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 47 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2635 sh [1]
n 2636 sh [0]
n 2637 sh1 
n 2638 sh0 
n 2639 mclk_out 
n 2640 sclk_out 
n 2641 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C49R4.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C49R4.lp0.reg1"
t 47 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 47 di 
t 2641 a_sr 
t 2639 mclk_b 
t 2640 sclk 
t 2638 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C49R4.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C49R4.lp0.reg1"
t 2638 sh [1]
t 2637 sh [0]
t 2641 a_sr 
t 2639 mclk_b 
t 2640 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ u_lvds_u_lvds_tx_0 M7S_IO_LVDS
p cfg_nc 0
p ldr_cfg 15
p rx_lvds_en_cfg 0
p term_diff_en_cfg 1
p lvds_tx_en_cfg 1
p cml_tx_en_cfg 0
p td_cfg 8
p cfg_gear_mode48 0
p cfg_gear_mode7 1
p cfg_algn_rsn_sel 0
p ns_lv_fastestn_1 0
p cfg_userio_en_1 0
p cfg_sclk_inv_1 0
p cfg_sclk_gate_sel_1 1
p cfg_eclk_gate_sel_1 1
p cfg_eclk90_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_eclk_en_1 1
p cfg_eclk90_en_1 1
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_txd2_inv_1 0
p cfg_txd3_inv_1 0
p cfg_d_en_1 1
p cfg_sclk_out_1 0
p cfg_clkout_sel_1 0
p cfg_od_sel_1 0
p cfg_oen_inv_1 0
p cfg_oen_sel_1 0
p cfg_gear_1 1
p cfg_slave_en_1 1
p cfg_id_sel_1 0
p ns_lv_cfg_1 0
p pdr_cfg_1 0
p ndr_cfg_1 0
p rx_dig_en_cfg_1 0
p keep_cfg_1 0
p in_del_1 0
p out_del_1 0
p ns_lv_fastestn_0 0
p cfg_userio_en_0 0
p cfg_sclk_inv_0 0
p cfg_sclk_gate_sel_0 1
p cfg_eclk_gate_sel_0 1
p cfg_eclk90_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_eclk_en_0 1
p cfg_eclk90_en_0 1
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_txd2_inv_0 0
p cfg_txd3_inv_0 0
p cfg_d_en_0 1
p cfg_sclk_out_0 0
p cfg_clkout_sel_0 0
p cfg_od_sel_0 3
p cfg_oen_inv_0 0
p cfg_oen_sel_0 0
p cfg_gear_0 1
p cfg_slave_en_0 0
p cfg_id_sel_0 0
p ns_lv_cfg_0 0
p pdr_cfg_0 0
p ndr_cfg_0 0
p rx_dig_en_cfg_0 0
p keep_cfg_0 0
p in_del_0 0
p out_del_0 0
p optional_function ""
p PLACE_LOCATION "C25R49.io_top.u0_bank11_mux.u0_bank11.u393.u0_M7A_IO_LVDS"
p PCK_LOCATION "C25R49.u0_M7A_IO_LVDS"
t 3 id_1 
t 3 id_0 
t 3 id_q_1 [3]
t 3 id_q_1 [2]
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [3]
t 3 id_q_0 [2]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 282 align_rstn 
t 3 alignwd 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 io_reg_clk 
t 495 geclk 
t 3 geclk90 
t 3 geclk180 
t 3 geclk270 
t 234 od_d_1 [3]
t 234 od_d_1 [2]
t 234 od_d_1 [1]
t 234 od_d_1 [0]
t 283 od_d_0 [3]
t 87 od_d_0 [2]
t 651 od_d_0 [1]
t 234 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 221 clk_0 
t 221 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 16 PAD1 
t 20 PAD0 
]
{ u_colorgen_v_cnt__reg[1] REG
t 46 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 406 di 
t 282 a_sr 
t 760 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2642 sh [1]
n 2643 sh [0]
n 2644 sh1 
n 2645 sh0 
n 2646 mclk_out 
n 2647 sclk_out 
n 2648 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C13R17.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C13R17.lp2.reg0"
t 46 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 406 di 
t 2648 a_sr 
t 2646 mclk_b 
t 2647 sclk 
t 2645 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C13R17.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C13R17.lp2.reg0"
t 2645 sh [1]
t 2644 sh [0]
t 2648 a_sr 
t 2646 mclk_b 
t 2647 sclk 
t 221 clk 
t 760 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0485 LUT4
p config_data "8000"
p PLACE_LOCATION "C9R16.le_tile.le_guts.lp1.lut41"
p PCK_LOCATION "C9R16.lp1.lut41"
t 482 dx 
t 240 f3 
t 46 f2 
t 610 f1 
t 418 f0 
]
[ u_lvds_u_lvds_tx_1 M7S_IO_LVDS
p cfg_nc 0
p ldr_cfg 15
p rx_lvds_en_cfg 0
p term_diff_en_cfg 1
p lvds_tx_en_cfg 1
p cml_tx_en_cfg 0
p td_cfg 8
p cfg_gear_mode48 0
p cfg_gear_mode7 1
p cfg_algn_rsn_sel 0
p ns_lv_fastestn_1 0
p cfg_userio_en_1 0
p cfg_sclk_inv_1 0
p cfg_sclk_gate_sel_1 1
p cfg_eclk_gate_sel_1 1
p cfg_eclk90_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_eclk_en_1 1
p cfg_eclk90_en_1 1
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_txd2_inv_1 0
p cfg_txd3_inv_1 0
p cfg_d_en_1 1
p cfg_sclk_out_1 0
p cfg_clkout_sel_1 0
p cfg_od_sel_1 0
p cfg_oen_inv_1 0
p cfg_oen_sel_1 0
p cfg_gear_1 1
p cfg_slave_en_1 1
p cfg_id_sel_1 0
p ns_lv_cfg_1 0
p pdr_cfg_1 0
p ndr_cfg_1 0
p rx_dig_en_cfg_1 0
p keep_cfg_1 0
p in_del_1 0
p out_del_1 0
p ns_lv_fastestn_0 0
p cfg_userio_en_0 0
p cfg_sclk_inv_0 0
p cfg_sclk_gate_sel_0 1
p cfg_eclk_gate_sel_0 1
p cfg_eclk90_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_eclk_en_0 1
p cfg_eclk90_en_0 1
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_txd2_inv_0 0
p cfg_txd3_inv_0 0
p cfg_d_en_0 1
p cfg_sclk_out_0 0
p cfg_clkout_sel_0 0
p cfg_od_sel_0 3
p cfg_oen_inv_0 0
p cfg_oen_sel_0 0
p cfg_gear_0 1
p cfg_slave_en_0 0
p cfg_id_sel_0 0
p ns_lv_cfg_0 0
p pdr_cfg_0 0
p ndr_cfg_0 0
p rx_dig_en_cfg_0 0
p keep_cfg_0 0
p in_del_0 0
p out_del_0 0
p optional_function ""
p PLACE_LOCATION "C25R49.io_top.u0_bank11_mux.u0_bank11.u395.u0_M7A_IO_LVDS"
p PCK_LOCATION "C25R49.u0_M7A_IO_LVDS"
t 3 id_1 
t 3 id_0 
t 3 id_q_1 [3]
t 3 id_q_1 [2]
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [3]
t 3 id_q_0 [2]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 282 align_rstn 
t 3 alignwd 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 io_reg_clk 
t 495 geclk 
t 3 geclk90 
t 3 geclk180 
t 3 geclk270 
t 234 od_d_1 [3]
t 234 od_d_1 [2]
t 178 od_d_1 [1]
t 741 od_d_1 [0]
t 551 od_d_0 [3]
t 364 od_d_0 [2]
t 234 od_d_0 [1]
t 234 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 221 clk_0 
t 221 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 15 PAD1 
t 19 PAD0 
]
[ ii0486 LUT4
p config_data "1212"
p PLACE_LOCATION "C9R16.le_tile.le_guts.lp2.lut41"
p PCK_LOCATION "C9R16.lp2.lut41"
t 132 dx 
t 230 f3 
t 368 f2 
t 482 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21] REG
t 89 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 508 di 
t 282 a_sr 
t 706 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2649 sh [1]
n 2650 sh [0]
n 2651 sh1 
n 2652 sh0 
n 2653 mclk_out 
n 2654 sclk_out 
n 2655 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R15.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C37R15.lp1.reg1"
t 89 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 508 di 
t 2655 a_sr 
t 2653 mclk_b 
t 2654 sclk 
t 2652 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R15.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C37R15.lp1.reg1"
t 2652 sh [1]
t 2651 sh [0]
t 2655 a_sr 
t 2653 mclk_b 
t 2654 sclk 
t 425 clk 
t 706 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_r__reg[12] REG
t 87 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 253 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2656 sh [1]
n 2657 sh [0]
n 2658 sh1 
n 2659 sh0 
n 2660 mclk_out 
n 2661 sclk_out 
n 2662 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R30.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R30.lp0.reg0"
t 87 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 253 di 
t 2662 a_sr 
t 2660 mclk_b 
t 2661 sclk 
t 2659 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R30.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R30.lp0.reg0"
t 2659 sh [1]
t 2658 sh [0]
t 2662 a_sr 
t 2660 mclk_b 
t 2661 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ u_lvds_u_lvds_tx_2 M7S_IO_LVDS
p cfg_nc 0
p ldr_cfg 15
p rx_lvds_en_cfg 0
p term_diff_en_cfg 1
p lvds_tx_en_cfg 1
p cml_tx_en_cfg 0
p td_cfg 8
p cfg_gear_mode48 0
p cfg_gear_mode7 1
p cfg_algn_rsn_sel 0
p ns_lv_fastestn_1 0
p cfg_userio_en_1 0
p cfg_sclk_inv_1 0
p cfg_sclk_gate_sel_1 1
p cfg_eclk_gate_sel_1 1
p cfg_eclk90_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_eclk_en_1 1
p cfg_eclk90_en_1 1
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_txd2_inv_1 0
p cfg_txd3_inv_1 0
p cfg_d_en_1 1
p cfg_sclk_out_1 0
p cfg_clkout_sel_1 0
p cfg_od_sel_1 0
p cfg_oen_inv_1 0
p cfg_oen_sel_1 0
p cfg_gear_1 1
p cfg_slave_en_1 1
p cfg_id_sel_1 0
p ns_lv_cfg_1 0
p pdr_cfg_1 0
p ndr_cfg_1 0
p rx_dig_en_cfg_1 0
p keep_cfg_1 0
p in_del_1 0
p out_del_1 0
p ns_lv_fastestn_0 0
p cfg_userio_en_0 0
p cfg_sclk_inv_0 0
p cfg_sclk_gate_sel_0 1
p cfg_eclk_gate_sel_0 1
p cfg_eclk90_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_eclk_en_0 1
p cfg_eclk90_en_0 1
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_txd2_inv_0 0
p cfg_txd3_inv_0 0
p cfg_d_en_0 1
p cfg_sclk_out_0 0
p cfg_clkout_sel_0 0
p cfg_od_sel_0 3
p cfg_oen_inv_0 0
p cfg_oen_sel_0 0
p cfg_gear_0 1
p cfg_slave_en_0 0
p cfg_id_sel_0 0
p ns_lv_cfg_0 0
p pdr_cfg_0 0
p ndr_cfg_0 0
p rx_dig_en_cfg_0 0
p keep_cfg_0 0
p in_del_0 0
p out_del_0 0
p optional_function ""
p PLACE_LOCATION "C27R49.io_top.u0_bank11_mux.u0_bank11.u389.u0_M7A_IO_LVDS"
p PCK_LOCATION "C27R49.u0_M7A_IO_LVDS"
t 3 id_1 
t 3 id_0 
t 3 id_q_1 [3]
t 3 id_q_1 [2]
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [3]
t 3 id_q_0 [2]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 282 align_rstn 
t 3 alignwd 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 io_reg_clk 
t 495 geclk 
t 3 geclk90 
t 3 geclk180 
t 3 geclk270 
t 234 od_d_1 [3]
t 234 od_d_1 [2]
t 382 od_d_1 [1]
t 189 od_d_1 [0]
t 751 od_d_0 [3]
t 234 od_d_0 [2]
t 234 od_d_0 [1]
t 719 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 221 clk_0 
t 221 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 14 PAD1 
t 18 PAD0 
]
[ ii0487 LUT4
p config_data "060C"
p PLACE_LOCATION "C13R17.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C13R17.lp3.lut0"
t 527 dx 
t 230 f3 
t 36 f2 
t 368 f1 
t 482 f0 
]
{ u_sdram_to_RGB_emb_rdata_1_r__reg[4] REG
t 481 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 284 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2663 sh [1]
n 2664 sh [0]
n 2665 sh1 
n 2666 sh0 
n 2667 mclk_out 
n 2668 sclk_out 
n 2669 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R21.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R21.lp0.reg0"
t 481 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 284 di 
t 2669 a_sr 
t 2667 mclk_b 
t 2668 sclk 
t 2666 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R21.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R21.lp0.reg0"
t 2666 sh [1]
t 2665 sh [0]
t 2669 a_sr 
t 2667 mclk_b 
t 2668 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[17] REG
t 484 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 319 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2670 sh [1]
n 2671 sh [0]
n 2672 sh1 
n 2673 sh0 
n 2674 mclk_out 
n 2675 sclk_out 
n 2676 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R20.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R20.lp0.reg0"
t 484 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 319 di 
t 2676 a_sr 
t 2674 mclk_b 
t 2675 sclk 
t 2673 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R20.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R20.lp0.reg0"
t 2673 sh [1]
t 2672 sh [0]
t 2676 a_sr 
t 2674 mclk_b 
t 2675 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ u_lvds_u_lvds_tx_3 M7S_IO_LVDS
p cfg_nc 0
p ldr_cfg 15
p rx_lvds_en_cfg 0
p term_diff_en_cfg 1
p lvds_tx_en_cfg 1
p cml_tx_en_cfg 0
p td_cfg 8
p cfg_gear_mode48 0
p cfg_gear_mode7 1
p cfg_algn_rsn_sel 0
p ns_lv_fastestn_1 0
p cfg_userio_en_1 0
p cfg_sclk_inv_1 0
p cfg_sclk_gate_sel_1 1
p cfg_eclk_gate_sel_1 1
p cfg_eclk90_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_eclk_en_1 1
p cfg_eclk90_en_1 1
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_txd2_inv_1 0
p cfg_txd3_inv_1 0
p cfg_d_en_1 1
p cfg_sclk_out_1 0
p cfg_clkout_sel_1 0
p cfg_od_sel_1 0
p cfg_oen_inv_1 0
p cfg_oen_sel_1 0
p cfg_gear_1 1
p cfg_slave_en_1 1
p cfg_id_sel_1 0
p ns_lv_cfg_1 0
p pdr_cfg_1 0
p ndr_cfg_1 0
p rx_dig_en_cfg_1 0
p keep_cfg_1 0
p in_del_1 0
p out_del_1 0
p ns_lv_fastestn_0 0
p cfg_userio_en_0 0
p cfg_sclk_inv_0 0
p cfg_sclk_gate_sel_0 1
p cfg_eclk_gate_sel_0 1
p cfg_eclk90_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_eclk_en_0 1
p cfg_eclk90_en_0 1
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_txd2_inv_0 0
p cfg_txd3_inv_0 0
p cfg_d_en_0 1
p cfg_sclk_out_0 0
p cfg_clkout_sel_0 0
p cfg_od_sel_0 3
p cfg_oen_inv_0 0
p cfg_oen_sel_0 0
p cfg_gear_0 1
p cfg_slave_en_0 0
p cfg_id_sel_0 0
p ns_lv_cfg_0 0
p pdr_cfg_0 0
p ndr_cfg_0 0
p rx_dig_en_cfg_0 0
p keep_cfg_0 0
p in_del_0 0
p out_del_0 0
p optional_function ""
p PLACE_LOCATION "C31R49.io_top.u0_bank11_mux.u0_bank11.u379.u0_M7A_IO_LVDS"
p PCK_LOCATION "C31R49.u0_M7A_IO_LVDS"
t 3 id_1 
t 3 id_0 
t 3 id_q_1 [3]
t 3 id_q_1 [2]
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [3]
t 3 id_q_0 [2]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 282 align_rstn 
t 3 alignwd 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 io_reg_clk 
t 495 geclk 
t 3 geclk90 
t 3 geclk180 
t 3 geclk270 
t 234 od_d_1 [3]
t 458 od_d_1 [2]
t 270 od_d_1 [1]
t 169 od_d_1 [0]
t 469 od_d_0 [3]
t 564 od_d_0 [2]
t 374 od_d_0 [1]
t 234 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 221 clk_0 
t 221 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 13 PAD1 
t 17 PAD0 
]
[ ii0488 LUT4
p config_data "8080"
p PLACE_LOCATION "C13R16.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C13R16.lp3.lut0"
t 174 dx 
t 230 f3 
t 36 f2 
t 482 f1 
t 3 f0 
]
[ ii0489 LUT4
p config_data "1212"
p PLACE_LOCATION "C13R16.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C13R16.lp0.lut0"
t 569 dx 
t 601 f3 
t 368 f2 
t 174 f1 
t 3 f0 
]
[ ii0490 LUT4
p config_data "060C"
p PLACE_LOCATION "C13R17.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C13R17.lp0.lut0"
t 570 dx 
t 601 f3 
t 408 f2 
t 368 f1 
t 174 f0 
]
[ ii0500 LUT4
p config_data "4A4A"
p PLACE_LOCATION "C39R20.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C39R20.lp3.lut0"
t 571 dx 
t 407 f3 
t 75 f2 
t 380 f1 
t 3 f0 
]
{ u_sdram_to_RGB_v_valid_r__reg[0] REG
t 530 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 279 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2677 sh [1]
n 2678 sh [0]
n 2679 sh1 
n 2680 sh0 
n 2681 mclk_out 
n 2682 sclk_out 
n 2683 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R15.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C39R15.lp1.reg1"
t 530 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 279 di 
t 2683 a_sr 
t 2681 mclk_b 
t 2682 sclk 
t 2680 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R15.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C39R15.lp1.reg1"
t 2680 sh [1]
t 2679 sh [0]
t 2683 a_sr 
t 2681 mclk_b 
t 2682 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6] REG
t 524 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 524 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2684 sh [1]
n 2685 sh [0]
n 2686 sh1 
n 2687 sh0 
n 2688 mclk_out 
n 2689 sclk_out 
n 2690 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C47R4.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C47R4.lp0.reg0"
t 524 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 524 di 
t 2690 a_sr 
t 2688 mclk_b 
t 2689 sclk 
t 2687 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C47R4.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C47R4.lp0.reg0"
t 2687 sh [1]
t 2686 sh [0]
t 2690 a_sr 
t 2688 mclk_b 
t 2689 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2] REG
t 529 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 210 di 
t 282 a_sr 
t 385 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2691 sh [1]
n 2692 sh [0]
n 2693 sh1 
n 2694 sh0 
n 2695 mclk_out 
n 2696 sclk_out 
n 2697 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R10.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C39R10.lp3.reg0"
t 529 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 210 di 
t 2697 a_sr 
t 2695 mclk_b 
t 2696 sclk 
t 2694 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R10.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C39R10.lp3.reg0"
t 2694 sh [1]
t 2693 sh [0]
t 2697 a_sr 
t 2695 mclk_b 
t 2696 sclk 
t 425 clk 
t 385 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11] REG
t 528 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 506 di 
t 282 a_sr 
t 385 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2698 sh [1]
n 2699 sh [0]
n 2700 sh1 
n 2701 sh0 
n 2702 mclk_out 
n 2703 sclk_out 
n 2704 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R11.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R11.lp2.reg0"
t 528 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 506 di 
t 2704 a_sr 
t 2702 mclk_b 
t 2703 sclk 
t 2701 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R11.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R11.lp2.reg0"
t 2701 sh [1]
t 2700 sh [0]
t 2704 a_sr 
t 2702 mclk_b 
t 2703 sclk 
t 425 clk 
t 385 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[4] REG
t 525 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 55 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2705 sh [1]
n 2706 sh [0]
n 2707 sh1 
n 2708 sh0 
n 2709 mclk_out 
n 2710 sclk_out 
n 2711 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C25R14.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C25R14.lp0.reg1"
t 525 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 55 di 
t 2711 a_sr 
t 2709 mclk_b 
t 2710 sclk 
t 2708 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C25R14.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C25R14.lp0.reg1"
t 2708 sh [1]
t 2707 sh [0]
t 2711 a_sr 
t 2709 mclk_b 
t 2710 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[31] REG
t 526 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 31 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2712 sh [1]
n 2713 sh [0]
n 2714 sh1 
n 2715 sh0 
n 2716 mclk_out 
n 2717 sclk_out 
n 2718 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R12.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R12.lp1.reg0"
t 526 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 31 di 
t 2718 a_sr 
t 2716 mclk_b 
t 2717 sclk 
t 2715 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R12.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R12.lp1.reg0"
t 2715 sh [1]
t 2714 sh [0]
t 2718 a_sr 
t 2716 mclk_b 
t 2717 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0491 LUT4
p config_data "8080"
p PLACE_LOCATION "C13R16.le_tile.le_guts.lp2.lut41"
p PCK_LOCATION "C13R16.lp2.lut41"
t 213 dx 
t 601 f3 
t 408 f2 
t 174 f1 
t 3 f0 
]
[ ii0501 LUT4
p config_data "6666"
p PLACE_LOCATION "C39R16.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C39R16.lp1.lut0"
t 212 dx 
t 296 f3 
t 96 f2 
t 3 f1 
t 3 f0 
]
[ ii0492 LUT4
p config_data "1212"
p PLACE_LOCATION "C13R16.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C13R16.lp1.lut0"
t 615 dx 
t 219 f3 
t 368 f2 
t 213 f1 
t 3 f0 
]
[ ii0502 LUT4
p config_data "7878"
p PLACE_LOCATION "C39R16.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C39R16.lp2.lut0"
t 614 dx 
t 296 f3 
t 96 f2 
t 662 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg REG
t 568 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 617 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2719 sh [1]
n 2720 sh [0]
n 2721 sh1 
n 2722 sh0 
n 2723 mclk_out 
n 2724 sclk_out 
n 2725 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C45R13.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C45R13.lp2.reg0"
t 568 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 617 di 
t 2725 a_sr 
t 2723 mclk_b 
t 2724 sclk 
t 2722 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C45R13.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C45R13.lp2.reg0"
t 2722 sh [1]
t 2721 sh [0]
t 2725 a_sr 
t 2723 mclk_b 
t 2724 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0493 LUT4
p config_data "0E0C"
p PLACE_LOCATION "C13R16.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C13R16.lp0.lut41"
t 252 dx 
t 219 f3 
t 25 f2 
t 368 f1 
t 213 f0 
]
[ ii0503 LUT4
p config_data "7F80"
p PLACE_LOCATION "C39R16.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C39R16.lp0.lut0"
t 251 dx 
t 296 f3 
t 96 f2 
t 662 f1 
t 465 f0 
]
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg REG
t 211 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 220 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2726 sh [1]
n 2727 sh [0]
n 2728 sh1 
n 2729 sh0 
n 2730 mclk_out 
n 2731 sclk_out 
n 2732 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R15.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R15.lp0.reg0"
t 211 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 220 di 
t 2732 a_sr 
t 2730 mclk_b 
t 2731 sclk 
t 2729 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R15.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R15.lp0.reg0"
t 2729 sh [1]
t 2728 sh [0]
t 2732 a_sr 
t 2730 mclk_b 
t 2731 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0494 LUT4
p config_data "0100"
p PLACE_LOCATION "C13R17.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C13R17.lp2.lut0"
t 655 dx 
t 46 f3 
t 610 f2 
t 36 f1 
t 682 f0 
]
[ ii0504 LUT4
p config_data "6666"
p PLACE_LOCATION "C37R16.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C37R16.lp0.lut0"
t 654 dx 
t 280 f3 
t 345 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20] REG
t 613 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 613 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2733 sh [1]
n 2734 sh [0]
n 2735 sh1 
n 2736 sh0 
n 2737 mclk_out 
n 2738 sclk_out 
n 2739 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C49R4.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C49R4.lp3.reg1"
t 613 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 613 di 
t 2739 a_sr 
t 2737 mclk_b 
t 2738 sclk 
t 2736 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C49R4.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C49R4.lp3.reg1"
t 2736 sh [1]
t 2735 sh [0]
t 2739 a_sr 
t 2737 mclk_b 
t 2738 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19] REG
t 612 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 612 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2740 sh [1]
n 2741 sh [0]
n 2742 sh1 
n 2743 sh0 
n 2744 mclk_out 
n 2745 sclk_out 
n 2746 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C49R4.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C49R4.lp1.reg1"
t 612 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 612 di 
t 2746 a_sr 
t 2744 mclk_b 
t 2745 sclk 
t 2743 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C49R4.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C49R4.lp1.reg1"
t 2743 sh [1]
t 2742 sh [0]
t 2746 a_sr 
t 2744 mclk_b 
t 2745 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_colorgen_v_cnt__reg[2] REG
t 610 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 48 di 
t 282 a_sr 
t 760 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2747 sh [1]
n 2748 sh [0]
n 2749 sh1 
n 2750 sh0 
n 2751 mclk_out 
n 2752 sclk_out 
n 2753 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C15R17.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C15R17.lp1.reg0"
t 610 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 48 di 
t 2753 a_sr 
t 2751 mclk_b 
t 2752 sclk 
t 2750 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C15R17.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C15R17.lp1.reg0"
t 2750 sh [1]
t 2749 sh [0]
t 2753 a_sr 
t 2751 mclk_b 
t 2752 sclk 
t 221 clk 
t 760 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0495 LUT4
p config_data "E7E7"
p PLACE_LOCATION "C15R16.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C15R16.lp1.lut0"
t 302 dx 
t 219 f3 
t 25 f2 
t 655 f1 
t 3 f0 
]
[ ii0505 LUT4
p config_data "6C6C"
p PLACE_LOCATION "C37R16.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C37R16.lp0.lut41"
t 301 dx 
t 280 f3 
t 85 f2 
t 345 f1 
t 3 f0 
]
[ ii0496 LUT4
p config_data "5555"
p PLACE_LOCATION "C39R16.le_tile.le_guts.lp1.lut41"
p PCK_LOCATION "C39R16.lp1.lut41"
t 696 dx 
t 296 f3 
t 3 f2 
t 3 f1 
t 3 f0 
]
[ ii0506 LUT4
p config_data "78F0"
p PLACE_LOCATION "C37R16.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C37R16.lp3.lut0"
t 695 dx 
t 280 f3 
t 85 f2 
t 650 f1 
t 345 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22] REG
t 656 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 158 di 
t 282 a_sr 
t 706 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2754 sh [1]
n 2755 sh [0]
n 2756 sh1 
n 2757 sh0 
n 2758 mclk_out 
n 2759 sclk_out 
n 2760 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C43R14.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C43R14.lp0.reg0"
t 656 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 158 di 
t 2760 a_sr 
t 2758 mclk_b 
t 2759 sclk 
t 2757 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C43R14.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C43R14.lp0.reg0"
t 2757 sh [1]
t 2756 sh [0]
t 2760 a_sr 
t 2758 mclk_b 
t 2759 sclk 
t 425 clk 
t 706 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10] REG
t 657 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 688 di 
t 282 a_sr 
t 220 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2761 sh [1]
n 2762 sh [0]
n 2763 sh1 
n 2764 sh0 
n 2765 mclk_out 
n 2766 sclk_out 
n 2767 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R7.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R7.lp1.reg0"
t 657 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 688 di 
t 2767 a_sr 
t 2765 mclk_b 
t 2766 sclk 
t 2764 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R7.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R7.lp1.reg0"
t 2764 sh [1]
t 2763 sh [0]
t 2767 a_sr 
t 2765 mclk_b 
t 2766 sclk 
t 425 clk 
t 220 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_addr_count__reg[0] REG
t 653 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 674 di 
t 282 a_sr 
t 362 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2768 sh [1]
n 2769 sh [0]
n 2770 sh1 
n 2771 sh0 
n 2772 mclk_out 
n 2773 sclk_out 
n 2774 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C25R11.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C25R11.lp0.reg0"
t 653 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 674 di 
t 2774 a_sr 
t 2772 mclk_b 
t 2773 sclk 
t 2771 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C25R11.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C25R11.lp0.reg0"
t 2771 sh [1]
t 2770 sh [0]
t 2774 a_sr 
t 2772 mclk_b 
t 2773 sclk 
t 425 clk 
t 362 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_r__reg[13] REG
t 651 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 658 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2775 sh [1]
n 2776 sh [0]
n 2777 sh1 
n 2778 sh0 
n 2779 mclk_out 
n 2780 sclk_out 
n 2781 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R30.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C29R30.lp1.reg0"
t 651 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 658 di 
t 2781 a_sr 
t 2779 mclk_b 
t 2780 sclk 
t 2778 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R30.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C29R30.lp1.reg0"
t 2778 sh [1]
t 2777 sh [0]
t 2781 a_sr 
t 2779 mclk_b 
t 2780 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0497 LUT4
p config_data "8000"
p PLACE_LOCATION "C39R16.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C39R16.lp0.lut41"
t 345 dx 
t 296 f3 
t 96 f2 
t 662 f1 
t 465 f0 
]
[ ii0507 LUT4
p config_data "6666"
p PLACE_LOCATION "C37R19.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C37R19.lp1.lut0"
t 346 dx 
t 453 f3 
t 737 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_emb_rdata_1_r__reg[5] REG
t 300 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 66 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2782 sh [1]
n 2783 sh [0]
n 2784 sh1 
n 2785 sh0 
n 2786 mclk_out 
n 2787 sclk_out 
n 2788 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R17.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C29R17.lp0.reg1"
t 300 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 66 di 
t 2788 a_sr 
t 2786 mclk_b 
t 2787 sclk 
t 2785 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R17.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C29R17.lp0.reg1"
t 2785 sh [1]
t 2784 sh [0]
t 2788 a_sr 
t 2786 mclk_b 
t 2787 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[18] REG
t 303 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 711 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2789 sh [1]
n 2790 sh [0]
n 2791 sh1 
n 2792 sh0 
n 2793 mclk_out 
n 2794 sclk_out 
n 2795 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R21.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C37R21.lp2.reg0"
t 303 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 711 di 
t 2795 a_sr 
t 2793 mclk_b 
t 2794 sclk 
t 2792 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R21.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C37R21.lp2.reg0"
t 2792 sh [1]
t 2791 sh [0]
t 2795 a_sr 
t 2793 mclk_b 
t 2794 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0498 LUT4
p config_data "8000"
p PLACE_LOCATION "C37R16.le_tile.le_guts.lp1.lut41"
p PCK_LOCATION "C37R16.lp1.lut41"
t 737 dx 
t 280 f3 
t 85 f2 
t 650 f1 
t 345 f0 
]
[ ii0508 LUT4
p config_data "6C6C"
p PLACE_LOCATION "C37R19.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C37R19.lp0.lut0"
t 738 dx 
t 453 f3 
t 266 f2 
t 737 f1 
t 3 f0 
]
[ ii0499 LUT4
p config_data "8080"
p PLACE_LOCATION "C37R20.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C37R20.lp1.lut0"
t 380 dx 
t 453 f3 
t 266 f2 
t 737 f1 
t 3 f0 
]
[ ii0509 LUT4
p config_data "1C1C"
p PLACE_LOCATION "C39R20.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C39R20.lp2.lut0"
t 379 dx 
t 407 f3 
t 75 f2 
t 380 f1 
t 3 f0 
]
[ ii0510 LUT4
p config_data "4040"
p PLACE_LOCATION "C39R15.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C39R15.lp1.lut0"
t 378 dx 
t 746 f3 
t 486 f2 
t 211 f1 
t 3 f0 
]
{ u_sdram_to_RGB_v_valid_r__reg[1] REG
t 347 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 530 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2796 sh [1]
n 2797 sh [0]
n 2798 sh1 
n 2799 sh0 
n 2800 mclk_out 
n 2801 sclk_out 
n 2802 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C45R15.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C45R15.lp2.reg0"
t 347 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 530 di 
t 2802 a_sr 
t 2800 mclk_b 
t 2801 sclk 
t 2799 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C45R15.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C45R15.lp2.reg0"
t 2799 sh [1]
t 2798 sh [0]
t 2802 a_sr 
t 2800 mclk_b 
t 2801 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7] REG
t 349 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 349 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2803 sh [1]
n 2804 sh [0]
n 2805 sh1 
n 2806 sh0 
n 2807 mclk_out 
n 2808 sclk_out 
n 2809 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C47R4.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C47R4.lp1.reg0"
t 349 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 349 di 
t 2809 a_sr 
t 2807 mclk_b 
t 2808 sclk 
t 2806 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C47R4.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C47R4.lp1.reg0"
t 2806 sh [1]
t 2805 sh [0]
t 2809 a_sr 
t 2807 mclk_b 
t 2808 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3] REG
t 343 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 247 di 
t 282 a_sr 
t 385 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2810 sh [1]
n 2811 sh [0]
n 2812 sh1 
n 2813 sh0 
n 2814 mclk_out 
n 2815 sclk_out 
n 2816 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R12.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C39R12.lp0.reg1"
t 343 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 247 di 
t 2816 a_sr 
t 2814 mclk_b 
t 2815 sclk 
t 2813 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R12.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C39R12.lp0.reg1"
t 2813 sh [1]
t 2812 sh [0]
t 2816 a_sr 
t 2814 mclk_b 
t 2815 sclk 
t 425 clk 
t 385 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12] REG
t 344 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 156 di 
t 282 a_sr 
t 385 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2817 sh [1]
n 2818 sh [0]
n 2819 sh1 
n 2820 sh0 
n 2821 mclk_out 
n 2822 sclk_out 
n 2823 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R13.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C37R13.lp1.reg0"
t 344 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 156 di 
t 2823 a_sr 
t 2821 mclk_b 
t 2822 sclk 
t 2820 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R13.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C37R13.lp1.reg0"
t 2820 sh [1]
t 2819 sh [0]
t 2823 a_sr 
t 2821 mclk_b 
t 2822 sclk 
t 425 clk 
t 385 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[5] REG
t 348 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 619 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2824 sh [1]
n 2825 sh [0]
n 2826 sh1 
n 2827 sh0 
n 2828 mclk_out 
n 2829 sclk_out 
n 2830 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R10.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C35R10.lp3.reg0"
t 348 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 619 di 
t 2830 a_sr 
t 2828 mclk_b 
t 2829 sclk 
t 2827 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R10.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C35R10.lp3.reg0"
t 2827 sh [1]
t 2826 sh [0]
t 2830 a_sr 
t 2828 mclk_b 
t 2829 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0511 LUT4
p config_data "8080"
p PLACE_LOCATION "C39R15.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C39R15.lp0.lut0"
t 22 dx 
t 746 f3 
t 486 f2 
t 211 f1 
t 3 f0 
]
[ ii0512 LUT4
p config_data "2222"
p PLACE_LOCATION "C39R15.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C39R15.lp2.lut0"
t 417 dx 
t 227 f3 
t 127 f2 
t 3 f1 
t 3 f0 
]
[ ii0513 LUT4
p config_data "1111"
p PLACE_LOCATION "C37R23.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C37R23.lp0.lut0"
t 59 dx 
t 381 f3 
t 127 f2 
t 3 f1 
t 3 f0 
]
[ ii0514 LUT4
p config_data "F2F2"
p PLACE_LOCATION "C39R21.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C39R21.lp0.lut0"
t 455 dx 
t 700 f3 
t 500 f2 
t 127 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21] REG
t 416 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 416 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2831 sh [1]
n 2832 sh [0]
n 2833 sh1 
n 2834 sh0 
n 2835 mclk_out 
n 2836 sclk_out 
n 2837 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C49R5.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C49R5.lp0.reg0"
t 416 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 416 di 
t 2837 a_sr 
t 2835 mclk_b 
t 2836 sclk 
t 2834 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C49R5.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C49R5.lp0.reg0"
t 2834 sh [1]
t 2833 sh [0]
t 2837 a_sr 
t 2835 mclk_b 
t 2836 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_colorgen_v_cnt__reg[3] REG
t 418 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 88 di 
t 282 a_sr 
t 760 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2838 sh [1]
n 2839 sh [0]
n 2840 sh1 
n 2841 sh0 
n 2842 mclk_out 
n 2843 sclk_out 
n 2844 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C13R17.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C13R17.lp1.reg0"
t 418 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 88 di 
t 2844 a_sr 
t 2842 mclk_b 
t 2843 sclk 
t 2841 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C13R17.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C13R17.lp1.reg0"
t 2841 sh [1]
t 2840 sh [0]
t 2844 a_sr 
t 2842 mclk_b 
t 2843 sclk 
t 221 clk 
t 760 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0515 LUT4
p config_data "0606"
p PLACE_LOCATION "C37R22.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C37R22.lp2.lut0"
t 100 dx 
t 381 f3 
t 190 f2 
t 127 f1 
t 3 f0 
]
[ dedicated_io_cell_u215_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 1
p term_pd_en_1 1
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 1
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 1
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 0
p cfg_gsclk90_inv_1 0
p cfg_gsclk180_inv_1 0
p cfg_gsclk270_inv_1 0
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 3
p cfg_dqs_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 1
p term_pd_en_0 1
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 1
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 1
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 3
p cfg_dqs_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "DQ9,DM1"
p PLACE_LOCATION "C45R0.io_top.u0_bank5_mux.u0_bank5.u215.u0_M7A_IO_DDR"
p PCK_LOCATION "C45R0.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0516 LUT4
p config_data "0078"
p PLACE_LOCATION "C37R23.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C37R23.lp1.lut0"
t 498 dx 
t 381 f3 
t 190 f2 
t 752 f1 
t 127 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23] REG
t 456 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 554 di 
t 282 a_sr 
t 706 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2845 sh [1]
n 2846 sh [0]
n 2847 sh1 
n 2848 sh0 
n 2849 mclk_out 
n 2850 sclk_out 
n 2851 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R14.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C33R14.lp3.reg1"
t 456 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 554 di 
t 2851 a_sr 
t 2849 mclk_b 
t 2850 sclk 
t 2848 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R14.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C33R14.lp3.reg1"
t 2848 sh [1]
t 2847 sh [0]
t 2851 a_sr 
t 2849 mclk_b 
t 2850 sclk 
t 425 clk 
t 706 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11] REG
t 457 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 186 di 
t 282 a_sr 
t 220 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2852 sh [1]
n 2853 sh [0]
n 2854 sh1 
n 2855 sh0 
n 2856 mclk_out 
n 2857 sclk_out 
n 2858 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R8.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C33R8.lp3.reg1"
t 457 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 186 di 
t 2858 a_sr 
t 2856 mclk_b 
t 2857 sclk 
t 2855 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R8.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C33R8.lp3.reg1"
t 2855 sh [1]
t 2854 sh [0]
t 2858 a_sr 
t 2856 mclk_b 
t 2857 sclk 
t 425 clk 
t 220 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_addr_count__reg[1] REG
t 459 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 361 di 
t 282 a_sr 
t 362 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2859 sh [1]
n 2860 sh [0]
n 2861 sh1 
n 2862 sh0 
n 2863 mclk_out 
n 2864 sclk_out 
n 2865 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C25R11.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C25R11.lp2.reg0"
t 459 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 361 di 
t 2865 a_sr 
t 2863 mclk_b 
t 2864 sclk 
t 2862 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C25R11.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C25R11.lp2.reg0"
t 2862 sh [1]
t 2861 sh [0]
t 2865 a_sr 
t 2863 mclk_b 
t 2864 sclk 
t 425 clk 
t 362 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_r__reg[14] REG
t 458 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 304 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2866 sh [1]
n 2867 sh [0]
n 2868 sh1 
n 2869 sh0 
n 2870 mclk_out 
n 2871 sclk_out 
n 2872 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R31.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R31.lp0.reg0"
t 458 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 304 di 
t 2872 a_sr 
t 2870 mclk_b 
t 2871 sclk 
t 2869 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R31.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R31.lp0.reg0"
t 2869 sh [1]
t 2868 sh [0]
t 2872 a_sr 
t 2870 mclk_b 
t 2871 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0517 LUT4
p config_data "807F"
p PLACE_LOCATION "C37R22.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C37R22.lp0.lut0"
t 149 dx 
t 381 f3 
t 190 f2 
t 752 f1 
t 562 f0 
]
{ u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0] REG
t 103 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 523 di 
t 282 a_sr 
t 173 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2873 sh [1]
n 2874 sh [0]
n 2875 sh1 
n 2876 sh0 
n 2877 mclk_out 
n 2878 sclk_out 
n 2879 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R14.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C29R14.lp1.reg0"
t 103 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 523 di 
t 2879 a_sr 
t 2877 mclk_b 
t 2878 sclk 
t 2876 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R14.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C29R14.lp1.reg0"
t 2876 sh [1]
t 2875 sh [0]
t 2879 a_sr 
t 2877 mclk_b 
t 2878 sclk 
t 425 clk 
t 173 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_1_r__reg[6] REG
t 104 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 606 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2880 sh [1]
n 2881 sh [0]
n 2882 sh1 
n 2883 sh0 
n 2884 mclk_out 
n 2885 sclk_out 
n 2886 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R20.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R20.lp0.reg0"
t 104 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 606 di 
t 2886 a_sr 
t 2884 mclk_b 
t 2885 sclk 
t 2883 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R20.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R20.lp0.reg0"
t 2883 sh [1]
t 2882 sh [0]
t 2886 a_sr 
t 2884 mclk_b 
t 2885 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[20] REG
t 102 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 750 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2887 sh [1]
n 2888 sh [0]
n 2889 sh1 
n 2890 sh0 
n 2891 mclk_out 
n 2892 sclk_out 
n 2893 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R23.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R23.lp1.reg0"
t 102 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 750 di 
t 2893 a_sr 
t 2891 mclk_b 
t 2892 sclk 
t 2890 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R23.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R23.lp1.reg0"
t 2890 sh [1]
t 2889 sh [0]
t 2893 a_sr 
t 2891 mclk_b 
t 2892 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[19] REG
t 101 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 359 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2894 sh [1]
n 2895 sh [0]
n 2896 sh1 
n 2897 sh0 
n 2898 mclk_out 
n 2899 sclk_out 
n 2900 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R19.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R19.lp0.reg0"
t 101 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 359 di 
t 2900 a_sr 
t 2898 mclk_b 
t 2899 sclk 
t 2897 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R19.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R19.lp0.reg0"
t 2897 sh [1]
t 2896 sh [0]
t 2900 a_sr 
t 2898 mclk_b 
t 2899 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ dedicated_io_cell_u271_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 1
p cfg_gsclk90_inv_0 1
p cfg_gsclk180_inv_0 1
p cfg_gsclk270_inv_0 1
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 1
p cfg_dqs_0 1
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "BA0,BA2"
p PLACE_LOCATION "C54R12.io_top.u0_bank5_mux.u0_bank5.u271.u0_M7A_IO_DDR"
p PCK_LOCATION "C54R12.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0518 LUT4
p config_data "1111"
p PLACE_LOCATION "C37R23.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C37R23.lp2.lut0"
t 548 dx 
t 127 f3 
t 149 f2 
t 3 f1 
t 3 f0 
]
[ ii0519 LUT4
p config_data "A6A6"
p PLACE_LOCATION "C33R17.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C33R17.lp0.lut0"
t 188 dx 
t 545 f3 
t 763 f2 
t 572 f1 
t 3 f0 
]
[ ii0520 LUT4
p config_data "6666"
p PLACE_LOCATION "C45R15.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C45R15.lp0.lut0"
t 187 dx 
t 746 f3 
t 428 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8] REG
t 148 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 148 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2901 sh [1]
n 2902 sh [0]
n 2903 sh1 
n 2904 sh0 
n 2905 mclk_out 
n 2906 sclk_out 
n 2907 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C47R4.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C47R4.lp2.reg1"
t 148 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 148 di 
t 2907 a_sr 
t 2905 mclk_b 
t 2906 sclk 
t 2904 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C47R4.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C47R4.lp2.reg1"
t 2904 sh [1]
t 2903 sh [0]
t 2907 a_sr 
t 2905 mclk_b 
t 2906 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4] REG
t 151 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 647 di 
t 282 a_sr 
t 385 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2908 sh [1]
n 2909 sh [0]
n 2910 sh1 
n 2911 sh0 
n 2912 mclk_out 
n 2913 sclk_out 
n 2914 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R10.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C39R10.lp1.reg1"
t 151 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 647 di 
t 2914 a_sr 
t 2912 mclk_b 
t 2913 sclk 
t 2911 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R10.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C39R10.lp1.reg1"
t 2911 sh [1]
t 2910 sh [0]
t 2914 a_sr 
t 2912 mclk_b 
t 2913 sclk 
t 425 clk 
t 385 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13] REG
t 150 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 193 di 
t 282 a_sr 
t 385 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2915 sh [1]
n 2916 sh [0]
n 2917 sh1 
n 2918 sh0 
n 2919 mclk_out 
n 2920 sclk_out 
n 2921 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R8.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R8.lp0.reg0"
t 150 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 193 di 
t 2921 a_sr 
t 2919 mclk_b 
t 2920 sclk 
t 2918 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R8.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R8.lp0.reg0"
t 2918 sh [1]
t 2917 sh [0]
t 2921 a_sr 
t 2919 mclk_b 
t 2920 sclk 
t 425 clk 
t 385 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[6] REG
t 147 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 422 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2922 sh [1]
n 2923 sh [0]
n 2924 sh1 
n 2925 sh0 
n 2926 mclk_out 
n 2927 sclk_out 
n 2928 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R12.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R12.lp2.reg0"
t 147 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 422 di 
t 2928 a_sr 
t 2926 mclk_b 
t 2927 sclk 
t 2925 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R12.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R12.lp2.reg0"
t 2925 sh [1]
t 2924 sh [0]
t 2928 a_sr 
t 2926 mclk_b 
t 2927 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0521 LUT4
p config_data "8888"
p PLACE_LOCATION "C25R16.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C25R16.lp0.lut0"
t 588 dx 
t 604 f3 
t 279 f2 
t 3 f1 
t 3 f0 
]
[ ii0522 LUT4
p config_data "2222"
p PLACE_LOCATION "C45R15.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C45R15.lp1.lut0"
t 229 dx 
t 308 f3 
t 114 f2 
t 3 f1 
t 3 f0 
]
[ ii0523 LUT4
p config_data "CCAC"
p PLACE_LOCATION "C39R15.le_tile.le_guts.lp1.lut41"
p PCK_LOCATION "C39R15.lp1.lut41"
t 626 dx 
t 728 f3 
t 127 f2 
t 530 f1 
t 347 f0 
]
[ dedicated_io_cell_u267_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 1
p cfg_gsclk90_inv_0 1
p cfg_gsclk180_inv_0 1
p cfg_gsclk270_inv_0 1
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 1
p cfg_dqs_0 1
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "A7,A5"
p PLACE_LOCATION "C54R10.io_top.u0_bank5_mux.u0_bank5.u267.u0_M7A_IO_DDR"
p PCK_LOCATION "C54R10.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0524 LUT4
p config_data "BABA"
p PLACE_LOCATION "C45R15.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C45R15.lp2.lut0"
t 268 dx 
t 486 f3 
t 530 f2 
t 347 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22] REG
t 231 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 231 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2929 sh [1]
n 2930 sh [0]
n 2931 sh1 
n 2932 sh0 
n 2933 mclk_out 
n 2934 sclk_out 
n 2935 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C49R5.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C49R5.lp1.reg0"
t 231 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 231 di 
t 2935 a_sr 
t 2933 mclk_b 
t 2934 sclk 
t 2932 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C49R5.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C49R5.lp1.reg0"
t 2932 sh [1]
t 2931 sh [0]
t 2935 a_sr 
t 2933 mclk_b 
t 2934 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_colorgen_v_cnt__reg[4] REG
t 230 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 132 di 
t 282 a_sr 
t 760 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2936 sh [1]
n 2937 sh [0]
n 2938 sh1 
n 2939 sh0 
n 2940 mclk_out 
n 2941 sclk_out 
n 2942 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C13R16.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C13R16.lp0.reg0"
t 230 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 132 di 
t 2942 a_sr 
t 2940 mclk_b 
t 2941 sclk 
t 2939 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C13R16.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C13R16.lp0.reg0"
t 2939 sh [1]
t 2938 sh [0]
t 2942 a_sr 
t 2940 mclk_b 
t 2941 sclk 
t 221 clk 
t 760 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0525 LUT4
p config_data "8888"
p PLACE_LOCATION "C37R21.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C37R21.lp0.lut0"
t 668 dx 
t 649 f3 
t 650 f2 
t 3 f1 
t 3 f0 
]
[ ii0526 LUT4
p config_data "8888"
p PLACE_LOCATION "C37R21.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C37R21.lp1.lut0"
t 319 dx 
t 649 f3 
t 453 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24] REG
t 267 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 198 di 
t 282 a_sr 
t 706 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2943 sh [1]
n 2944 sh [0]
n 2945 sh1 
n 2946 sh0 
n 2947 mclk_out 
n 2948 sclk_out 
n 2949 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R14.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C33R14.lp0.reg1"
t 267 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 198 di 
t 2949 a_sr 
t 2947 mclk_b 
t 2948 sclk 
t 2946 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R14.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C33R14.lp0.reg1"
t 2946 sh [1]
t 2945 sh [0]
t 2949 a_sr 
t 2947 mclk_b 
t 2948 sclk 
t 425 clk 
t 706 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12] REG
t 269 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 439 di 
t 282 a_sr 
t 220 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2950 sh [1]
n 2951 sh [0]
n 2952 sh1 
n 2953 sh0 
n 2954 mclk_out 
n 2955 sclk_out 
n 2956 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R7.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C33R7.lp3.reg1"
t 269 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 439 di 
t 2956 a_sr 
t 2954 mclk_b 
t 2955 sclk 
t 2953 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R7.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C33R7.lp3.reg1"
t 2953 sh [1]
t 2952 sh [0]
t 2956 a_sr 
t 2954 mclk_b 
t 2955 sclk 
t 425 clk 
t 220 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_addr_count__reg[2] REG
t 271 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 476 di 
t 282 a_sr 
t 362 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2957 sh [1]
n 2958 sh [0]
n 2959 sh1 
n 2960 sh0 
n 2961 mclk_out 
n 2962 sclk_out 
n 2963 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R11.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C27R11.lp0.reg0"
t 271 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 476 di 
t 2963 a_sr 
t 2961 mclk_b 
t 2962 sclk 
t 2960 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R11.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C27R11.lp0.reg0"
t 2960 sh [1]
t 2959 sh [0]
t 2963 a_sr 
t 2961 mclk_b 
t 2962 sclk 
t 425 clk 
t 362 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_r__reg[15] REG
t 270 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 697 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2964 sh [1]
n 2965 sh [0]
n 2966 sh1 
n 2967 sh0 
n 2968 mclk_out 
n 2969 sclk_out 
n 2970 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R32.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R32.lp0.reg0"
t 270 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 697 di 
t 2970 a_sr 
t 2968 mclk_b 
t 2969 sclk 
t 2967 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R32.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R32.lp0.reg0"
t 2967 sh [1]
t 2966 sh [0]
t 2970 a_sr 
t 2968 mclk_b 
t 2969 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0527 LUT4
p config_data "8888"
p PLACE_LOCATION "C37R22.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C37R22.lp1.lut0"
t 711 dx 
t 649 f3 
t 266 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1] REG
t 670 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 146 di 
t 282 a_sr 
t 173 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2971 sh [1]
n 2972 sh [0]
n 2973 sh1 
n 2974 sh0 
n 2975 mclk_out 
n 2976 sclk_out 
n 2977 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R14.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C29R14.lp3.reg0"
t 670 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 146 di 
t 2977 a_sr 
t 2975 mclk_b 
t 2976 sclk 
t 2974 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R14.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C29R14.lp3.reg0"
t 2974 sh [1]
t 2973 sh [0]
t 2977 a_sr 
t 2975 mclk_b 
t 2976 sclk 
t 425 clk 
t 173 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_1_r__reg[7] REG
t 671 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 390 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2978 sh [1]
n 2979 sh [0]
n 2980 sh1 
n 2981 sh0 
n 2982 mclk_out 
n 2983 sclk_out 
n 2984 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R16.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R16.lp0.reg0"
t 671 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 390 di 
t 2984 a_sr 
t 2982 mclk_b 
t 2983 sclk 
t 2981 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R16.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R16.lp0.reg0"
t 2981 sh [1]
t 2980 sh [0]
t 2984 a_sr 
t 2982 mclk_b 
t 2983 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[21] REG
t 669 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 749 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2985 sh [1]
n 2986 sh [0]
n 2987 sh1 
n 2988 sh0 
n 2989 mclk_out 
n 2990 sclk_out 
n 2991 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R21.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C37R21.lp1.reg0"
t 669 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 749 di 
t 2991 a_sr 
t 2989 mclk_b 
t 2990 sclk 
t 2988 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R21.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C37R21.lp1.reg0"
t 2988 sh [1]
t 2987 sh [0]
t 2991 a_sr 
t 2989 mclk_b 
t 2990 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0528 LUT4
p config_data "8888"
p PLACE_LOCATION "C39R26.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C39R26.lp0.lut0"
t 359 dx 
t 649 f3 
t 75 f2 
t 3 f1 
t 3 f0 
]
[ ii0529 LUT4
p config_data "8888"
p PLACE_LOCATION "C35R23.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C35R23.lp0.lut0"
t 750 dx 
t 649 f3 
t 407 f2 
t 3 f1 
t 3 f0 
]
[ ii0530 LUT4
p config_data "8888"
p PLACE_LOCATION "C37R23.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C37R23.lp3.lut0"
t 749 dx 
t 649 f3 
t 381 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9] REG
t 710 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 710 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2992 sh [1]
n 2993 sh [0]
n 2994 sh1 
n 2995 sh0 
n 2996 mclk_out 
n 2997 sclk_out 
n 2998 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C47R4.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C47R4.lp3.reg1"
t 710 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 710 di 
t 2998 a_sr 
t 2996 mclk_b 
t 2997 sclk 
t 2995 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C47R4.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C47R4.lp3.reg1"
t 2995 sh [1]
t 2994 sh [0]
t 2998 a_sr 
t 2996 mclk_b 
t 2997 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5] REG
t 713 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 689 di 
t 282 a_sr 
t 385 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2999 sh [1]
n 3000 sh [0]
n 3001 sh1 
n 3002 sh0 
n 3003 mclk_out 
n 3004 sclk_out 
n 3005 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R12.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C39R12.lp1.reg0"
t 713 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 689 di 
t 3005 a_sr 
t 3003 mclk_b 
t 3004 sclk 
t 3002 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R12.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C39R12.lp1.reg0"
t 3002 sh [1]
t 3001 sh [0]
t 3005 a_sr 
t 3003 mclk_b 
t 3004 sclk 
t 425 clk 
t 385 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14] REG
t 712 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 237 di 
t 282 a_sr 
t 385 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3006 sh [1]
n 3007 sh [0]
n 3008 sh1 
n 3009 sh0 
n 3010 mclk_out 
n 3011 sclk_out 
n 3012 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R13.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R13.lp0.reg0"
t 712 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 237 di 
t 3012 a_sr 
t 3010 mclk_b 
t 3011 sclk 
t 3009 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R13.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R13.lp0.reg0"
t 3009 sh [1]
t 3008 sh [0]
t 3012 a_sr 
t 3010 mclk_b 
t 3011 sclk 
t 425 clk 
t 385 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[7] REG
t 709 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 236 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3013 sh [1]
n 3014 sh [0]
n 3015 sh1 
n 3016 sh0 
n 3017 mclk_out 
n 3018 sclk_out 
n 3019 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R14.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C37R14.lp1.reg0"
t 709 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 236 di 
t 3019 a_sr 
t 3017 mclk_b 
t 3018 sclk 
t 3016 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R14.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C37R14.lp1.reg0"
t 3016 sh [1]
t 3015 sh [0]
t 3019 a_sr 
t 3017 mclk_b 
t 3018 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0531 LUT4
p config_data "8888"
p PLACE_LOCATION "C37R26.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C37R26.lp0.lut0"
t 393 dx 
t 649 f3 
t 190 f2 
t 3 f1 
t 3 f0 
]
[ ii0532 LUT4
p config_data "8888"
p PLACE_LOCATION "C33R24.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C33R24.lp0.lut0"
t 35 dx 
t 649 f3 
t 752 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new M7S_EMB18K
t 3 wfull 
t 3 wfull_almost 
t 3 rempty 
t 3 rempty_almost 
t 3 overflow 
t 3 wr_ack 
t 3 underflow 
t 3 rd_ack 
t 3 rd_ha [1]
t 3 rd_ha [0]
t 3 rd_la [5]
t 3 rd_la [4]
t 3 rd_la [3]
t 3 rd_la [2]
t 3 rd_la [1]
t 3 rd_la [0]
t 844 c1r4_q [17]
t 845 c1r4_q [16]
t 846 c1r4_q [15]
t 847 c1r4_q [14]
t 848 c1r4_q [13]
t 849 c1r4_q [12]
t 850 c1r4_q [11]
t 851 c1r4_q [10]
t 852 c1r4_q [9]
t 853 c1r4_q [8]
t 854 c1r4_q [7]
t 855 c1r4_q [6]
t 856 c1r4_q [5]
t 857 c1r4_q [4]
t 38 c1r4_q [3]
t 537 c1r4_q [2]
t 284 c1r4_q [1]
t 26 c1r4_q [0]
t 858 c1r3_q [17]
t 859 c1r3_q [16]
t 860 c1r3_q [15]
t 861 c1r3_q [14]
t 862 c1r3_q [13]
t 863 c1r3_q [12]
t 864 c1r3_q [11]
t 865 c1r3_q [10]
t 866 c1r3_q [9]
t 867 c1r3_q [8]
t 868 c1r3_q [7]
t 869 c1r3_q [6]
t 870 c1r3_q [5]
t 871 c1r3_q [4]
t 579 c1r3_q [3]
t 330 c1r3_q [2]
t 66 c1r3_q [1]
t 565 c1r3_q [0]
t 872 c1r2_q [17]
t 873 c1r2_q [16]
t 874 c1r2_q [15]
t 875 c1r2_q [14]
t 876 c1r2_q [13]
t 877 c1r2_q [12]
t 878 c1r2_q [11]
t 879 c1r2_q [10]
t 880 c1r2_q [9]
t 881 c1r2_q [8]
t 882 c1r2_q [7]
t 883 c1r2_q [6]
t 884 c1r2_q [5]
t 885 c1r2_q [4]
t 369 c1r2_q [3]
t 105 c1r2_q [2]
t 606 c1r2_q [1]
t 354 c1r2_q [0]
t 886 c1r1_q [17]
t 887 c1r1_q [16]
t 888 c1r1_q [15]
t 889 c1r1_q [14]
t 890 c1r1_q [13]
t 891 c1r1_q [12]
t 892 c1r1_q [11]
t 893 c1r1_q [10]
t 894 c1r1_q [9]
t 895 c1r1_q [8]
t 896 c1r1_q [7]
t 897 c1r1_q [6]
t 898 c1r1_q [5]
t 899 c1r1_q [4]
t 154 c1r1_q [3]
t 646 c1r1_q [2]
t 390 c1r1_q [1]
t 136 c1r1_q [0]
t 107 c1r4_aa [11]
t 306 c1r4_aa [10]
t 490 c1r4_aa [9]
t 685 c1r4_aa [8]
t 120 c1r4_aa [7]
t 320 c1r4_aa [6]
t 501 c1r4_aa [5]
t 701 c1r4_aa [4]
t 137 c1r4_aa [3]
t 332 c1r4_aa [2]
t 234 c1r4_aa [1]
t 234 c1r4_aa [0]
t 197 c1r4_ab [11]
t 389 c1r4_ab [10]
t 582 c1r4_ab [9]
t 769 c1r4_ab [8]
t 209 c1r4_ab [7]
t 403 c1r4_ab [6]
t 595 c1r4_ab [5]
t 30 c1r4_ab [4]
t 222 c1r4_ab [3]
t 234 c1r4_ab [2]
t 234 c1r4_ab [1]
t 234 c1r4_ab [0]
t 586 c1r4_cea 
t 687 c1r4_ceb 
t 221 c1r4_clka 
t 425 c1r4_clkb 
t 3 c1r4_da [17]
t 3 c1r4_da [16]
t 3 c1r4_da [15]
t 3 c1r4_da [14]
t 3 c1r4_da [13]
t 3 c1r4_da [12]
t 3 c1r4_da [11]
t 3 c1r4_da [10]
t 3 c1r4_da [9]
t 3 c1r4_da [8]
t 3 c1r4_da [7]
t 3 c1r4_da [6]
t 3 c1r4_da [5]
t 3 c1r4_da [4]
t 3 c1r4_da [3]
t 3 c1r4_da [2]
t 3 c1r4_da [1]
t 3 c1r4_da [0]
t 234 c1r4_db [17]
t 234 c1r4_db [16]
t 160 c1r4_db [15]
t 172 c1r4_db [14]
t 183 c1r4_db [13]
t 757 c1r4_db [12]
t 765 c1r4_db [11]
t 511 c1r4_db [10]
t 525 c1r4_db [9]
t 543 c1r4_db [8]
t 160 c1r4_db [7]
t 172 c1r4_db [6]
t 183 c1r4_db [5]
t 757 c1r4_db [4]
t 765 c1r4_db [3]
t 511 c1r4_db [2]
t 525 c1r4_db [1]
t 543 c1r4_db [0]
t 370 c1r4_rstna 
t 370 c1r4_rstnb 
t 234 c1r4_wea 
t 370 c1r4_web 
t 107 c1r3_aa [11]
t 306 c1r3_aa [10]
t 490 c1r3_aa [9]
t 685 c1r3_aa [8]
t 120 c1r3_aa [7]
t 320 c1r3_aa [6]
t 501 c1r3_aa [5]
t 701 c1r3_aa [4]
t 137 c1r3_aa [3]
t 332 c1r3_aa [2]
t 234 c1r3_aa [1]
t 234 c1r3_aa [0]
t 197 c1r3_ab [11]
t 389 c1r3_ab [10]
t 582 c1r3_ab [9]
t 769 c1r3_ab [8]
t 209 c1r3_ab [7]
t 403 c1r3_ab [6]
t 595 c1r3_ab [5]
t 30 c1r3_ab [4]
t 222 c1r3_ab [3]
t 234 c1r3_ab [2]
t 234 c1r3_ab [1]
t 234 c1r3_ab [0]
t 586 c1r3_cea 
t 687 c1r3_ceb 
t 221 c1r3_clka 
t 425 c1r3_clkb 
t 3 c1r3_da [17]
t 3 c1r3_da [16]
t 3 c1r3_da [15]
t 3 c1r3_da [14]
t 3 c1r3_da [13]
t 3 c1r3_da [12]
t 3 c1r3_da [11]
t 3 c1r3_da [10]
t 3 c1r3_da [9]
t 3 c1r3_da [8]
t 3 c1r3_da [7]
t 3 c1r3_da [6]
t 3 c1r3_da [5]
t 3 c1r3_da [4]
t 3 c1r3_da [3]
t 3 c1r3_da [2]
t 3 c1r3_da [1]
t 3 c1r3_da [0]
t 234 c1r3_db [17]
t 234 c1r3_db [16]
t 721 c1r3_db [15]
t 736 c1r3_db [14]
t 745 c1r3_db [13]
t 566 c1r3_db [12]
t 575 c1r3_db [11]
t 333 c1r3_db [10]
t 348 c1r3_db [9]
t 355 c1r3_db [8]
t 721 c1r3_db [7]
t 736 c1r3_db [6]
t 745 c1r3_db [5]
t 566 c1r3_db [4]
t 575 c1r3_db [3]
t 333 c1r3_db [2]
t 348 c1r3_db [1]
t 355 c1r3_db [0]
t 370 c1r3_rstna 
t 370 c1r3_rstnb 
t 234 c1r3_wea 
t 370 c1r3_web 
t 107 c1r2_aa [11]
t 306 c1r2_aa [10]
t 490 c1r2_aa [9]
t 685 c1r2_aa [8]
t 120 c1r2_aa [7]
t 320 c1r2_aa [6]
t 501 c1r2_aa [5]
t 701 c1r2_aa [4]
t 137 c1r2_aa [3]
t 332 c1r2_aa [2]
t 234 c1r2_aa [1]
t 234 c1r2_aa [0]
t 197 c1r2_ab [11]
t 389 c1r2_ab [10]
t 582 c1r2_ab [9]
t 769 c1r2_ab [8]
t 209 c1r2_ab [7]
t 403 c1r2_ab [6]
t 595 c1r2_ab [5]
t 30 c1r2_ab [4]
t 222 c1r2_ab [3]
t 234 c1r2_ab [2]
t 234 c1r2_ab [1]
t 234 c1r2_ab [0]
t 586 c1r2_cea 
t 687 c1r2_ceb 
t 221 c1r2_clka 
t 425 c1r2_clkb 
t 3 c1r2_da [17]
t 3 c1r2_da [16]
t 3 c1r2_da [15]
t 3 c1r2_da [14]
t 3 c1r2_da [13]
t 3 c1r2_da [12]
t 3 c1r2_da [11]
t 3 c1r2_da [10]
t 3 c1r2_da [9]
t 3 c1r2_da [8]
t 3 c1r2_da [7]
t 3 c1r2_da [6]
t 3 c1r2_da [5]
t 3 c1r2_da [4]
t 3 c1r2_da [3]
t 3 c1r2_da [2]
t 3 c1r2_da [1]
t 3 c1r2_da [0]
t 234 c1r2_db [17]
t 234 c1r2_db [16]
t 722 c1r2_db [15]
t 544 c1r2_db [14]
t 555 c1r2_db [13]
t 376 c1r2_db [12]
t 387 c1r2_db [11]
t 398 c1r2_db [10]
t 147 c1r2_db [9]
t 161 c1r2_db [8]
t 722 c1r2_db [7]
t 544 c1r2_db [6]
t 555 c1r2_db [5]
t 376 c1r2_db [4]
t 387 c1r2_db [3]
t 398 c1r2_db [2]
t 147 c1r2_db [1]
t 161 c1r2_db [0]
t 370 c1r2_rstna 
t 370 c1r2_rstnb 
t 234 c1r2_wea 
t 370 c1r2_web 
t 107 c1r1_aa [11]
t 306 c1r1_aa [10]
t 490 c1r1_aa [9]
t 685 c1r1_aa [8]
t 120 c1r1_aa [7]
t 320 c1r1_aa [6]
t 501 c1r1_aa [5]
t 701 c1r1_aa [4]
t 137 c1r1_aa [3]
t 332 c1r1_aa [2]
t 234 c1r1_aa [1]
t 234 c1r1_aa [0]
t 197 c1r1_ab [11]
t 389 c1r1_ab [10]
t 582 c1r1_ab [9]
t 769 c1r1_ab [8]
t 209 c1r1_ab [7]
t 403 c1r1_ab [6]
t 595 c1r1_ab [5]
t 30 c1r1_ab [4]
t 222 c1r1_ab [3]
t 234 c1r1_ab [2]
t 234 c1r1_ab [1]
t 234 c1r1_ab [0]
t 586 c1r1_cea 
t 687 c1r1_ceb 
t 221 c1r1_clka 
t 425 c1r1_clkb 
t 3 c1r1_da [17]
t 3 c1r1_da [16]
t 3 c1r1_da [15]
t 3 c1r1_da [14]
t 3 c1r1_da [13]
t 3 c1r1_da [12]
t 3 c1r1_da [11]
t 3 c1r1_da [10]
t 3 c1r1_da [9]
t 3 c1r1_da [8]
t 3 c1r1_da [7]
t 3 c1r1_da [6]
t 3 c1r1_da [5]
t 3 c1r1_da [4]
t 3 c1r1_da [3]
t 3 c1r1_da [2]
t 3 c1r1_da [1]
t 3 c1r1_da [0]
t 234 c1r1_db [17]
t 234 c1r1_db [16]
t 526 c1r1_db [15]
t 356 c1r1_db [14]
t 365 c1r1_db [13]
t 182 c1r1_db [12]
t 195 c1r1_db [11]
t 204 c1r1_db [10]
t 709 c1r1_db [9]
t 723 c1r1_db [8]
t 526 c1r1_db [7]
t 356 c1r1_db [6]
t 365 c1r1_db [5]
t 182 c1r1_db [4]
t 195 c1r1_db [3]
t 204 c1r1_db [2]
t 709 c1r1_db [1]
t 723 c1r1_db [0]
t 370 c1r1_rstna 
t 370 c1r1_rstnb 
t 234 c1r1_wea 
t 370 c1r1_web 
t 3 cea 
t 3 ceb 
t 3 fifo_clr 
t 3 wr_req_n 
t 3 rd_req_n 
t 3 haa [1]
t 3 haa [0]
t 3 hab [1]
t 3 hab [0]
t 3 wea 
t 3 web 
n 3020 fifo_rda [13]
n 3021 fifo_rda [12]
n 3022 fifo_rda [11]
n 3023 fifo_rda [10]
n 3024 fifo_rda [9]
n 3025 fifo_rda [8]
n 3026 fifo_rda [7]
n 3027 fifo_rda [6]
n 3028 fifo_rda [5]
n 3029 fifo_rda [4]
n 3030 fifo_rda [3]
n 3031 fifo_rda [2]
n 3032 fifo_rda [1]
n 3033 fifo_rda [0]
n 3034 fifo_rdn 
n 3035 fifo_wra [13]
n 3036 fifo_wra [12]
n 3037 fifo_wra [11]
n 3038 fifo_wra [10]
n 3039 fifo_wra [9]
n 3040 fifo_wra [8]
n 3041 fifo_wra [7]
n 3042 fifo_wra [6]
n 3043 fifo_wra [5]
n 3044 fifo_wra [4]
n 3045 fifo_wra [3]
n 3046 fifo_wra [2]
n 3047 fifo_wra [1]
n 3048 fifo_wra [0]
n 3049 fifo_wrn 
n 3050 c1r4_da_1 [17]
n 3051 c1r4_da_1 [16]
n 3052 c1r4_da_1 [15]
n 3053 c1r4_da_1 [14]
n 3054 c1r4_da_1 [13]
n 3055 c1r4_da_1 [12]
n 3056 c1r4_da_1 [11]
n 3057 c1r4_da_1 [10]
n 3058 c1r4_da_1 [9]
n 3059 c1r4_da_1 [8]
n 3060 c1r4_da_1 [7]
n 3061 c1r4_da_1 [6]
n 3062 c1r4_da_1 [5]
n 3063 c1r4_da_1 [4]
n 3064 c1r4_da_1 [3]
n 3065 c1r4_da_1 [2]
n 3066 c1r4_da_1 [1]
n 3067 c1r4_da_1 [0]
n 3068 c1r4_db_1 [17]
n 3069 c1r4_db_1 [16]
n 3070 c1r4_db_1 [15]
n 3071 c1r4_db_1 [14]
n 3072 c1r4_db_1 [13]
n 3073 c1r4_db_1 [12]
n 3074 c1r4_db_1 [11]
n 3075 c1r4_db_1 [10]
n 3076 c1r4_db_1 [9]
n 3077 c1r4_db_1 [8]
n 3078 c1r4_db_1 [7]
n 3079 c1r4_db_1 [6]
n 3080 c1r4_db_1 [5]
n 3081 c1r4_db_1 [4]
n 3082 c1r4_db_1 [3]
n 3083 c1r4_db_1 [2]
n 3084 c1r4_db_1 [1]
n 3085 c1r4_db_1 [0]
n 3086 c1r3_da_1 [17]
n 3087 c1r3_da_1 [16]
n 3088 c1r3_da_1 [15]
n 3089 c1r3_da_1 [14]
n 3090 c1r3_da_1 [13]
n 3091 c1r3_da_1 [12]
n 3092 c1r3_da_1 [11]
n 3093 c1r3_da_1 [10]
n 3094 c1r3_da_1 [9]
n 3095 c1r3_da_1 [8]
n 3096 c1r3_da_1 [7]
n 3097 c1r3_da_1 [6]
n 3098 c1r3_da_1 [5]
n 3099 c1r3_da_1 [4]
n 3100 c1r3_da_1 [3]
n 3101 c1r3_da_1 [2]
n 3102 c1r3_da_1 [1]
n 3103 c1r3_da_1 [0]
n 3104 c1r3_db_1 [17]
n 3105 c1r3_db_1 [16]
n 3106 c1r3_db_1 [15]
n 3107 c1r3_db_1 [14]
n 3108 c1r3_db_1 [13]
n 3109 c1r3_db_1 [12]
n 3110 c1r3_db_1 [11]
n 3111 c1r3_db_1 [10]
n 3112 c1r3_db_1 [9]
n 3113 c1r3_db_1 [8]
n 3114 c1r3_db_1 [7]
n 3115 c1r3_db_1 [6]
n 3116 c1r3_db_1 [5]
n 3117 c1r3_db_1 [4]
n 3118 c1r3_db_1 [3]
n 3119 c1r3_db_1 [2]
n 3120 c1r3_db_1 [1]
n 3121 c1r3_db_1 [0]
n 3122 c1r2_da_1 [17]
n 3123 c1r2_da_1 [16]
n 3124 c1r2_da_1 [15]
n 3125 c1r2_da_1 [14]
n 3126 c1r2_da_1 [13]
n 3127 c1r2_da_1 [12]
n 3128 c1r2_da_1 [11]
n 3129 c1r2_da_1 [10]
n 3130 c1r2_da_1 [9]
n 3131 c1r2_da_1 [8]
n 3132 c1r2_da_1 [7]
n 3133 c1r2_da_1 [6]
n 3134 c1r2_da_1 [5]
n 3135 c1r2_da_1 [4]
n 3136 c1r2_da_1 [3]
n 3137 c1r2_da_1 [2]
n 3138 c1r2_da_1 [1]
n 3139 c1r2_da_1 [0]
n 3140 c1r2_db_1 [17]
n 3141 c1r2_db_1 [16]
n 3142 c1r2_db_1 [15]
n 3143 c1r2_db_1 [14]
n 3144 c1r2_db_1 [13]
n 3145 c1r2_db_1 [12]
n 3146 c1r2_db_1 [11]
n 3147 c1r2_db_1 [10]
n 3148 c1r2_db_1 [9]
n 3149 c1r2_db_1 [8]
n 3150 c1r2_db_1 [7]
n 3151 c1r2_db_1 [6]
n 3152 c1r2_db_1 [5]
n 3153 c1r2_db_1 [4]
n 3154 c1r2_db_1 [3]
n 3155 c1r2_db_1 [2]
n 3156 c1r2_db_1 [1]
n 3157 c1r2_db_1 [0]
n 3158 c1r1_da_1 [17]
n 3159 c1r1_da_1 [16]
n 3160 c1r1_da_1 [15]
n 3161 c1r1_da_1 [14]
n 3162 c1r1_da_1 [13]
n 3163 c1r1_da_1 [12]
n 3164 c1r1_da_1 [11]
n 3165 c1r1_da_1 [10]
n 3166 c1r1_da_1 [9]
n 3167 c1r1_da_1 [8]
n 3168 c1r1_da_1 [7]
n 3169 c1r1_da_1 [6]
n 3170 c1r1_da_1 [5]
n 3171 c1r1_da_1 [4]
n 3172 c1r1_da_1 [3]
n 3173 c1r1_da_1 [2]
n 3174 c1r1_da_1 [1]
n 3175 c1r1_da_1 [0]
n 3176 c1r1_db_1 [17]
n 3177 c1r1_db_1 [16]
n 3178 c1r1_db_1 [15]
n 3179 c1r1_db_1 [14]
n 3180 c1r1_db_1 [13]
n 3181 c1r1_db_1 [12]
n 3182 c1r1_db_1 [11]
n 3183 c1r1_db_1 [10]
n 3184 c1r1_db_1 [9]
n 3185 c1r1_db_1 [8]
n 3186 c1r1_db_1 [7]
n 3187 c1r1_db_1 [6]
n 3188 c1r1_db_1 [5]
n 3189 c1r1_db_1 [4]
n 3190 c1r1_db_1 [3]
n 3191 c1r1_db_1 [2]
n 3192 c1r1_db_1 [1]
n 3193 c1r1_db_1 [0]
[ emb18k EMB18K
p width_ext_mode 1'b0
p depth_ext_mode 1'b0
p dedicated_cfg 16'hffff
p fifo_en 1'b0
p async_en 1'b0
p r_width 5'h0
p w_width 5'h0
p af_level 15'h0
p ae_level 15'h0
p emb5k_1_modea_sel 12
p emb5k_1_modeb_sel 8
p emb5k_1_porta_wr_mode 1
p emb5k_1_portb_wr_mode 1
p emb5k_1_porta_reg_out 0
p emb5k_1_portb_reg_out 0
p emb5k_1_reset_value_a 0
p emb5k_1_reset_value_b 0
p emb5k_1_operation_mode "simple_dual_port"
p emb5k_1_porta_data_width 4
p emb5k_1_portb_data_width 8
p emb5k_1_init_file ""
p emb5k_1_porta_prog 240
p emb5k_1_portb_prog 15
p emb5k_2_modea_sel 12
p emb5k_2_modeb_sel 8
p emb5k_2_porta_wr_mode 1
p emb5k_2_portb_wr_mode 1
p emb5k_2_porta_reg_out 0
p emb5k_2_portb_reg_out 0
p emb5k_2_reset_value_a 0
p emb5k_2_reset_value_b 0
p emb5k_2_operation_mode "simple_dual_port"
p emb5k_2_porta_data_width 4
p emb5k_2_portb_data_width 8
p emb5k_2_init_file ""
p emb5k_2_porta_prog 240
p emb5k_2_portb_prog 15
p emb5k_3_modea_sel 12
p emb5k_3_modeb_sel 8
p emb5k_3_porta_wr_mode 1
p emb5k_3_portb_wr_mode 1
p emb5k_3_porta_reg_out 0
p emb5k_3_portb_reg_out 0
p emb5k_3_reset_value_a 0
p emb5k_3_reset_value_b 0
p emb5k_3_operation_mode "simple_dual_port"
p emb5k_3_porta_data_width 4
p emb5k_3_portb_data_width 8
p emb5k_3_init_file ""
p emb5k_3_porta_prog 240
p emb5k_3_portb_prog 15
p emb5k_4_modea_sel 12
p emb5k_4_modeb_sel 8
p emb5k_4_porta_wr_mode 1
p emb5k_4_portb_wr_mode 1
p emb5k_4_porta_reg_out 0
p emb5k_4_portb_reg_out 0
p emb5k_4_reset_value_a 0
p emb5k_4_reset_value_b 0
p emb5k_4_operation_mode "simple_dual_port"
p emb5k_4_porta_data_width 4
p emb5k_4_portb_data_width 8
p emb5k_4_init_file ""
p emb5k_4_porta_prog 240
p emb5k_4_portb_prog 15
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
p emb5k_1_inst "u_sdram_to_RGB_u_1kx16_1_u_emb5k_3"
p emb5k_2_inst "u_sdram_to_RGB_u_1kx16_1_u_emb5k_2"
p emb5k_3_inst "u_sdram_to_RGB_u_1kx16_1_u_emb5k_1"
p emb5k_4_inst "u_sdram_to_RGB_u_1kx16_1_u_emb5k_0"
t 3 wfull 
t 3 wfull_almost 
t 3 rempty 
t 3 rempty_almost 
t 3 overflow 
t 3 wr_ack 
t 3 underflow 
t 3 rd_ack 
t 3 rd_ha [1]
t 3 rd_ha [0]
t 3 rd_la [5]
t 3 rd_la [4]
t 3 rd_la [3]
t 3 rd_la [2]
t 3 rd_la [1]
t 3 rd_la [0]
t 844 c1r4_q [17]
t 845 c1r4_q [16]
t 846 c1r4_q [15]
t 847 c1r4_q [14]
t 848 c1r4_q [13]
t 849 c1r4_q [12]
t 850 c1r4_q [11]
t 851 c1r4_q [10]
t 852 c1r4_q [9]
t 853 c1r4_q [8]
t 854 c1r4_q [7]
t 855 c1r4_q [6]
t 856 c1r4_q [5]
t 857 c1r4_q [4]
t 38 c1r4_q [3]
t 537 c1r4_q [2]
t 284 c1r4_q [1]
t 26 c1r4_q [0]
t 858 c1r3_q [17]
t 859 c1r3_q [16]
t 860 c1r3_q [15]
t 861 c1r3_q [14]
t 862 c1r3_q [13]
t 863 c1r3_q [12]
t 864 c1r3_q [11]
t 865 c1r3_q [10]
t 866 c1r3_q [9]
t 867 c1r3_q [8]
t 868 c1r3_q [7]
t 869 c1r3_q [6]
t 870 c1r3_q [5]
t 871 c1r3_q [4]
t 579 c1r3_q [3]
t 330 c1r3_q [2]
t 66 c1r3_q [1]
t 565 c1r3_q [0]
t 872 c1r2_q [17]
t 873 c1r2_q [16]
t 874 c1r2_q [15]
t 875 c1r2_q [14]
t 876 c1r2_q [13]
t 877 c1r2_q [12]
t 878 c1r2_q [11]
t 879 c1r2_q [10]
t 880 c1r2_q [9]
t 881 c1r2_q [8]
t 882 c1r2_q [7]
t 883 c1r2_q [6]
t 884 c1r2_q [5]
t 885 c1r2_q [4]
t 369 c1r2_q [3]
t 105 c1r2_q [2]
t 606 c1r2_q [1]
t 354 c1r2_q [0]
t 886 c1r1_q [17]
t 887 c1r1_q [16]
t 888 c1r1_q [15]
t 889 c1r1_q [14]
t 890 c1r1_q [13]
t 891 c1r1_q [12]
t 892 c1r1_q [11]
t 893 c1r1_q [10]
t 894 c1r1_q [9]
t 895 c1r1_q [8]
t 896 c1r1_q [7]
t 897 c1r1_q [6]
t 898 c1r1_q [5]
t 899 c1r1_q [4]
t 154 c1r1_q [3]
t 646 c1r1_q [2]
t 390 c1r1_q [1]
t 136 c1r1_q [0]
t 107 c1r4_aa [11]
t 306 c1r4_aa [10]
t 490 c1r4_aa [9]
t 685 c1r4_aa [8]
t 120 c1r4_aa [7]
t 320 c1r4_aa [6]
t 501 c1r4_aa [5]
t 701 c1r4_aa [4]
t 137 c1r4_aa [3]
t 332 c1r4_aa [2]
t 234 c1r4_aa [1]
t 234 c1r4_aa [0]
t 197 c1r4_ab [11]
t 389 c1r4_ab [10]
t 582 c1r4_ab [9]
t 769 c1r4_ab [8]
t 209 c1r4_ab [7]
t 403 c1r4_ab [6]
t 595 c1r4_ab [5]
t 30 c1r4_ab [4]
t 222 c1r4_ab [3]
t 234 c1r4_ab [2]
t 234 c1r4_ab [1]
t 234 c1r4_ab [0]
t 586 c1r4_cea 
t 687 c1r4_ceb 
t 221 c1r4_clka 
t 425 c1r4_clkb 
t 3050 c1r4_da [17]
t 3051 c1r4_da [16]
t 3052 c1r4_da [15]
t 3053 c1r4_da [14]
t 3054 c1r4_da [13]
t 3055 c1r4_da [12]
t 3056 c1r4_da [11]
t 3057 c1r4_da [10]
t 3058 c1r4_da [9]
t 3059 c1r4_da [8]
t 3060 c1r4_da [7]
t 3061 c1r4_da [6]
t 3062 c1r4_da [5]
t 3063 c1r4_da [4]
t 3064 c1r4_da [3]
t 3065 c1r4_da [2]
t 3066 c1r4_da [1]
t 3067 c1r4_da [0]
t 3068 c1r4_db [17]
t 3069 c1r4_db [16]
t 3070 c1r4_db [15]
t 3071 c1r4_db [14]
t 3072 c1r4_db [13]
t 3073 c1r4_db [12]
t 3074 c1r4_db [11]
t 3075 c1r4_db [10]
t 3076 c1r4_db [9]
t 3077 c1r4_db [8]
t 3078 c1r4_db [7]
t 3079 c1r4_db [6]
t 3080 c1r4_db [5]
t 3081 c1r4_db [4]
t 3082 c1r4_db [3]
t 3083 c1r4_db [2]
t 3084 c1r4_db [1]
t 3085 c1r4_db [0]
t 370 c1r4_rstna 
t 370 c1r4_rstnb 
t 234 c1r4_wea 
t 370 c1r4_web 
t 107 c1r3_aa [11]
t 306 c1r3_aa [10]
t 490 c1r3_aa [9]
t 685 c1r3_aa [8]
t 120 c1r3_aa [7]
t 320 c1r3_aa [6]
t 501 c1r3_aa [5]
t 701 c1r3_aa [4]
t 137 c1r3_aa [3]
t 332 c1r3_aa [2]
t 234 c1r3_aa [1]
t 234 c1r3_aa [0]
t 197 c1r3_ab [11]
t 389 c1r3_ab [10]
t 582 c1r3_ab [9]
t 769 c1r3_ab [8]
t 209 c1r3_ab [7]
t 403 c1r3_ab [6]
t 595 c1r3_ab [5]
t 30 c1r3_ab [4]
t 222 c1r3_ab [3]
t 234 c1r3_ab [2]
t 234 c1r3_ab [1]
t 234 c1r3_ab [0]
t 586 c1r3_cea 
t 687 c1r3_ceb 
t 221 c1r3_clka 
t 425 c1r3_clkb 
t 3086 c1r3_da [17]
t 3087 c1r3_da [16]
t 3088 c1r3_da [15]
t 3089 c1r3_da [14]
t 3090 c1r3_da [13]
t 3091 c1r3_da [12]
t 3092 c1r3_da [11]
t 3093 c1r3_da [10]
t 3094 c1r3_da [9]
t 3095 c1r3_da [8]
t 3096 c1r3_da [7]
t 3097 c1r3_da [6]
t 3098 c1r3_da [5]
t 3099 c1r3_da [4]
t 3100 c1r3_da [3]
t 3101 c1r3_da [2]
t 3102 c1r3_da [1]
t 3103 c1r3_da [0]
t 3104 c1r3_db [17]
t 3105 c1r3_db [16]
t 3106 c1r3_db [15]
t 3107 c1r3_db [14]
t 3108 c1r3_db [13]
t 3109 c1r3_db [12]
t 3110 c1r3_db [11]
t 3111 c1r3_db [10]
t 3112 c1r3_db [9]
t 3113 c1r3_db [8]
t 3114 c1r3_db [7]
t 3115 c1r3_db [6]
t 3116 c1r3_db [5]
t 3117 c1r3_db [4]
t 3118 c1r3_db [3]
t 3119 c1r3_db [2]
t 3120 c1r3_db [1]
t 3121 c1r3_db [0]
t 370 c1r3_rstna 
t 370 c1r3_rstnb 
t 234 c1r3_wea 
t 370 c1r3_web 
t 107 c1r2_aa [11]
t 306 c1r2_aa [10]
t 490 c1r2_aa [9]
t 685 c1r2_aa [8]
t 120 c1r2_aa [7]
t 320 c1r2_aa [6]
t 501 c1r2_aa [5]
t 701 c1r2_aa [4]
t 137 c1r2_aa [3]
t 332 c1r2_aa [2]
t 234 c1r2_aa [1]
t 234 c1r2_aa [0]
t 197 c1r2_ab [11]
t 389 c1r2_ab [10]
t 582 c1r2_ab [9]
t 769 c1r2_ab [8]
t 209 c1r2_ab [7]
t 403 c1r2_ab [6]
t 595 c1r2_ab [5]
t 30 c1r2_ab [4]
t 222 c1r2_ab [3]
t 234 c1r2_ab [2]
t 234 c1r2_ab [1]
t 234 c1r2_ab [0]
t 586 c1r2_cea 
t 687 c1r2_ceb 
t 221 c1r2_clka 
t 425 c1r2_clkb 
t 3122 c1r2_da [17]
t 3123 c1r2_da [16]
t 3124 c1r2_da [15]
t 3125 c1r2_da [14]
t 3126 c1r2_da [13]
t 3127 c1r2_da [12]
t 3128 c1r2_da [11]
t 3129 c1r2_da [10]
t 3130 c1r2_da [9]
t 3131 c1r2_da [8]
t 3132 c1r2_da [7]
t 3133 c1r2_da [6]
t 3134 c1r2_da [5]
t 3135 c1r2_da [4]
t 3136 c1r2_da [3]
t 3137 c1r2_da [2]
t 3138 c1r2_da [1]
t 3139 c1r2_da [0]
t 3140 c1r2_db [17]
t 3141 c1r2_db [16]
t 3142 c1r2_db [15]
t 3143 c1r2_db [14]
t 3144 c1r2_db [13]
t 3145 c1r2_db [12]
t 3146 c1r2_db [11]
t 3147 c1r2_db [10]
t 3148 c1r2_db [9]
t 3149 c1r2_db [8]
t 3150 c1r2_db [7]
t 3151 c1r2_db [6]
t 3152 c1r2_db [5]
t 3153 c1r2_db [4]
t 3154 c1r2_db [3]
t 3155 c1r2_db [2]
t 3156 c1r2_db [1]
t 3157 c1r2_db [0]
t 370 c1r2_rstna 
t 370 c1r2_rstnb 
t 234 c1r2_wea 
t 370 c1r2_web 
t 107 c1r1_aa [11]
t 306 c1r1_aa [10]
t 490 c1r1_aa [9]
t 685 c1r1_aa [8]
t 120 c1r1_aa [7]
t 320 c1r1_aa [6]
t 501 c1r1_aa [5]
t 701 c1r1_aa [4]
t 137 c1r1_aa [3]
t 332 c1r1_aa [2]
t 234 c1r1_aa [1]
t 234 c1r1_aa [0]
t 197 c1r1_ab [11]
t 389 c1r1_ab [10]
t 582 c1r1_ab [9]
t 769 c1r1_ab [8]
t 209 c1r1_ab [7]
t 403 c1r1_ab [6]
t 595 c1r1_ab [5]
t 30 c1r1_ab [4]
t 222 c1r1_ab [3]
t 234 c1r1_ab [2]
t 234 c1r1_ab [1]
t 234 c1r1_ab [0]
t 586 c1r1_cea 
t 687 c1r1_ceb 
t 221 c1r1_clka 
t 425 c1r1_clkb 
t 3158 c1r1_da [17]
t 3159 c1r1_da [16]
t 3160 c1r1_da [15]
t 3161 c1r1_da [14]
t 3162 c1r1_da [13]
t 3163 c1r1_da [12]
t 3164 c1r1_da [11]
t 3165 c1r1_da [10]
t 3166 c1r1_da [9]
t 3167 c1r1_da [8]
t 3168 c1r1_da [7]
t 3169 c1r1_da [6]
t 3170 c1r1_da [5]
t 3171 c1r1_da [4]
t 3172 c1r1_da [3]
t 3173 c1r1_da [2]
t 3174 c1r1_da [1]
t 3175 c1r1_da [0]
t 3176 c1r1_db [17]
t 3177 c1r1_db [16]
t 3178 c1r1_db [15]
t 3179 c1r1_db [14]
t 3180 c1r1_db [13]
t 3181 c1r1_db [12]
t 3182 c1r1_db [11]
t 3183 c1r1_db [10]
t 3184 c1r1_db [9]
t 3185 c1r1_db [8]
t 3186 c1r1_db [7]
t 3187 c1r1_db [6]
t 3188 c1r1_db [5]
t 3189 c1r1_db [4]
t 3190 c1r1_db [3]
t 3191 c1r1_db [2]
t 3192 c1r1_db [1]
t 3193 c1r1_db [0]
t 370 c1r1_rstna 
t 370 c1r1_rstnb 
t 234 c1r1_wea 
t 370 c1r1_web 
t 3 cea 
t 3 ceb 
t 3 fifo_clr 
t 3 wr_req_n 
t 3 rd_req_n 
t 3 haa [1]
t 3 haa [0]
t 3 hab [1]
t 3 hab [0]
t 3 wea 
t 3 web 
n 3194 fifo_rda [13]
n 3195 fifo_rda [12]
n 3196 fifo_rda [11]
n 3197 fifo_rda [10]
n 3198 fifo_rda [9]
n 3199 fifo_rda [8]
n 3200 fifo_rda [7]
n 3201 fifo_rda [6]
n 3202 fifo_rda [5]
n 3203 fifo_rda [4]
n 3204 fifo_rda [3]
n 3205 fifo_rda [2]
n 3206 fifo_rda [1]
n 3207 fifo_rda [0]
n 3208 fifo_rdn 
n 3209 fifo_wra [13]
n 3210 fifo_wra [12]
n 3211 fifo_wra [11]
n 3212 fifo_wra [10]
n 3213 fifo_wra [9]
n 3214 fifo_wra [8]
n 3215 fifo_wra [7]
n 3216 fifo_wra [6]
n 3217 fifo_wra [5]
n 3218 fifo_wra [4]
n 3219 fifo_wra [3]
n 3220 fifo_wra [2]
n 3221 fifo_wra [1]
n 3222 fifo_wra [0]
n 3223 fifo_wrn 
]
[ c1r1_mux_da_0 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3175 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_0 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3193 out 
t 723 in0 
t 723 in1 
t 723 in2 
t 723 in3 
t 723 in4 
t 723 in5 
]
[ c1r1_mux_da_1 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3174 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_1 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3192 out 
t 709 in0 
t 709 in1 
t 709 in2 
t 709 in3 
t 709 in4 
t 709 in5 
]
[ c1r1_mux_da_2 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3173 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_2 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3191 out 
t 204 in0 
t 204 in1 
t 204 in2 
t 204 in3 
t 204 in4 
t 204 in5 
]
[ c1r1_mux_da_3 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3172 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_3 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3190 out 
t 195 in0 
t 195 in1 
t 195 in2 
t 195 in3 
t 195 in4 
t 195 in5 
]
[ c1r1_mux_da_4 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3171 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_4 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3189 out 
t 182 in0 
t 182 in1 
t 182 in2 
t 182 in3 
t 182 in4 
t 182 in5 
]
[ c1r1_mux_da_5 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3170 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_5 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3188 out 
t 365 in0 
t 365 in1 
t 365 in2 
t 365 in3 
t 365 in4 
t 365 in5 
]
[ c1r1_mux_da_6 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3169 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_6 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3187 out 
t 356 in0 
t 356 in1 
t 356 in2 
t 356 in3 
t 356 in4 
t 356 in5 
]
[ c1r1_mux_da_7 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3168 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_7 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3186 out 
t 526 in0 
t 526 in1 
t 526 in2 
t 526 in3 
t 526 in4 
t 526 in5 
]
[ c1r1_mux_da_8 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3167 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_8 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3185 out 
t 723 in0 
t 723 in1 
t 723 in2 
t 723 in3 
t 723 in4 
t 723 in5 
]
[ c1r1_mux_da_9 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3166 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_9 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3184 out 
t 709 in0 
t 709 in1 
t 709 in2 
t 709 in3 
t 709 in4 
t 709 in5 
]
[ c1r1_mux_da_10 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3165 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_10 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3183 out 
t 204 in0 
t 204 in1 
t 204 in2 
t 204 in3 
t 204 in4 
t 204 in5 
]
[ c1r1_mux_da_11 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3164 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_11 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3182 out 
t 195 in0 
t 195 in1 
t 195 in2 
t 195 in3 
t 195 in4 
t 195 in5 
]
[ c1r1_mux_da_12 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3163 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_12 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3181 out 
t 182 in0 
t 182 in1 
t 182 in2 
t 182 in3 
t 182 in4 
t 182 in5 
]
[ c1r1_mux_da_13 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3162 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_13 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3180 out 
t 365 in0 
t 365 in1 
t 365 in2 
t 365 in3 
t 365 in4 
t 365 in5 
]
[ c1r1_mux_da_14 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3161 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_14 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3179 out 
t 356 in0 
t 356 in1 
t 356 in2 
t 356 in3 
t 356 in4 
t 356 in5 
]
[ c1r1_mux_da_15 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3160 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_15 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3178 out 
t 526 in0 
t 526 in1 
t 526 in2 
t 526 in3 
t 526 in4 
t 526 in5 
]
[ c1r1_mux_da_16 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3159 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_16 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3177 out 
t 234 in0 
t 234 in1 
t 234 in2 
t 234 in3 
t 234 in4 
t 234 in5 
]
[ c1r1_mux_da_17 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3158 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_17 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3176 out 
t 234 in0 
t 234 in1 
t 234 in2 
t 234 in3 
t 234 in4 
t 234 in5 
]
[ c1r2_mux_da_0 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3139 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_0 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3157 out 
t 161 in0 
t 161 in1 
t 161 in2 
t 161 in3 
t 161 in4 
t 161 in5 
]
[ c1r2_mux_da_1 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3138 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_1 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3156 out 
t 147 in0 
t 147 in1 
t 147 in2 
t 147 in3 
t 147 in4 
t 147 in5 
]
[ c1r2_mux_da_2 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3137 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_2 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3155 out 
t 398 in0 
t 398 in1 
t 398 in2 
t 398 in3 
t 398 in4 
t 398 in5 
]
[ c1r2_mux_da_3 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3136 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_3 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3154 out 
t 387 in0 
t 387 in1 
t 387 in2 
t 387 in3 
t 387 in4 
t 387 in5 
]
[ c1r2_mux_da_4 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3135 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_4 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3153 out 
t 376 in0 
t 376 in1 
t 376 in2 
t 376 in3 
t 376 in4 
t 376 in5 
]
[ c1r2_mux_da_5 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3134 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_5 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3152 out 
t 555 in0 
t 555 in1 
t 555 in2 
t 555 in3 
t 555 in4 
t 555 in5 
]
[ c1r2_mux_da_6 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3133 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_6 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3151 out 
t 544 in0 
t 544 in1 
t 544 in2 
t 544 in3 
t 544 in4 
t 544 in5 
]
[ c1r2_mux_da_7 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3132 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_7 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3150 out 
t 722 in0 
t 722 in1 
t 722 in2 
t 722 in3 
t 722 in4 
t 722 in5 
]
[ c1r2_mux_da_8 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3131 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_8 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3149 out 
t 161 in0 
t 161 in1 
t 161 in2 
t 161 in3 
t 161 in4 
t 161 in5 
]
[ c1r2_mux_da_9 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3130 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_9 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3148 out 
t 147 in0 
t 147 in1 
t 147 in2 
t 147 in3 
t 147 in4 
t 147 in5 
]
[ c1r2_mux_da_10 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3129 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_10 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3147 out 
t 398 in0 
t 398 in1 
t 398 in2 
t 398 in3 
t 398 in4 
t 398 in5 
]
[ c1r2_mux_da_11 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3128 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_11 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3146 out 
t 387 in0 
t 387 in1 
t 387 in2 
t 387 in3 
t 387 in4 
t 387 in5 
]
[ c1r2_mux_da_12 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3127 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_12 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3145 out 
t 376 in0 
t 376 in1 
t 376 in2 
t 376 in3 
t 376 in4 
t 376 in5 
]
[ c1r2_mux_da_13 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3126 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_13 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3144 out 
t 555 in0 
t 555 in1 
t 555 in2 
t 555 in3 
t 555 in4 
t 555 in5 
]
[ c1r2_mux_da_14 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3125 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_14 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3143 out 
t 544 in0 
t 544 in1 
t 544 in2 
t 544 in3 
t 544 in4 
t 544 in5 
]
[ c1r2_mux_da_15 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3124 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_15 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3142 out 
t 722 in0 
t 722 in1 
t 722 in2 
t 722 in3 
t 722 in4 
t 722 in5 
]
[ c1r2_mux_da_16 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3123 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_16 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3141 out 
t 234 in0 
t 234 in1 
t 234 in2 
t 234 in3 
t 234 in4 
t 234 in5 
]
[ c1r2_mux_da_17 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3122 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_17 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3140 out 
t 234 in0 
t 234 in1 
t 234 in2 
t 234 in3 
t 234 in4 
t 234 in5 
]
[ c1r3_mux_da_0 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3103 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_0 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3121 out 
t 355 in0 
t 355 in1 
t 355 in2 
t 355 in3 
t 355 in4 
t 355 in5 
]
[ c1r3_mux_da_1 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3102 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_1 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3120 out 
t 348 in0 
t 348 in1 
t 348 in2 
t 348 in3 
t 348 in4 
t 348 in5 
]
[ c1r3_mux_da_2 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3101 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_2 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3119 out 
t 333 in0 
t 333 in1 
t 333 in2 
t 333 in3 
t 333 in4 
t 333 in5 
]
[ c1r3_mux_da_3 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3100 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_3 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3118 out 
t 575 in0 
t 575 in1 
t 575 in2 
t 575 in3 
t 575 in4 
t 575 in5 
]
[ c1r3_mux_da_4 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3099 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_4 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3117 out 
t 566 in0 
t 566 in1 
t 566 in2 
t 566 in3 
t 566 in4 
t 566 in5 
]
[ c1r3_mux_da_5 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3098 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_5 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3116 out 
t 745 in0 
t 745 in1 
t 745 in2 
t 745 in3 
t 745 in4 
t 745 in5 
]
[ c1r3_mux_da_6 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3097 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_6 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3115 out 
t 736 in0 
t 736 in1 
t 736 in2 
t 736 in3 
t 736 in4 
t 736 in5 
]
[ c1r3_mux_da_7 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3096 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_7 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3114 out 
t 721 in0 
t 721 in1 
t 721 in2 
t 721 in3 
t 721 in4 
t 721 in5 
]
[ c1r3_mux_da_8 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3095 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_8 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3113 out 
t 355 in0 
t 355 in1 
t 355 in2 
t 355 in3 
t 355 in4 
t 355 in5 
]
[ c1r3_mux_da_9 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3094 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_9 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3112 out 
t 348 in0 
t 348 in1 
t 348 in2 
t 348 in3 
t 348 in4 
t 348 in5 
]
[ c1r3_mux_da_10 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3093 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_10 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3111 out 
t 333 in0 
t 333 in1 
t 333 in2 
t 333 in3 
t 333 in4 
t 333 in5 
]
[ c1r3_mux_da_11 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3092 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_11 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3110 out 
t 575 in0 
t 575 in1 
t 575 in2 
t 575 in3 
t 575 in4 
t 575 in5 
]
[ c1r3_mux_da_12 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3091 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_12 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3109 out 
t 566 in0 
t 566 in1 
t 566 in2 
t 566 in3 
t 566 in4 
t 566 in5 
]
[ c1r3_mux_da_13 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3090 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_13 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3108 out 
t 745 in0 
t 745 in1 
t 745 in2 
t 745 in3 
t 745 in4 
t 745 in5 
]
[ c1r3_mux_da_14 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3089 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_14 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3107 out 
t 736 in0 
t 736 in1 
t 736 in2 
t 736 in3 
t 736 in4 
t 736 in5 
]
[ c1r3_mux_da_15 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3088 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_15 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3106 out 
t 721 in0 
t 721 in1 
t 721 in2 
t 721 in3 
t 721 in4 
t 721 in5 
]
[ c1r3_mux_da_16 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3087 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_16 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3105 out 
t 234 in0 
t 234 in1 
t 234 in2 
t 234 in3 
t 234 in4 
t 234 in5 
]
[ c1r3_mux_da_17 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3086 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_17 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3104 out 
t 234 in0 
t 234 in1 
t 234 in2 
t 234 in3 
t 234 in4 
t 234 in5 
]
[ c1r4_mux_da_0 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3067 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_0 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3085 out 
t 543 in0 
t 543 in1 
t 543 in2 
t 543 in3 
t 543 in4 
t 543 in5 
]
[ c1r4_mux_da_1 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3066 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_1 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3084 out 
t 525 in0 
t 525 in1 
t 525 in2 
t 525 in3 
t 525 in4 
t 525 in5 
]
[ c1r4_mux_da_2 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3065 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_2 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3083 out 
t 511 in0 
t 511 in1 
t 511 in2 
t 511 in3 
t 511 in4 
t 511 in5 
]
[ c1r4_mux_da_3 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3064 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_3 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3082 out 
t 765 in0 
t 765 in1 
t 765 in2 
t 765 in3 
t 765 in4 
t 765 in5 
]
[ c1r4_mux_da_4 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3063 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_4 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3081 out 
t 757 in0 
t 757 in1 
t 757 in2 
t 757 in3 
t 757 in4 
t 757 in5 
]
[ c1r4_mux_da_5 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3062 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_5 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3080 out 
t 183 in0 
t 183 in1 
t 183 in2 
t 183 in3 
t 183 in4 
t 183 in5 
]
[ c1r4_mux_da_6 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3061 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_6 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3079 out 
t 172 in0 
t 172 in1 
t 172 in2 
t 172 in3 
t 172 in4 
t 172 in5 
]
[ c1r4_mux_da_7 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3060 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_7 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3078 out 
t 160 in0 
t 160 in1 
t 160 in2 
t 160 in3 
t 160 in4 
t 160 in5 
]
[ c1r4_mux_da_8 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3059 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_8 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3077 out 
t 543 in0 
t 543 in1 
t 543 in2 
t 543 in3 
t 543 in4 
t 543 in5 
]
[ c1r4_mux_da_9 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3058 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_9 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3076 out 
t 525 in0 
t 525 in1 
t 525 in2 
t 525 in3 
t 525 in4 
t 525 in5 
]
[ c1r4_mux_da_10 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3057 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_10 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3075 out 
t 511 in0 
t 511 in1 
t 511 in2 
t 511 in3 
t 511 in4 
t 511 in5 
]
[ c1r4_mux_da_11 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3056 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_11 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3074 out 
t 765 in0 
t 765 in1 
t 765 in2 
t 765 in3 
t 765 in4 
t 765 in5 
]
[ c1r4_mux_da_12 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3055 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_12 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3073 out 
t 757 in0 
t 757 in1 
t 757 in2 
t 757 in3 
t 757 in4 
t 757 in5 
]
[ c1r4_mux_da_13 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3054 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_13 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3072 out 
t 183 in0 
t 183 in1 
t 183 in2 
t 183 in3 
t 183 in4 
t 183 in5 
]
[ c1r4_mux_da_14 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3053 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_14 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3071 out 
t 172 in0 
t 172 in1 
t 172 in2 
t 172 in3 
t 172 in4 
t 172 in5 
]
[ c1r4_mux_da_15 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3052 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_15 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3070 out 
t 160 in0 
t 160 in1 
t 160 in2 
t 160 in3 
t 160 in4 
t 160 in5 
]
[ c1r4_mux_da_16 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3051 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_16 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3069 out 
t 234 in0 
t 234 in1 
t 234 in2 
t 234 in3 
t 234 in4 
t 234 in5 
]
[ c1r4_mux_da_17 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3050 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_17 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 3068 out 
t 234 in0 
t 234 in1 
t 234 in2 
t 234 in3 
t 234 in4 
t 234 in5 
]
}
[ ii0533 LUT4
p config_data "8888"
p PLACE_LOCATION "C37R30.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C37R30.lp0.lut0"
t 427 dx 
t 649 f3 
t 562 f2 
t 3 f1 
t 3 f0 
]
[ ii0534 LUT4
p config_data "8888"
p PLACE_LOCATION "C39R22.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C39R22.lp1.lut0"
t 78 dx 
t 649 f3 
t 127 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23] REG
t 37 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 37 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3224 sh [1]
n 3225 sh [0]
n 3226 sh1 
n 3227 sh0 
n 3228 mclk_out 
n 3229 sclk_out 
n 3230 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C49R5.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C49R5.lp2.reg0"
t 37 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 37 di 
t 3230 a_sr 
t 3228 mclk_b 
t 3229 sclk 
t 3227 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C49R5.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C49R5.lp2.reg0"
t 3227 sh [1]
t 3226 sh [0]
t 3230 a_sr 
t 3228 mclk_b 
t 3229 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_colorgen_v_cnt__reg[5] REG
t 36 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 527 di 
t 282 a_sr 
t 760 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3231 sh [1]
n 3232 sh [0]
n 3233 sh1 
n 3234 sh0 
n 3235 mclk_out 
n 3236 sclk_out 
n 3237 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C13R17.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C13R17.lp3.reg0"
t 36 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 527 di 
t 3237 a_sr 
t 3235 mclk_b 
t 3236 sclk 
t 3234 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C13R17.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C13R17.lp3.reg0"
t 3234 sh [1]
t 3233 sh [0]
t 3237 a_sr 
t 3235 mclk_b 
t 3236 sclk 
t 221 clk 
t 760 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ dedicated_io_cell_u261_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 1
p cfg_gsclk90_inv_0 1
p cfg_gsclk180_inv_0 1
p cfg_gsclk270_inv_0 1
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 1
p cfg_dqs_0 1
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "A9,A13"
p PLACE_LOCATION "C54R8.io_top.u0_bank5_mux.u0_bank5.u261.u0_M7A_IO_DDR"
p PCK_LOCATION "C54R8.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0535 LUT4
p config_data "C8C8"
p PLACE_LOCATION "C45R14.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C45R14.lp1.lut0"
t 474 dx 
t 428 f3 
t 486 f2 
t 313 f1 
t 3 f0 
]
{ u_sdram_to_RGB_de_i_start_pulse__reg REG
t 428 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 229 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3238 sh [1]
n 3239 sh [0]
n 3240 sh1 
n 3241 sh0 
n 3242 mclk_out 
n 3243 sclk_out 
n 3244 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C45R14.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C45R14.lp1.reg0"
t 428 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 229 di 
t 3244 a_sr 
t 3242 mclk_b 
t 3243 sclk 
t 3241 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C45R14.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C45R14.lp1.reg0"
t 3241 sh [1]
t 3240 sh [0]
t 3244 a_sr 
t 3242 mclk_b 
t 3243 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0536 LUT4
p config_data "2222"
p PLACE_LOCATION "C29R17.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C29R17.lp0.lut0"
t 119 dx 
t 572 f3 
t 332 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25] REG
t 79 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 597 di 
t 282 a_sr 
t 706 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3245 sh [1]
n 3246 sh [0]
n 3247 sh1 
n 3248 sh0 
n 3249 mclk_out 
n 3250 sclk_out 
n 3251 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C43R15.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C43R15.lp1.reg0"
t 79 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 597 di 
t 3251 a_sr 
t 3249 mclk_b 
t 3250 sclk 
t 3248 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C43R15.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C43R15.lp1.reg0"
t 3248 sh [1]
t 3247 sh [0]
t 3251 a_sr 
t 3249 mclk_b 
t 3250 sclk 
t 425 clk 
t 706 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13] REG
t 76 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 702 di 
t 282 a_sr 
t 220 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3252 sh [1]
n 3253 sh [0]
n 3254 sh1 
n 3255 sh0 
n 3256 mclk_out 
n 3257 sclk_out 
n 3258 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R7.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C33R7.lp0.reg1"
t 76 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 702 di 
t 3258 a_sr 
t 3256 mclk_b 
t 3257 sclk 
t 3255 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R7.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C33R7.lp0.reg1"
t 3255 sh [1]
t 3254 sh [0]
t 3258 a_sr 
t 3256 mclk_b 
t 3257 sclk 
t 425 clk 
t 220 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_addr_count__reg[3] REG
t 77 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 753 di 
t 282 a_sr 
t 362 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3259 sh [1]
n 3260 sh [0]
n 3261 sh1 
n 3262 sh0 
n 3263 mclk_out 
n 3264 sclk_out 
n 3265 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R12.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C27R12.lp2.reg0"
t 77 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 753 di 
t 3265 a_sr 
t 3263 mclk_b 
t 3264 sclk 
t 3262 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R12.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C27R12.lp2.reg0"
t 3262 sh [1]
t 3261 sh [0]
t 3265 a_sr 
t 3263 mclk_b 
t 3264 sclk 
t 425 clk 
t 362 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0537 LUT4
p config_data "2828"
p PLACE_LOCATION "C29R15.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C29R15.lp1.lut0"
t 512 dx 
t 572 f3 
t 332 f2 
t 137 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2] REG
t 472 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 541 di 
t 282 a_sr 
t 173 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3266 sh [1]
n 3267 sh [0]
n 3268 sh1 
n 3269 sh0 
n 3270 mclk_out 
n 3271 sclk_out 
n 3272 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R11.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C37R11.lp2.reg0"
t 472 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 541 di 
t 3272 a_sr 
t 3270 mclk_b 
t 3271 sclk 
t 3269 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R11.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C37R11.lp2.reg0"
t 3269 sh [1]
t 3268 sh [0]
t 3272 a_sr 
t 3270 mclk_b 
t 3271 sclk 
t 425 clk 
t 173 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_1_r__reg[8] REG
t 473 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 537 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3273 sh [1]
n 3274 sh [0]
n 3275 sh1 
n 3276 sh0 
n 3277 mclk_out 
n 3278 sclk_out 
n 3279 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R16.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C29R16.lp3.reg0"
t 473 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 537 di 
t 3279 a_sr 
t 3277 mclk_b 
t 3278 sclk 
t 3276 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R16.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C29R16.lp3.reg0"
t 3276 sh [1]
t 3275 sh [0]
t 3279 a_sr 
t 3277 mclk_b 
t 3278 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[22] REG
t 471 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 393 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3280 sh [1]
n 3281 sh [0]
n 3282 sh1 
n 3283 sh0 
n 3284 mclk_out 
n 3285 sclk_out 
n 3286 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R21.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R21.lp0.reg0"
t 471 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 393 di 
t 3286 a_sr 
t 3284 mclk_b 
t 3285 sclk 
t 3283 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R21.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R21.lp0.reg0"
t 3283 sh [1]
t 3282 sh [0]
t 3286 a_sr 
t 3284 mclk_b 
t 3285 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0538 LUT4
p config_data "2A80"
p PLACE_LOCATION "C29R16.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C29R16.lp0.lut41"
t 165 dx 
t 572 f3 
t 332 f2 
t 137 f1 
t 701 f0 
]
[ ii0539 LUT4
p config_data "8080"
p PLACE_LOCATION "C29R16.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C29R16.lp2.lut0"
t 559 dx 
t 332 f3 
t 137 f2 
t 701 f1 
t 3 f0 
]
[ ii0540 LUT4
p config_data "2828"
p PLACE_LOCATION "C27R16.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C27R16.lp1.lut0"
t 558 dx 
t 572 f3 
t 501 f2 
t 559 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6] REG
t 514 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 342 di 
t 282 a_sr 
t 385 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3287 sh [1]
n 3288 sh [0]
n 3289 sh1 
n 3290 sh0 
n 3291 mclk_out 
n 3292 sclk_out 
n 3293 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R11.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R11.lp0.reg0"
t 514 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 342 di 
t 3293 a_sr 
t 3291 mclk_b 
t 3292 sclk 
t 3290 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R11.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R11.lp0.reg0"
t 3290 sh [1]
t 3289 sh [0]
t 3293 a_sr 
t 3291 mclk_b 
t 3292 sclk 
t 425 clk 
t 385 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15] REG
t 513 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 277 di 
t 282 a_sr 
t 385 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3294 sh [1]
n 3295 sh [0]
n 3296 sh1 
n 3297 sh0 
n 3298 mclk_out 
n 3299 sclk_out 
n 3300 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R14.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C39R14.lp1.reg1"
t 513 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 277 di 
t 3300 a_sr 
t 3298 mclk_b 
t 3299 sclk 
t 3297 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R14.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C39R14.lp1.reg1"
t 3297 sh [1]
t 3296 sh [0]
t 3300 a_sr 
t 3298 mclk_b 
t 3299 sclk 
t 425 clk 
t 385 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[8] REG
t 511 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 41 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3301 sh [1]
n 3302 sh [0]
n 3303 sh1 
n 3304 sh0 
n 3305 mclk_out 
n 3306 sclk_out 
n 3307 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C25R14.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C25R14.lp2.reg1"
t 511 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 41 di 
t 3307 a_sr 
t 3305 mclk_b 
t 3306 sclk 
t 3304 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C25R14.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C25R14.lp2.reg1"
t 3304 sh [1]
t 3303 sh [0]
t 3307 a_sr 
t 3305 mclk_b 
t 3306 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0541 LUT4
p config_data "28A0"
p PLACE_LOCATION "C29R16.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C29R16.lp1.lut0"
t 202 dx 
t 572 f3 
t 501 f2 
t 320 f1 
t 559 f0 
]
[ ii0542 LUT4
p config_data "8080"
p PLACE_LOCATION "C27R16.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C27R16.lp2.lut0"
t 600 dx 
t 501 f3 
t 320 f2 
t 559 f1 
t 3 f0 
]
[ ii0543 LUT4
p config_data "2828"
p PLACE_LOCATION "C27R17.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C27R17.lp1.lut0"
t 242 dx 
t 572 f3 
t 120 f2 
t 600 f1 
t 3 f0 
]
[ u_pll_pll_u0 M7S_PLL
p cfg_nc 0
p cfg_ldo_cfg 0
p pll_sel "auto"
p pwrmode 1
p rst_pll_sel 0
p sel_fbpath 0
p pll_divm 59
p pll_divn 0
p pll_divc0 5
p pll_divc1 11
p pll_divc2 17
p pll_divc3 8
p pll_mken0 1
p pll_mken1 1
p pll_mken2 0
p pll_mken3 0
p pll_bps0 0
p pll_bps1 0
p pll_bps2 0
p pll_bps3 0
p pll_co0dly 0
p pll_co1dly 0
p pll_co2dly 1
p pll_co3dly 0
p pll_divmp 0
p pll_sel_c0phase 0
p pll_sel_c1phase 0
p pll_sel_c2phase 4
p pll_sel_c3phase 0
p dyn_pll_rst 0
p dyn_pll_pwrdown 0
p pll_mp_autor_en 0
p pll_lpf 0
p pll_vrsel 1
p pll_cpsel_cr 3
p pll_cpsel_fn 4
p pll_kvsel 3
p pll_fldd 3
p pll_force_lock 0
p pll_atest_en 0
p pll_dtest_en 0
p pll_atest_sel 0
p pll_dtest_sel 0
p pll_bp_dvdd12 0
p pll_divfb 0
p pll_cksel 0
p pll_ck_switch_en 0
p pll_lkd_tol 0
p pll_lkd_hold 0
p pll_ssen 0
p pll_ssrg 1
p pll_ssdivh 0
p pll_ssdivl 199
p pll_bk 0
p pll_fbck_del 0
p amux_sel 0
p inclk_period 10000
p PLACE_LOCATION "C53R1.gclk_ctrl_c2r1.pll"
p PCK_LOCATION "C53R1.pll"
t 599 clkin0 
t 3 clkin1 
t 3 fbclkin 
t 3 pwrdown 
t 3 pllrst 
t 3 fp_pll_rst 
t 3 ACTIVECK 
t 3 CKBAD0 
t 3 CKBAD1 
t 157 clkout0 
t 425 clkout1 
t 3 clkout2 
t 3 clkout3 
t 299 locked 
]
[ ii0544 LUT4
p config_data "28A0"
p PLACE_LOCATION "C27R17.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C27R17.lp0.lut0"
t 641 dx 
t 572 f3 
t 120 f2 
t 685 f1 
t 600 f0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24] REG
t 602 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 602 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3308 sh [1]
n 3309 sh [0]
n 3310 sh1 
n 3311 sh0 
n 3312 mclk_out 
n 3313 sclk_out 
n 3314 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C49R5.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C49R5.lp3.reg0"
t 602 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 602 di 
t 3314 a_sr 
t 3312 mclk_b 
t 3313 sclk 
t 3311 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C49R5.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C49R5.lp3.reg0"
t 3311 sh [1]
t 3310 sh [0]
t 3314 a_sr 
t 3312 mclk_b 
t 3313 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_addr_wr__reg[0] REG
t 603 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 372 di 
t 282 a_sr 
t 211 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3315 sh [1]
n 3316 sh [0]
n 3317 sh1 
n 3318 sh0 
n 3319 mclk_out 
n 3320 sclk_out 
n 3321 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R17.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C35R17.lp2.reg0"
t 603 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 372 di 
t 3321 a_sr 
t 3319 mclk_b 
t 3320 sclk 
t 3318 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R17.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C35R17.lp2.reg0"
t 3318 sh [1]
t 3317 sh [0]
t 3321 a_sr 
t 3319 mclk_b 
t 3320 sclk 
t 425 clk 
t 211 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_colorgen_v_cnt__reg[6] REG
t 601 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 569 di 
t 282 a_sr 
t 760 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3322 sh [1]
n 3323 sh [0]
n 3324 sh1 
n 3325 sh0 
n 3326 mclk_out 
n 3327 sclk_out 
n 3328 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C13R16.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C13R16.lp3.reg1"
t 601 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 569 di 
t 3328 a_sr 
t 3326 mclk_b 
t 3327 sclk 
t 3325 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C13R16.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C13R16.lp3.reg1"
t 3325 sh [1]
t 3324 sh [0]
t 3328 a_sr 
t 3326 mclk_b 
t 3327 sclk 
t 221 clk 
t 760 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0545 LUT4
p config_data "8888"
p PLACE_LOCATION "C27R16.le_tile.le_guts.lp2.lut40"
p PCK_LOCATION "C27R16.lp2.lut40"
t 290 dx 
t 685 f3 
t 600 f2 
t 3 f1 
t 3 f0 
]
[ ii0546 LUT4
p config_data "28A0"
p PLACE_LOCATION "C27R17.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C27R17.lp2.lut0"
t 684 dx 
t 572 f3 
t 120 f2 
t 490 f1 
t 290 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26] REG
t 642 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 238 di 
t 282 a_sr 
t 706 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3329 sh [1]
n 3330 sh [0]
n 3331 sh1 
n 3332 sh0 
n 3333 mclk_out 
n 3334 sclk_out 
n 3335 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R15.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C37R15.lp0.reg1"
t 642 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 238 di 
t 3335 a_sr 
t 3333 mclk_b 
t 3334 sclk 
t 3332 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R15.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C37R15.lp0.reg1"
t 3332 sh [1]
t 3331 sh [0]
t 3335 a_sr 
t 3333 mclk_b 
t 3334 sclk 
t 425 clk 
t 706 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14] REG
t 638 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 201 di 
t 282 a_sr 
t 220 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3336 sh [1]
n 3337 sh [0]
n 3338 sh1 
n 3339 sh0 
n 3340 mclk_out 
n 3341 sclk_out 
n 3342 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R7.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R7.lp0.reg0"
t 638 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 201 di 
t 3342 a_sr 
t 3340 mclk_b 
t 3341 sclk 
t 3339 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R7.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R7.lp0.reg0"
t 3339 sh [1]
t 3338 sh [0]
t 3342 a_sr 
t 3340 mclk_b 
t 3341 sclk 
t 425 clk 
t 220 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_addr_count__reg[4] REG
t 640 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 39 di 
t 282 a_sr 
t 362 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3343 sh [1]
n 3344 sh [0]
n 3345 sh1 
n 3346 sh0 
n 3347 mclk_out 
n 3348 sclk_out 
n 3349 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R11.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C27R11.lp3.reg0"
t 640 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 39 di 
t 3349 a_sr 
t 3347 mclk_b 
t 3348 sclk 
t 3346 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R11.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C27R11.lp3.reg0"
t 3346 sh [1]
t 3345 sh [0]
t 3349 a_sr 
t 3347 mclk_b 
t 3348 sclk 
t 425 clk 
t 362 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_0_r__reg[10] REG
t 639 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 373 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3350 sh [1]
n 3351 sh [0]
n 3352 sh1 
n 3353 sh0 
n 3354 mclk_out 
n 3355 sclk_out 
n 3356 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R18.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R18.lp0.reg0"
t 639 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 373 di 
t 3356 a_sr 
t 3354 mclk_b 
t 3355 sclk 
t 3353 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R18.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R18.lp0.reg0"
t 3353 sh [1]
t 3352 sh [0]
t 3356 a_sr 
t 3354 mclk_b 
t 3355 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0547 LUT4
p config_data "8080"
p PLACE_LOCATION "C27R16.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C27R16.lp3.lut0"
t 334 dx 
t 120 f3 
t 490 f2 
t 290 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3] REG
t 288 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 185 di 
t 282 a_sr 
t 173 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3357 sh [1]
n 3358 sh [0]
n 3359 sh1 
n 3360 sh0 
n 3361 mclk_out 
n 3362 sclk_out 
n 3363 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R11.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R11.lp0.reg0"
t 288 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 185 di 
t 3363 a_sr 
t 3361 mclk_b 
t 3362 sclk 
t 3360 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R11.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R11.lp0.reg0"
t 3360 sh [1]
t 3359 sh [0]
t 3363 a_sr 
t 3361 mclk_b 
t 3362 sclk 
t 425 clk 
t 173 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_1_r__reg[9] REG
t 289 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 330 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3364 sh [1]
n 3365 sh [0]
n 3366 sh1 
n 3367 sh0 
n 3368 mclk_out 
n 3369 sclk_out 
n 3370 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R20.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R20.lp0.reg0"
t 289 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 330 di 
t 3370 a_sr 
t 3368 mclk_b 
t 3369 sclk 
t 3367 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R20.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R20.lp0.reg0"
t 3367 sh [1]
t 3366 sh [0]
t 3370 a_sr 
t 3368 mclk_b 
t 3369 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[23] REG
t 291 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 35 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3371 sh [1]
n 3372 sh [0]
n 3373 sh1 
n 3374 sh0 
n 3375 mclk_out 
n 3376 sclk_out 
n 3377 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R24.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R24.lp0.reg0"
t 291 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 35 di 
t 3377 a_sr 
t 3375 mclk_b 
t 3376 sclk 
t 3374 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R24.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R24.lp0.reg0"
t 3374 sh [1]
t 3373 sh [0]
t 3377 a_sr 
t 3375 mclk_b 
t 3376 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ dedicated_io_cell_u319_inst M7S_IO_PCISG
p cfg_nc 0
p ns_lv_fastestn 0
p cfg_userio_en 0
p ns_lv_cfg 0
p pdr_cfg 3
p ndr_cfg 3
p keep_cfg 0
p rx_dig_en_cfg 0
p in_del 0
p out_del 0
p vpci_en 0
p cfg_oen_inv 0
p cfg_oen_sel 1
p cfg_od_inv 0
p cfg_od_sel 2
p cfg_id_sel 0
p cfg_fclk_inv 0
p cfg_fclk_gate_sel 0
p cfg_fclk_en 0
p cfg_rstn_inv 0
p cfg_oen_rstn_en 0
p cfg_od_rstn_en 0
p cfg_id_rstn_en 0
p cfg_setn_inv 0
p cfg_oen_setn_en 0
p cfg_od_setn_en 0
p cfg_id_setn_en 0
p optional_function "UART2_TXD_O"
p PLACE_LOCATION "C54R47.io_top.u0_bank10_mux.u0_bank10.u319.u0_M7A_IO_PCISG"
p PCK_LOCATION "C54R47.u0_M7A_IO_PCISG"
t 3 id 
t 3 clk 
t 3 clk_en 
t 3 rstn 
t 3 setn 
t 3 od 
t 3 oen 
t 3 PAD 
]
[ ii0548 LUT4
p config_data "2828"
p PLACE_LOCATION "C29R17.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C29R17.lp3.lut0"
t 729 dx 
t 572 f3 
t 306 f2 
t 334 f1 
t 3 f0 
]
[ ii0549 LUT4
p config_data "28A0"
p PLACE_LOCATION "C29R17.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C29R17.lp2.lut0"
t 371 dx 
t 572 f3 
t 306 f2 
t 107 f1 
t 334 f0 
]
[ ii0550 LUT4
p config_data "5555"
p PLACE_LOCATION "C35R17.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C35R17.lp1.lut0"
t 372 dx 
t 603 f3 
t 3 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7] REG
t 336 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 377 di 
t 282 a_sr 
t 385 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3378 sh [1]
n 3379 sh [0]
n 3380 sh1 
n 3381 sh0 
n 3382 mclk_out 
n 3383 sclk_out 
n 3384 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R12.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R12.lp0.reg0"
t 336 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 377 di 
t 3384 a_sr 
t 3382 mclk_b 
t 3383 sclk 
t 3381 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R12.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R12.lp0.reg0"
t 3381 sh [1]
t 3380 sh [0]
t 3384 a_sr 
t 3382 mclk_b 
t 3383 sclk 
t 425 clk 
t 385 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16] REG
t 335 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 324 di 
t 282 a_sr 
t 385 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3385 sh [1]
n 3386 sh [0]
n 3387 sh1 
n 3388 sh0 
n 3389 mclk_out 
n 3390 sclk_out 
n 3391 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R10.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C37R10.lp2.reg0"
t 335 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 324 di 
t 3391 a_sr 
t 3389 mclk_b 
t 3390 sclk 
t 3388 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R10.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C37R10.lp2.reg0"
t 3388 sh [1]
t 3387 sh [0]
t 3391 a_sr 
t 3389 mclk_b 
t 3390 sclk 
t 425 clk 
t 385 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_addr_rd__reg[0] REG
t 332 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 119 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3392 sh [1]
n 3393 sh [0]
n 3394 sh1 
n 3395 sh0 
n 3396 mclk_out 
n 3397 sclk_out 
n 3398 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R16.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R16.lp2.reg0"
t 332 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 119 di 
t 3398 a_sr 
t 3396 mclk_b 
t 3397 sclk 
t 3395 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R16.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R16.lp2.reg0"
t 3395 sh [1]
t 3394 sh [0]
t 3398 a_sr 
t 3396 mclk_b 
t 3397 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[9] REG
t 333 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 607 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3399 sh [1]
n 3400 sh [0]
n 3401 sh1 
n 3402 sh0 
n 3403 mclk_out 
n 3404 sclk_out 
n 3405 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R8.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R8.lp0.reg0"
t 333 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 607 di 
t 3405 a_sr 
t 3403 mclk_b 
t 3404 sclk 
t 3402 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R8.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R8.lp0.reg0"
t 3402 sh [1]
t 3401 sh [0]
t 3405 a_sr 
t 3403 mclk_b 
t 3404 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0551 LUT4
p config_data "6666"
p PLACE_LOCATION "C37R17.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C37R17.lp0.lut0"
t 762 dx 
t 603 f3 
t 410 f2 
t 3 f1 
t 3 f0 
]
[ dedicated_io_cell_u251_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 1
p cfg_gsclk90_inv_0 1
p cfg_gsclk180_inv_0 1
p cfg_gsclk270_inv_0 1
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 1
p cfg_dqs_0 1
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "A12,A10"
p PLACE_LOCATION "C54R4.io_top.u0_bank5_mux.u0_bank5.u251.u0_M7A_IO_DDR"
p PCK_LOCATION "C54R4.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0552 LUT4
p config_data "7878"
p PLACE_LOCATION "C37R17.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C37R17.lp1.lut0"
t 411 dx 
t 603 f3 
t 410 f2 
t 216 f1 
t 3 f0 
]
[ ii0553 LUT4
p config_data "7F80"
p PLACE_LOCATION "C35R17.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C35R17.lp0.lut0"
t 50 dx 
t 603 f3 
t 410 f2 
t 216 f1 
t 23 f0 
]
{ u_sdram_to_RGB_de_i_r_sclk__reg[0] REG
t 763 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 588 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3406 sh [1]
n 3407 sh [0]
n 3408 sh1 
n 3409 sh0 
n 3410 mclk_out 
n 3411 sclk_out 
n 3412 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R17.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R17.lp2.reg0"
t 763 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 588 di 
t 3412 a_sr 
t 3410 mclk_b 
t 3411 sclk 
t 3409 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R17.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R17.lp2.reg0"
t 3409 sh [1]
t 3408 sh [0]
t 3412 a_sr 
t 3410 mclk_b 
t 3411 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ u_lvds_pll_u0 M7S_PLL
p cfg_nc 0
p cfg_ldo_cfg 0
p pll_sel "auto"
p pwrmode 1
p rst_pll_sel 0
p sel_fbpath 0
p pll_divm 90
p pll_divn 1
p pll_divc0 13
p pll_divc1 3
p pll_divc2 8
p pll_divc3 8
p pll_mken0 1
p pll_mken1 1
p pll_mken2 0
p pll_mken3 0
p pll_bps0 0
p pll_bps1 0
p pll_bps2 0
p pll_bps3 0
p pll_co0dly 0
p pll_co1dly 0
p pll_co2dly 0
p pll_co3dly 0
p pll_divmp 0
p pll_sel_c0phase 0
p pll_sel_c1phase 0
p pll_sel_c2phase 0
p pll_sel_c3phase 0
p dyn_pll_rst 0
p dyn_pll_pwrdown 0
p pll_mp_autor_en 0
p pll_lpf 0
p pll_vrsel 0
p pll_cpsel_cr 3
p pll_cpsel_fn 4
p pll_kvsel 3
p pll_fldd 3
p pll_force_lock 0
p pll_atest_en 0
p pll_dtest_en 0
p pll_atest_sel 0
p pll_dtest_sel 0
p pll_bp_dvdd12 0
p pll_divfb 0
p pll_cksel 0
p pll_ck_switch_en 0
p pll_lkd_tol 0
p pll_lkd_hold 0
p pll_ssen 0
p pll_ssrg 1
p pll_ssdivh 0
p pll_ssdivl 0
p pll_bk 0
p pll_fbck_del 0
p amux_sel 0
p inclk_period 10000
p PLACE_LOCATION "C53R48.gclk_ctrl_c1r2.pll"
p PCK_LOCATION "C53R48.pll"
t 599 clkin0 
t 3 clkin1 
t 3 fbclkin 
t 3 pwrdown 
t 3 pllrst 
t 3 fp_pll_rst 
t 3 ACTIVECK 
t 3 CKBAD0 
t 3 CKBAD1 
t 221 clkout0 
t 495 clkout1 
t 3 clkout2 
t 3 clkout3 
t 3 locked 
]
[ ii0554 LUT4
p config_data "8000"
p PLACE_LOCATION "C35R17.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C35R17.lp2.lut0"
t 445 dx 
t 603 f3 
t 410 f2 
t 216 f1 
t 23 f0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25] REG
t 409 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 409 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3413 sh [1]
n 3414 sh [0]
n 3415 sh1 
n 3416 sh0 
n 3417 mclk_out 
n 3418 sclk_out 
n 3419 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C47R4.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C47R4.lp2.reg0"
t 409 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 409 di 
t 3419 a_sr 
t 3417 mclk_b 
t 3418 sclk 
t 3416 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C47R4.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C47R4.lp2.reg0"
t 3416 sh [1]
t 3415 sh [0]
t 3419 a_sr 
t 3417 mclk_b 
t 3418 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_addr_wr__reg[1] REG
t 410 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 762 di 
t 282 a_sr 
t 211 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3420 sh [1]
n 3421 sh [0]
n 3422 sh1 
n 3423 sh0 
n 3424 mclk_out 
n 3425 sclk_out 
n 3426 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R17.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R17.lp0.reg0"
t 410 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 762 di 
t 3426 a_sr 
t 3424 mclk_b 
t 3425 sclk 
t 3423 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R17.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R17.lp0.reg0"
t 3423 sh [1]
t 3422 sh [0]
t 3426 a_sr 
t 3424 mclk_b 
t 3425 sclk 
t 425 clk 
t 211 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_colorgen_v_cnt__reg[7] REG
t 408 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 570 di 
t 282 a_sr 
t 760 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3427 sh [1]
n 3428 sh [0]
n 3429 sh1 
n 3430 sh0 
n 3431 mclk_out 
n 3432 sclk_out 
n 3433 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C13R16.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C13R16.lp2.reg0"
t 408 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 570 di 
t 3433 a_sr 
t 3431 mclk_b 
t 3432 sclk 
t 3430 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C13R16.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C13R16.lp2.reg0"
t 3430 sh [1]
t 3429 sh [0]
t 3433 a_sr 
t 3431 mclk_b 
t 3432 sclk 
t 221 clk 
t 760 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0555 LUT4
p config_data "6666"
p PLACE_LOCATION "C35R16.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C35R16.lp2.lut0"
t 90 dx 
t 589 f3 
t 445 f2 
t 3 f1 
t 3 f0 
]
[ ii0556 LUT4
p config_data "6C6C"
p PLACE_LOCATION "C35R16.le_tile.le_guts.lp3.lut41"
p PCK_LOCATION "C35R16.lp3.lut41"
t 485 dx 
t 589 f3 
t 402 f2 
t 445 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27] REG
t 446 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 634 di 
t 282 a_sr 
t 706 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3434 sh [1]
n 3435 sh [0]
n 3436 sh1 
n 3437 sh0 
n 3438 mclk_out 
n 3439 sclk_out 
n 3440 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C43R15.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C43R15.lp2.reg0"
t 446 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 634 di 
t 3440 a_sr 
t 3438 mclk_b 
t 3439 sclk 
t 3437 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C43R15.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C43R15.lp2.reg0"
t 3437 sh [1]
t 3436 sh [0]
t 3440 a_sr 
t 3438 mclk_b 
t 3439 sclk 
t 425 clk 
t 706 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15] REG
t 447 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 454 di 
t 282 a_sr 
t 220 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3441 sh [1]
n 3442 sh [0]
n 3443 sh1 
n 3444 sh0 
n 3445 mclk_out 
n 3446 sclk_out 
n 3447 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R8.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R8.lp2.reg0"
t 447 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 454 di 
t 3447 a_sr 
t 3445 mclk_b 
t 3446 sclk 
t 3444 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R8.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R8.lp2.reg0"
t 3444 sh [1]
t 3443 sh [0]
t 3447 a_sr 
t 3445 mclk_b 
t 3446 sclk 
t 425 clk 
t 220 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_addr_count__reg[5] REG
t 441 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 80 di 
t 282 a_sr 
t 362 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3448 sh [1]
n 3449 sh [0]
n 3450 sh1 
n 3451 sh0 
n 3452 mclk_out 
n 3453 sclk_out 
n 3454 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R12.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C27R12.lp0.reg1"
t 441 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 80 di 
t 3454 a_sr 
t 3452 mclk_b 
t 3453 sclk 
t 3451 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R12.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C27R12.lp0.reg1"
t 3451 sh [1]
t 3450 sh [0]
t 3454 a_sr 
t 3452 mclk_b 
t 3453 sclk 
t 425 clk 
t 362 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_0_r__reg[11] REG
t 442 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 159 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3455 sh [1]
n 3456 sh [0]
n 3457 sh1 
n 3458 sh0 
n 3459 mclk_out 
n 3460 sclk_out 
n 3461 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R21.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R21.lp0.reg0"
t 442 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 159 di 
t 3461 a_sr 
t 3459 mclk_b 
t 3460 sclk 
t 3458 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R21.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R21.lp0.reg0"
t 3458 sh [1]
t 3457 sh [0]
t 3461 a_sr 
t 3459 mclk_b 
t 3460 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ dedicated_io_cell_u247_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 1
p cfg_gsclk90_inv_0 1
p cfg_gsclk180_inv_0 1
p cfg_gsclk270_inv_0 1
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 1
p cfg_dqs_0 1
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "A14,A1"
p PLACE_LOCATION "C54R3.io_top.u0_bank5_mux.u0_bank5.u247.u0_M7A_IO_DDR"
p PCK_LOCATION "C54R3.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0557 LUT4
p config_data "78F0"
p PLACE_LOCATION "C35R16.le_tile.le_guts.lp2.lut41"
p PCK_LOCATION "C35R16.lp2.lut41"
t 135 dx 
t 589 f3 
t 402 f2 
t 207 f1 
t 445 f0 
]
{ u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4] REG
t 92 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 583 di 
t 282 a_sr 
t 173 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3462 sh [1]
n 3463 sh [0]
n 3464 sh1 
n 3465 sh0 
n 3466 mclk_out 
n 3467 sclk_out 
n 3468 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R12.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R12.lp1.reg0"
t 92 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 583 di 
t 3468 a_sr 
t 3466 mclk_b 
t 3467 sclk 
t 3465 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R12.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R12.lp1.reg0"
t 3465 sh [1]
t 3464 sh [0]
t 3468 a_sr 
t 3466 mclk_b 
t 3467 sclk 
t 425 clk 
t 173 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[24] REG
t 91 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 427 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3469 sh [1]
n 3470 sh [0]
n 3471 sh1 
n 3472 sh0 
n 3473 mclk_out 
n 3474 sclk_out 
n 3475 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R23.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R23.lp0.reg0"
t 91 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 427 di 
t 3475 a_sr 
t 3473 mclk_b 
t 3474 sclk 
t 3472 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R23.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R23.lp0.reg0"
t 3472 sh [1]
t 3471 sh [0]
t 3475 a_sr 
t 3473 mclk_b 
t 3474 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0558 LUT4
p config_data "8000"
p PLACE_LOCATION "C35R16.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C35R16.lp3.lut0"
t 531 dx 
t 589 f3 
t 402 f2 
t 207 f1 
t 445 f0 
]
[ ii0559 LUT4
p config_data "6666"
p PLACE_LOCATION "C35R16.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C35R16.lp0.lut41"
t 176 dx 
t 767 f3 
t 531 f2 
t 3 f1 
t 3 f0 
]
[ ii0560 LUT4
p config_data "6C6C"
p PLACE_LOCATION "C35R16.le_tile.le_guts.lp1.lut41"
p PCK_LOCATION "C35R16.lp1.lut41"
t 175 dx 
t 767 f3 
t 576 f2 
t 531 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8] REG
t 133 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 414 di 
t 282 a_sr 
t 385 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3476 sh [1]
n 3477 sh [0]
n 3478 sh1 
n 3479 sh0 
n 3480 mclk_out 
n 3481 sclk_out 
n 3482 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R10.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C39R10.lp1.reg0"
t 133 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 414 di 
t 3482 a_sr 
t 3480 mclk_b 
t 3481 sclk 
t 3479 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R10.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C39R10.lp1.reg0"
t 3479 sh [1]
t 3478 sh [0]
t 3482 a_sr 
t 3480 mclk_b 
t 3481 sclk 
t 425 clk 
t 385 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17] REG
t 134 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 363 di 
t 282 a_sr 
t 385 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3483 sh [1]
n 3484 sh [0]
n 3485 sh1 
n 3486 sh0 
n 3487 mclk_out 
n 3488 sclk_out 
n 3489 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R13.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C39R13.lp2.reg1"
t 134 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 363 di 
t 3489 a_sr 
t 3487 mclk_b 
t 3488 sclk 
t 3486 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R13.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C39R13.lp2.reg1"
t 3486 sh [1]
t 3485 sh [0]
t 3489 a_sr 
t 3487 mclk_b 
t 3488 sclk 
t 425 clk 
t 385 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_addr_rd__reg[1] REG
t 137 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 512 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3490 sh [1]
n 3491 sh [0]
n 3492 sh1 
n 3493 sh0 
n 3494 mclk_out 
n 3495 sclk_out 
n 3496 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R16.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C29R16.lp0.reg1"
t 137 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 512 di 
t 3496 a_sr 
t 3494 mclk_b 
t 3495 sclk 
t 3493 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R16.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C29R16.lp0.reg1"
t 3493 sh [1]
t 3492 sh [0]
t 3496 a_sr 
t 3494 mclk_b 
t 3495 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0561 LUT4
p config_data "D8D8"
p PLACE_LOCATION "C35R21.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C35R21.lp0.lut0"
t 573 dx 
t 747 f3 
t 152 f2 
t 494 f1 
t 3 f0 
]
[ ii0562 LUT4
p config_data "D8D8"
p PLACE_LOCATION "C33R18.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C33R18.lp0.lut0"
t 217 dx 
t 747 f3 
t 639 f2 
t 27 f1 
t 3 f0 
]
[ ii0563 LUT4
p config_data "D8D8"
p PLACE_LOCATION "C29R21.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C29R21.lp0.lut0"
t 616 dx 
t 747 f3 
t 442 f2 
t 592 f1 
t 3 f0 
]
{ u_sdram_to_RGB_de_i_r_sclk__reg[1] REG
t 572 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 763 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3497 sh [1]
n 3498 sh [0]
n 3499 sh1 
n 3500 sh0 
n 3501 mclk_out 
n 3502 sclk_out 
n 3503 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R17.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R17.lp0.reg0"
t 572 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 763 di 
t 3503 a_sr 
t 3501 mclk_b 
t 3502 sclk 
t 3500 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R17.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R17.lp0.reg0"
t 3500 sh [1]
t 3499 sh [0]
t 3503 a_sr 
t 3501 mclk_b 
t 3502 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0564 LUT4
p config_data "D8D8"
p PLACE_LOCATION "C33R19.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C33R19.lp0.lut0"
t 253 dx 
t 747 f3 
t 256 f2 
t 399 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26] REG
t 214 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 214 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3504 sh [1]
n 3505 sh [0]
n 3506 sh1 
n 3507 sh0 
n 3508 mclk_out 
n 3509 sclk_out 
n 3510 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C47R4.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C47R4.lp3.reg0"
t 214 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 214 di 
t 3510 a_sr 
t 3508 mclk_b 
t 3509 sclk 
t 3507 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C47R4.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C47R4.lp3.reg0"
t 3507 sh [1]
t 3506 sh [0]
t 3510 a_sr 
t 3508 mclk_b 
t 3509 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_addr_wr__reg[2] REG
t 216 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 411 di 
t 282 a_sr 
t 211 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3511 sh [1]
n 3512 sh [0]
n 3513 sh1 
n 3514 sh0 
n 3515 mclk_out 
n 3516 sclk_out 
n 3517 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R17.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C37R17.lp1.reg0"
t 216 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 411 di 
t 3517 a_sr 
t 3515 mclk_b 
t 3516 sclk 
t 3514 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R17.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C37R17.lp1.reg0"
t 3514 sh [1]
t 3513 sh [0]
t 3517 a_sr 
t 3515 mclk_b 
t 3516 sclk 
t 425 clk 
t 211 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_colorgen_v_cnt__reg[8] REG
t 219 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 615 di 
t 282 a_sr 
t 760 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3518 sh [1]
n 3519 sh [0]
n 3520 sh1 
n 3521 sh0 
n 3522 mclk_out 
n 3523 sclk_out 
n 3524 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C15R16.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C15R16.lp1.reg0"
t 219 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 615 di 
t 3524 a_sr 
t 3522 mclk_b 
t 3523 sclk 
t 3521 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C15R16.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C15R16.lp1.reg0"
t 3521 sh [1]
t 3520 sh [0]
t 3524 a_sr 
t 3522 mclk_b 
t 3523 sclk 
t 221 clk 
t 760 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0565 LUT4
p config_data "D8D8"
p PLACE_LOCATION "C29R19.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C29R19.lp0.lut41"
t 658 dx 
t 747 f3 
t 65 f2 
t 205 f1 
t 3 f0 
]
[ ii0566 LUT4
p config_data "D8D8"
p PLACE_LOCATION "C35R19.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C35R19.lp0.lut0"
t 304 dx 
t 747 f3 
t 631 f2 
t 766 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28] REG
t 254 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 278 di 
t 282 a_sr 
t 706 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3525 sh [1]
n 3526 sh [0]
n 3527 sh1 
n 3528 sh0 
n 3529 mclk_out 
n 3530 sclk_out 
n 3531 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R14.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R14.lp2.reg0"
t 254 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 278 di 
t 3531 a_sr 
t 3529 mclk_b 
t 3530 sclk 
t 3528 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R14.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R14.lp2.reg0"
t 3528 sh [1]
t 3527 sh [0]
t 3531 a_sr 
t 3529 mclk_b 
t 3530 sclk 
t 425 clk 
t 706 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16] REG
t 255 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 718 di 
t 282 a_sr 
t 220 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3532 sh [1]
n 3533 sh [0]
n 3534 sh1 
n 3535 sh0 
n 3536 mclk_out 
n 3537 sclk_out 
n 3538 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R7.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C33R7.lp2.reg1"
t 255 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 718 di 
t 3538 a_sr 
t 3536 mclk_b 
t 3537 sclk 
t 3535 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R7.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C33R7.lp2.reg1"
t 3535 sh [1]
t 3534 sh [0]
t 3538 a_sr 
t 3536 mclk_b 
t 3537 sclk 
t 425 clk 
t 220 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_addr_count__reg[6] REG
t 257 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 475 di 
t 282 a_sr 
t 362 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3539 sh [1]
n 3540 sh [0]
n 3541 sh1 
n 3542 sh0 
n 3543 mclk_out 
n 3544 sclk_out 
n 3545 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R12.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C27R12.lp1.reg0"
t 257 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 475 di 
t 3545 a_sr 
t 3543 mclk_b 
t 3544 sclk 
t 3542 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R12.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C27R12.lp1.reg0"
t 3542 sh [1]
t 3541 sh [0]
t 3545 a_sr 
t 3543 mclk_b 
t 3544 sclk 
t 425 clk 
t 362 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_0_r__reg[12] REG
t 256 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 305 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3546 sh [1]
n 3547 sh [0]
n 3548 sh1 
n 3549 sh0 
n 3550 mclk_out 
n 3551 sclk_out 
n 3552 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R18.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C33R18.lp0.reg1"
t 256 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 305 di 
t 3552 a_sr 
t 3550 mclk_b 
t 3551 sclk 
t 3549 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R18.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C33R18.lp0.reg1"
t 3549 sh [1]
t 3548 sh [0]
t 3552 a_sr 
t 3550 mclk_b 
t 3551 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0567 LUT4
p config_data "D8D8"
p PLACE_LOCATION "C33R19.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C33R19.lp2.lut0"
t 697 dx 
t 747 f3 
t 431 f2 
t 574 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5] REG
t 660 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 228 di 
t 282 a_sr 
t 173 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3553 sh [1]
n 3554 sh [0]
n 3555 sh1 
n 3556 sh0 
n 3557 mclk_out 
n 3558 sclk_out 
n 3559 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R12.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C35R12.lp2.reg0"
t 660 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 228 di 
t 3559 a_sr 
t 3557 mclk_b 
t 3558 sclk 
t 3556 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R12.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C35R12.lp2.reg0"
t 3556 sh [1]
t 3555 sh [0]
t 3559 a_sr 
t 3557 mclk_b 
t 3558 sclk 
t 425 clk 
t 173 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[25] REG
t 659 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 78 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3560 sh [1]
n 3561 sh [0]
n 3562 sh1 
n 3563 sh0 
n 3564 mclk_out 
n 3565 sclk_out 
n 3566 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R20.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C37R20.lp1.reg0"
t 659 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 78 di 
t 3566 a_sr 
t 3564 mclk_b 
t 3565 sclk 
t 3563 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R20.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C37R20.lp1.reg0"
t 3563 sh [1]
t 3562 sh [0]
t 3566 a_sr 
t 3564 mclk_b 
t 3565 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0568 LUT4
p config_data "D8D8"
p PLACE_LOCATION "C35R20.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C35R20.lp1.lut0"
t 350 dx 
t 747 f3 
t 714 f2 
t 318 f1 
t 3 f0 
]
[ ii0569 LUT4
p config_data "D8D8"
p PLACE_LOCATION "C29R18.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C29R18.lp2.lut0"
t 740 dx 
t 747 f3 
t 516 f2 
t 117 f1 
t 3 f0 
]
[ ii0570 LUT4
p config_data "D8D8"
p PLACE_LOCATION "C35R18.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C35R18.lp1.lut0"
t 739 dx 
t 747 f3 
t 340 f2 
t 681 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9] REG
t 699 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 452 di 
t 282 a_sr 
t 385 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3567 sh [1]
n 3568 sh [0]
n 3569 sh1 
n 3570 sh0 
n 3571 mclk_out 
n 3572 sclk_out 
n 3573 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C43R12.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C43R12.lp0.reg0"
t 699 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 452 di 
t 3573 a_sr 
t 3571 mclk_b 
t 3572 sclk 
t 3570 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C43R12.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C43R12.lp0.reg0"
t 3570 sh [1]
t 3569 sh [0]
t 3573 a_sr 
t 3571 mclk_b 
t 3572 sclk 
t 425 clk 
t 385 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18] REG
t 698 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 404 di 
t 282 a_sr 
t 385 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3574 sh [1]
n 3575 sh [0]
n 3576 sh1 
n 3577 sh0 
n 3578 mclk_out 
n 3579 sclk_out 
n 3580 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R10.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R10.lp0.reg0"
t 698 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 404 di 
t 3580 a_sr 
t 3578 mclk_b 
t 3579 sclk 
t 3577 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R10.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R10.lp0.reg0"
t 3577 sh [1]
t 3576 sh [0]
t 3580 a_sr 
t 3578 mclk_b 
t 3579 sclk 
t 425 clk 
t 385 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_addr_rd__reg[2] REG
t 701 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 165 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3581 sh [1]
n 3582 sh [0]
n 3583 sh1 
n 3584 sh0 
n 3585 mclk_out 
n 3586 sclk_out 
n 3587 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R17.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C29R17.lp1.reg0"
t 701 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 165 di 
t 3587 a_sr 
t 3585 mclk_b 
t 3586 sclk 
t 3584 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R17.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C29R17.lp1.reg0"
t 3584 sh [1]
t 3583 sh [0]
t 3587 a_sr 
t 3585 mclk_b 
t 3586 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_bmp_fig_chg__reg[0] REG
t 700 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 417 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3588 sh [1]
n 3589 sh [0]
n 3590 sh1 
n 3591 sh0 
n 3592 mclk_out 
n 3593 sclk_out 
n 3594 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R17.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C39R17.lp2.reg0"
t 700 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 417 di 
t 3594 a_sr 
t 3592 mclk_b 
t 3593 sclk 
t 3591 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R17.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C39R17.lp2.reg0"
t 3591 sh [1]
t 3590 sh [0]
t 3594 a_sr 
t 3592 mclk_b 
t 3593 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0571 LUT4
p config_data "D8D8"
p PLACE_LOCATION "C33R21.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C33R21.lp0.lut0"
t 383 dx 
t 747 f3 
t 140 f2 
t 481 f1 
t 3 f0 
]
[ ii0572 LUT4
p config_data "D8D8"
p PLACE_LOCATION "C29R19.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C29R19.lp2.lut0"
t 24 dx 
t 747 f3 
t 703 f2 
t 300 f1 
t 3 f0 
]
[ ii0573 LUT4
p config_data "D8D8"
p PLACE_LOCATION "C29R20.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C29R20.lp2.lut0"
t 419 dx 
t 747 f3 
t 505 f2 
t 104 f1 
t 3 f0 
]
{ u_sdram_to_RGB_emb_rdata_r__reg[0] REG
t 382 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 573 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3595 sh [1]
n 3596 sh [0]
n 3597 sh1 
n 3598 sh0 
n 3599 mclk_out 
n 3600 sclk_out 
n 3601 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R30.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R30.lp0.reg0"
t 382 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 573 di 
t 3601 a_sr 
t 3599 mclk_b 
t 3600 sclk 
t 3598 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R30.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R30.lp0.reg0"
t 3598 sh [1]
t 3597 sh [0]
t 3601 a_sr 
t 3599 mclk_b 
t 3600 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_de_i_r_sclk__reg[2] REG
t 384 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 572 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3602 sh [1]
n 3603 sh [0]
n 3604 sh1 
n 3605 sh0 
n 3606 mclk_out 
n 3607 sclk_out 
n 3608 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R17.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R17.lp1.reg0"
t 384 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 572 di 
t 3608 a_sr 
t 3606 mclk_b 
t 3607 sclk 
t 3605 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R17.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R17.lp1.reg0"
t 3605 sh [1]
t 3604 sh [0]
t 3608 a_sr 
t 3606 mclk_b 
t 3607 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_bmp_fig_cnt__reg[0] REG
t 381 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 59 di 
t 282 a_sr 
t 455 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3609 sh [1]
n 3610 sh [0]
n 3611 sh1 
n 3612 sh0 
n 3613 mclk_out 
n 3614 sclk_out 
n 3615 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R23.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C37R23.lp1.reg0"
t 381 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 59 di 
t 3615 a_sr 
t 3613 mclk_b 
t 3614 sclk 
t 3612 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R23.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C37R23.lp1.reg0"
t 3612 sh [1]
t 3611 sh [0]
t 3615 a_sr 
t 3613 mclk_b 
t 3614 sclk 
t 425 clk 
t 455 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ dedicated_io_cell_u237_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 1
p term_pd_en_0 1
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 1
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 1
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 3
p cfg_dqs_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "DQ4,CKE"
p PLACE_LOCATION "C53R0.io_top.u0_bank5_mux.u0_bank5.u237.u0_M7A_IO_DDR"
p PCK_LOCATION "C53R0.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0574 LUT4
p config_data "D8D8"
p PLACE_LOCATION "C33R18.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C33R18.lp3.lut0"
t 62 dx 
t 747 f3 
t 323 f2 
t 671 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27] REG
t 28 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 28 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3616 sh [1]
n 3617 sh [0]
n 3618 sh1 
n 3619 sh0 
n 3620 mclk_out 
n 3621 sclk_out 
n 3622 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C47R4.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C47R4.lp0.reg1"
t 28 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 28 di 
t 3622 a_sr 
t 3620 mclk_b 
t 3621 sclk 
t 3619 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C47R4.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C47R4.lp0.reg1"
t 3619 sh [1]
t 3618 sh [0]
t 3622 a_sr 
t 3620 mclk_b 
t 3621 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_1_r__reg[10] REG
t 27 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 105 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3623 sh [1]
n 3624 sh [0]
n 3625 sh1 
n 3626 sh0 
n 3627 mclk_out 
n 3628 sclk_out 
n 3629 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R17.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C33R17.lp2.reg1"
t 27 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 105 di 
t 3629 a_sr 
t 3627 mclk_b 
t 3628 sclk 
t 3626 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R17.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C33R17.lp2.reg1"
t 3626 sh [1]
t 3625 sh [0]
t 3629 a_sr 
t 3627 mclk_b 
t 3628 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_addr_wr__reg[3] REG
t 23 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 50 di 
t 282 a_sr 
t 211 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3630 sh [1]
n 3631 sh [0]
n 3632 sh1 
n 3633 sh0 
n 3634 mclk_out 
n 3635 sclk_out 
n 3636 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R17.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R17.lp0.reg0"
t 23 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 50 di 
t 3636 a_sr 
t 3634 mclk_b 
t 3635 sclk 
t 3633 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R17.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R17.lp0.reg0"
t 3633 sh [1]
t 3632 sh [0]
t 3636 a_sr 
t 3634 mclk_b 
t 3635 sclk 
t 425 clk 
t 211 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_colorgen_v_cnt__reg[9] REG
t 25 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 252 di 
t 282 a_sr 
t 760 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3637 sh [1]
n 3638 sh [0]
n 3639 sh1 
n 3640 sh0 
n 3641 mclk_out 
n 3642 sclk_out 
n 3643 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C13R16.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C13R16.lp0.reg1"
t 25 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 252 di 
t 3643 a_sr 
t 3641 mclk_b 
t 3642 sclk 
t 3640 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C13R16.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C13R16.lp0.reg1"
t 3640 sh [1]
t 3639 sh [0]
t 3643 a_sr 
t 3641 mclk_b 
t 3642 sclk 
t 221 clk 
t 760 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0575 LUT4
p config_data "D8D8"
p PLACE_LOCATION "C29R18.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C29R18.lp0.lut0"
t 460 dx 
t 747 f3 
t 125 f2 
t 473 f1 
t 3 f0 
]
[ ii0576 LUT4
p config_data "D8D8"
p PLACE_LOCATION "C33R20.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C33R20.lp0.lut0"
t 106 dx 
t 747 f3 
t 691 f2 
t 289 f1 
t 3 f0 
]
[ io_cell_clk_i_inst M7S_IO_PCISG
p cfg_nc 4'h0
p ns_lv_fastestn 1'b0
p cfg_userio_en 1
p ns_lv_cfg 2'h0
p pdr_cfg 4'h0
p ndr_cfg 4'h0
p keep_cfg 2'h0
p rx_dig_en_cfg 1
p in_del 0
p out_del 0
p vpci_en 1'b0
p cfg_oen_inv 0
p cfg_oen_sel 2'h0
p cfg_od_inv 0
p cfg_od_sel 2'h0
p cfg_id_sel 1'b0
p cfg_fclk_inv 0
p cfg_fclk_gate_sel 0
p cfg_fclk_en 0
p cfg_rstn_inv 0
p cfg_oen_rstn_en 0
p cfg_od_rstn_en 0
p cfg_id_rstn_en 0
p cfg_setn_inv 0
p cfg_oen_setn_en 0
p cfg_od_setn_en 0
p cfg_id_setn_en 0
p optional_function ""
p PLACE_LOCATION "C0R9.io_top.u0_bank2_mux.u0_bank2.u113.u0_M7A_IO_PCISG"
p PCK_LOCATION "C0R9.u0_M7A_IO_PCISG"
t 599 id 
t 3 clk 
t 3 clk_en 
t 3 rstn 
t 3 setn 
t 3 od 
t 3 oen 
t 4 PAD 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30] REG
t 60 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 328 di 
t 282 a_sr 
t 706 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3644 sh [1]
n 3645 sh [0]
n 3646 sh1 
n 3647 sh0 
n 3648 mclk_out 
n 3649 sclk_out 
n 3650 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R15.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R15.lp0.reg0"
t 60 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 328 di 
t 3650 a_sr 
t 3648 mclk_b 
t 3649 sclk 
t 3647 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R15.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R15.lp0.reg0"
t 3647 sh [1]
t 3646 sh [0]
t 3650 a_sr 
t 3648 mclk_b 
t 3649 sclk 
t 425 clk 
t 706 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29] REG
t 61 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 677 di 
t 282 a_sr 
t 706 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3651 sh [1]
n 3652 sh [0]
n 3653 sh1 
n 3654 sh0 
n 3655 mclk_out 
n 3656 sclk_out 
n 3657 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R15.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R15.lp0.reg0"
t 61 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 677 di 
t 3657 a_sr 
t 3655 mclk_b 
t 3656 sclk 
t 3654 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R15.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R15.lp0.reg0"
t 3654 sh [1]
t 3653 sh [0]
t 3657 a_sr 
t 3655 mclk_b 
t 3656 sclk 
t 425 clk 
t 706 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg REG
t 64 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 704 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3658 sh [1]
n 3659 sh [0]
n 3660 sh1 
n 3661 sh0 
n 3662 mclk_out 
n 3663 sclk_out 
n 3664 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R12.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C37R12.lp2.reg1"
t 64 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 704 di 
t 3664 a_sr 
t 3662 mclk_b 
t 3663 sclk 
t 3661 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R12.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C37R12.lp2.reg1"
t 3661 sh [1]
t 3660 sh [0]
t 3664 a_sr 
t 3662 mclk_b 
t 3663 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17] REG
t 63 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 215 di 
t 282 a_sr 
t 220 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3665 sh [1]
n 3666 sh [0]
n 3667 sh1 
n 3668 sh0 
n 3669 mclk_out 
n 3670 sclk_out 
n 3671 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R9.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R9.lp0.reg0"
t 63 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 215 di 
t 3671 a_sr 
t 3669 mclk_b 
t 3670 sclk 
t 3668 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R9.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R9.lp0.reg0"
t 3668 sh [1]
t 3667 sh [0]
t 3671 a_sr 
t 3669 mclk_b 
t 3670 sclk 
t 425 clk 
t 220 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0] REG
t 68 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 262 di 
t 282 a_sr 
t 220 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3672 sh [1]
n 3673 sh [0]
n 3674 sh1 
n 3675 sh0 
n 3676 mclk_out 
n 3677 sclk_out 
n 3678 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R7.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R7.lp2.reg0"
t 68 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 262 di 
t 3678 a_sr 
t 3676 mclk_b 
t 3677 sclk 
t 3675 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R7.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R7.lp2.reg0"
t 3675 sh [1]
t 3674 sh [0]
t 3678 a_sr 
t 3676 mclk_b 
t 3677 sclk 
t 425 clk 
t 220 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_addr_count__reg[7] REG
t 67 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 517 di 
t 282 a_sr 
t 362 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3679 sh [1]
n 3680 sh [0]
n 3681 sh1 
n 3682 sh0 
n 3683 mclk_out 
n 3684 sclk_out 
n 3685 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C23R12.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C23R12.lp0.reg0"
t 67 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 517 di 
t 3685 a_sr 
t 3683 mclk_b 
t 3684 sclk 
t 3682 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C23R12.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C23R12.lp0.reg0"
t 3682 sh [1]
t 3681 sh [0]
t 3685 a_sr 
t 3683 mclk_b 
t 3684 sclk 
t 425 clk 
t 362 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_0_r__reg[13] REG
t 65 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 86 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3686 sh [1]
n 3687 sh [0]
n 3688 sh1 
n 3689 sh0 
n 3690 mclk_out 
n 3691 sclk_out 
n 3692 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R19.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R19.lp0.reg0"
t 65 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 86 di 
t 3692 a_sr 
t 3690 mclk_b 
t 3691 sclk 
t 3689 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R19.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R19.lp0.reg0"
t 3689 sh [1]
t 3688 sh [0]
t 3692 a_sr 
t 3690 mclk_b 
t 3691 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0577 LUT4
p config_data "8888"
p PLACE_LOCATION "C45R14.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C45R14.lp0.lut0"
t 502 dx 
t 536 f3 
t 568 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6] REG
t 462 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 624 di 
t 282 a_sr 
t 173 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3693 sh [1]
n 3694 sh [0]
n 3695 sh1 
n 3696 sh0 
n 3697 mclk_out 
n 3698 sclk_out 
n 3699 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R12.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R12.lp0.reg0"
t 462 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 624 di 
t 3699 a_sr 
t 3697 mclk_b 
t 3698 sclk 
t 3696 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R12.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R12.lp0.reg0"
t 3696 sh [1]
t 3695 sh [0]
t 3699 a_sr 
t 3697 mclk_b 
t 3698 sclk 
t 425 clk 
t 173 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[26] REG
t 461 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 234 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3700 sh [1]
n 3701 sh [0]
n 3702 sh1 
n 3703 sh0 
n 3704 mclk_out 
n 3705 sclk_out 
n 3706 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R15.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C39R15.lp2.reg1"
t 461 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 234 di 
t 3706 a_sr 
t 3704 mclk_b 
t 3705 sclk 
t 3703 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R15.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C39R15.lp2.reg1"
t 3703 sh [1]
t 3702 sh [0]
t 3706 a_sr 
t 3704 mclk_b 
t 3705 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0578 LUT4
p config_data "AEAE"
p PLACE_LOCATION "C45R13.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C45R13.lp2.lut0"
t 153 dx 
t 428 f3 
t 536 f2 
t 568 f1 
t 3 f0 
]
[ ii0579 LUT4
p config_data "0008"
p PLACE_LOCATION "C33R10.le_tile.le_guts.lp1.lut40"
p PCK_LOCATION "C33R10.lp1.lut40"
t 550 dx 
t 443 f3 
t 520 f2 
t 339 f1 
t 138 f0 
]
[ ii0580 LUT4
p config_data "8000"
p PLACE_LOCATION "C29R13.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C29R13.lp0.lut0"
t 549 dx 
t 578 f3 
t 386 f2 
t 194 f1 
t 756 f0 
]
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20] REG
t 504 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 522 di 
t 282 a_sr 
t 385 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3707 sh [1]
n 3708 sh [0]
n 3709 sh1 
n 3710 sh0 
n 3711 mclk_out 
n 3712 sclk_out 
n 3713 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R14.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C39R14.lp2.reg0"
t 504 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 522 di 
t 3713 a_sr 
t 3711 mclk_b 
t 3712 sclk 
t 3710 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R14.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C39R14.lp2.reg0"
t 3710 sh [1]
t 3709 sh [0]
t 3713 a_sr 
t 3711 mclk_b 
t 3712 sclk 
t 425 clk 
t 385 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19] REG
t 503 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 83 di 
t 282 a_sr 
t 385 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3714 sh [1]
n 3715 sh [0]
n 3716 sh1 
n 3717 sh0 
n 3718 mclk_out 
n 3719 sclk_out 
n 3720 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R11.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C29R11.lp3.reg0"
t 503 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 83 di 
t 3720 a_sr 
t 3718 mclk_b 
t 3719 sclk 
t 3717 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R11.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C29R11.lp3.reg0"
t 3717 sh [1]
t 3716 sh [0]
t 3720 a_sr 
t 3718 mclk_b 
t 3719 sclk 
t 425 clk 
t 385 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_addr_rd__reg[3] REG
t 501 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 558 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3721 sh [1]
n 3722 sh [0]
n 3723 sh1 
n 3724 sh0 
n 3725 mclk_out 
n 3726 sclk_out 
n 3727 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R16.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C27R16.lp0.reg0"
t 501 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 558 di 
t 3727 a_sr 
t 3725 mclk_b 
t 3726 sclk 
t 3724 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R16.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C27R16.lp0.reg0"
t 3724 sh [1]
t 3723 sh [0]
t 3727 a_sr 
t 3725 mclk_b 
t 3726 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_bmp_fig_chg__reg[1] REG
t 500 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 700 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3728 sh [1]
n 3729 sh [0]
n 3730 sh1 
n 3731 sh0 
n 3732 mclk_out 
n 3733 sclk_out 
n 3734 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R21.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C39R21.lp2.reg0"
t 500 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 700 di 
t 3734 a_sr 
t 3732 mclk_b 
t 3733 sclk 
t 3731 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R21.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C39R21.lp2.reg0"
t 3731 sh [1]
t 3730 sh [0]
t 3734 a_sr 
t 3732 mclk_b 
t 3733 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0581 LUT4
p config_data "1111"
p PLACE_LOCATION "C33R13.le_tile.le_guts.lp2.lut41"
p PCK_LOCATION "C33R13.lp2.lut41"
t 191 dx 
t 591 f3 
t 397 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_emb_rdata_0_r__reg[0] REG
t 152 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 293 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3735 sh [1]
n 3736 sh [0]
n 3737 sh1 
n 3738 sh0 
n 3739 mclk_out 
n 3740 sclk_out 
n 3741 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R21.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R21.lp0.reg0"
t 152 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 293 di 
t 3741 a_sr 
t 3739 mclk_b 
t 3740 sclk 
t 3738 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R21.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R21.lp0.reg0"
t 3738 sh [1]
t 3737 sh [0]
t 3741 a_sr 
t 3739 mclk_b 
t 3740 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0582 LUT4
p config_data "0080"
p PLACE_LOCATION "C29R13.le_tile.le_guts.lp1.lut41"
p PCK_LOCATION "C29R13.lp1.lut41"
t 590 dx 
t 203 f3 
t 764 f2 
t 549 f1 
t 191 f0 
]
[ io_cell_rstn_i_inst M7S_IO_LVDS
p cfg_nc 4'h0
p ldr_cfg 4'h0
p rx_lvds_en_cfg 1'b0
p term_diff_en_cfg 1'b0
p lvds_tx_en_cfg 1'b0
p cml_tx_en_cfg 1'b0
p td_cfg 4'h0
p cfg_gear_mode48 1'b0
p cfg_gear_mode7 1
p cfg_algn_rsn_sel 1'b0
p ns_lv_fastestn_1 1'b0
p cfg_userio_en_1 1
p cfg_sclk_inv_1 0
p cfg_sclk_gate_sel_1 0
p cfg_eclk_gate_sel_1 1'b0
p cfg_eclk90_gate_sel_1 1'b0
p cfg_sclk_en_1 1'b0
p cfg_fclk_en_1 0
p cfg_eclk_en_1 1'b0
p cfg_eclk90_en_1 1'b0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 1'b0
p cfg_txd2_inv_1 1'b0
p cfg_txd3_inv_1 1'b0
p cfg_d_en_1 1'b0
p cfg_sclk_out_1 1'b0
p cfg_clkout_sel_1 1'b0
p cfg_od_sel_1 2'h0
p cfg_oen_inv_1 0
p cfg_oen_sel_1 2'h0
p cfg_gear_1 1'b0
p cfg_slave_en_1 1'b0
p cfg_id_sel_1 1'b0
p ns_lv_cfg_1 2'h0
p pdr_cfg_1 4'h0
p ndr_cfg_1 4'h0
p rx_dig_en_cfg_1 1
p keep_cfg_1 2'h0
p in_del_1 0
p out_del_1 0
p ns_lv_fastestn_0 1'b0
p cfg_userio_en_0 1'b0
p cfg_sclk_inv_0 1'b0
p cfg_sclk_gate_sel_0 1'b0
p cfg_eclk_gate_sel_0 1'b0
p cfg_eclk90_gate_sel_0 1'b0
p cfg_sclk_en_0 1'b0
p cfg_fclk_en_0 1'b0
p cfg_eclk_en_0 1'b0
p cfg_eclk90_en_0 1'b0
p cfg_rstn_inv_0 1'b0
p cfg_oen_rstn_en_0 1'b0
p cfg_od_rstn_en_0 1'b0
p cfg_id_rstn_en_0 1'b0
p cfg_setn_inv_0 1'b0
p cfg_oen_setn_en_0 1'b0
p cfg_od_setn_en_0 1'b0
p cfg_id_setn_en_0 1'b0
p cfg_txd0_inv_0 1'b0
p cfg_txd1_inv_0 1'b0
p cfg_txd2_inv_0 1'b0
p cfg_txd3_inv_0 1'b0
p cfg_d_en_0 1'b0
p cfg_sclk_out_0 1'b0
p cfg_clkout_sel_0 1'b0
p cfg_od_sel_0 2'h0
p cfg_oen_inv_0 1'b0
p cfg_oen_sel_0 2'h0
p cfg_gear_0 1'b0
p cfg_slave_en_0 1'b0
p cfg_id_sel_0 1'b0
p ns_lv_cfg_0 2'h0
p pdr_cfg_0 4'h0
p ndr_cfg_0 4'h0
p rx_dig_en_cfg_0 1'b0
p keep_cfg_0 2'h0
p in_del_0 4'h0
p out_del_0 4'h0
p optional_function ""
p PLACE_LOCATION "C33R49.io_top.u0_bank11_mux.u0_bank11.u375.u0_M7A_IO_LVDS"
p PCK_LOCATION "C33R49.u0_M7A_IO_LVDS"
t 3 id_1 
t 3 id_0 
t 900 id_q_1 [3]
t 901 id_q_1 [2]
t 902 id_q_1 [1]
t 276 id_q_1 [0]
t 3 id_q_0 [3]
t 3 id_q_0 [2]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 align_rstn 
t 3 alignwd 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 io_reg_clk 
t 3 geclk 
t 3 geclk90 
t 3 geclk180 
t 3 geclk270 
t 3 od_d_1 [3]
t 3 od_d_1 [2]
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [3]
t 3 od_d_0 [2]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 clk_0 
t 3 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 8 PAD1 
t 3 PAD0 
]
[ ii0583 LUT4
p config_data "0001"
p PLACE_LOCATION "C35R12.le_tile.le_guts.lp0.lut40"
p PCK_LOCATION "C35R12.lp0.lut40"
t 233 dx 
t 92 f3 
t 660 f2 
t 462 f1 
t 273 f0 
]
{ u_sdram_to_RGB_emb_rdata_r__reg[1] REG
t 189 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 350 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3742 sh [1]
n 3743 sh [0]
n 3744 sh1 
n 3745 sh0 
n 3746 mclk_out 
n 3747 sclk_out 
n 3748 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R30.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R30.lp1.reg0"
t 189 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 350 di 
t 3748 a_sr 
t 3746 mclk_b 
t 3747 sclk 
t 3745 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R30.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R30.lp1.reg0"
t 3745 sh [1]
t 3744 sh [0]
t 3748 a_sr 
t 3746 mclk_b 
t 3747 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_de_i_r_sclk__reg[3] REG
t 192 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 384 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3749 sh [1]
n 3750 sh [0]
n 3751 sh1 
n 3752 sh0 
n 3753 mclk_out 
n 3754 sclk_out 
n 3755 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R23.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R23.lp0.reg0"
t 192 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 384 di 
t 3755 a_sr 
t 3753 mclk_b 
t 3754 sclk 
t 3752 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R23.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R23.lp0.reg0"
t 3752 sh [1]
t 3751 sh [0]
t 3755 a_sr 
t 3753 mclk_b 
t 3754 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_bmp_fig_cnt__reg[1] REG
t 190 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 100 di 
t 282 a_sr 
t 455 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3756 sh [1]
n 3757 sh [0]
n 3758 sh1 
n 3759 sh0 
n 3760 mclk_out 
n 3761 sclk_out 
n 3762 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R22.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R22.lp0.reg0"
t 190 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 100 di 
t 3762 a_sr 
t 3760 mclk_b 
t 3761 sclk 
t 3759 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R22.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R22.lp0.reg0"
t 3759 sh [1]
t 3758 sh [0]
t 3762 a_sr 
t 3760 mclk_b 
t 3761 sclk 
t 425 clk 
t 455 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0584 LUT4
p config_data "0700"
p PLACE_LOCATION "C35R15.le_tile.le_guts.lp1.lut41"
p PCK_LOCATION "C35R15.lp1.lut41"
t 628 dx 
t 103 f3 
t 670 f2 
t 288 f1 
t 233 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2] REG
t 591 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 329 di 
t 282 a_sr 
t 706 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3763 sh [1]
n 3764 sh [0]
n 3765 sh1 
n 3766 sh0 
n 3767 mclk_out 
n 3768 sclk_out 
n 3769 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R13.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C33R13.lp2.reg1"
t 591 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 329 di 
t 3769 a_sr 
t 3767 mclk_b 
t 3768 sclk 
t 3766 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R13.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C33R13.lp2.reg1"
t 3766 sh [1]
t 3765 sh [0]
t 3769 a_sr 
t 3767 mclk_b 
t 3768 sclk 
t 425 clk 
t 706 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28] REG
t 593 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 593 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3770 sh [1]
n 3771 sh [0]
n 3772 sh1 
n 3773 sh0 
n 3774 mclk_out 
n 3775 sclk_out 
n 3776 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C47R4.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C47R4.lp1.reg1"
t 593 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 593 di 
t 3776 a_sr 
t 3774 mclk_b 
t 3775 sclk 
t 3773 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C47R4.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C47R4.lp1.reg1"
t 3773 sh [1]
t 3772 sh [0]
t 3776 a_sr 
t 3774 mclk_b 
t 3775 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_1_r__reg[11] REG
t 592 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 646 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3777 sh [1]
n 3778 sh [0]
n 3779 sh1 
n 3780 sh0 
n 3781 mclk_out 
n 3782 sclk_out 
n 3783 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R21.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C29R21.lp1.reg0"
t 592 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 646 di 
t 3783 a_sr 
t 3781 mclk_b 
t 3782 sclk 
t 3780 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R21.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C29R21.lp1.reg0"
t 3780 sh [1]
t 3779 sh [0]
t 3783 a_sr 
t 3781 mclk_b 
t 3782 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_addr_wr__reg[4] REG
t 589 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 90 di 
t 282 a_sr 
t 211 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3784 sh [1]
n 3785 sh [0]
n 3786 sh1 
n 3787 sh0 
n 3788 mclk_out 
n 3789 sclk_out 
n 3790 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R16.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C35R16.lp2.reg1"
t 589 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 90 di 
t 3790 a_sr 
t 3788 mclk_b 
t 3789 sclk 
t 3787 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R16.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C35R16.lp2.reg1"
t 3787 sh [1]
t 3786 sh [0]
t 3790 a_sr 
t 3788 mclk_b 
t 3789 sclk 
t 425 clk 
t 211 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ u_arm_u_soc M7S_SOC
p use_arm 1
p use_clk_arm 1
p use_pbus0 1
p use_pbus1 0
p use_on_chip_eth 0
p use_on_chip_usb 0
p use_on_chip_ddr_ctrl 1
p use_on_chip_adc 0
p use_uart_io 1
p use_arm_nmi 0
p on_chip_ddr_ctrl_mode ""
p on_chip_eth_mode ""
p program_file "lcd_demo_m7.hex"
p PLACE_LOCATION "C53R4.M7S_SOC"
p PCK_LOCATION "C53R4.M7S_SOC"
t 683 c2r1_dll_clk 
t 157 fp_clk_sys 
t 3 fp_clk_adc 
t 157 fp_clk_arm 
t 3 fp_lvds_sclk 
t 3 fp_clk_usb 
t 903 gpio_0_out_o [31]
t 904 gpio_0_out_o [30]
t 905 gpio_0_out_o [29]
t 906 gpio_0_out_o [28]
t 907 gpio_0_out_o [27]
t 908 gpio_0_out_o [26]
t 909 gpio_0_out_o [25]
t 910 gpio_0_out_o [24]
t 911 gpio_0_out_o [23]
t 912 gpio_0_out_o [22]
t 913 gpio_0_out_o [21]
t 914 gpio_0_out_o [20]
t 915 gpio_0_out_o [19]
t 916 gpio_0_out_o [18]
t 917 gpio_0_out_o [17]
t 918 gpio_0_out_o [16]
t 919 gpio_0_out_o [15]
t 920 gpio_0_out_o [14]
t 921 gpio_0_out_o [13]
t 922 gpio_0_out_o [12]
t 923 gpio_0_out_o [11]
t 924 gpio_0_out_o [10]
t 925 gpio_0_out_o [9]
t 926 gpio_0_out_o [8]
t 927 gpio_0_out_o [7]
t 928 gpio_0_out_o [6]
t 929 gpio_0_out_o [5]
t 930 gpio_0_out_o [4]
t 931 gpio_0_out_o [3]
t 932 gpio_0_out_o [2]
t 227 gpio_0_out_o [1]
t 728 gpio_0_out_o [0]
t 3 gpio_0_oe_o [31]
t 3 gpio_0_oe_o [30]
t 3 gpio_0_oe_o [29]
t 3 gpio_0_oe_o [28]
t 3 gpio_0_oe_o [27]
t 3 gpio_0_oe_o [26]
t 3 gpio_0_oe_o [25]
t 3 gpio_0_oe_o [24]
t 3 gpio_0_oe_o [23]
t 3 gpio_0_oe_o [22]
t 3 gpio_0_oe_o [21]
t 3 gpio_0_oe_o [20]
t 3 gpio_0_oe_o [19]
t 3 gpio_0_oe_o [18]
t 3 gpio_0_oe_o [17]
t 3 gpio_0_oe_o [16]
t 3 gpio_0_oe_o [15]
t 3 gpio_0_oe_o [14]
t 3 gpio_0_oe_o [13]
t 3 gpio_0_oe_o [12]
t 3 gpio_0_oe_o [11]
t 3 gpio_0_oe_o [10]
t 3 gpio_0_oe_o [9]
t 3 gpio_0_oe_o [8]
t 3 gpio_0_oe_o [7]
t 3 gpio_0_oe_o [6]
t 3 gpio_0_oe_o [5]
t 3 gpio_0_oe_o [4]
t 3 gpio_0_oe_o [3]
t 3 gpio_0_oe_o [2]
t 3 gpio_0_oe_o [1]
t 3 gpio_0_oe_o [0]
t 3 gpio_0_in_i [31]
t 3 gpio_0_in_i [30]
t 3 gpio_0_in_i [29]
t 3 gpio_0_in_i [28]
t 3 gpio_0_in_i [27]
t 3 gpio_0_in_i [26]
t 3 gpio_0_in_i [25]
t 3 gpio_0_in_i [24]
t 3 gpio_0_in_i [23]
t 3 gpio_0_in_i [22]
t 3 gpio_0_in_i [21]
t 3 gpio_0_in_i [20]
t 3 gpio_0_in_i [19]
t 3 gpio_0_in_i [18]
t 3 gpio_0_in_i [17]
t 3 gpio_0_in_i [16]
t 3 gpio_0_in_i [15]
t 3 gpio_0_in_i [14]
t 3 gpio_0_in_i [13]
t 3 gpio_0_in_i [12]
t 3 gpio_0_in_i [11]
t 3 gpio_0_in_i [10]
t 3 gpio_0_in_i [9]
t 3 gpio_0_in_i [8]
t 3 gpio_0_in_i [7]
t 3 gpio_0_in_i [6]
t 3 gpio_0_in_i [5]
t 3 gpio_0_in_i [4]
t 3 gpio_0_in_i [3]
t 3 gpio_0_in_i [2]
t 3 gpio_0_in_i [1]
t 3 gpio_0_in_i [0]
t 3 i2c1_scl_oe_o 
t 3 i2c1_sda_oe_o 
t 3 i2c1_scl_i 
t 3 i2c1_sda_i 
t 3 i2c0_scl_oe_o 
t 3 i2c0_sda_oe_o 
t 3 i2c0_scl_i 
t 3 i2c0_sda_i 
t 3 uart1_rts_o 
t 3 uart1_txd_o 
t 3 uart1_cts_i 
t 3 uart1_rxd_i 
t 3 uart0_rts_o 
t 3 uart0_txd_o 
t 3 uart0_cts_i 
t 3 uart0_rxd_i 
t 3 spi1_mosi 
t 3 spi1_sck 
t 3 spi1_ssn 
t 3 spi1_miso 
t 250 spi0_mosi 
t 556 spi0_sck 
t 218 spi0_ssn 
t 196 spi0_miso 
t 3 pad_can1_o_clk 
t 3 pad_can1_o_tx1 
t 3 pad_can1_o_tx0 
t 3 pad_can1_oen_tx1 
t 3 pad_can1_oen_tx0 
t 3 pad_can1_i_rx0 
t 3 pad_can0_o_clk 
t 3 pad_can0_o_tx1 
t 3 pad_can0_o_tx0 
t 3 pad_can0_oen_tx1 
t 3 pad_can0_oen_tx0 
t 3 pad_can0_i_rx0 
t 425 clk_ahb_fp0 
t 282 rst_ahb_fp0_n 
t 234 fp0_m_ahb_mastlock 
t 234 fp0_m_ahb_prot [3]
t 234 fp0_m_ahb_prot [2]
t 234 fp0_m_ahb_prot [1]
t 370 fp0_m_ahb_prot [0]
t 234 fp0_m_ahb_size [2]
t 370 fp0_m_ahb_size [1]
t 234 fp0_m_ahb_size [0]
t 322 fp0_m_ahb_addr [31]
t 504 fp0_m_ahb_addr [30]
t 503 fp0_m_ahb_addr [29]
t 698 fp0_m_ahb_addr [28]
t 134 fp0_m_ahb_addr [27]
t 335 fp0_m_ahb_addr [26]
t 513 fp0_m_ahb_addr [25]
t 712 fp0_m_ahb_addr [24]
t 150 fp0_m_ahb_addr [23]
t 344 fp0_m_ahb_addr [22]
t 528 fp0_m_ahb_addr [21]
t 726 fp0_m_ahb_addr [20]
t 699 fp0_m_ahb_addr [19]
t 133 fp0_m_ahb_addr [18]
t 336 fp0_m_ahb_addr [17]
t 514 fp0_m_ahb_addr [16]
t 713 fp0_m_ahb_addr [15]
t 151 fp0_m_ahb_addr [14]
t 343 fp0_m_ahb_addr [13]
t 529 fp0_m_ahb_addr [12]
t 727 fp0_m_ahb_addr [11]
t 164 fp0_m_ahb_addr [10]
t 58 fp0_m_ahb_addr [9]
t 248 fp0_m_ahb_addr [8]
t 437 fp0_m_ahb_addr [7]
t 635 fp0_m_ahb_addr [6]
t 72 fp0_m_ahb_addr [5]
t 263 fp0_m_ahb_addr [4]
t 451 fp0_m_ahb_addr [3]
t 648 fp0_m_ahb_addr [2]
t 234 fp0_m_ahb_addr [1]
t 234 fp0_m_ahb_addr [0]
t 542 fp0_m_ahb_write 
t 468 fp0_m_ahb_burst [2]
t 667 fp0_m_ahb_burst [1]
t 99 fp0_m_ahb_burst [0]
t 692 fp0_m_ahb_trans [1]
t 126 fp0_m_ahb_trans [0]
t 206 fp0_m_ahb_wdata [31]
t 401 fp0_m_ahb_wdata [30]
t 400 fp0_m_ahb_wdata [29]
t 593 fp0_m_ahb_wdata [28]
t 28 fp0_m_ahb_wdata [27]
t 214 fp0_m_ahb_wdata [26]
t 409 fp0_m_ahb_wdata [25]
t 602 fp0_m_ahb_wdata [24]
t 37 fp0_m_ahb_wdata [23]
t 231 fp0_m_ahb_wdata [22]
t 416 fp0_m_ahb_wdata [21]
t 613 fp0_m_ahb_wdata [20]
t 612 fp0_m_ahb_wdata [19]
t 47 fp0_m_ahb_wdata [18]
t 241 fp0_m_ahb_wdata [17]
t 426 fp0_m_ahb_wdata [16]
t 622 fp0_m_ahb_wdata [15]
t 57 fp0_m_ahb_wdata [14]
t 249 fp0_m_ahb_wdata [13]
t 438 fp0_m_ahb_wdata [12]
t 636 fp0_m_ahb_wdata [11]
t 73 fp0_m_ahb_wdata [10]
t 710 fp0_m_ahb_wdata [9]
t 148 fp0_m_ahb_wdata [8]
t 349 fp0_m_ahb_wdata [7]
t 524 fp0_m_ahb_wdata [6]
t 724 fp0_m_ahb_wdata [5]
t 162 fp0_m_ahb_wdata [4]
t 357 fp0_m_ahb_wdata [3]
t 546 fp0_m_ahb_wdata [2]
t 735 fp0_m_ahb_wdata [1]
t 171 fp0_m_ahb_wdata [0]
t 443 fp0_m_ahb_ready 
t 367 fp0_m_ahb_resp 
t 275 fp0_m_ahb_rdata [31]
t 772 fp0_m_ahb_rdata [30]
t 771 fp0_m_ahb_rdata [29]
t 515 fp0_m_ahb_rdata [28]
t 258 fp0_m_ahb_rdata [27]
t 758 fp0_m_ahb_rdata [26]
t 499 fp0_m_ahb_rdata [25]
t 244 fp0_m_ahb_rdata [24]
t 744 fp0_m_ahb_rdata [23]
t 483 fp0_m_ahb_rdata [22]
t 232 fp0_m_ahb_rdata [21]
t 733 fp0_m_ahb_rdata [20]
t 732 fp0_m_ahb_rdata [19]
t 470 fp0_m_ahb_rdata [18]
t 215 fp0_m_ahb_rdata [17]
t 718 fp0_m_ahb_rdata [16]
t 454 fp0_m_ahb_rdata [15]
t 201 fp0_m_ahb_rdata [14]
t 702 fp0_m_ahb_rdata [13]
t 439 fp0_m_ahb_rdata [12]
t 186 fp0_m_ahb_rdata [11]
t 688 fp0_m_ahb_rdata [10]
t 317 fp0_m_ahb_rdata [9]
t 49 fp0_m_ahb_rdata [8]
t 553 fp0_m_ahb_rdata [7]
t 298 fp0_m_ahb_rdata [6]
t 34 fp0_m_ahb_rdata [5]
t 533 fp0_m_ahb_rdata [4]
t 281 fp0_m_ahb_rdata [3]
t 21 fp0_m_ahb_rdata [2]
t 519 fp0_m_ahb_rdata [1]
t 262 fp0_m_ahb_rdata [0]
t 3 fp0_s_ahb_mastlock 
t 3 fp0_s_ahb_prot [3]
t 3 fp0_s_ahb_prot [2]
t 3 fp0_s_ahb_prot [1]
t 3 fp0_s_ahb_prot [0]
t 3 fp0_s_ahb_size [2]
t 3 fp0_s_ahb_size [1]
t 3 fp0_s_ahb_size [0]
t 3 fp0_s_ahb_sel 
t 3 fp0_s_ahb_addr [31]
t 3 fp0_s_ahb_addr [30]
t 3 fp0_s_ahb_addr [29]
t 3 fp0_s_ahb_addr [28]
t 3 fp0_s_ahb_addr [27]
t 3 fp0_s_ahb_addr [26]
t 3 fp0_s_ahb_addr [25]
t 3 fp0_s_ahb_addr [24]
t 3 fp0_s_ahb_addr [23]
t 3 fp0_s_ahb_addr [22]
t 3 fp0_s_ahb_addr [21]
t 3 fp0_s_ahb_addr [20]
t 3 fp0_s_ahb_addr [19]
t 3 fp0_s_ahb_addr [18]
t 3 fp0_s_ahb_addr [17]
t 3 fp0_s_ahb_addr [16]
t 3 fp0_s_ahb_addr [15]
t 3 fp0_s_ahb_addr [14]
t 3 fp0_s_ahb_addr [13]
t 3 fp0_s_ahb_addr [12]
t 3 fp0_s_ahb_addr [11]
t 3 fp0_s_ahb_addr [10]
t 3 fp0_s_ahb_addr [9]
t 3 fp0_s_ahb_addr [8]
t 3 fp0_s_ahb_addr [7]
t 3 fp0_s_ahb_addr [6]
t 3 fp0_s_ahb_addr [5]
t 3 fp0_s_ahb_addr [4]
t 3 fp0_s_ahb_addr [3]
t 3 fp0_s_ahb_addr [2]
t 3 fp0_s_ahb_addr [1]
t 3 fp0_s_ahb_addr [0]
t 3 fp0_s_ahb_write 
t 3 fp0_s_ahb_burst [2]
t 3 fp0_s_ahb_burst [1]
t 3 fp0_s_ahb_burst [0]
t 3 fp0_s_ahb_trans [1]
t 3 fp0_s_ahb_trans [0]
t 3 fp0_s_ahb_wdata [31]
t 3 fp0_s_ahb_wdata [30]
t 3 fp0_s_ahb_wdata [29]
t 3 fp0_s_ahb_wdata [28]
t 3 fp0_s_ahb_wdata [27]
t 3 fp0_s_ahb_wdata [26]
t 3 fp0_s_ahb_wdata [25]
t 3 fp0_s_ahb_wdata [24]
t 3 fp0_s_ahb_wdata [23]
t 3 fp0_s_ahb_wdata [22]
t 3 fp0_s_ahb_wdata [21]
t 3 fp0_s_ahb_wdata [20]
t 3 fp0_s_ahb_wdata [19]
t 3 fp0_s_ahb_wdata [18]
t 3 fp0_s_ahb_wdata [17]
t 3 fp0_s_ahb_wdata [16]
t 3 fp0_s_ahb_wdata [15]
t 3 fp0_s_ahb_wdata [14]
t 3 fp0_s_ahb_wdata [13]
t 3 fp0_s_ahb_wdata [12]
t 3 fp0_s_ahb_wdata [11]
t 3 fp0_s_ahb_wdata [10]
t 3 fp0_s_ahb_wdata [9]
t 3 fp0_s_ahb_wdata [8]
t 3 fp0_s_ahb_wdata [7]
t 3 fp0_s_ahb_wdata [6]
t 3 fp0_s_ahb_wdata [5]
t 3 fp0_s_ahb_wdata [4]
t 3 fp0_s_ahb_wdata [3]
t 3 fp0_s_ahb_wdata [2]
t 3 fp0_s_ahb_wdata [1]
t 3 fp0_s_ahb_wdata [0]
t 3 fp0_s_ahb_readyout 
t 3 fp0_s_ahb_resp 
t 3 fp0_s_ahb_rdata [31]
t 3 fp0_s_ahb_rdata [30]
t 3 fp0_s_ahb_rdata [29]
t 3 fp0_s_ahb_rdata [28]
t 3 fp0_s_ahb_rdata [27]
t 3 fp0_s_ahb_rdata [26]
t 3 fp0_s_ahb_rdata [25]
t 3 fp0_s_ahb_rdata [24]
t 3 fp0_s_ahb_rdata [23]
t 3 fp0_s_ahb_rdata [22]
t 3 fp0_s_ahb_rdata [21]
t 3 fp0_s_ahb_rdata [20]
t 3 fp0_s_ahb_rdata [19]
t 3 fp0_s_ahb_rdata [18]
t 3 fp0_s_ahb_rdata [17]
t 3 fp0_s_ahb_rdata [16]
t 3 fp0_s_ahb_rdata [15]
t 3 fp0_s_ahb_rdata [14]
t 3 fp0_s_ahb_rdata [13]
t 3 fp0_s_ahb_rdata [12]
t 3 fp0_s_ahb_rdata [11]
t 3 fp0_s_ahb_rdata [10]
t 3 fp0_s_ahb_rdata [9]
t 3 fp0_s_ahb_rdata [8]
t 3 fp0_s_ahb_rdata [7]
t 3 fp0_s_ahb_rdata [6]
t 3 fp0_s_ahb_rdata [5]
t 3 fp0_s_ahb_rdata [4]
t 3 fp0_s_ahb_rdata [3]
t 3 fp0_s_ahb_rdata [2]
t 3 fp0_s_ahb_rdata [1]
t 3 fp0_s_ahb_rdata [0]
t 3 clk_ahb_fp1 
t 3 rst_ahb_fp1_n 
t 3 fp1_m_ahb_mastlock 
t 3 fp1_m_ahb_prot [3]
t 3 fp1_m_ahb_prot [2]
t 3 fp1_m_ahb_prot [1]
t 3 fp1_m_ahb_prot [0]
t 3 fp1_m_ahb_size [2]
t 3 fp1_m_ahb_size [1]
t 3 fp1_m_ahb_size [0]
t 3 fp1_m_ahb_addr [31]
t 3 fp1_m_ahb_addr [30]
t 3 fp1_m_ahb_addr [29]
t 3 fp1_m_ahb_addr [28]
t 3 fp1_m_ahb_addr [27]
t 3 fp1_m_ahb_addr [26]
t 3 fp1_m_ahb_addr [25]
t 3 fp1_m_ahb_addr [24]
t 3 fp1_m_ahb_addr [23]
t 3 fp1_m_ahb_addr [22]
t 3 fp1_m_ahb_addr [21]
t 3 fp1_m_ahb_addr [20]
t 3 fp1_m_ahb_addr [19]
t 3 fp1_m_ahb_addr [18]
t 3 fp1_m_ahb_addr [17]
t 3 fp1_m_ahb_addr [16]
t 3 fp1_m_ahb_addr [15]
t 3 fp1_m_ahb_addr [14]
t 3 fp1_m_ahb_addr [13]
t 3 fp1_m_ahb_addr [12]
t 3 fp1_m_ahb_addr [11]
t 3 fp1_m_ahb_addr [10]
t 3 fp1_m_ahb_addr [9]
t 3 fp1_m_ahb_addr [8]
t 3 fp1_m_ahb_addr [7]
t 3 fp1_m_ahb_addr [6]
t 3 fp1_m_ahb_addr [5]
t 3 fp1_m_ahb_addr [4]
t 3 fp1_m_ahb_addr [3]
t 3 fp1_m_ahb_addr [2]
t 3 fp1_m_ahb_addr [1]
t 3 fp1_m_ahb_addr [0]
t 3 fp1_m_ahb_write 
t 3 fp1_m_ahb_burst [2]
t 3 fp1_m_ahb_burst [1]
t 3 fp1_m_ahb_burst [0]
t 3 fp1_m_ahb_trans [1]
t 3 fp1_m_ahb_trans [0]
t 3 fp1_m_ahb_wdata [31]
t 3 fp1_m_ahb_wdata [30]
t 3 fp1_m_ahb_wdata [29]
t 3 fp1_m_ahb_wdata [28]
t 3 fp1_m_ahb_wdata [27]
t 3 fp1_m_ahb_wdata [26]
t 3 fp1_m_ahb_wdata [25]
t 3 fp1_m_ahb_wdata [24]
t 3 fp1_m_ahb_wdata [23]
t 3 fp1_m_ahb_wdata [22]
t 3 fp1_m_ahb_wdata [21]
t 3 fp1_m_ahb_wdata [20]
t 3 fp1_m_ahb_wdata [19]
t 3 fp1_m_ahb_wdata [18]
t 3 fp1_m_ahb_wdata [17]
t 3 fp1_m_ahb_wdata [16]
t 3 fp1_m_ahb_wdata [15]
t 3 fp1_m_ahb_wdata [14]
t 3 fp1_m_ahb_wdata [13]
t 3 fp1_m_ahb_wdata [12]
t 3 fp1_m_ahb_wdata [11]
t 3 fp1_m_ahb_wdata [10]
t 3 fp1_m_ahb_wdata [9]
t 3 fp1_m_ahb_wdata [8]
t 3 fp1_m_ahb_wdata [7]
t 3 fp1_m_ahb_wdata [6]
t 3 fp1_m_ahb_wdata [5]
t 3 fp1_m_ahb_wdata [4]
t 3 fp1_m_ahb_wdata [3]
t 3 fp1_m_ahb_wdata [2]
t 3 fp1_m_ahb_wdata [1]
t 3 fp1_m_ahb_wdata [0]
t 3 fp1_m_ahb_ready 
t 3 fp1_m_ahb_resp 
t 3 fp1_m_ahb_rdata [31]
t 3 fp1_m_ahb_rdata [30]
t 3 fp1_m_ahb_rdata [29]
t 3 fp1_m_ahb_rdata [28]
t 3 fp1_m_ahb_rdata [27]
t 3 fp1_m_ahb_rdata [26]
t 3 fp1_m_ahb_rdata [25]
t 3 fp1_m_ahb_rdata [24]
t 3 fp1_m_ahb_rdata [23]
t 3 fp1_m_ahb_rdata [22]
t 3 fp1_m_ahb_rdata [21]
t 3 fp1_m_ahb_rdata [20]
t 3 fp1_m_ahb_rdata [19]
t 3 fp1_m_ahb_rdata [18]
t 3 fp1_m_ahb_rdata [17]
t 3 fp1_m_ahb_rdata [16]
t 3 fp1_m_ahb_rdata [15]
t 3 fp1_m_ahb_rdata [14]
t 3 fp1_m_ahb_rdata [13]
t 3 fp1_m_ahb_rdata [12]
t 3 fp1_m_ahb_rdata [11]
t 3 fp1_m_ahb_rdata [10]
t 3 fp1_m_ahb_rdata [9]
t 3 fp1_m_ahb_rdata [8]
t 3 fp1_m_ahb_rdata [7]
t 3 fp1_m_ahb_rdata [6]
t 3 fp1_m_ahb_rdata [5]
t 3 fp1_m_ahb_rdata [4]
t 3 fp1_m_ahb_rdata [3]
t 3 fp1_m_ahb_rdata [2]
t 3 fp1_m_ahb_rdata [1]
t 3 fp1_m_ahb_rdata [0]
t 3 fp1_s_ahb_mastlock 
t 3 fp1_s_ahb_prot [3]
t 3 fp1_s_ahb_prot [2]
t 3 fp1_s_ahb_prot [1]
t 3 fp1_s_ahb_prot [0]
t 3 fp1_s_ahb_size [2]
t 3 fp1_s_ahb_size [1]
t 3 fp1_s_ahb_size [0]
t 3 fp1_s_ahb_sel 
t 3 fp1_s_ahb_addr [31]
t 3 fp1_s_ahb_addr [30]
t 3 fp1_s_ahb_addr [29]
t 3 fp1_s_ahb_addr [28]
t 3 fp1_s_ahb_addr [27]
t 3 fp1_s_ahb_addr [26]
t 3 fp1_s_ahb_addr [25]
t 3 fp1_s_ahb_addr [24]
t 3 fp1_s_ahb_addr [23]
t 3 fp1_s_ahb_addr [22]
t 3 fp1_s_ahb_addr [21]
t 3 fp1_s_ahb_addr [20]
t 3 fp1_s_ahb_addr [19]
t 3 fp1_s_ahb_addr [18]
t 3 fp1_s_ahb_addr [17]
t 3 fp1_s_ahb_addr [16]
t 3 fp1_s_ahb_addr [15]
t 3 fp1_s_ahb_addr [14]
t 3 fp1_s_ahb_addr [13]
t 3 fp1_s_ahb_addr [12]
t 3 fp1_s_ahb_addr [11]
t 3 fp1_s_ahb_addr [10]
t 3 fp1_s_ahb_addr [9]
t 3 fp1_s_ahb_addr [8]
t 3 fp1_s_ahb_addr [7]
t 3 fp1_s_ahb_addr [6]
t 3 fp1_s_ahb_addr [5]
t 3 fp1_s_ahb_addr [4]
t 3 fp1_s_ahb_addr [3]
t 3 fp1_s_ahb_addr [2]
t 3 fp1_s_ahb_addr [1]
t 3 fp1_s_ahb_addr [0]
t 3 fp1_s_ahb_write 
t 3 fp1_s_ahb_burst [2]
t 3 fp1_s_ahb_burst [1]
t 3 fp1_s_ahb_burst [0]
t 3 fp1_s_ahb_trans [1]
t 3 fp1_s_ahb_trans [0]
t 3 fp1_s_ahb_wdata [31]
t 3 fp1_s_ahb_wdata [30]
t 3 fp1_s_ahb_wdata [29]
t 3 fp1_s_ahb_wdata [28]
t 3 fp1_s_ahb_wdata [27]
t 3 fp1_s_ahb_wdata [26]
t 3 fp1_s_ahb_wdata [25]
t 3 fp1_s_ahb_wdata [24]
t 3 fp1_s_ahb_wdata [23]
t 3 fp1_s_ahb_wdata [22]
t 3 fp1_s_ahb_wdata [21]
t 3 fp1_s_ahb_wdata [20]
t 3 fp1_s_ahb_wdata [19]
t 3 fp1_s_ahb_wdata [18]
t 3 fp1_s_ahb_wdata [17]
t 3 fp1_s_ahb_wdata [16]
t 3 fp1_s_ahb_wdata [15]
t 3 fp1_s_ahb_wdata [14]
t 3 fp1_s_ahb_wdata [13]
t 3 fp1_s_ahb_wdata [12]
t 3 fp1_s_ahb_wdata [11]
t 3 fp1_s_ahb_wdata [10]
t 3 fp1_s_ahb_wdata [9]
t 3 fp1_s_ahb_wdata [8]
t 3 fp1_s_ahb_wdata [7]
t 3 fp1_s_ahb_wdata [6]
t 3 fp1_s_ahb_wdata [5]
t 3 fp1_s_ahb_wdata [4]
t 3 fp1_s_ahb_wdata [3]
t 3 fp1_s_ahb_wdata [2]
t 3 fp1_s_ahb_wdata [1]
t 3 fp1_s_ahb_wdata [0]
t 3 fp1_s_ahb_readyout 
t 3 fp1_s_ahb_resp 
t 3 fp1_s_ahb_rdata [31]
t 3 fp1_s_ahb_rdata [30]
t 3 fp1_s_ahb_rdata [29]
t 3 fp1_s_ahb_rdata [28]
t 3 fp1_s_ahb_rdata [27]
t 3 fp1_s_ahb_rdata [26]
t 3 fp1_s_ahb_rdata [25]
t 3 fp1_s_ahb_rdata [24]
t 3 fp1_s_ahb_rdata [23]
t 3 fp1_s_ahb_rdata [22]
t 3 fp1_s_ahb_rdata [21]
t 3 fp1_s_ahb_rdata [20]
t 3 fp1_s_ahb_rdata [19]
t 3 fp1_s_ahb_rdata [18]
t 3 fp1_s_ahb_rdata [17]
t 3 fp1_s_ahb_rdata [16]
t 3 fp1_s_ahb_rdata [15]
t 3 fp1_s_ahb_rdata [14]
t 3 fp1_s_ahb_rdata [13]
t 3 fp1_s_ahb_rdata [12]
t 3 fp1_s_ahb_rdata [11]
t 3 fp1_s_ahb_rdata [10]
t 3 fp1_s_ahb_rdata [9]
t 3 fp1_s_ahb_rdata [8]
t 3 fp1_s_ahb_rdata [7]
t 3 fp1_s_ahb_rdata [6]
t 3 fp1_s_ahb_rdata [5]
t 3 fp1_s_ahb_rdata [4]
t 3 fp1_s_ahb_rdata [3]
t 3 fp1_s_ahb_rdata [2]
t 3 fp1_s_ahb_rdata [1]
t 3 fp1_s_ahb_rdata [0]
t 3 clk_eth_tx 
t 282 fp2soc_rst_n 
t 3 fp_INTNMI [15]
t 3 fp_INTNMI [14]
t 3 fp_INTNMI [13]
t 3 fp_INTNMI [12]
t 3 fp_INTNMI [11]
t 3 fp_INTNMI [10]
t 3 fp_INTNMI [9]
t 3 fp_INTNMI [8]
t 3 fp_INTNMI [7]
t 3 fp_INTNMI [6]
t 3 fp_INTNMI [5]
t 3 fp_INTNMI [4]
t 3 fp_INTNMI [3]
t 3 fp_INTNMI [2]
t 3 fp_INTNMI [1]
t 3 fp_INTNMI [0]
]
[ dedicated_io_cell_u231_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 1
p term_pd_en_1 1
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 1
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 1
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 0
p cfg_gsclk90_inv_1 0
p cfg_gsclk180_inv_1 0
p cfg_gsclk270_inv_1 0
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 3
p cfg_dqs_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 1
p term_pd_en_0 1
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 1
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 1
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 3
p cfg_dqs_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "DQ8,DQ1"
p PLACE_LOCATION "C51R0.io_top.u0_bank5_mux.u0_bank5.u231.u0_M7A_IO_DDR"
p PCK_LOCATION "C51R0.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0585 LUT4
p config_data "DC00"
p PLACE_LOCATION "C29R13.le_tile.le_guts.lp1.lut40"
p PCK_LOCATION "C29R13.lp1.lut40"
t 274 dx 
t 472 f3 
t 590 f2 
t 628 f1 
t 550 f0 
]
[ ii0586 LUT4
p config_data "F1F1"
p PLACE_LOCATION "C23R11.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C23R11.lp0.lut0"
t 674 dx 
t 653 f3 
t 550 f2 
t 274 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31] REG
t 629 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 720 di 
t 282 a_sr 
t 706 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3791 sh [1]
n 3792 sh [0]
n 3793 sh1 
n 3794 sh0 
n 3795 mclk_out 
n 3796 sclk_out 
n 3797 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R14.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C33R14.lp2.reg1"
t 629 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 720 di 
t 3797 a_sr 
t 3795 mclk_b 
t 3796 sclk 
t 3794 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R14.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C33R14.lp2.reg1"
t 3794 sh [1]
t 3793 sh [0]
t 3797 a_sr 
t 3795 mclk_b 
t 3796 sclk 
t 425 clk 
t 706 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1] REG
t 632 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 519 di 
t 282 a_sr 
t 220 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3798 sh [1]
n 3799 sh [0]
n 3800 sh1 
n 3801 sh0 
n 3802 mclk_out 
n 3803 sclk_out 
n 3804 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R7.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R7.lp0.reg0"
t 632 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 519 di 
t 3804 a_sr 
t 3802 mclk_b 
t 3803 sclk 
t 3801 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R7.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R7.lp0.reg0"
t 3801 sh [1]
t 3800 sh [0]
t 3804 a_sr 
t 3802 mclk_b 
t 3803 sclk 
t 425 clk 
t 220 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18] REG
t 630 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 470 di 
t 282 a_sr 
t 220 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3805 sh [1]
n 3806 sh [0]
n 3807 sh1 
n 3808 sh0 
n 3809 mclk_out 
n 3810 sclk_out 
n 3811 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R7.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C37R7.lp2.reg0"
t 630 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 470 di 
t 3811 a_sr 
t 3809 mclk_b 
t 3810 sclk 
t 3808 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R7.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C37R7.lp2.reg0"
t 3808 sh [1]
t 3807 sh [0]
t 3811 a_sr 
t 3809 mclk_b 
t 3810 sclk 
t 425 clk 
t 220 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_0_r__reg[14] REG
t 631 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 625 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 221 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3812 sh [1]
n 3813 sh [0]
n 3814 sh1 
n 3815 sh0 
n 3816 mclk_out 
n 3817 sclk_out 
n 3818 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R19.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R19.lp1.reg0"
t 631 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 625 di 
t 3818 a_sr 
t 3816 mclk_b 
t 3817 sclk 
t 3815 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R19.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R19.lp1.reg0"
t 3815 sh [1]
t 3814 sh [0]
t 3818 a_sr 
t 3816 mclk_b 
t 3817 sclk 
t 221 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0587 LUT4
p config_data "2222"
p PLACE_LOCATION "C35R9.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C35R9.lp0.lut0"
t 321 dx 
t 339 f3 
t 138 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7] REG
t 273 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 265 di 
t 282 a_sr 
t 173 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3819 sh [1]
n 3820 sh [0]
n 3821 sh1 
n 3822 sh0 
n 3823 mclk_out 
n 3824 sclk_out 
n 3825 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R12.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C35R12.lp3.reg0"
t 273 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 265 di 
t 3825 a_sr 
t 3823 mclk_b 
t 3824 sclk 
t 3822 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R12.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C35R12.lp3.reg0"
t 3822 sh [1]
t 3821 sh [0]
t 3825 a_sr 
t 3823 mclk_b 
t 3824 sclk 
t 425 clk 
t 173 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[27] REG
t 272 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 234 di 
t 282 a_sr 
t 3 en 
t 3 mclk_b 
t 425 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3826 sh [1]
n 3827 sh [0]
n 3828 sh1 
n 3829 sh0 
n 3830 mclk_out 
n 3831 sclk_out 
n 3832 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R15.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R15.lp0.reg0"
t 272 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 234 di 
t 3832 a_sr 
t 3830 mclk_b 
t 3831 sclk 
t 3829 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R15.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R15.lp0.reg0"
t 3829 sh [1]
t 3828 sh [0]
t 3832 a_sr 
t 3830 mclk_b 
t 3831 sclk 
t 425 clk 
t 3 en 
t 282 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0588 LUT4
p config_data "8888"
p PLACE_LOCATION "C35R10.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C35R10.lp2.lut0"
t 715 dx 
t 443 f3 
t 321 f2 
t 3 f1 
t 3 f0 
]
)