#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Mar 12 12:17:40 2020
# Process ID: 60499
# Current directory: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado
# Command line: vivado
# Log file: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/vivado.log
# Journal file: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
set_param board.repoPaths {/home/sashalag/.Xilinx/Vivado/2019.2/xhub/board_store}
xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
create_project BenchRV32 . -part xc7a50tcsg324-1
add_files -norecurse /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/DecodedOP.vh
add_files -norecurse {/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipID_RV32.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipWB_RV32.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/Core_RV32.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipIF_RV32.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
refresh_design
refresh_design
write_schematic -format pdf -orientation portrait /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/pdf/schematic.pdf
write_schematic -format pdf -orientation landscape /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/schematic.pdf
write_schematic -format pdf -orientation portrait /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/pdf/schematic.pdf
write_schematic -format pdf -orientation portrait /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/pdf/top.pdf
write_schematic -format pdf -orientation portrait /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/pdf/core.pdf
write_schematic -format pdf -orientation portrait /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/pdf/inside.pdf
write_schematic -format pdf -orientation landscape /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/pdf/inside.pdf
write_schematic -format pdf -orientation landscape /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/pdf/core.pdf
write_schematic -format pdf -orientation landscape /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/pdf/top.pdf
refresh_design
refresh_design
refresh_design
launch_simulation
source TOP_RV32.tcl
close_sim
