# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Mar 17 2018 18:15:54

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for incremental|clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (incremental|clk:R vs. incremental|clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: reset
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: leds[0]
			6.2.2::Path details for port: leds[1]
			6.2.3::Path details for port: leds[2]
			6.2.4::Path details for port: leds[3]
			6.2.5::Path details for port: leds[4]
			6.2.6::Path details for port: leds[5]
			6.2.7::Path details for port: leds[6]
			6.2.8::Path details for port: leds[7]
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: reset
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: leds[0]
			6.5.2::Path details for port: leds[1]
			6.5.3::Path details for port: leds[2]
			6.5.4::Path details for port: leds[3]
			6.5.5::Path details for port: leds[4]
			6.5.6::Path details for port: leds[5]
			6.5.7::Path details for port: leds[6]
			6.5.8::Path details for port: leds[7]
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: incremental|clk  | Frequency: 170.35 MHz  | Target: 151.06 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
incremental|clk  incremental|clk  6620             750         N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
reset      clk         155          incremental|clk:R      


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
leds[0]    clk         8691          incremental|clk:R      
leds[1]    clk         8593          incremental|clk:R      
leds[2]    clk         8691          incremental|clk:R      
leds[3]    clk         8705          incremental|clk:R      
leds[4]    clk         8593          incremental|clk:R      
leds[5]    clk         8769          incremental|clk:R      
leds[6]    clk         8593          incremental|clk:R      
leds[7]    clk         9070          incremental|clk:R      


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
reset      clk         232         incremental|clk:R      


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
leds[0]    clk         8258                  incremental|clk:R      
leds[1]    clk         8174                  incremental|clk:R      
leds[2]    clk         8258                  incremental|clk:R      
leds[3]    clk         8293                  incremental|clk:R      
leds[4]    clk         8174                  incremental|clk:R      
leds[5]    clk         8342                  incremental|clk:R      
leds[6]    clk         8174                  incremental|clk:R      
leds[7]    clk         8651                  incremental|clk:R      


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for incremental|clk
*********************************************
Clock: incremental|clk
Frequency: 170.35 MHz | Target: 151.06 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_0_LC_5_6_3/lcout
Path End         : value_cnt_22_LC_5_7_1/in3
Capture Clock    : value_cnt_22_LC_5_7_1/clk
Setup Constraint : 6620p
Path slack       : 750p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 5057
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     7978
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_0_LC_5_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_0_LC_5_6_3/lcout                      LogicCell40_SEQ_MODE_1010    540              2921    750  RISE       3
I__187/I                                        LocalMux                       0              2921    750  RISE       1
I__187/O                                        LocalMux                     330              3251    750  RISE       1
I__190/I                                        InMux                          0              3251    750  RISE       1
I__190/O                                        InMux                        259              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/in1                  LogicCell40_SEQ_MODE_0000      0              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/carryout             LogicCell40_SEQ_MODE_0000    259              3770    750  RISE       2
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryin    LogicCell40_SEQ_MODE_0000      0              3770    750  RISE       1
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryout   LogicCell40_SEQ_MODE_0000    126              3896    750  RISE       2
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryin    LogicCell40_SEQ_MODE_0000      0              3896    750  RISE       1
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryout   LogicCell40_SEQ_MODE_0000    126              4022    750  RISE       2
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryin    LogicCell40_SEQ_MODE_0000      0              4022    750  RISE       1
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryout   LogicCell40_SEQ_MODE_0000    126              4149    750  RISE       2
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryin    LogicCell40_SEQ_MODE_0000      0              4149    750  RISE       1
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryout   LogicCell40_SEQ_MODE_0000    126              4275    750  RISE       2
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryin    LogicCell40_SEQ_MODE_0000      0              4275    750  RISE       1
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryout   LogicCell40_SEQ_MODE_0000    126              4401    750  RISE       2
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/carryin    LogicCell40_SEQ_MODE_0000      0              4401    750  RISE       1
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/carryout   LogicCell40_SEQ_MODE_0000    126              4527    750  RISE       2
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/carryin    LogicCell40_SEQ_MODE_0000      0              4527    750  RISE       1
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/carryout   LogicCell40_SEQ_MODE_0000    126              4654    750  RISE       1
IN_MUX_bfv_6_6_0_/carryinitin                   ICE_CARRY_IN_MUX               0              4654    750  RISE       1
IN_MUX_bfv_6_6_0_/carryinitout                  ICE_CARRY_IN_MUX             196              4850    750  RISE       2
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/carryin    LogicCell40_SEQ_MODE_0000      0              4850    750  RISE       1
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/carryout   LogicCell40_SEQ_MODE_0000    126              4976    750  RISE       2
value_cnt_cry_8_THRU_LUT4_0_LC_6_6_1/carryin    LogicCell40_SEQ_MODE_0000      0              4976    750  RISE       1
value_cnt_cry_8_THRU_LUT4_0_LC_6_6_1/carryout   LogicCell40_SEQ_MODE_0000    126              5103    750  RISE       2
value_cnt_cry_9_THRU_LUT4_0_LC_6_6_2/carryin    LogicCell40_SEQ_MODE_0000      0              5103    750  RISE       1
value_cnt_cry_9_THRU_LUT4_0_LC_6_6_2/carryout   LogicCell40_SEQ_MODE_0000    126              5229    750  RISE       2
value_cnt_cry_10_THRU_LUT4_0_LC_6_6_3/carryin   LogicCell40_SEQ_MODE_0000      0              5229    750  RISE       1
value_cnt_cry_10_THRU_LUT4_0_LC_6_6_3/carryout  LogicCell40_SEQ_MODE_0000    126              5355    750  RISE       2
value_cnt_cry_11_THRU_LUT4_0_LC_6_6_4/carryin   LogicCell40_SEQ_MODE_0000      0              5355    750  RISE       1
value_cnt_cry_11_THRU_LUT4_0_LC_6_6_4/carryout  LogicCell40_SEQ_MODE_0000    126              5481    750  RISE       2
value_cnt_cry_12_THRU_LUT4_0_LC_6_6_5/carryin   LogicCell40_SEQ_MODE_0000      0              5481    750  RISE       1
value_cnt_cry_12_THRU_LUT4_0_LC_6_6_5/carryout  LogicCell40_SEQ_MODE_0000    126              5608    750  RISE       2
value_cnt_cry_13_THRU_LUT4_0_LC_6_6_6/carryin   LogicCell40_SEQ_MODE_0000      0              5608    750  RISE       1
value_cnt_cry_13_THRU_LUT4_0_LC_6_6_6/carryout  LogicCell40_SEQ_MODE_0000    126              5734    750  RISE       2
value_cnt_cry_14_THRU_LUT4_0_LC_6_6_7/carryin   LogicCell40_SEQ_MODE_0000      0              5734    750  RISE       1
value_cnt_cry_14_THRU_LUT4_0_LC_6_6_7/carryout  LogicCell40_SEQ_MODE_0000    126              5860    750  RISE       1
IN_MUX_bfv_6_7_0_/carryinitin                   ICE_CARRY_IN_MUX               0              5860    750  RISE       1
IN_MUX_bfv_6_7_0_/carryinitout                  ICE_CARRY_IN_MUX             196              6056    750  RISE       2
value_cnt_cry_15_THRU_LUT4_0_LC_6_7_0/carryin   LogicCell40_SEQ_MODE_0000      0              6056    750  RISE       1
value_cnt_cry_15_THRU_LUT4_0_LC_6_7_0/carryout  LogicCell40_SEQ_MODE_0000    126              6183    750  RISE       2
value_cnt_cry_16_THRU_LUT4_0_LC_6_7_1/carryin   LogicCell40_SEQ_MODE_0000      0              6183    750  RISE       1
value_cnt_cry_16_THRU_LUT4_0_LC_6_7_1/carryout  LogicCell40_SEQ_MODE_0000    126              6309    750  RISE       2
value_cnt_cry_17_THRU_LUT4_0_LC_6_7_2/carryin   LogicCell40_SEQ_MODE_0000      0              6309    750  RISE       1
value_cnt_cry_17_THRU_LUT4_0_LC_6_7_2/carryout  LogicCell40_SEQ_MODE_0000    126              6435    750  RISE       2
value_cnt_cry_18_THRU_LUT4_0_LC_6_7_3/carryin   LogicCell40_SEQ_MODE_0000      0              6435    750  RISE       1
value_cnt_cry_18_THRU_LUT4_0_LC_6_7_3/carryout  LogicCell40_SEQ_MODE_0000    126              6561    750  RISE       2
value_cnt_cry_19_THRU_LUT4_0_LC_6_7_4/carryin   LogicCell40_SEQ_MODE_0000      0              6561    750  RISE       1
value_cnt_cry_19_THRU_LUT4_0_LC_6_7_4/carryout  LogicCell40_SEQ_MODE_0000    126              6688    750  RISE       2
value_cnt_cry_20_THRU_LUT4_0_LC_6_7_5/carryin   LogicCell40_SEQ_MODE_0000      0              6688    750  RISE       1
value_cnt_cry_20_THRU_LUT4_0_LC_6_7_5/carryout  LogicCell40_SEQ_MODE_0000    126              6814    750  RISE       2
I__390/I                                        InMux                          0              6814    750  RISE       1
I__390/O                                        InMux                        259              7073    750  RISE       1
value_cnt_cry_21_THRU_LUT4_0_LC_6_7_6/in3       LogicCell40_SEQ_MODE_0000      0              7073    750  RISE       1
value_cnt_cry_21_THRU_LUT4_0_LC_6_7_6/lcout     LogicCell40_SEQ_MODE_0000    316              7389    750  RISE       1
I__391/I                                        LocalMux                       0              7389    750  RISE       1
I__391/O                                        LocalMux                     330              7719    750  RISE       1
I__392/I                                        InMux                          0              7719    750  RISE       1
I__392/O                                        InMux                        259              7978    750  RISE       1
value_cnt_22_LC_5_7_1/in3                       LogicCell40_SEQ_MODE_1010      0              7978    750  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_22_LC_5_7_1/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (incremental|clk:R vs. incremental|clk:R)
***********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_0_LC_5_6_3/lcout
Path End         : value_cnt_22_LC_5_7_1/in3
Capture Clock    : value_cnt_22_LC_5_7_1/clk
Setup Constraint : 6620p
Path slack       : 750p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 5057
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     7978
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_0_LC_5_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_0_LC_5_6_3/lcout                      LogicCell40_SEQ_MODE_1010    540              2921    750  RISE       3
I__187/I                                        LocalMux                       0              2921    750  RISE       1
I__187/O                                        LocalMux                     330              3251    750  RISE       1
I__190/I                                        InMux                          0              3251    750  RISE       1
I__190/O                                        InMux                        259              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/in1                  LogicCell40_SEQ_MODE_0000      0              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/carryout             LogicCell40_SEQ_MODE_0000    259              3770    750  RISE       2
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryin    LogicCell40_SEQ_MODE_0000      0              3770    750  RISE       1
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryout   LogicCell40_SEQ_MODE_0000    126              3896    750  RISE       2
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryin    LogicCell40_SEQ_MODE_0000      0              3896    750  RISE       1
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryout   LogicCell40_SEQ_MODE_0000    126              4022    750  RISE       2
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryin    LogicCell40_SEQ_MODE_0000      0              4022    750  RISE       1
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryout   LogicCell40_SEQ_MODE_0000    126              4149    750  RISE       2
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryin    LogicCell40_SEQ_MODE_0000      0              4149    750  RISE       1
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryout   LogicCell40_SEQ_MODE_0000    126              4275    750  RISE       2
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryin    LogicCell40_SEQ_MODE_0000      0              4275    750  RISE       1
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryout   LogicCell40_SEQ_MODE_0000    126              4401    750  RISE       2
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/carryin    LogicCell40_SEQ_MODE_0000      0              4401    750  RISE       1
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/carryout   LogicCell40_SEQ_MODE_0000    126              4527    750  RISE       2
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/carryin    LogicCell40_SEQ_MODE_0000      0              4527    750  RISE       1
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/carryout   LogicCell40_SEQ_MODE_0000    126              4654    750  RISE       1
IN_MUX_bfv_6_6_0_/carryinitin                   ICE_CARRY_IN_MUX               0              4654    750  RISE       1
IN_MUX_bfv_6_6_0_/carryinitout                  ICE_CARRY_IN_MUX             196              4850    750  RISE       2
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/carryin    LogicCell40_SEQ_MODE_0000      0              4850    750  RISE       1
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/carryout   LogicCell40_SEQ_MODE_0000    126              4976    750  RISE       2
value_cnt_cry_8_THRU_LUT4_0_LC_6_6_1/carryin    LogicCell40_SEQ_MODE_0000      0              4976    750  RISE       1
value_cnt_cry_8_THRU_LUT4_0_LC_6_6_1/carryout   LogicCell40_SEQ_MODE_0000    126              5103    750  RISE       2
value_cnt_cry_9_THRU_LUT4_0_LC_6_6_2/carryin    LogicCell40_SEQ_MODE_0000      0              5103    750  RISE       1
value_cnt_cry_9_THRU_LUT4_0_LC_6_6_2/carryout   LogicCell40_SEQ_MODE_0000    126              5229    750  RISE       2
value_cnt_cry_10_THRU_LUT4_0_LC_6_6_3/carryin   LogicCell40_SEQ_MODE_0000      0              5229    750  RISE       1
value_cnt_cry_10_THRU_LUT4_0_LC_6_6_3/carryout  LogicCell40_SEQ_MODE_0000    126              5355    750  RISE       2
value_cnt_cry_11_THRU_LUT4_0_LC_6_6_4/carryin   LogicCell40_SEQ_MODE_0000      0              5355    750  RISE       1
value_cnt_cry_11_THRU_LUT4_0_LC_6_6_4/carryout  LogicCell40_SEQ_MODE_0000    126              5481    750  RISE       2
value_cnt_cry_12_THRU_LUT4_0_LC_6_6_5/carryin   LogicCell40_SEQ_MODE_0000      0              5481    750  RISE       1
value_cnt_cry_12_THRU_LUT4_0_LC_6_6_5/carryout  LogicCell40_SEQ_MODE_0000    126              5608    750  RISE       2
value_cnt_cry_13_THRU_LUT4_0_LC_6_6_6/carryin   LogicCell40_SEQ_MODE_0000      0              5608    750  RISE       1
value_cnt_cry_13_THRU_LUT4_0_LC_6_6_6/carryout  LogicCell40_SEQ_MODE_0000    126              5734    750  RISE       2
value_cnt_cry_14_THRU_LUT4_0_LC_6_6_7/carryin   LogicCell40_SEQ_MODE_0000      0              5734    750  RISE       1
value_cnt_cry_14_THRU_LUT4_0_LC_6_6_7/carryout  LogicCell40_SEQ_MODE_0000    126              5860    750  RISE       1
IN_MUX_bfv_6_7_0_/carryinitin                   ICE_CARRY_IN_MUX               0              5860    750  RISE       1
IN_MUX_bfv_6_7_0_/carryinitout                  ICE_CARRY_IN_MUX             196              6056    750  RISE       2
value_cnt_cry_15_THRU_LUT4_0_LC_6_7_0/carryin   LogicCell40_SEQ_MODE_0000      0              6056    750  RISE       1
value_cnt_cry_15_THRU_LUT4_0_LC_6_7_0/carryout  LogicCell40_SEQ_MODE_0000    126              6183    750  RISE       2
value_cnt_cry_16_THRU_LUT4_0_LC_6_7_1/carryin   LogicCell40_SEQ_MODE_0000      0              6183    750  RISE       1
value_cnt_cry_16_THRU_LUT4_0_LC_6_7_1/carryout  LogicCell40_SEQ_MODE_0000    126              6309    750  RISE       2
value_cnt_cry_17_THRU_LUT4_0_LC_6_7_2/carryin   LogicCell40_SEQ_MODE_0000      0              6309    750  RISE       1
value_cnt_cry_17_THRU_LUT4_0_LC_6_7_2/carryout  LogicCell40_SEQ_MODE_0000    126              6435    750  RISE       2
value_cnt_cry_18_THRU_LUT4_0_LC_6_7_3/carryin   LogicCell40_SEQ_MODE_0000      0              6435    750  RISE       1
value_cnt_cry_18_THRU_LUT4_0_LC_6_7_3/carryout  LogicCell40_SEQ_MODE_0000    126              6561    750  RISE       2
value_cnt_cry_19_THRU_LUT4_0_LC_6_7_4/carryin   LogicCell40_SEQ_MODE_0000      0              6561    750  RISE       1
value_cnt_cry_19_THRU_LUT4_0_LC_6_7_4/carryout  LogicCell40_SEQ_MODE_0000    126              6688    750  RISE       2
value_cnt_cry_20_THRU_LUT4_0_LC_6_7_5/carryin   LogicCell40_SEQ_MODE_0000      0              6688    750  RISE       1
value_cnt_cry_20_THRU_LUT4_0_LC_6_7_5/carryout  LogicCell40_SEQ_MODE_0000    126              6814    750  RISE       2
I__390/I                                        InMux                          0              6814    750  RISE       1
I__390/O                                        InMux                        259              7073    750  RISE       1
value_cnt_cry_21_THRU_LUT4_0_LC_6_7_6/in3       LogicCell40_SEQ_MODE_0000      0              7073    750  RISE       1
value_cnt_cry_21_THRU_LUT4_0_LC_6_7_6/lcout     LogicCell40_SEQ_MODE_0000    316              7389    750  RISE       1
I__391/I                                        LocalMux                       0              7389    750  RISE       1
I__391/O                                        LocalMux                     330              7719    750  RISE       1
I__392/I                                        InMux                          0              7719    750  RISE       1
I__392/O                                        InMux                        259              7978    750  RISE       1
value_cnt_22_LC_5_7_1/in3                       LogicCell40_SEQ_MODE_1010      0              7978    750  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_22_LC_5_7_1/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: reset     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : reset
Clock Port        : clk
Clock Reference   : incremental|clk:R
Setup Time        : 155


Data Path Delay                2536
+ Setup Time                      0
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                  155

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
reset                                               incremental                0      0                  RISE  1       
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__409/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__409/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__410/I                                            GlobalMux                  0      1918               RISE  1       
I__410/O                                            GlobalMux                  154    2073               RISE  1       
I__411/I                                            SRMux                      0      2073               RISE  1       
I__411/O                                            SRMux                      463    2536               RISE  1       
value_cnt_5_LC_5_5_7/sr                             LogicCell40_SEQ_MODE_1010  0      2536               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               incremental                0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__427/I                                          gio2CtrlBuf                0      1918               RISE  1       
I__427/O                                          gio2CtrlBuf                0      1918               RISE  1       
I__428/I                                          GlobalMux                  0      1918               RISE  1       
I__428/O                                          GlobalMux                  154    2073               RISE  1       
I__436/I                                          ClkMux                     0      2073               RISE  1       
I__436/O                                          ClkMux                     309    2381               RISE  1       
value_cnt_5_LC_5_5_7/clk                          LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: leds[0]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : leds[0]
Clock Port         : clk
Clock Reference    : incremental|clk:R
Clock to Out Delay : 8691


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5770
---------------------------- ------
Clock To Out Delay             8691

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               incremental                0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__427/I                                          gio2CtrlBuf                0      1918               RISE  1       
I__427/O                                          gio2CtrlBuf                0      1918               RISE  1       
I__428/I                                          GlobalMux                  0      1918               RISE  1       
I__428/O                                          GlobalMux                  154    2073               RISE  1       
I__430/I                                          ClkMux                     0      2073               RISE  1       
I__430/O                                          ClkMux                     309    2381               RISE  1       
register10_1_LC_6_8_0/clk                         LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
register10_1_LC_6_8_0/lcout       LogicCell40_SEQ_MODE_1010  540    2921               RISE  3       
I__377/I                          Odrv4                      0      2921               RISE  1       
I__377/O                          Odrv4                      351    3272               RISE  1       
I__380/I                          Span4Mux_h                 0      3272               RISE  1       
I__380/O                          Span4Mux_h                 302    3574               RISE  1       
I__381/I                          Span4Mux_s2_h              0      3574               RISE  1       
I__381/O                          Span4Mux_s2_h              203    3777               RISE  1       
I__382/I                          LocalMux                   0      3777               RISE  1       
I__382/O                          LocalMux                   330    4107               RISE  1       
I__383/I                          IoInMux                    0      4107               RISE  1       
I__383/O                          IoInMux                    259    4366               RISE  1       
leds_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4366               RISE  1       
leds_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6603               FALL  1       
leds_obuf_0_iopad/DIN             IO_PAD                     0      6603               FALL  1       
leds_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     2088   8691               FALL  1       
leds[0]                           incremental                0      8691               FALL  1       

6.2.2::Path details for port: leds[1]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : leds[1]
Clock Port         : clk
Clock Reference    : incremental|clk:R
Clock to Out Delay : 8593


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5672
---------------------------- ------
Clock To Out Delay             8593

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               incremental                0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__427/I                                          gio2CtrlBuf                0      1918               RISE  1       
I__427/O                                          gio2CtrlBuf                0      1918               RISE  1       
I__428/I                                          GlobalMux                  0      1918               RISE  1       
I__428/O                                          GlobalMux                  154    2073               RISE  1       
I__430/I                                          ClkMux                     0      2073               RISE  1       
I__430/O                                          ClkMux                     309    2381               RISE  1       
register10_2_LC_6_8_3/clk                         LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
register10_2_LC_6_8_3/lcout       LogicCell40_SEQ_MODE_1010  540    2921               FALL  3       
I__364/I                          Odrv12                     0      2921               FALL  1       
I__364/O                          Odrv12                     540    3461               FALL  1       
I__367/I                          Span12Mux_s6_h             0      3461               FALL  1       
I__367/O                          Span12Mux_s6_h             281    3742               FALL  1       
I__368/I                          LocalMux                   0      3742               FALL  1       
I__368/O                          LocalMux                   309    4051               FALL  1       
I__369/I                          IoInMux                    0      4051               FALL  1       
I__369/O                          IoInMux                    217    4268               FALL  1       
leds_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4268               FALL  1       
leds_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6505               FALL  1       
leds_obuf_1_iopad/DIN             IO_PAD                     0      6505               FALL  1       
leds_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     2088   8593               FALL  1       
leds[1]                           incremental                0      8593               FALL  1       

6.2.3::Path details for port: leds[2]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : leds[2]
Clock Port         : clk
Clock Reference    : incremental|clk:R
Clock to Out Delay : 8691


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5770
---------------------------- ------
Clock To Out Delay             8691

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               incremental                0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__427/I                                          gio2CtrlBuf                0      1918               RISE  1       
I__427/O                                          gio2CtrlBuf                0      1918               RISE  1       
I__428/I                                          GlobalMux                  0      1918               RISE  1       
I__428/O                                          GlobalMux                  154    2073               RISE  1       
I__435/I                                          ClkMux                     0      2073               RISE  1       
I__435/O                                          ClkMux                     309    2381               RISE  1       
register10_3_LC_6_9_0/clk                         LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
register10_3_LC_6_9_0/lcout       LogicCell40_SEQ_MODE_1010  540    2921               RISE  3       
I__355/I                          Odrv4                      0      2921               RISE  1       
I__355/O                          Odrv4                      351    3272               RISE  1       
I__358/I                          Span4Mux_h                 0      3272               RISE  1       
I__358/O                          Span4Mux_h                 302    3574               RISE  1       
I__359/I                          Span4Mux_s2_h              0      3574               RISE  1       
I__359/O                          Span4Mux_s2_h              203    3777               RISE  1       
I__360/I                          LocalMux                   0      3777               RISE  1       
I__360/O                          LocalMux                   330    4107               RISE  1       
I__361/I                          IoInMux                    0      4107               RISE  1       
I__361/O                          IoInMux                    259    4366               RISE  1       
leds_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4366               RISE  1       
leds_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6603               FALL  1       
leds_obuf_2_iopad/DIN             IO_PAD                     0      6603               FALL  1       
leds_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     2088   8691               FALL  1       
leds[2]                           incremental                0      8691               FALL  1       

6.2.4::Path details for port: leds[3]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : leds[3]
Clock Port         : clk
Clock Reference    : incremental|clk:R
Clock to Out Delay : 8705


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5784
---------------------------- ------
Clock To Out Delay             8705

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               incremental                0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__427/I                                          gio2CtrlBuf                0      1918               RISE  1       
I__427/O                                          gio2CtrlBuf                0      1918               RISE  1       
I__428/I                                          GlobalMux                  0      1918               RISE  1       
I__428/O                                          GlobalMux                  154    2073               RISE  1       
I__435/I                                          ClkMux                     0      2073               RISE  1       
I__435/O                                          ClkMux                     309    2381               RISE  1       
register10_4_LC_6_9_2/clk                         LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
register10_4_LC_6_9_2/lcout       LogicCell40_SEQ_MODE_1010  540    2921               RISE  3       
I__591/I                          Odrv4                      0      2921               RISE  1       
I__591/O                          Odrv4                      351    3272               RISE  1       
I__594/I                          Span4Mux_s3_h              0      3272               RISE  1       
I__594/O                          Span4Mux_s3_h              231    3503               RISE  1       
I__596/I                          IoSpan4Mux                 0      3503               RISE  1       
I__596/O                          IoSpan4Mux                 288    3791               RISE  1       
I__597/I                          LocalMux                   0      3791               RISE  1       
I__597/O                          LocalMux                   330    4121               RISE  1       
I__598/I                          IoInMux                    0      4121               RISE  1       
I__598/O                          IoInMux                    259    4380               RISE  1       
leds_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4380               RISE  1       
leds_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6617               FALL  1       
leds_obuf_3_iopad/DIN             IO_PAD                     0      6617               FALL  1       
leds_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     2088   8705               FALL  1       
leds[3]                           incremental                0      8705               FALL  1       

6.2.5::Path details for port: leds[4]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : leds[4]
Clock Port         : clk
Clock Reference    : incremental|clk:R
Clock to Out Delay : 8593


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5672
---------------------------- ------
Clock To Out Delay             8593

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               incremental                0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__427/I                                          gio2CtrlBuf                0      1918               RISE  1       
I__427/O                                          gio2CtrlBuf                0      1918               RISE  1       
I__428/I                                          GlobalMux                  0      1918               RISE  1       
I__428/O                                          GlobalMux                  154    2073               RISE  1       
I__435/I                                          ClkMux                     0      2073               RISE  1       
I__435/O                                          ClkMux                     309    2381               RISE  1       
register10_5_LC_6_9_3/clk                         LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
register10_5_LC_6_9_3/lcout       LogicCell40_SEQ_MODE_1010  540    2921               FALL  3       
I__583/I                          Odrv12                     0      2921               FALL  1       
I__583/O                          Odrv12                     540    3461               FALL  1       
I__586/I                          Span12Mux_s6_h             0      3461               FALL  1       
I__586/O                          Span12Mux_s6_h             281    3742               FALL  1       
I__588/I                          LocalMux                   0      3742               FALL  1       
I__588/O                          LocalMux                   309    4051               FALL  1       
I__589/I                          IoInMux                    0      4051               FALL  1       
I__589/O                          IoInMux                    217    4268               FALL  1       
leds_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4268               FALL  1       
leds_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6505               FALL  1       
leds_obuf_4_iopad/DIN             IO_PAD                     0      6505               FALL  1       
leds_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                     2088   8593               FALL  1       
leds[4]                           incremental                0      8593               FALL  1       

6.2.6::Path details for port: leds[5]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : leds[5]
Clock Port         : clk
Clock Reference    : incremental|clk:R
Clock to Out Delay : 8769


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5848
---------------------------- ------
Clock To Out Delay             8769

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               incremental                0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__427/I                                          gio2CtrlBuf                0      1918               RISE  1       
I__427/O                                          gio2CtrlBuf                0      1918               RISE  1       
I__428/I                                          GlobalMux                  0      1918               RISE  1       
I__428/O                                          GlobalMux                  154    2073               RISE  1       
I__435/I                                          ClkMux                     0      2073               RISE  1       
I__435/O                                          ClkMux                     309    2381               RISE  1       
register10_6_LC_6_9_1/clk                         LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
register10_6_LC_6_9_1/lcout       LogicCell40_SEQ_MODE_1010  540    2921               RISE  3       
I__575/I                          Odrv4                      0      2921               RISE  1       
I__575/O                          Odrv4                      351    3272               RISE  1       
I__578/I                          Span4Mux_v                 0      3272               RISE  1       
I__578/O                          Span4Mux_v                 351    3623               RISE  1       
I__579/I                          Span4Mux_s3_h              0      3623               RISE  1       
I__579/O                          Span4Mux_s3_h              231    3854               RISE  1       
I__580/I                          LocalMux                   0      3854               RISE  1       
I__580/O                          LocalMux                   330    4184               RISE  1       
I__581/I                          IoInMux                    0      4184               RISE  1       
I__581/O                          IoInMux                    259    4443               RISE  1       
leds_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4443               RISE  1       
leds_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6681               FALL  1       
leds_obuf_5_iopad/DIN             IO_PAD                     0      6681               FALL  1       
leds_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                     2088   8769               FALL  1       
leds[5]                           incremental                0      8769               FALL  1       

6.2.7::Path details for port: leds[6]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : leds[6]
Clock Port         : clk
Clock Reference    : incremental|clk:R
Clock to Out Delay : 8593


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5672
---------------------------- ------
Clock To Out Delay             8593

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               incremental                0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__427/I                                          gio2CtrlBuf                0      1918               RISE  1       
I__427/O                                          gio2CtrlBuf                0      1918               RISE  1       
I__428/I                                          GlobalMux                  0      1918               RISE  1       
I__428/O                                          GlobalMux                  154    2073               RISE  1       
I__435/I                                          ClkMux                     0      2073               RISE  1       
I__435/O                                          ClkMux                     309    2381               RISE  1       
register10_7_LC_6_9_4/clk                         LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
register10_7_LC_6_9_4/lcout       LogicCell40_SEQ_MODE_1010  540    2921               FALL  3       
I__544/I                          Odrv12                     0      2921               FALL  1       
I__544/O                          Odrv12                     540    3461               FALL  1       
I__547/I                          Span12Mux_s6_h             0      3461               FALL  1       
I__547/O                          Span12Mux_s6_h             281    3742               FALL  1       
I__548/I                          LocalMux                   0      3742               FALL  1       
I__548/O                          LocalMux                   309    4051               FALL  1       
I__549/I                          IoInMux                    0      4051               FALL  1       
I__549/O                          IoInMux                    217    4268               FALL  1       
leds_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4268               FALL  1       
leds_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6505               FALL  1       
leds_obuf_6_iopad/DIN             IO_PAD                     0      6505               FALL  1       
leds_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                     2088   8593               FALL  1       
leds[6]                           incremental                0      8593               FALL  1       

6.2.8::Path details for port: leds[7]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : leds[7]
Clock Port         : clk
Clock Reference    : incremental|clk:R
Clock to Out Delay : 9070


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6149
---------------------------- ------
Clock To Out Delay             9070

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               incremental                0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__427/I                                          gio2CtrlBuf                0      1918               RISE  1       
I__427/O                                          gio2CtrlBuf                0      1918               RISE  1       
I__428/I                                          GlobalMux                  0      1918               RISE  1       
I__428/O                                          GlobalMux                  154    2073               RISE  1       
I__435/I                                          ClkMux                     0      2073               RISE  1       
I__435/O                                          ClkMux                     309    2381               RISE  1       
register10_8_LC_6_9_6/clk                         LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
register10_8_LC_6_9_6/lcout       LogicCell40_SEQ_MODE_1010  540    2921               FALL  3       
I__534/I                          Odrv4                      0      2921               FALL  1       
I__534/O                          Odrv4                      372    3293               FALL  1       
I__537/I                          Span4Mux_v                 0      3293               FALL  1       
I__537/O                          Span4Mux_v                 372    3665               FALL  1       
I__539/I                          Span4Mux_s3_h              0      3665               FALL  1       
I__539/O                          Span4Mux_s3_h              231    3896               FALL  1       
I__540/I                          IoSpan4Mux                 0      3896               FALL  1       
I__540/O                          IoSpan4Mux                 323    4219               FALL  1       
I__541/I                          LocalMux                   0      4219               FALL  1       
I__541/O                          LocalMux                   309    4527               FALL  1       
I__542/I                          IoInMux                    0      4527               FALL  1       
I__542/O                          IoInMux                    217    4745               FALL  1       
leds_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4745               FALL  1       
leds_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6982               FALL  1       
leds_obuf_7_iopad/DIN             IO_PAD                     0      6982               FALL  1       
leds_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                     2088   9070               FALL  1       
leds[7]                           incremental                0      9070               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: reset     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : reset
Clock Port        : clk
Clock Reference   : incremental|clk:R
Hold Time         : 232


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -2149
---------------------------- ------
Hold Time                       232

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
reset                                               incremental                0      0                  FALL  1       
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      460                FALL  1       
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1254   1714               FALL  1       
I__409/I                                            gio2CtrlBuf                0      1714               FALL  1       
I__409/O                                            gio2CtrlBuf                0      1714               FALL  1       
I__410/I                                            GlobalMux                  0      1714               FALL  1       
I__410/O                                            GlobalMux                  77     1791               FALL  1       
I__411/I                                            SRMux                      0      1791               FALL  1       
I__411/O                                            SRMux                      358    2149               FALL  1       
value_cnt_5_LC_5_5_7/sr                             LogicCell40_SEQ_MODE_1010  0      2149               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               incremental                0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__427/I                                          gio2CtrlBuf                0      1918               RISE  1       
I__427/O                                          gio2CtrlBuf                0      1918               RISE  1       
I__428/I                                          GlobalMux                  0      1918               RISE  1       
I__428/O                                          GlobalMux                  154    2073               RISE  1       
I__436/I                                          ClkMux                     0      2073               RISE  1       
I__436/O                                          ClkMux                     309    2381               RISE  1       
value_cnt_5_LC_5_5_7/clk                          LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: leds[0]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : leds[0]
Clock Port         : clk
Clock Reference    : incremental|clk:R
Clock to Out Delay : 8258


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5337
---------------------------- ------
Clock To Out Delay             8258

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               incremental                0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__427/I                                          gio2CtrlBuf                0      1918               RISE  1       
I__427/O                                          gio2CtrlBuf                0      1918               RISE  1       
I__428/I                                          GlobalMux                  0      1918               RISE  1       
I__428/O                                          GlobalMux                  154    2073               RISE  1       
I__430/I                                          ClkMux                     0      2073               RISE  1       
I__430/O                                          ClkMux                     309    2381               RISE  1       
register10_1_LC_6_8_0/clk                         LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
register10_1_LC_6_8_0/lcout       LogicCell40_SEQ_MODE_1010  540    2921               FALL  3       
I__377/I                          Odrv4                      0      2921               FALL  1       
I__377/O                          Odrv4                      372    3293               FALL  1       
I__380/I                          Span4Mux_h                 0      3293               FALL  1       
I__380/O                          Span4Mux_h                 316    3609               FALL  1       
I__381/I                          Span4Mux_s2_h              0      3609               FALL  1       
I__381/O                          Span4Mux_s2_h              203    3812               FALL  1       
I__382/I                          LocalMux                   0      3812               FALL  1       
I__382/O                          LocalMux                   309    4121               FALL  1       
I__383/I                          IoInMux                    0      4121               FALL  1       
I__383/O                          IoInMux                    217    4338               FALL  1       
leds_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4338               FALL  1       
leds_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6344               RISE  1       
leds_obuf_0_iopad/DIN             IO_PAD                     0      6344               RISE  1       
leds_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     1914   8258               RISE  1       
leds[0]                           incremental                0      8258               RISE  1       

6.5.2::Path details for port: leds[1]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : leds[1]
Clock Port         : clk
Clock Reference    : incremental|clk:R
Clock to Out Delay : 8174


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5253
---------------------------- ------
Clock To Out Delay             8174

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               incremental                0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__427/I                                          gio2CtrlBuf                0      1918               RISE  1       
I__427/O                                          gio2CtrlBuf                0      1918               RISE  1       
I__428/I                                          GlobalMux                  0      1918               RISE  1       
I__428/O                                          GlobalMux                  154    2073               RISE  1       
I__430/I                                          ClkMux                     0      2073               RISE  1       
I__430/O                                          ClkMux                     309    2381               RISE  1       
register10_2_LC_6_8_3/clk                         LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
register10_2_LC_6_8_3/lcout       LogicCell40_SEQ_MODE_1010  540    2921               RISE  3       
I__364/I                          Odrv12                     0      2921               RISE  1       
I__364/O                          Odrv12                     491    3412               RISE  1       
I__367/I                          Span12Mux_s6_h             0      3412               RISE  1       
I__367/O                          Span12Mux_s6_h             252    3665               RISE  1       
I__368/I                          LocalMux                   0      3665               RISE  1       
I__368/O                          LocalMux                   330    3994               RISE  1       
I__369/I                          IoInMux                    0      3994               RISE  1       
I__369/O                          IoInMux                    259    4254               RISE  1       
leds_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4254               RISE  1       
leds_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6260               RISE  1       
leds_obuf_1_iopad/DIN             IO_PAD                     0      6260               RISE  1       
leds_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     1914   8174               RISE  1       
leds[1]                           incremental                0      8174               RISE  1       

6.5.3::Path details for port: leds[2]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : leds[2]
Clock Port         : clk
Clock Reference    : incremental|clk:R
Clock to Out Delay : 8258


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5337
---------------------------- ------
Clock To Out Delay             8258

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               incremental                0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__427/I                                          gio2CtrlBuf                0      1918               RISE  1       
I__427/O                                          gio2CtrlBuf                0      1918               RISE  1       
I__428/I                                          GlobalMux                  0      1918               RISE  1       
I__428/O                                          GlobalMux                  154    2073               RISE  1       
I__435/I                                          ClkMux                     0      2073               RISE  1       
I__435/O                                          ClkMux                     309    2381               RISE  1       
register10_3_LC_6_9_0/clk                         LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
register10_3_LC_6_9_0/lcout       LogicCell40_SEQ_MODE_1010  540    2921               FALL  3       
I__355/I                          Odrv4                      0      2921               FALL  1       
I__355/O                          Odrv4                      372    3293               FALL  1       
I__358/I                          Span4Mux_h                 0      3293               FALL  1       
I__358/O                          Span4Mux_h                 316    3609               FALL  1       
I__359/I                          Span4Mux_s2_h              0      3609               FALL  1       
I__359/O                          Span4Mux_s2_h              203    3812               FALL  1       
I__360/I                          LocalMux                   0      3812               FALL  1       
I__360/O                          LocalMux                   309    4121               FALL  1       
I__361/I                          IoInMux                    0      4121               FALL  1       
I__361/O                          IoInMux                    217    4338               FALL  1       
leds_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4338               FALL  1       
leds_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6344               RISE  1       
leds_obuf_2_iopad/DIN             IO_PAD                     0      6344               RISE  1       
leds_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     1914   8258               RISE  1       
leds[2]                           incremental                0      8258               RISE  1       

6.5.4::Path details for port: leds[3]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : leds[3]
Clock Port         : clk
Clock Reference    : incremental|clk:R
Clock to Out Delay : 8293


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5372
---------------------------- ------
Clock To Out Delay             8293

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               incremental                0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__427/I                                          gio2CtrlBuf                0      1918               RISE  1       
I__427/O                                          gio2CtrlBuf                0      1918               RISE  1       
I__428/I                                          GlobalMux                  0      1918               RISE  1       
I__428/O                                          GlobalMux                  154    2073               RISE  1       
I__435/I                                          ClkMux                     0      2073               RISE  1       
I__435/O                                          ClkMux                     309    2381               RISE  1       
register10_4_LC_6_9_2/clk                         LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
register10_4_LC_6_9_2/lcout       LogicCell40_SEQ_MODE_1010  540    2921               FALL  3       
I__591/I                          Odrv4                      0      2921               FALL  1       
I__591/O                          Odrv4                      372    3293               FALL  1       
I__594/I                          Span4Mux_s3_h              0      3293               FALL  1       
I__594/O                          Span4Mux_s3_h              231    3525               FALL  1       
I__596/I                          IoSpan4Mux                 0      3525               FALL  1       
I__596/O                          IoSpan4Mux                 323    3847               FALL  1       
I__597/I                          LocalMux                   0      3847               FALL  1       
I__597/O                          LocalMux                   309    4156               FALL  1       
I__598/I                          IoInMux                    0      4156               FALL  1       
I__598/O                          IoInMux                    217    4373               FALL  1       
leds_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4373               FALL  1       
leds_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6379               RISE  1       
leds_obuf_3_iopad/DIN             IO_PAD                     0      6379               RISE  1       
leds_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     1914   8293               RISE  1       
leds[3]                           incremental                0      8293               RISE  1       

6.5.5::Path details for port: leds[4]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : leds[4]
Clock Port         : clk
Clock Reference    : incremental|clk:R
Clock to Out Delay : 8174


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5253
---------------------------- ------
Clock To Out Delay             8174

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               incremental                0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__427/I                                          gio2CtrlBuf                0      1918               RISE  1       
I__427/O                                          gio2CtrlBuf                0      1918               RISE  1       
I__428/I                                          GlobalMux                  0      1918               RISE  1       
I__428/O                                          GlobalMux                  154    2073               RISE  1       
I__435/I                                          ClkMux                     0      2073               RISE  1       
I__435/O                                          ClkMux                     309    2381               RISE  1       
register10_5_LC_6_9_3/clk                         LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
register10_5_LC_6_9_3/lcout       LogicCell40_SEQ_MODE_1010  540    2921               RISE  3       
I__583/I                          Odrv12                     0      2921               RISE  1       
I__583/O                          Odrv12                     491    3412               RISE  1       
I__586/I                          Span12Mux_s6_h             0      3412               RISE  1       
I__586/O                          Span12Mux_s6_h             252    3665               RISE  1       
I__588/I                          LocalMux                   0      3665               RISE  1       
I__588/O                          LocalMux                   330    3994               RISE  1       
I__589/I                          IoInMux                    0      3994               RISE  1       
I__589/O                          IoInMux                    259    4254               RISE  1       
leds_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4254               RISE  1       
leds_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6260               RISE  1       
leds_obuf_4_iopad/DIN             IO_PAD                     0      6260               RISE  1       
leds_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                     1914   8174               RISE  1       
leds[4]                           incremental                0      8174               RISE  1       

6.5.6::Path details for port: leds[5]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : leds[5]
Clock Port         : clk
Clock Reference    : incremental|clk:R
Clock to Out Delay : 8342


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5421
---------------------------- ------
Clock To Out Delay             8342

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               incremental                0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__427/I                                          gio2CtrlBuf                0      1918               RISE  1       
I__427/O                                          gio2CtrlBuf                0      1918               RISE  1       
I__428/I                                          GlobalMux                  0      1918               RISE  1       
I__428/O                                          GlobalMux                  154    2073               RISE  1       
I__435/I                                          ClkMux                     0      2073               RISE  1       
I__435/O                                          ClkMux                     309    2381               RISE  1       
register10_6_LC_6_9_1/clk                         LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
register10_6_LC_6_9_1/lcout       LogicCell40_SEQ_MODE_1010  540    2921               FALL  3       
I__575/I                          Odrv4                      0      2921               FALL  1       
I__575/O                          Odrv4                      372    3293               FALL  1       
I__578/I                          Span4Mux_v                 0      3293               FALL  1       
I__578/O                          Span4Mux_v                 372    3665               FALL  1       
I__579/I                          Span4Mux_s3_h              0      3665               FALL  1       
I__579/O                          Span4Mux_s3_h              231    3896               FALL  1       
I__580/I                          LocalMux                   0      3896               FALL  1       
I__580/O                          LocalMux                   309    4205               FALL  1       
I__581/I                          IoInMux                    0      4205               FALL  1       
I__581/O                          IoInMux                    217    4422               FALL  1       
leds_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4422               FALL  1       
leds_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6428               RISE  1       
leds_obuf_5_iopad/DIN             IO_PAD                     0      6428               RISE  1       
leds_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                     1914   8342               RISE  1       
leds[5]                           incremental                0      8342               RISE  1       

6.5.7::Path details for port: leds[6]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : leds[6]
Clock Port         : clk
Clock Reference    : incremental|clk:R
Clock to Out Delay : 8174


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5253
---------------------------- ------
Clock To Out Delay             8174

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               incremental                0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__427/I                                          gio2CtrlBuf                0      1918               RISE  1       
I__427/O                                          gio2CtrlBuf                0      1918               RISE  1       
I__428/I                                          GlobalMux                  0      1918               RISE  1       
I__428/O                                          GlobalMux                  154    2073               RISE  1       
I__435/I                                          ClkMux                     0      2073               RISE  1       
I__435/O                                          ClkMux                     309    2381               RISE  1       
register10_7_LC_6_9_4/clk                         LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
register10_7_LC_6_9_4/lcout       LogicCell40_SEQ_MODE_1010  540    2921               RISE  3       
I__544/I                          Odrv12                     0      2921               RISE  1       
I__544/O                          Odrv12                     491    3412               RISE  1       
I__547/I                          Span12Mux_s6_h             0      3412               RISE  1       
I__547/O                          Span12Mux_s6_h             252    3665               RISE  1       
I__548/I                          LocalMux                   0      3665               RISE  1       
I__548/O                          LocalMux                   330    3994               RISE  1       
I__549/I                          IoInMux                    0      3994               RISE  1       
I__549/O                          IoInMux                    259    4254               RISE  1       
leds_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4254               RISE  1       
leds_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6260               RISE  1       
leds_obuf_6_iopad/DIN             IO_PAD                     0      6260               RISE  1       
leds_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                     1914   8174               RISE  1       
leds[6]                           incremental                0      8174               RISE  1       

6.5.8::Path details for port: leds[7]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : leds[7]
Clock Port         : clk
Clock Reference    : incremental|clk:R
Clock to Out Delay : 8651


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5730
---------------------------- ------
Clock To Out Delay             8651

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               incremental                0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__427/I                                          gio2CtrlBuf                0      1918               RISE  1       
I__427/O                                          gio2CtrlBuf                0      1918               RISE  1       
I__428/I                                          GlobalMux                  0      1918               RISE  1       
I__428/O                                          GlobalMux                  154    2073               RISE  1       
I__435/I                                          ClkMux                     0      2073               RISE  1       
I__435/O                                          ClkMux                     309    2381               RISE  1       
register10_8_LC_6_9_6/clk                         LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
register10_8_LC_6_9_6/lcout       LogicCell40_SEQ_MODE_1010  540    2921               RISE  3       
I__534/I                          Odrv4                      0      2921               RISE  1       
I__534/O                          Odrv4                      351    3272               RISE  1       
I__537/I                          Span4Mux_v                 0      3272               RISE  1       
I__537/O                          Span4Mux_v                 351    3623               RISE  1       
I__539/I                          Span4Mux_s3_h              0      3623               RISE  1       
I__539/O                          Span4Mux_s3_h              231    3854               RISE  1       
I__540/I                          IoSpan4Mux                 0      3854               RISE  1       
I__540/O                          IoSpan4Mux                 288    4142               RISE  1       
I__541/I                          LocalMux                   0      4142               RISE  1       
I__541/O                          LocalMux                   330    4471               RISE  1       
I__542/I                          IoInMux                    0      4471               RISE  1       
I__542/O                          IoInMux                    259    4731               RISE  1       
leds_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4731               RISE  1       
leds_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6737               RISE  1       
leds_obuf_7_iopad/DIN             IO_PAD                     0      6737               RISE  1       
leds_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                     1914   8651               RISE  1       
leds[7]                           incremental                0      8651               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_0_LC_5_6_3/lcout
Path End         : value_cnt_22_LC_5_7_1/in3
Capture Clock    : value_cnt_22_LC_5_7_1/clk
Setup Constraint : 6620p
Path slack       : 750p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 5057
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     7978
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_0_LC_5_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_0_LC_5_6_3/lcout                      LogicCell40_SEQ_MODE_1010    540              2921    750  RISE       3
I__187/I                                        LocalMux                       0              2921    750  RISE       1
I__187/O                                        LocalMux                     330              3251    750  RISE       1
I__190/I                                        InMux                          0              3251    750  RISE       1
I__190/O                                        InMux                        259              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/in1                  LogicCell40_SEQ_MODE_0000      0              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/carryout             LogicCell40_SEQ_MODE_0000    259              3770    750  RISE       2
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryin    LogicCell40_SEQ_MODE_0000      0              3770    750  RISE       1
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryout   LogicCell40_SEQ_MODE_0000    126              3896    750  RISE       2
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryin    LogicCell40_SEQ_MODE_0000      0              3896    750  RISE       1
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryout   LogicCell40_SEQ_MODE_0000    126              4022    750  RISE       2
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryin    LogicCell40_SEQ_MODE_0000      0              4022    750  RISE       1
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryout   LogicCell40_SEQ_MODE_0000    126              4149    750  RISE       2
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryin    LogicCell40_SEQ_MODE_0000      0              4149    750  RISE       1
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryout   LogicCell40_SEQ_MODE_0000    126              4275    750  RISE       2
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryin    LogicCell40_SEQ_MODE_0000      0              4275    750  RISE       1
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryout   LogicCell40_SEQ_MODE_0000    126              4401    750  RISE       2
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/carryin    LogicCell40_SEQ_MODE_0000      0              4401    750  RISE       1
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/carryout   LogicCell40_SEQ_MODE_0000    126              4527    750  RISE       2
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/carryin    LogicCell40_SEQ_MODE_0000      0              4527    750  RISE       1
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/carryout   LogicCell40_SEQ_MODE_0000    126              4654    750  RISE       1
IN_MUX_bfv_6_6_0_/carryinitin                   ICE_CARRY_IN_MUX               0              4654    750  RISE       1
IN_MUX_bfv_6_6_0_/carryinitout                  ICE_CARRY_IN_MUX             196              4850    750  RISE       2
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/carryin    LogicCell40_SEQ_MODE_0000      0              4850    750  RISE       1
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/carryout   LogicCell40_SEQ_MODE_0000    126              4976    750  RISE       2
value_cnt_cry_8_THRU_LUT4_0_LC_6_6_1/carryin    LogicCell40_SEQ_MODE_0000      0              4976    750  RISE       1
value_cnt_cry_8_THRU_LUT4_0_LC_6_6_1/carryout   LogicCell40_SEQ_MODE_0000    126              5103    750  RISE       2
value_cnt_cry_9_THRU_LUT4_0_LC_6_6_2/carryin    LogicCell40_SEQ_MODE_0000      0              5103    750  RISE       1
value_cnt_cry_9_THRU_LUT4_0_LC_6_6_2/carryout   LogicCell40_SEQ_MODE_0000    126              5229    750  RISE       2
value_cnt_cry_10_THRU_LUT4_0_LC_6_6_3/carryin   LogicCell40_SEQ_MODE_0000      0              5229    750  RISE       1
value_cnt_cry_10_THRU_LUT4_0_LC_6_6_3/carryout  LogicCell40_SEQ_MODE_0000    126              5355    750  RISE       2
value_cnt_cry_11_THRU_LUT4_0_LC_6_6_4/carryin   LogicCell40_SEQ_MODE_0000      0              5355    750  RISE       1
value_cnt_cry_11_THRU_LUT4_0_LC_6_6_4/carryout  LogicCell40_SEQ_MODE_0000    126              5481    750  RISE       2
value_cnt_cry_12_THRU_LUT4_0_LC_6_6_5/carryin   LogicCell40_SEQ_MODE_0000      0              5481    750  RISE       1
value_cnt_cry_12_THRU_LUT4_0_LC_6_6_5/carryout  LogicCell40_SEQ_MODE_0000    126              5608    750  RISE       2
value_cnt_cry_13_THRU_LUT4_0_LC_6_6_6/carryin   LogicCell40_SEQ_MODE_0000      0              5608    750  RISE       1
value_cnt_cry_13_THRU_LUT4_0_LC_6_6_6/carryout  LogicCell40_SEQ_MODE_0000    126              5734    750  RISE       2
value_cnt_cry_14_THRU_LUT4_0_LC_6_6_7/carryin   LogicCell40_SEQ_MODE_0000      0              5734    750  RISE       1
value_cnt_cry_14_THRU_LUT4_0_LC_6_6_7/carryout  LogicCell40_SEQ_MODE_0000    126              5860    750  RISE       1
IN_MUX_bfv_6_7_0_/carryinitin                   ICE_CARRY_IN_MUX               0              5860    750  RISE       1
IN_MUX_bfv_6_7_0_/carryinitout                  ICE_CARRY_IN_MUX             196              6056    750  RISE       2
value_cnt_cry_15_THRU_LUT4_0_LC_6_7_0/carryin   LogicCell40_SEQ_MODE_0000      0              6056    750  RISE       1
value_cnt_cry_15_THRU_LUT4_0_LC_6_7_0/carryout  LogicCell40_SEQ_MODE_0000    126              6183    750  RISE       2
value_cnt_cry_16_THRU_LUT4_0_LC_6_7_1/carryin   LogicCell40_SEQ_MODE_0000      0              6183    750  RISE       1
value_cnt_cry_16_THRU_LUT4_0_LC_6_7_1/carryout  LogicCell40_SEQ_MODE_0000    126              6309    750  RISE       2
value_cnt_cry_17_THRU_LUT4_0_LC_6_7_2/carryin   LogicCell40_SEQ_MODE_0000      0              6309    750  RISE       1
value_cnt_cry_17_THRU_LUT4_0_LC_6_7_2/carryout  LogicCell40_SEQ_MODE_0000    126              6435    750  RISE       2
value_cnt_cry_18_THRU_LUT4_0_LC_6_7_3/carryin   LogicCell40_SEQ_MODE_0000      0              6435    750  RISE       1
value_cnt_cry_18_THRU_LUT4_0_LC_6_7_3/carryout  LogicCell40_SEQ_MODE_0000    126              6561    750  RISE       2
value_cnt_cry_19_THRU_LUT4_0_LC_6_7_4/carryin   LogicCell40_SEQ_MODE_0000      0              6561    750  RISE       1
value_cnt_cry_19_THRU_LUT4_0_LC_6_7_4/carryout  LogicCell40_SEQ_MODE_0000    126              6688    750  RISE       2
value_cnt_cry_20_THRU_LUT4_0_LC_6_7_5/carryin   LogicCell40_SEQ_MODE_0000      0              6688    750  RISE       1
value_cnt_cry_20_THRU_LUT4_0_LC_6_7_5/carryout  LogicCell40_SEQ_MODE_0000    126              6814    750  RISE       2
I__390/I                                        InMux                          0              6814    750  RISE       1
I__390/O                                        InMux                        259              7073    750  RISE       1
value_cnt_cry_21_THRU_LUT4_0_LC_6_7_6/in3       LogicCell40_SEQ_MODE_0000      0              7073    750  RISE       1
value_cnt_cry_21_THRU_LUT4_0_LC_6_7_6/lcout     LogicCell40_SEQ_MODE_0000    316              7389    750  RISE       1
I__391/I                                        LocalMux                       0              7389    750  RISE       1
I__391/O                                        LocalMux                     330              7719    750  RISE       1
I__392/I                                        InMux                          0              7719    750  RISE       1
I__392/O                                        InMux                        259              7978    750  RISE       1
value_cnt_22_LC_5_7_1/in3                       LogicCell40_SEQ_MODE_1010      0              7978    750  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_22_LC_5_7_1/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_0_LC_5_6_3/lcout
Path End         : value_cnt_21_LC_5_7_7/in3
Capture Clock    : value_cnt_21_LC_5_7_7/clk
Setup Constraint : 6620p
Path slack       : 876p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 4931
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     7852
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_0_LC_5_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_0_LC_5_6_3/lcout                      LogicCell40_SEQ_MODE_1010    540              2921    750  RISE       3
I__187/I                                        LocalMux                       0              2921    750  RISE       1
I__187/O                                        LocalMux                     330              3251    750  RISE       1
I__190/I                                        InMux                          0              3251    750  RISE       1
I__190/O                                        InMux                        259              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/in1                  LogicCell40_SEQ_MODE_0000      0              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/carryout             LogicCell40_SEQ_MODE_0000    259              3770    750  RISE       2
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryin    LogicCell40_SEQ_MODE_0000      0              3770    750  RISE       1
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryout   LogicCell40_SEQ_MODE_0000    126              3896    750  RISE       2
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryin    LogicCell40_SEQ_MODE_0000      0              3896    750  RISE       1
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryout   LogicCell40_SEQ_MODE_0000    126              4022    750  RISE       2
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryin    LogicCell40_SEQ_MODE_0000      0              4022    750  RISE       1
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryout   LogicCell40_SEQ_MODE_0000    126              4149    750  RISE       2
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryin    LogicCell40_SEQ_MODE_0000      0              4149    750  RISE       1
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryout   LogicCell40_SEQ_MODE_0000    126              4275    750  RISE       2
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryin    LogicCell40_SEQ_MODE_0000      0              4275    750  RISE       1
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryout   LogicCell40_SEQ_MODE_0000    126              4401    750  RISE       2
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/carryin    LogicCell40_SEQ_MODE_0000      0              4401    750  RISE       1
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/carryout   LogicCell40_SEQ_MODE_0000    126              4527    750  RISE       2
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/carryin    LogicCell40_SEQ_MODE_0000      0              4527    750  RISE       1
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/carryout   LogicCell40_SEQ_MODE_0000    126              4654    750  RISE       1
IN_MUX_bfv_6_6_0_/carryinitin                   ICE_CARRY_IN_MUX               0              4654    750  RISE       1
IN_MUX_bfv_6_6_0_/carryinitout                  ICE_CARRY_IN_MUX             196              4850    750  RISE       2
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/carryin    LogicCell40_SEQ_MODE_0000      0              4850    750  RISE       1
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/carryout   LogicCell40_SEQ_MODE_0000    126              4976    750  RISE       2
value_cnt_cry_8_THRU_LUT4_0_LC_6_6_1/carryin    LogicCell40_SEQ_MODE_0000      0              4976    750  RISE       1
value_cnt_cry_8_THRU_LUT4_0_LC_6_6_1/carryout   LogicCell40_SEQ_MODE_0000    126              5103    750  RISE       2
value_cnt_cry_9_THRU_LUT4_0_LC_6_6_2/carryin    LogicCell40_SEQ_MODE_0000      0              5103    750  RISE       1
value_cnt_cry_9_THRU_LUT4_0_LC_6_6_2/carryout   LogicCell40_SEQ_MODE_0000    126              5229    750  RISE       2
value_cnt_cry_10_THRU_LUT4_0_LC_6_6_3/carryin   LogicCell40_SEQ_MODE_0000      0              5229    750  RISE       1
value_cnt_cry_10_THRU_LUT4_0_LC_6_6_3/carryout  LogicCell40_SEQ_MODE_0000    126              5355    750  RISE       2
value_cnt_cry_11_THRU_LUT4_0_LC_6_6_4/carryin   LogicCell40_SEQ_MODE_0000      0              5355    750  RISE       1
value_cnt_cry_11_THRU_LUT4_0_LC_6_6_4/carryout  LogicCell40_SEQ_MODE_0000    126              5481    750  RISE       2
value_cnt_cry_12_THRU_LUT4_0_LC_6_6_5/carryin   LogicCell40_SEQ_MODE_0000      0              5481    750  RISE       1
value_cnt_cry_12_THRU_LUT4_0_LC_6_6_5/carryout  LogicCell40_SEQ_MODE_0000    126              5608    750  RISE       2
value_cnt_cry_13_THRU_LUT4_0_LC_6_6_6/carryin   LogicCell40_SEQ_MODE_0000      0              5608    750  RISE       1
value_cnt_cry_13_THRU_LUT4_0_LC_6_6_6/carryout  LogicCell40_SEQ_MODE_0000    126              5734    750  RISE       2
value_cnt_cry_14_THRU_LUT4_0_LC_6_6_7/carryin   LogicCell40_SEQ_MODE_0000      0              5734    750  RISE       1
value_cnt_cry_14_THRU_LUT4_0_LC_6_6_7/carryout  LogicCell40_SEQ_MODE_0000    126              5860    750  RISE       1
IN_MUX_bfv_6_7_0_/carryinitin                   ICE_CARRY_IN_MUX               0              5860    750  RISE       1
IN_MUX_bfv_6_7_0_/carryinitout                  ICE_CARRY_IN_MUX             196              6056    750  RISE       2
value_cnt_cry_15_THRU_LUT4_0_LC_6_7_0/carryin   LogicCell40_SEQ_MODE_0000      0              6056    750  RISE       1
value_cnt_cry_15_THRU_LUT4_0_LC_6_7_0/carryout  LogicCell40_SEQ_MODE_0000    126              6183    750  RISE       2
value_cnt_cry_16_THRU_LUT4_0_LC_6_7_1/carryin   LogicCell40_SEQ_MODE_0000      0              6183    750  RISE       1
value_cnt_cry_16_THRU_LUT4_0_LC_6_7_1/carryout  LogicCell40_SEQ_MODE_0000    126              6309    750  RISE       2
value_cnt_cry_17_THRU_LUT4_0_LC_6_7_2/carryin   LogicCell40_SEQ_MODE_0000      0              6309    750  RISE       1
value_cnt_cry_17_THRU_LUT4_0_LC_6_7_2/carryout  LogicCell40_SEQ_MODE_0000    126              6435    750  RISE       2
value_cnt_cry_18_THRU_LUT4_0_LC_6_7_3/carryin   LogicCell40_SEQ_MODE_0000      0              6435    750  RISE       1
value_cnt_cry_18_THRU_LUT4_0_LC_6_7_3/carryout  LogicCell40_SEQ_MODE_0000    126              6561    750  RISE       2
value_cnt_cry_19_THRU_LUT4_0_LC_6_7_4/carryin   LogicCell40_SEQ_MODE_0000      0              6561    750  RISE       1
value_cnt_cry_19_THRU_LUT4_0_LC_6_7_4/carryout  LogicCell40_SEQ_MODE_0000    126              6688    750  RISE       2
I__399/I                                        InMux                          0              6688    876  RISE       1
I__399/O                                        InMux                        259              6947    876  RISE       1
value_cnt_cry_20_THRU_LUT4_0_LC_6_7_5/in3       LogicCell40_SEQ_MODE_0000      0              6947    876  RISE       1
value_cnt_cry_20_THRU_LUT4_0_LC_6_7_5/lcout     LogicCell40_SEQ_MODE_0000    316              7263    876  RISE       1
I__400/I                                        LocalMux                       0              7263    876  RISE       1
I__400/O                                        LocalMux                     330              7592    876  RISE       1
I__401/I                                        InMux                          0              7592    876  RISE       1
I__401/O                                        InMux                        259              7852    876  RISE       1
value_cnt_21_LC_5_7_7/in3                       LogicCell40_SEQ_MODE_1011      0              7852    876  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_21_LC_5_7_7/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_0_LC_5_6_3/lcout
Path End         : value_cnt_20_LC_5_7_4/in3
Capture Clock    : value_cnt_20_LC_5_7_4/clk
Setup Constraint : 6620p
Path slack       : 1002p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 4805
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     7726
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_0_LC_5_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_0_LC_5_6_3/lcout                      LogicCell40_SEQ_MODE_1010    540              2921    750  RISE       3
I__187/I                                        LocalMux                       0              2921    750  RISE       1
I__187/O                                        LocalMux                     330              3251    750  RISE       1
I__190/I                                        InMux                          0              3251    750  RISE       1
I__190/O                                        InMux                        259              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/in1                  LogicCell40_SEQ_MODE_0000      0              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/carryout             LogicCell40_SEQ_MODE_0000    259              3770    750  RISE       2
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryin    LogicCell40_SEQ_MODE_0000      0              3770    750  RISE       1
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryout   LogicCell40_SEQ_MODE_0000    126              3896    750  RISE       2
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryin    LogicCell40_SEQ_MODE_0000      0              3896    750  RISE       1
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryout   LogicCell40_SEQ_MODE_0000    126              4022    750  RISE       2
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryin    LogicCell40_SEQ_MODE_0000      0              4022    750  RISE       1
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryout   LogicCell40_SEQ_MODE_0000    126              4149    750  RISE       2
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryin    LogicCell40_SEQ_MODE_0000      0              4149    750  RISE       1
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryout   LogicCell40_SEQ_MODE_0000    126              4275    750  RISE       2
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryin    LogicCell40_SEQ_MODE_0000      0              4275    750  RISE       1
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryout   LogicCell40_SEQ_MODE_0000    126              4401    750  RISE       2
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/carryin    LogicCell40_SEQ_MODE_0000      0              4401    750  RISE       1
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/carryout   LogicCell40_SEQ_MODE_0000    126              4527    750  RISE       2
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/carryin    LogicCell40_SEQ_MODE_0000      0              4527    750  RISE       1
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/carryout   LogicCell40_SEQ_MODE_0000    126              4654    750  RISE       1
IN_MUX_bfv_6_6_0_/carryinitin                   ICE_CARRY_IN_MUX               0              4654    750  RISE       1
IN_MUX_bfv_6_6_0_/carryinitout                  ICE_CARRY_IN_MUX             196              4850    750  RISE       2
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/carryin    LogicCell40_SEQ_MODE_0000      0              4850    750  RISE       1
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/carryout   LogicCell40_SEQ_MODE_0000    126              4976    750  RISE       2
value_cnt_cry_8_THRU_LUT4_0_LC_6_6_1/carryin    LogicCell40_SEQ_MODE_0000      0              4976    750  RISE       1
value_cnt_cry_8_THRU_LUT4_0_LC_6_6_1/carryout   LogicCell40_SEQ_MODE_0000    126              5103    750  RISE       2
value_cnt_cry_9_THRU_LUT4_0_LC_6_6_2/carryin    LogicCell40_SEQ_MODE_0000      0              5103    750  RISE       1
value_cnt_cry_9_THRU_LUT4_0_LC_6_6_2/carryout   LogicCell40_SEQ_MODE_0000    126              5229    750  RISE       2
value_cnt_cry_10_THRU_LUT4_0_LC_6_6_3/carryin   LogicCell40_SEQ_MODE_0000      0              5229    750  RISE       1
value_cnt_cry_10_THRU_LUT4_0_LC_6_6_3/carryout  LogicCell40_SEQ_MODE_0000    126              5355    750  RISE       2
value_cnt_cry_11_THRU_LUT4_0_LC_6_6_4/carryin   LogicCell40_SEQ_MODE_0000      0              5355    750  RISE       1
value_cnt_cry_11_THRU_LUT4_0_LC_6_6_4/carryout  LogicCell40_SEQ_MODE_0000    126              5481    750  RISE       2
value_cnt_cry_12_THRU_LUT4_0_LC_6_6_5/carryin   LogicCell40_SEQ_MODE_0000      0              5481    750  RISE       1
value_cnt_cry_12_THRU_LUT4_0_LC_6_6_5/carryout  LogicCell40_SEQ_MODE_0000    126              5608    750  RISE       2
value_cnt_cry_13_THRU_LUT4_0_LC_6_6_6/carryin   LogicCell40_SEQ_MODE_0000      0              5608    750  RISE       1
value_cnt_cry_13_THRU_LUT4_0_LC_6_6_6/carryout  LogicCell40_SEQ_MODE_0000    126              5734    750  RISE       2
value_cnt_cry_14_THRU_LUT4_0_LC_6_6_7/carryin   LogicCell40_SEQ_MODE_0000      0              5734    750  RISE       1
value_cnt_cry_14_THRU_LUT4_0_LC_6_6_7/carryout  LogicCell40_SEQ_MODE_0000    126              5860    750  RISE       1
IN_MUX_bfv_6_7_0_/carryinitin                   ICE_CARRY_IN_MUX               0              5860    750  RISE       1
IN_MUX_bfv_6_7_0_/carryinitout                  ICE_CARRY_IN_MUX             196              6056    750  RISE       2
value_cnt_cry_15_THRU_LUT4_0_LC_6_7_0/carryin   LogicCell40_SEQ_MODE_0000      0              6056    750  RISE       1
value_cnt_cry_15_THRU_LUT4_0_LC_6_7_0/carryout  LogicCell40_SEQ_MODE_0000    126              6183    750  RISE       2
value_cnt_cry_16_THRU_LUT4_0_LC_6_7_1/carryin   LogicCell40_SEQ_MODE_0000      0              6183    750  RISE       1
value_cnt_cry_16_THRU_LUT4_0_LC_6_7_1/carryout  LogicCell40_SEQ_MODE_0000    126              6309    750  RISE       2
value_cnt_cry_17_THRU_LUT4_0_LC_6_7_2/carryin   LogicCell40_SEQ_MODE_0000      0              6309    750  RISE       1
value_cnt_cry_17_THRU_LUT4_0_LC_6_7_2/carryout  LogicCell40_SEQ_MODE_0000    126              6435    750  RISE       2
value_cnt_cry_18_THRU_LUT4_0_LC_6_7_3/carryin   LogicCell40_SEQ_MODE_0000      0              6435    750  RISE       1
value_cnt_cry_18_THRU_LUT4_0_LC_6_7_3/carryout  LogicCell40_SEQ_MODE_0000    126              6561    750  RISE       2
I__271/I                                        InMux                          0              6561   1002  RISE       1
I__271/O                                        InMux                        259              6821   1002  RISE       1
value_cnt_cry_19_THRU_LUT4_0_LC_6_7_4/in3       LogicCell40_SEQ_MODE_0000      0              6821   1002  RISE       1
value_cnt_cry_19_THRU_LUT4_0_LC_6_7_4/lcout     LogicCell40_SEQ_MODE_0000    316              7136   1002  RISE       1
I__272/I                                        LocalMux                       0              7136   1002  RISE       1
I__272/O                                        LocalMux                     330              7466   1002  RISE       1
I__273/I                                        InMux                          0              7466   1002  RISE       1
I__273/O                                        InMux                        259              7726   1002  RISE       1
value_cnt_20_LC_5_7_4/in3                       LogicCell40_SEQ_MODE_1011      0              7726   1002  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_20_LC_5_7_4/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_0_LC_5_6_3/lcout
Path End         : value_cnt_19_LC_5_7_2/in3
Capture Clock    : value_cnt_19_LC_5_7_2/clk
Setup Constraint : 6620p
Path slack       : 1129p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 4678
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     7599
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_0_LC_5_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_0_LC_5_6_3/lcout                      LogicCell40_SEQ_MODE_1010    540              2921    750  RISE       3
I__187/I                                        LocalMux                       0              2921    750  RISE       1
I__187/O                                        LocalMux                     330              3251    750  RISE       1
I__190/I                                        InMux                          0              3251    750  RISE       1
I__190/O                                        InMux                        259              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/in1                  LogicCell40_SEQ_MODE_0000      0              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/carryout             LogicCell40_SEQ_MODE_0000    259              3770    750  RISE       2
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryin    LogicCell40_SEQ_MODE_0000      0              3770    750  RISE       1
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryout   LogicCell40_SEQ_MODE_0000    126              3896    750  RISE       2
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryin    LogicCell40_SEQ_MODE_0000      0              3896    750  RISE       1
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryout   LogicCell40_SEQ_MODE_0000    126              4022    750  RISE       2
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryin    LogicCell40_SEQ_MODE_0000      0              4022    750  RISE       1
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryout   LogicCell40_SEQ_MODE_0000    126              4149    750  RISE       2
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryin    LogicCell40_SEQ_MODE_0000      0              4149    750  RISE       1
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryout   LogicCell40_SEQ_MODE_0000    126              4275    750  RISE       2
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryin    LogicCell40_SEQ_MODE_0000      0              4275    750  RISE       1
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryout   LogicCell40_SEQ_MODE_0000    126              4401    750  RISE       2
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/carryin    LogicCell40_SEQ_MODE_0000      0              4401    750  RISE       1
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/carryout   LogicCell40_SEQ_MODE_0000    126              4527    750  RISE       2
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/carryin    LogicCell40_SEQ_MODE_0000      0              4527    750  RISE       1
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/carryout   LogicCell40_SEQ_MODE_0000    126              4654    750  RISE       1
IN_MUX_bfv_6_6_0_/carryinitin                   ICE_CARRY_IN_MUX               0              4654    750  RISE       1
IN_MUX_bfv_6_6_0_/carryinitout                  ICE_CARRY_IN_MUX             196              4850    750  RISE       2
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/carryin    LogicCell40_SEQ_MODE_0000      0              4850    750  RISE       1
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/carryout   LogicCell40_SEQ_MODE_0000    126              4976    750  RISE       2
value_cnt_cry_8_THRU_LUT4_0_LC_6_6_1/carryin    LogicCell40_SEQ_MODE_0000      0              4976    750  RISE       1
value_cnt_cry_8_THRU_LUT4_0_LC_6_6_1/carryout   LogicCell40_SEQ_MODE_0000    126              5103    750  RISE       2
value_cnt_cry_9_THRU_LUT4_0_LC_6_6_2/carryin    LogicCell40_SEQ_MODE_0000      0              5103    750  RISE       1
value_cnt_cry_9_THRU_LUT4_0_LC_6_6_2/carryout   LogicCell40_SEQ_MODE_0000    126              5229    750  RISE       2
value_cnt_cry_10_THRU_LUT4_0_LC_6_6_3/carryin   LogicCell40_SEQ_MODE_0000      0              5229    750  RISE       1
value_cnt_cry_10_THRU_LUT4_0_LC_6_6_3/carryout  LogicCell40_SEQ_MODE_0000    126              5355    750  RISE       2
value_cnt_cry_11_THRU_LUT4_0_LC_6_6_4/carryin   LogicCell40_SEQ_MODE_0000      0              5355    750  RISE       1
value_cnt_cry_11_THRU_LUT4_0_LC_6_6_4/carryout  LogicCell40_SEQ_MODE_0000    126              5481    750  RISE       2
value_cnt_cry_12_THRU_LUT4_0_LC_6_6_5/carryin   LogicCell40_SEQ_MODE_0000      0              5481    750  RISE       1
value_cnt_cry_12_THRU_LUT4_0_LC_6_6_5/carryout  LogicCell40_SEQ_MODE_0000    126              5608    750  RISE       2
value_cnt_cry_13_THRU_LUT4_0_LC_6_6_6/carryin   LogicCell40_SEQ_MODE_0000      0              5608    750  RISE       1
value_cnt_cry_13_THRU_LUT4_0_LC_6_6_6/carryout  LogicCell40_SEQ_MODE_0000    126              5734    750  RISE       2
value_cnt_cry_14_THRU_LUT4_0_LC_6_6_7/carryin   LogicCell40_SEQ_MODE_0000      0              5734    750  RISE       1
value_cnt_cry_14_THRU_LUT4_0_LC_6_6_7/carryout  LogicCell40_SEQ_MODE_0000    126              5860    750  RISE       1
IN_MUX_bfv_6_7_0_/carryinitin                   ICE_CARRY_IN_MUX               0              5860    750  RISE       1
IN_MUX_bfv_6_7_0_/carryinitout                  ICE_CARRY_IN_MUX             196              6056    750  RISE       2
value_cnt_cry_15_THRU_LUT4_0_LC_6_7_0/carryin   LogicCell40_SEQ_MODE_0000      0              6056    750  RISE       1
value_cnt_cry_15_THRU_LUT4_0_LC_6_7_0/carryout  LogicCell40_SEQ_MODE_0000    126              6183    750  RISE       2
value_cnt_cry_16_THRU_LUT4_0_LC_6_7_1/carryin   LogicCell40_SEQ_MODE_0000      0              6183    750  RISE       1
value_cnt_cry_16_THRU_LUT4_0_LC_6_7_1/carryout  LogicCell40_SEQ_MODE_0000    126              6309    750  RISE       2
value_cnt_cry_17_THRU_LUT4_0_LC_6_7_2/carryin   LogicCell40_SEQ_MODE_0000      0              6309    750  RISE       1
value_cnt_cry_17_THRU_LUT4_0_LC_6_7_2/carryout  LogicCell40_SEQ_MODE_0000    126              6435    750  RISE       2
I__281/I                                        InMux                          0              6435   1128  RISE       1
I__281/O                                        InMux                        259              6695   1128  RISE       1
value_cnt_cry_18_THRU_LUT4_0_LC_6_7_3/in3       LogicCell40_SEQ_MODE_0000      0              6695   1128  RISE       1
value_cnt_cry_18_THRU_LUT4_0_LC_6_7_3/lcout     LogicCell40_SEQ_MODE_0000    316              7010   1128  RISE       1
I__282/I                                        LocalMux                       0              7010   1128  RISE       1
I__282/O                                        LocalMux                     330              7340   1128  RISE       1
I__283/I                                        InMux                          0              7340   1128  RISE       1
I__283/O                                        InMux                        259              7599   1128  RISE       1
value_cnt_19_LC_5_7_2/in3                       LogicCell40_SEQ_MODE_1010      0              7599   1128  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_19_LC_5_7_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_0_LC_5_6_3/lcout
Path End         : value_cnt_18_LC_5_7_0/in3
Capture Clock    : value_cnt_18_LC_5_7_0/clk
Setup Constraint : 6620p
Path slack       : 1255p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 4552
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     7473
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_0_LC_5_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_0_LC_5_6_3/lcout                      LogicCell40_SEQ_MODE_1010    540              2921    750  RISE       3
I__187/I                                        LocalMux                       0              2921    750  RISE       1
I__187/O                                        LocalMux                     330              3251    750  RISE       1
I__190/I                                        InMux                          0              3251    750  RISE       1
I__190/O                                        InMux                        259              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/in1                  LogicCell40_SEQ_MODE_0000      0              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/carryout             LogicCell40_SEQ_MODE_0000    259              3770    750  RISE       2
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryin    LogicCell40_SEQ_MODE_0000      0              3770    750  RISE       1
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryout   LogicCell40_SEQ_MODE_0000    126              3896    750  RISE       2
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryin    LogicCell40_SEQ_MODE_0000      0              3896    750  RISE       1
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryout   LogicCell40_SEQ_MODE_0000    126              4022    750  RISE       2
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryin    LogicCell40_SEQ_MODE_0000      0              4022    750  RISE       1
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryout   LogicCell40_SEQ_MODE_0000    126              4149    750  RISE       2
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryin    LogicCell40_SEQ_MODE_0000      0              4149    750  RISE       1
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryout   LogicCell40_SEQ_MODE_0000    126              4275    750  RISE       2
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryin    LogicCell40_SEQ_MODE_0000      0              4275    750  RISE       1
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryout   LogicCell40_SEQ_MODE_0000    126              4401    750  RISE       2
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/carryin    LogicCell40_SEQ_MODE_0000      0              4401    750  RISE       1
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/carryout   LogicCell40_SEQ_MODE_0000    126              4527    750  RISE       2
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/carryin    LogicCell40_SEQ_MODE_0000      0              4527    750  RISE       1
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/carryout   LogicCell40_SEQ_MODE_0000    126              4654    750  RISE       1
IN_MUX_bfv_6_6_0_/carryinitin                   ICE_CARRY_IN_MUX               0              4654    750  RISE       1
IN_MUX_bfv_6_6_0_/carryinitout                  ICE_CARRY_IN_MUX             196              4850    750  RISE       2
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/carryin    LogicCell40_SEQ_MODE_0000      0              4850    750  RISE       1
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/carryout   LogicCell40_SEQ_MODE_0000    126              4976    750  RISE       2
value_cnt_cry_8_THRU_LUT4_0_LC_6_6_1/carryin    LogicCell40_SEQ_MODE_0000      0              4976    750  RISE       1
value_cnt_cry_8_THRU_LUT4_0_LC_6_6_1/carryout   LogicCell40_SEQ_MODE_0000    126              5103    750  RISE       2
value_cnt_cry_9_THRU_LUT4_0_LC_6_6_2/carryin    LogicCell40_SEQ_MODE_0000      0              5103    750  RISE       1
value_cnt_cry_9_THRU_LUT4_0_LC_6_6_2/carryout   LogicCell40_SEQ_MODE_0000    126              5229    750  RISE       2
value_cnt_cry_10_THRU_LUT4_0_LC_6_6_3/carryin   LogicCell40_SEQ_MODE_0000      0              5229    750  RISE       1
value_cnt_cry_10_THRU_LUT4_0_LC_6_6_3/carryout  LogicCell40_SEQ_MODE_0000    126              5355    750  RISE       2
value_cnt_cry_11_THRU_LUT4_0_LC_6_6_4/carryin   LogicCell40_SEQ_MODE_0000      0              5355    750  RISE       1
value_cnt_cry_11_THRU_LUT4_0_LC_6_6_4/carryout  LogicCell40_SEQ_MODE_0000    126              5481    750  RISE       2
value_cnt_cry_12_THRU_LUT4_0_LC_6_6_5/carryin   LogicCell40_SEQ_MODE_0000      0              5481    750  RISE       1
value_cnt_cry_12_THRU_LUT4_0_LC_6_6_5/carryout  LogicCell40_SEQ_MODE_0000    126              5608    750  RISE       2
value_cnt_cry_13_THRU_LUT4_0_LC_6_6_6/carryin   LogicCell40_SEQ_MODE_0000      0              5608    750  RISE       1
value_cnt_cry_13_THRU_LUT4_0_LC_6_6_6/carryout  LogicCell40_SEQ_MODE_0000    126              5734    750  RISE       2
value_cnt_cry_14_THRU_LUT4_0_LC_6_6_7/carryin   LogicCell40_SEQ_MODE_0000      0              5734    750  RISE       1
value_cnt_cry_14_THRU_LUT4_0_LC_6_6_7/carryout  LogicCell40_SEQ_MODE_0000    126              5860    750  RISE       1
IN_MUX_bfv_6_7_0_/carryinitin                   ICE_CARRY_IN_MUX               0              5860    750  RISE       1
IN_MUX_bfv_6_7_0_/carryinitout                  ICE_CARRY_IN_MUX             196              6056    750  RISE       2
value_cnt_cry_15_THRU_LUT4_0_LC_6_7_0/carryin   LogicCell40_SEQ_MODE_0000      0              6056    750  RISE       1
value_cnt_cry_15_THRU_LUT4_0_LC_6_7_0/carryout  LogicCell40_SEQ_MODE_0000    126              6183    750  RISE       2
value_cnt_cry_16_THRU_LUT4_0_LC_6_7_1/carryin   LogicCell40_SEQ_MODE_0000      0              6183    750  RISE       1
value_cnt_cry_16_THRU_LUT4_0_LC_6_7_1/carryout  LogicCell40_SEQ_MODE_0000    126              6309    750  RISE       2
I__291/I                                        InMux                          0              6309   1255  RISE       1
I__291/O                                        InMux                        259              6568   1255  RISE       1
value_cnt_cry_17_THRU_LUT4_0_LC_6_7_2/in3       LogicCell40_SEQ_MODE_0000      0              6568   1255  RISE       1
value_cnt_cry_17_THRU_LUT4_0_LC_6_7_2/lcout     LogicCell40_SEQ_MODE_0000    316              6884   1255  RISE       1
I__292/I                                        LocalMux                       0              6884   1255  RISE       1
I__292/O                                        LocalMux                     330              7214   1255  RISE       1
I__293/I                                        InMux                          0              7214   1255  RISE       1
I__293/O                                        InMux                        259              7473   1255  RISE       1
value_cnt_18_LC_5_7_0/in3                       LogicCell40_SEQ_MODE_1011      0              7473   1255  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_18_LC_5_7_0/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_0_LC_5_6_3/lcout
Path End         : value_cnt_17_LC_5_7_5/in3
Capture Clock    : value_cnt_17_LC_5_7_5/clk
Setup Constraint : 6620p
Path slack       : 1381p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 4426
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     7347
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_0_LC_5_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_0_LC_5_6_3/lcout                      LogicCell40_SEQ_MODE_1010    540              2921    750  RISE       3
I__187/I                                        LocalMux                       0              2921    750  RISE       1
I__187/O                                        LocalMux                     330              3251    750  RISE       1
I__190/I                                        InMux                          0              3251    750  RISE       1
I__190/O                                        InMux                        259              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/in1                  LogicCell40_SEQ_MODE_0000      0              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/carryout             LogicCell40_SEQ_MODE_0000    259              3770    750  RISE       2
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryin    LogicCell40_SEQ_MODE_0000      0              3770    750  RISE       1
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryout   LogicCell40_SEQ_MODE_0000    126              3896    750  RISE       2
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryin    LogicCell40_SEQ_MODE_0000      0              3896    750  RISE       1
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryout   LogicCell40_SEQ_MODE_0000    126              4022    750  RISE       2
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryin    LogicCell40_SEQ_MODE_0000      0              4022    750  RISE       1
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryout   LogicCell40_SEQ_MODE_0000    126              4149    750  RISE       2
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryin    LogicCell40_SEQ_MODE_0000      0              4149    750  RISE       1
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryout   LogicCell40_SEQ_MODE_0000    126              4275    750  RISE       2
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryin    LogicCell40_SEQ_MODE_0000      0              4275    750  RISE       1
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryout   LogicCell40_SEQ_MODE_0000    126              4401    750  RISE       2
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/carryin    LogicCell40_SEQ_MODE_0000      0              4401    750  RISE       1
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/carryout   LogicCell40_SEQ_MODE_0000    126              4527    750  RISE       2
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/carryin    LogicCell40_SEQ_MODE_0000      0              4527    750  RISE       1
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/carryout   LogicCell40_SEQ_MODE_0000    126              4654    750  RISE       1
IN_MUX_bfv_6_6_0_/carryinitin                   ICE_CARRY_IN_MUX               0              4654    750  RISE       1
IN_MUX_bfv_6_6_0_/carryinitout                  ICE_CARRY_IN_MUX             196              4850    750  RISE       2
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/carryin    LogicCell40_SEQ_MODE_0000      0              4850    750  RISE       1
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/carryout   LogicCell40_SEQ_MODE_0000    126              4976    750  RISE       2
value_cnt_cry_8_THRU_LUT4_0_LC_6_6_1/carryin    LogicCell40_SEQ_MODE_0000      0              4976    750  RISE       1
value_cnt_cry_8_THRU_LUT4_0_LC_6_6_1/carryout   LogicCell40_SEQ_MODE_0000    126              5103    750  RISE       2
value_cnt_cry_9_THRU_LUT4_0_LC_6_6_2/carryin    LogicCell40_SEQ_MODE_0000      0              5103    750  RISE       1
value_cnt_cry_9_THRU_LUT4_0_LC_6_6_2/carryout   LogicCell40_SEQ_MODE_0000    126              5229    750  RISE       2
value_cnt_cry_10_THRU_LUT4_0_LC_6_6_3/carryin   LogicCell40_SEQ_MODE_0000      0              5229    750  RISE       1
value_cnt_cry_10_THRU_LUT4_0_LC_6_6_3/carryout  LogicCell40_SEQ_MODE_0000    126              5355    750  RISE       2
value_cnt_cry_11_THRU_LUT4_0_LC_6_6_4/carryin   LogicCell40_SEQ_MODE_0000      0              5355    750  RISE       1
value_cnt_cry_11_THRU_LUT4_0_LC_6_6_4/carryout  LogicCell40_SEQ_MODE_0000    126              5481    750  RISE       2
value_cnt_cry_12_THRU_LUT4_0_LC_6_6_5/carryin   LogicCell40_SEQ_MODE_0000      0              5481    750  RISE       1
value_cnt_cry_12_THRU_LUT4_0_LC_6_6_5/carryout  LogicCell40_SEQ_MODE_0000    126              5608    750  RISE       2
value_cnt_cry_13_THRU_LUT4_0_LC_6_6_6/carryin   LogicCell40_SEQ_MODE_0000      0              5608    750  RISE       1
value_cnt_cry_13_THRU_LUT4_0_LC_6_6_6/carryout  LogicCell40_SEQ_MODE_0000    126              5734    750  RISE       2
value_cnt_cry_14_THRU_LUT4_0_LC_6_6_7/carryin   LogicCell40_SEQ_MODE_0000      0              5734    750  RISE       1
value_cnt_cry_14_THRU_LUT4_0_LC_6_6_7/carryout  LogicCell40_SEQ_MODE_0000    126              5860    750  RISE       1
IN_MUX_bfv_6_7_0_/carryinitin                   ICE_CARRY_IN_MUX               0              5860    750  RISE       1
IN_MUX_bfv_6_7_0_/carryinitout                  ICE_CARRY_IN_MUX             196              6056    750  RISE       2
value_cnt_cry_15_THRU_LUT4_0_LC_6_7_0/carryin   LogicCell40_SEQ_MODE_0000      0              6056    750  RISE       1
value_cnt_cry_15_THRU_LUT4_0_LC_6_7_0/carryout  LogicCell40_SEQ_MODE_0000    126              6183    750  RISE       2
I__302/I                                        InMux                          0              6183   1381  RISE       1
I__302/O                                        InMux                        259              6442   1381  RISE       1
value_cnt_cry_16_THRU_LUT4_0_LC_6_7_1/in3       LogicCell40_SEQ_MODE_0000      0              6442   1381  RISE       1
value_cnt_cry_16_THRU_LUT4_0_LC_6_7_1/lcout     LogicCell40_SEQ_MODE_0000    316              6758   1381  RISE       1
I__303/I                                        LocalMux                       0              6758   1381  RISE       1
I__303/O                                        LocalMux                     330              7087   1381  RISE       1
I__304/I                                        InMux                          0              7087   1381  RISE       1
I__304/O                                        InMux                        259              7347   1381  RISE       1
value_cnt_17_LC_5_7_5/in3                       LogicCell40_SEQ_MODE_1011      0              7347   1381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_17_LC_5_7_5/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_0_LC_5_6_3/lcout
Path End         : value_cnt_16_LC_5_7_6/in3
Capture Clock    : value_cnt_16_LC_5_7_6/clk
Setup Constraint : 6620p
Path slack       : 1507p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 4300
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     7221
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_0_LC_5_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_0_LC_5_6_3/lcout                      LogicCell40_SEQ_MODE_1010    540              2921    750  RISE       3
I__187/I                                        LocalMux                       0              2921    750  RISE       1
I__187/O                                        LocalMux                     330              3251    750  RISE       1
I__190/I                                        InMux                          0              3251    750  RISE       1
I__190/O                                        InMux                        259              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/in1                  LogicCell40_SEQ_MODE_0000      0              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/carryout             LogicCell40_SEQ_MODE_0000    259              3770    750  RISE       2
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryin    LogicCell40_SEQ_MODE_0000      0              3770    750  RISE       1
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryout   LogicCell40_SEQ_MODE_0000    126              3896    750  RISE       2
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryin    LogicCell40_SEQ_MODE_0000      0              3896    750  RISE       1
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryout   LogicCell40_SEQ_MODE_0000    126              4022    750  RISE       2
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryin    LogicCell40_SEQ_MODE_0000      0              4022    750  RISE       1
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryout   LogicCell40_SEQ_MODE_0000    126              4149    750  RISE       2
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryin    LogicCell40_SEQ_MODE_0000      0              4149    750  RISE       1
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryout   LogicCell40_SEQ_MODE_0000    126              4275    750  RISE       2
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryin    LogicCell40_SEQ_MODE_0000      0              4275    750  RISE       1
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryout   LogicCell40_SEQ_MODE_0000    126              4401    750  RISE       2
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/carryin    LogicCell40_SEQ_MODE_0000      0              4401    750  RISE       1
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/carryout   LogicCell40_SEQ_MODE_0000    126              4527    750  RISE       2
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/carryin    LogicCell40_SEQ_MODE_0000      0              4527    750  RISE       1
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/carryout   LogicCell40_SEQ_MODE_0000    126              4654    750  RISE       1
IN_MUX_bfv_6_6_0_/carryinitin                   ICE_CARRY_IN_MUX               0              4654    750  RISE       1
IN_MUX_bfv_6_6_0_/carryinitout                  ICE_CARRY_IN_MUX             196              4850    750  RISE       2
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/carryin    LogicCell40_SEQ_MODE_0000      0              4850    750  RISE       1
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/carryout   LogicCell40_SEQ_MODE_0000    126              4976    750  RISE       2
value_cnt_cry_8_THRU_LUT4_0_LC_6_6_1/carryin    LogicCell40_SEQ_MODE_0000      0              4976    750  RISE       1
value_cnt_cry_8_THRU_LUT4_0_LC_6_6_1/carryout   LogicCell40_SEQ_MODE_0000    126              5103    750  RISE       2
value_cnt_cry_9_THRU_LUT4_0_LC_6_6_2/carryin    LogicCell40_SEQ_MODE_0000      0              5103    750  RISE       1
value_cnt_cry_9_THRU_LUT4_0_LC_6_6_2/carryout   LogicCell40_SEQ_MODE_0000    126              5229    750  RISE       2
value_cnt_cry_10_THRU_LUT4_0_LC_6_6_3/carryin   LogicCell40_SEQ_MODE_0000      0              5229    750  RISE       1
value_cnt_cry_10_THRU_LUT4_0_LC_6_6_3/carryout  LogicCell40_SEQ_MODE_0000    126              5355    750  RISE       2
value_cnt_cry_11_THRU_LUT4_0_LC_6_6_4/carryin   LogicCell40_SEQ_MODE_0000      0              5355    750  RISE       1
value_cnt_cry_11_THRU_LUT4_0_LC_6_6_4/carryout  LogicCell40_SEQ_MODE_0000    126              5481    750  RISE       2
value_cnt_cry_12_THRU_LUT4_0_LC_6_6_5/carryin   LogicCell40_SEQ_MODE_0000      0              5481    750  RISE       1
value_cnt_cry_12_THRU_LUT4_0_LC_6_6_5/carryout  LogicCell40_SEQ_MODE_0000    126              5608    750  RISE       2
value_cnt_cry_13_THRU_LUT4_0_LC_6_6_6/carryin   LogicCell40_SEQ_MODE_0000      0              5608    750  RISE       1
value_cnt_cry_13_THRU_LUT4_0_LC_6_6_6/carryout  LogicCell40_SEQ_MODE_0000    126              5734    750  RISE       2
value_cnt_cry_14_THRU_LUT4_0_LC_6_6_7/carryin   LogicCell40_SEQ_MODE_0000      0              5734    750  RISE       1
value_cnt_cry_14_THRU_LUT4_0_LC_6_6_7/carryout  LogicCell40_SEQ_MODE_0000    126              5860    750  RISE       1
IN_MUX_bfv_6_7_0_/carryinitin                   ICE_CARRY_IN_MUX               0              5860    750  RISE       1
IN_MUX_bfv_6_7_0_/carryinitout                  ICE_CARRY_IN_MUX             196              6056    750  RISE       2
I__312/I                                        InMux                          0              6056   1507  RISE       1
I__312/O                                        InMux                        259              6316   1507  RISE       1
value_cnt_cry_15_THRU_LUT4_0_LC_6_7_0/in3       LogicCell40_SEQ_MODE_0000      0              6316   1507  RISE       1
value_cnt_cry_15_THRU_LUT4_0_LC_6_7_0/lcout     LogicCell40_SEQ_MODE_0000    316              6631   1507  RISE       1
I__313/I                                        LocalMux                       0              6631   1507  RISE       1
I__313/O                                        LocalMux                     330              6961   1507  RISE       1
I__314/I                                        InMux                          0              6961   1507  RISE       1
I__314/O                                        InMux                        259              7221   1507  RISE       1
value_cnt_16_LC_5_7_6/in3                       LogicCell40_SEQ_MODE_1011      0              7221   1507  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_16_LC_5_7_6/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_0_LC_5_6_3/lcout
Path End         : value_cnt_23_LC_6_7_7/in3
Capture Clock    : value_cnt_23_LC_6_7_7/clk
Setup Constraint : 6620p
Path slack       : 1528p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 4279
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     7200
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_0_LC_5_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_0_LC_5_6_3/lcout                      LogicCell40_SEQ_MODE_1010    540              2921    750  RISE       3
I__187/I                                        LocalMux                       0              2921    750  RISE       1
I__187/O                                        LocalMux                     330              3251    750  RISE       1
I__190/I                                        InMux                          0              3251    750  RISE       1
I__190/O                                        InMux                        259              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/in1                  LogicCell40_SEQ_MODE_0000      0              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/carryout             LogicCell40_SEQ_MODE_0000    259              3770    750  RISE       2
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryin    LogicCell40_SEQ_MODE_0000      0              3770    750  RISE       1
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryout   LogicCell40_SEQ_MODE_0000    126              3896    750  RISE       2
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryin    LogicCell40_SEQ_MODE_0000      0              3896    750  RISE       1
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryout   LogicCell40_SEQ_MODE_0000    126              4022    750  RISE       2
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryin    LogicCell40_SEQ_MODE_0000      0              4022    750  RISE       1
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryout   LogicCell40_SEQ_MODE_0000    126              4149    750  RISE       2
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryin    LogicCell40_SEQ_MODE_0000      0              4149    750  RISE       1
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryout   LogicCell40_SEQ_MODE_0000    126              4275    750  RISE       2
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryin    LogicCell40_SEQ_MODE_0000      0              4275    750  RISE       1
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryout   LogicCell40_SEQ_MODE_0000    126              4401    750  RISE       2
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/carryin    LogicCell40_SEQ_MODE_0000      0              4401    750  RISE       1
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/carryout   LogicCell40_SEQ_MODE_0000    126              4527    750  RISE       2
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/carryin    LogicCell40_SEQ_MODE_0000      0              4527    750  RISE       1
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/carryout   LogicCell40_SEQ_MODE_0000    126              4654    750  RISE       1
IN_MUX_bfv_6_6_0_/carryinitin                   ICE_CARRY_IN_MUX               0              4654    750  RISE       1
IN_MUX_bfv_6_6_0_/carryinitout                  ICE_CARRY_IN_MUX             196              4850    750  RISE       2
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/carryin    LogicCell40_SEQ_MODE_0000      0              4850    750  RISE       1
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/carryout   LogicCell40_SEQ_MODE_0000    126              4976    750  RISE       2
value_cnt_cry_8_THRU_LUT4_0_LC_6_6_1/carryin    LogicCell40_SEQ_MODE_0000      0              4976    750  RISE       1
value_cnt_cry_8_THRU_LUT4_0_LC_6_6_1/carryout   LogicCell40_SEQ_MODE_0000    126              5103    750  RISE       2
value_cnt_cry_9_THRU_LUT4_0_LC_6_6_2/carryin    LogicCell40_SEQ_MODE_0000      0              5103    750  RISE       1
value_cnt_cry_9_THRU_LUT4_0_LC_6_6_2/carryout   LogicCell40_SEQ_MODE_0000    126              5229    750  RISE       2
value_cnt_cry_10_THRU_LUT4_0_LC_6_6_3/carryin   LogicCell40_SEQ_MODE_0000      0              5229    750  RISE       1
value_cnt_cry_10_THRU_LUT4_0_LC_6_6_3/carryout  LogicCell40_SEQ_MODE_0000    126              5355    750  RISE       2
value_cnt_cry_11_THRU_LUT4_0_LC_6_6_4/carryin   LogicCell40_SEQ_MODE_0000      0              5355    750  RISE       1
value_cnt_cry_11_THRU_LUT4_0_LC_6_6_4/carryout  LogicCell40_SEQ_MODE_0000    126              5481    750  RISE       2
value_cnt_cry_12_THRU_LUT4_0_LC_6_6_5/carryin   LogicCell40_SEQ_MODE_0000      0              5481    750  RISE       1
value_cnt_cry_12_THRU_LUT4_0_LC_6_6_5/carryout  LogicCell40_SEQ_MODE_0000    126              5608    750  RISE       2
value_cnt_cry_13_THRU_LUT4_0_LC_6_6_6/carryin   LogicCell40_SEQ_MODE_0000      0              5608    750  RISE       1
value_cnt_cry_13_THRU_LUT4_0_LC_6_6_6/carryout  LogicCell40_SEQ_MODE_0000    126              5734    750  RISE       2
value_cnt_cry_14_THRU_LUT4_0_LC_6_6_7/carryin   LogicCell40_SEQ_MODE_0000      0              5734    750  RISE       1
value_cnt_cry_14_THRU_LUT4_0_LC_6_6_7/carryout  LogicCell40_SEQ_MODE_0000    126              5860    750  RISE       1
IN_MUX_bfv_6_7_0_/carryinitin                   ICE_CARRY_IN_MUX               0              5860    750  RISE       1
IN_MUX_bfv_6_7_0_/carryinitout                  ICE_CARRY_IN_MUX             196              6056    750  RISE       2
value_cnt_cry_15_THRU_LUT4_0_LC_6_7_0/carryin   LogicCell40_SEQ_MODE_0000      0              6056    750  RISE       1
value_cnt_cry_15_THRU_LUT4_0_LC_6_7_0/carryout  LogicCell40_SEQ_MODE_0000    126              6183    750  RISE       2
value_cnt_cry_16_THRU_LUT4_0_LC_6_7_1/carryin   LogicCell40_SEQ_MODE_0000      0              6183    750  RISE       1
value_cnt_cry_16_THRU_LUT4_0_LC_6_7_1/carryout  LogicCell40_SEQ_MODE_0000    126              6309    750  RISE       2
value_cnt_cry_17_THRU_LUT4_0_LC_6_7_2/carryin   LogicCell40_SEQ_MODE_0000      0              6309    750  RISE       1
value_cnt_cry_17_THRU_LUT4_0_LC_6_7_2/carryout  LogicCell40_SEQ_MODE_0000    126              6435    750  RISE       2
value_cnt_cry_18_THRU_LUT4_0_LC_6_7_3/carryin   LogicCell40_SEQ_MODE_0000      0              6435    750  RISE       1
value_cnt_cry_18_THRU_LUT4_0_LC_6_7_3/carryout  LogicCell40_SEQ_MODE_0000    126              6561    750  RISE       2
value_cnt_cry_19_THRU_LUT4_0_LC_6_7_4/carryin   LogicCell40_SEQ_MODE_0000      0              6561    750  RISE       1
value_cnt_cry_19_THRU_LUT4_0_LC_6_7_4/carryout  LogicCell40_SEQ_MODE_0000    126              6688    750  RISE       2
value_cnt_cry_20_THRU_LUT4_0_LC_6_7_5/carryin   LogicCell40_SEQ_MODE_0000      0              6688    750  RISE       1
value_cnt_cry_20_THRU_LUT4_0_LC_6_7_5/carryout  LogicCell40_SEQ_MODE_0000    126              6814    750  RISE       2
value_cnt_cry_21_THRU_LUT4_0_LC_6_7_6/carryin   LogicCell40_SEQ_MODE_0000      0              6814   1528  RISE       1
value_cnt_cry_21_THRU_LUT4_0_LC_6_7_6/carryout  LogicCell40_SEQ_MODE_0000    126              6940   1528  RISE       1
I__389/I                                        InMux                          0              6940   1528  RISE       1
I__389/O                                        InMux                        259              7200   1528  RISE       1
value_cnt_23_LC_6_7_7/in3                       LogicCell40_SEQ_MODE_1011      0              7200   1528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__434/I                                          ClkMux                         0              2073  RISE       1
I__434/O                                          ClkMux                       309              2381  RISE       1
value_cnt_23_LC_6_7_7/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_0_LC_5_6_3/lcout
Path End         : value_cnt_15_LC_5_6_7/in3
Capture Clock    : value_cnt_15_LC_5_6_7/clk
Setup Constraint : 6620p
Path slack       : 1830p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3977
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6898
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_0_LC_5_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_0_LC_5_6_3/lcout                      LogicCell40_SEQ_MODE_1010    540              2921    750  RISE       3
I__187/I                                        LocalMux                       0              2921    750  RISE       1
I__187/O                                        LocalMux                     330              3251    750  RISE       1
I__190/I                                        InMux                          0              3251    750  RISE       1
I__190/O                                        InMux                        259              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/in1                  LogicCell40_SEQ_MODE_0000      0              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/carryout             LogicCell40_SEQ_MODE_0000    259              3770    750  RISE       2
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryin    LogicCell40_SEQ_MODE_0000      0              3770    750  RISE       1
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryout   LogicCell40_SEQ_MODE_0000    126              3896    750  RISE       2
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryin    LogicCell40_SEQ_MODE_0000      0              3896    750  RISE       1
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryout   LogicCell40_SEQ_MODE_0000    126              4022    750  RISE       2
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryin    LogicCell40_SEQ_MODE_0000      0              4022    750  RISE       1
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryout   LogicCell40_SEQ_MODE_0000    126              4149    750  RISE       2
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryin    LogicCell40_SEQ_MODE_0000      0              4149    750  RISE       1
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryout   LogicCell40_SEQ_MODE_0000    126              4275    750  RISE       2
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryin    LogicCell40_SEQ_MODE_0000      0              4275    750  RISE       1
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryout   LogicCell40_SEQ_MODE_0000    126              4401    750  RISE       2
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/carryin    LogicCell40_SEQ_MODE_0000      0              4401    750  RISE       1
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/carryout   LogicCell40_SEQ_MODE_0000    126              4527    750  RISE       2
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/carryin    LogicCell40_SEQ_MODE_0000      0              4527    750  RISE       1
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/carryout   LogicCell40_SEQ_MODE_0000    126              4654    750  RISE       1
IN_MUX_bfv_6_6_0_/carryinitin                   ICE_CARRY_IN_MUX               0              4654    750  RISE       1
IN_MUX_bfv_6_6_0_/carryinitout                  ICE_CARRY_IN_MUX             196              4850    750  RISE       2
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/carryin    LogicCell40_SEQ_MODE_0000      0              4850    750  RISE       1
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/carryout   LogicCell40_SEQ_MODE_0000    126              4976    750  RISE       2
value_cnt_cry_8_THRU_LUT4_0_LC_6_6_1/carryin    LogicCell40_SEQ_MODE_0000      0              4976    750  RISE       1
value_cnt_cry_8_THRU_LUT4_0_LC_6_6_1/carryout   LogicCell40_SEQ_MODE_0000    126              5103    750  RISE       2
value_cnt_cry_9_THRU_LUT4_0_LC_6_6_2/carryin    LogicCell40_SEQ_MODE_0000      0              5103    750  RISE       1
value_cnt_cry_9_THRU_LUT4_0_LC_6_6_2/carryout   LogicCell40_SEQ_MODE_0000    126              5229    750  RISE       2
value_cnt_cry_10_THRU_LUT4_0_LC_6_6_3/carryin   LogicCell40_SEQ_MODE_0000      0              5229    750  RISE       1
value_cnt_cry_10_THRU_LUT4_0_LC_6_6_3/carryout  LogicCell40_SEQ_MODE_0000    126              5355    750  RISE       2
value_cnt_cry_11_THRU_LUT4_0_LC_6_6_4/carryin   LogicCell40_SEQ_MODE_0000      0              5355    750  RISE       1
value_cnt_cry_11_THRU_LUT4_0_LC_6_6_4/carryout  LogicCell40_SEQ_MODE_0000    126              5481    750  RISE       2
value_cnt_cry_12_THRU_LUT4_0_LC_6_6_5/carryin   LogicCell40_SEQ_MODE_0000      0              5481    750  RISE       1
value_cnt_cry_12_THRU_LUT4_0_LC_6_6_5/carryout  LogicCell40_SEQ_MODE_0000    126              5608    750  RISE       2
value_cnt_cry_13_THRU_LUT4_0_LC_6_6_6/carryin   LogicCell40_SEQ_MODE_0000      0              5608    750  RISE       1
value_cnt_cry_13_THRU_LUT4_0_LC_6_6_6/carryout  LogicCell40_SEQ_MODE_0000    126              5734    750  RISE       2
I__322/I                                        InMux                          0              5734   1830  RISE       1
I__322/O                                        InMux                        259              5993   1830  RISE       1
value_cnt_cry_14_THRU_LUT4_0_LC_6_6_7/in3       LogicCell40_SEQ_MODE_0000      0              5993   1830  RISE       1
value_cnt_cry_14_THRU_LUT4_0_LC_6_6_7/lcout     LogicCell40_SEQ_MODE_0000    316              6309   1830  RISE       1
I__323/I                                        LocalMux                       0              6309   1830  RISE       1
I__323/O                                        LocalMux                     330              6638   1830  RISE       1
I__324/I                                        InMux                          0              6638   1830  RISE       1
I__324/O                                        InMux                        259              6898   1830  RISE       1
value_cnt_15_LC_5_6_7/in3                       LogicCell40_SEQ_MODE_1010      0              6898   1830  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_15_LC_5_6_7/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_0_LC_5_6_3/lcout
Path End         : value_cnt_14_LC_5_6_0/in3
Capture Clock    : value_cnt_14_LC_5_6_0/clk
Setup Constraint : 6620p
Path slack       : 1956p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3851
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6772
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_0_LC_5_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_0_LC_5_6_3/lcout                      LogicCell40_SEQ_MODE_1010    540              2921    750  RISE       3
I__187/I                                        LocalMux                       0              2921    750  RISE       1
I__187/O                                        LocalMux                     330              3251    750  RISE       1
I__190/I                                        InMux                          0              3251    750  RISE       1
I__190/O                                        InMux                        259              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/in1                  LogicCell40_SEQ_MODE_0000      0              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/carryout             LogicCell40_SEQ_MODE_0000    259              3770    750  RISE       2
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryin    LogicCell40_SEQ_MODE_0000      0              3770    750  RISE       1
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryout   LogicCell40_SEQ_MODE_0000    126              3896    750  RISE       2
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryin    LogicCell40_SEQ_MODE_0000      0              3896    750  RISE       1
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryout   LogicCell40_SEQ_MODE_0000    126              4022    750  RISE       2
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryin    LogicCell40_SEQ_MODE_0000      0              4022    750  RISE       1
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryout   LogicCell40_SEQ_MODE_0000    126              4149    750  RISE       2
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryin    LogicCell40_SEQ_MODE_0000      0              4149    750  RISE       1
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryout   LogicCell40_SEQ_MODE_0000    126              4275    750  RISE       2
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryin    LogicCell40_SEQ_MODE_0000      0              4275    750  RISE       1
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryout   LogicCell40_SEQ_MODE_0000    126              4401    750  RISE       2
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/carryin    LogicCell40_SEQ_MODE_0000      0              4401    750  RISE       1
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/carryout   LogicCell40_SEQ_MODE_0000    126              4527    750  RISE       2
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/carryin    LogicCell40_SEQ_MODE_0000      0              4527    750  RISE       1
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/carryout   LogicCell40_SEQ_MODE_0000    126              4654    750  RISE       1
IN_MUX_bfv_6_6_0_/carryinitin                   ICE_CARRY_IN_MUX               0              4654    750  RISE       1
IN_MUX_bfv_6_6_0_/carryinitout                  ICE_CARRY_IN_MUX             196              4850    750  RISE       2
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/carryin    LogicCell40_SEQ_MODE_0000      0              4850    750  RISE       1
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/carryout   LogicCell40_SEQ_MODE_0000    126              4976    750  RISE       2
value_cnt_cry_8_THRU_LUT4_0_LC_6_6_1/carryin    LogicCell40_SEQ_MODE_0000      0              4976    750  RISE       1
value_cnt_cry_8_THRU_LUT4_0_LC_6_6_1/carryout   LogicCell40_SEQ_MODE_0000    126              5103    750  RISE       2
value_cnt_cry_9_THRU_LUT4_0_LC_6_6_2/carryin    LogicCell40_SEQ_MODE_0000      0              5103    750  RISE       1
value_cnt_cry_9_THRU_LUT4_0_LC_6_6_2/carryout   LogicCell40_SEQ_MODE_0000    126              5229    750  RISE       2
value_cnt_cry_10_THRU_LUT4_0_LC_6_6_3/carryin   LogicCell40_SEQ_MODE_0000      0              5229    750  RISE       1
value_cnt_cry_10_THRU_LUT4_0_LC_6_6_3/carryout  LogicCell40_SEQ_MODE_0000    126              5355    750  RISE       2
value_cnt_cry_11_THRU_LUT4_0_LC_6_6_4/carryin   LogicCell40_SEQ_MODE_0000      0              5355    750  RISE       1
value_cnt_cry_11_THRU_LUT4_0_LC_6_6_4/carryout  LogicCell40_SEQ_MODE_0000    126              5481    750  RISE       2
value_cnt_cry_12_THRU_LUT4_0_LC_6_6_5/carryin   LogicCell40_SEQ_MODE_0000      0              5481    750  RISE       1
value_cnt_cry_12_THRU_LUT4_0_LC_6_6_5/carryout  LogicCell40_SEQ_MODE_0000    126              5608    750  RISE       2
I__332/I                                        InMux                          0              5608   1956  RISE       1
I__332/O                                        InMux                        259              5867   1956  RISE       1
value_cnt_cry_13_THRU_LUT4_0_LC_6_6_6/in3       LogicCell40_SEQ_MODE_0000      0              5867   1956  RISE       1
value_cnt_cry_13_THRU_LUT4_0_LC_6_6_6/lcout     LogicCell40_SEQ_MODE_0000    316              6183   1956  RISE       1
I__333/I                                        LocalMux                       0              6183   1956  RISE       1
I__333/O                                        LocalMux                     330              6512   1956  RISE       1
I__334/I                                        InMux                          0              6512   1956  RISE       1
I__334/O                                        InMux                        259              6772   1956  RISE       1
value_cnt_14_LC_5_6_0/in3                       LogicCell40_SEQ_MODE_1010      0              6772   1956  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_14_LC_5_6_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_0_LC_5_6_3/lcout
Path End         : value_cnt_13_LC_5_6_5/in3
Capture Clock    : value_cnt_13_LC_5_6_5/clk
Setup Constraint : 6620p
Path slack       : 2082p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3725
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6646
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_0_LC_5_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_0_LC_5_6_3/lcout                      LogicCell40_SEQ_MODE_1010    540              2921    750  RISE       3
I__187/I                                        LocalMux                       0              2921    750  RISE       1
I__187/O                                        LocalMux                     330              3251    750  RISE       1
I__190/I                                        InMux                          0              3251    750  RISE       1
I__190/O                                        InMux                        259              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/in1                  LogicCell40_SEQ_MODE_0000      0              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/carryout             LogicCell40_SEQ_MODE_0000    259              3770    750  RISE       2
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryin    LogicCell40_SEQ_MODE_0000      0              3770    750  RISE       1
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryout   LogicCell40_SEQ_MODE_0000    126              3896    750  RISE       2
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryin    LogicCell40_SEQ_MODE_0000      0              3896    750  RISE       1
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryout   LogicCell40_SEQ_MODE_0000    126              4022    750  RISE       2
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryin    LogicCell40_SEQ_MODE_0000      0              4022    750  RISE       1
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryout   LogicCell40_SEQ_MODE_0000    126              4149    750  RISE       2
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryin    LogicCell40_SEQ_MODE_0000      0              4149    750  RISE       1
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryout   LogicCell40_SEQ_MODE_0000    126              4275    750  RISE       2
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryin    LogicCell40_SEQ_MODE_0000      0              4275    750  RISE       1
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryout   LogicCell40_SEQ_MODE_0000    126              4401    750  RISE       2
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/carryin    LogicCell40_SEQ_MODE_0000      0              4401    750  RISE       1
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/carryout   LogicCell40_SEQ_MODE_0000    126              4527    750  RISE       2
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/carryin    LogicCell40_SEQ_MODE_0000      0              4527    750  RISE       1
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/carryout   LogicCell40_SEQ_MODE_0000    126              4654    750  RISE       1
IN_MUX_bfv_6_6_0_/carryinitin                   ICE_CARRY_IN_MUX               0              4654    750  RISE       1
IN_MUX_bfv_6_6_0_/carryinitout                  ICE_CARRY_IN_MUX             196              4850    750  RISE       2
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/carryin    LogicCell40_SEQ_MODE_0000      0              4850    750  RISE       1
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/carryout   LogicCell40_SEQ_MODE_0000    126              4976    750  RISE       2
value_cnt_cry_8_THRU_LUT4_0_LC_6_6_1/carryin    LogicCell40_SEQ_MODE_0000      0              4976    750  RISE       1
value_cnt_cry_8_THRU_LUT4_0_LC_6_6_1/carryout   LogicCell40_SEQ_MODE_0000    126              5103    750  RISE       2
value_cnt_cry_9_THRU_LUT4_0_LC_6_6_2/carryin    LogicCell40_SEQ_MODE_0000      0              5103    750  RISE       1
value_cnt_cry_9_THRU_LUT4_0_LC_6_6_2/carryout   LogicCell40_SEQ_MODE_0000    126              5229    750  RISE       2
value_cnt_cry_10_THRU_LUT4_0_LC_6_6_3/carryin   LogicCell40_SEQ_MODE_0000      0              5229    750  RISE       1
value_cnt_cry_10_THRU_LUT4_0_LC_6_6_3/carryout  LogicCell40_SEQ_MODE_0000    126              5355    750  RISE       2
value_cnt_cry_11_THRU_LUT4_0_LC_6_6_4/carryin   LogicCell40_SEQ_MODE_0000      0              5355    750  RISE       1
value_cnt_cry_11_THRU_LUT4_0_LC_6_6_4/carryout  LogicCell40_SEQ_MODE_0000    126              5481    750  RISE       2
I__343/I                                        InMux                          0              5481   2082  RISE       1
I__343/O                                        InMux                        259              5741   2082  RISE       1
value_cnt_cry_12_THRU_LUT4_0_LC_6_6_5/in3       LogicCell40_SEQ_MODE_0000      0              5741   2082  RISE       1
value_cnt_cry_12_THRU_LUT4_0_LC_6_6_5/lcout     LogicCell40_SEQ_MODE_0000    316              6056   2082  RISE       1
I__344/I                                        LocalMux                       0              6056   2082  RISE       1
I__344/O                                        LocalMux                     330              6386   2082  RISE       1
I__345/I                                        InMux                          0              6386   2082  RISE       1
I__345/O                                        InMux                        259              6646   2082  RISE       1
value_cnt_13_LC_5_6_5/in3                       LogicCell40_SEQ_MODE_1010      0              6646   2082  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_13_LC_5_6_5/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_0_LC_5_6_3/lcout
Path End         : value_cnt_12_LC_5_6_6/in3
Capture Clock    : value_cnt_12_LC_5_6_6/clk
Setup Constraint : 6620p
Path slack       : 2209p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3598
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6519
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_0_LC_5_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_0_LC_5_6_3/lcout                      LogicCell40_SEQ_MODE_1010    540              2921    750  RISE       3
I__187/I                                        LocalMux                       0              2921    750  RISE       1
I__187/O                                        LocalMux                     330              3251    750  RISE       1
I__190/I                                        InMux                          0              3251    750  RISE       1
I__190/O                                        InMux                        259              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/in1                  LogicCell40_SEQ_MODE_0000      0              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/carryout             LogicCell40_SEQ_MODE_0000    259              3770    750  RISE       2
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryin    LogicCell40_SEQ_MODE_0000      0              3770    750  RISE       1
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryout   LogicCell40_SEQ_MODE_0000    126              3896    750  RISE       2
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryin    LogicCell40_SEQ_MODE_0000      0              3896    750  RISE       1
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryout   LogicCell40_SEQ_MODE_0000    126              4022    750  RISE       2
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryin    LogicCell40_SEQ_MODE_0000      0              4022    750  RISE       1
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryout   LogicCell40_SEQ_MODE_0000    126              4149    750  RISE       2
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryin    LogicCell40_SEQ_MODE_0000      0              4149    750  RISE       1
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryout   LogicCell40_SEQ_MODE_0000    126              4275    750  RISE       2
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryin    LogicCell40_SEQ_MODE_0000      0              4275    750  RISE       1
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryout   LogicCell40_SEQ_MODE_0000    126              4401    750  RISE       2
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/carryin    LogicCell40_SEQ_MODE_0000      0              4401    750  RISE       1
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/carryout   LogicCell40_SEQ_MODE_0000    126              4527    750  RISE       2
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/carryin    LogicCell40_SEQ_MODE_0000      0              4527    750  RISE       1
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/carryout   LogicCell40_SEQ_MODE_0000    126              4654    750  RISE       1
IN_MUX_bfv_6_6_0_/carryinitin                   ICE_CARRY_IN_MUX               0              4654    750  RISE       1
IN_MUX_bfv_6_6_0_/carryinitout                  ICE_CARRY_IN_MUX             196              4850    750  RISE       2
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/carryin    LogicCell40_SEQ_MODE_0000      0              4850    750  RISE       1
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/carryout   LogicCell40_SEQ_MODE_0000    126              4976    750  RISE       2
value_cnt_cry_8_THRU_LUT4_0_LC_6_6_1/carryin    LogicCell40_SEQ_MODE_0000      0              4976    750  RISE       1
value_cnt_cry_8_THRU_LUT4_0_LC_6_6_1/carryout   LogicCell40_SEQ_MODE_0000    126              5103    750  RISE       2
value_cnt_cry_9_THRU_LUT4_0_LC_6_6_2/carryin    LogicCell40_SEQ_MODE_0000      0              5103    750  RISE       1
value_cnt_cry_9_THRU_LUT4_0_LC_6_6_2/carryout   LogicCell40_SEQ_MODE_0000    126              5229    750  RISE       2
value_cnt_cry_10_THRU_LUT4_0_LC_6_6_3/carryin   LogicCell40_SEQ_MODE_0000      0              5229    750  RISE       1
value_cnt_cry_10_THRU_LUT4_0_LC_6_6_3/carryout  LogicCell40_SEQ_MODE_0000    126              5355    750  RISE       2
I__207/I                                        InMux                          0              5355   2209  RISE       1
I__207/O                                        InMux                        259              5615   2209  RISE       1
value_cnt_cry_11_THRU_LUT4_0_LC_6_6_4/in3       LogicCell40_SEQ_MODE_0000      0              5615   2209  RISE       1
value_cnt_cry_11_THRU_LUT4_0_LC_6_6_4/lcout     LogicCell40_SEQ_MODE_0000    316              5930   2209  RISE       1
I__208/I                                        LocalMux                       0              5930   2209  RISE       1
I__208/O                                        LocalMux                     330              6260   2209  RISE       1
I__209/I                                        InMux                          0              6260   2209  RISE       1
I__209/O                                        InMux                        259              6519   2209  RISE       1
value_cnt_12_LC_5_6_6/in3                       LogicCell40_SEQ_MODE_1011      0              6519   2209  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_12_LC_5_6_6/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_0_LC_5_6_3/lcout
Path End         : value_cnt_11_LC_7_6_0/in3
Capture Clock    : value_cnt_11_LC_7_6_0/clk
Setup Constraint : 6620p
Path slack       : 2335p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3472
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6393
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_0_LC_5_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_0_LC_5_6_3/lcout                     LogicCell40_SEQ_MODE_1010    540              2921    750  RISE       3
I__187/I                                       LocalMux                       0              2921    750  RISE       1
I__187/O                                       LocalMux                     330              3251    750  RISE       1
I__190/I                                       InMux                          0              3251    750  RISE       1
I__190/O                                       InMux                        259              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/in1                 LogicCell40_SEQ_MODE_0000      0              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/carryout            LogicCell40_SEQ_MODE_0000    259              3770    750  RISE       2
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryin   LogicCell40_SEQ_MODE_0000      0              3770    750  RISE       1
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryout  LogicCell40_SEQ_MODE_0000    126              3896    750  RISE       2
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryin   LogicCell40_SEQ_MODE_0000      0              3896    750  RISE       1
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryout  LogicCell40_SEQ_MODE_0000    126              4022    750  RISE       2
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryin   LogicCell40_SEQ_MODE_0000      0              4022    750  RISE       1
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryout  LogicCell40_SEQ_MODE_0000    126              4149    750  RISE       2
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryin   LogicCell40_SEQ_MODE_0000      0              4149    750  RISE       1
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryout  LogicCell40_SEQ_MODE_0000    126              4275    750  RISE       2
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryin   LogicCell40_SEQ_MODE_0000      0              4275    750  RISE       1
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryout  LogicCell40_SEQ_MODE_0000    126              4401    750  RISE       2
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/carryin   LogicCell40_SEQ_MODE_0000      0              4401    750  RISE       1
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/carryout  LogicCell40_SEQ_MODE_0000    126              4527    750  RISE       2
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/carryin   LogicCell40_SEQ_MODE_0000      0              4527    750  RISE       1
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/carryout  LogicCell40_SEQ_MODE_0000    126              4654    750  RISE       1
IN_MUX_bfv_6_6_0_/carryinitin                  ICE_CARRY_IN_MUX               0              4654    750  RISE       1
IN_MUX_bfv_6_6_0_/carryinitout                 ICE_CARRY_IN_MUX             196              4850    750  RISE       2
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/carryin   LogicCell40_SEQ_MODE_0000      0              4850    750  RISE       1
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/carryout  LogicCell40_SEQ_MODE_0000    126              4976    750  RISE       2
value_cnt_cry_8_THRU_LUT4_0_LC_6_6_1/carryin   LogicCell40_SEQ_MODE_0000      0              4976    750  RISE       1
value_cnt_cry_8_THRU_LUT4_0_LC_6_6_1/carryout  LogicCell40_SEQ_MODE_0000    126              5103    750  RISE       2
value_cnt_cry_9_THRU_LUT4_0_LC_6_6_2/carryin   LogicCell40_SEQ_MODE_0000      0              5103    750  RISE       1
value_cnt_cry_9_THRU_LUT4_0_LC_6_6_2/carryout  LogicCell40_SEQ_MODE_0000    126              5229    750  RISE       2
I__217/I                                       InMux                          0              5229   2335  RISE       1
I__217/O                                       InMux                        259              5488   2335  RISE       1
value_cnt_cry_10_THRU_LUT4_0_LC_6_6_3/in3      LogicCell40_SEQ_MODE_0000      0              5488   2335  RISE       1
value_cnt_cry_10_THRU_LUT4_0_LC_6_6_3/lcout    LogicCell40_SEQ_MODE_0000    316              5804   2335  RISE       1
I__491/I                                       LocalMux                       0              5804   2335  RISE       1
I__491/O                                       LocalMux                     330              6134   2335  RISE       1
I__492/I                                       InMux                          0              6134   2335  RISE       1
I__492/O                                       InMux                        259              6393   2335  RISE       1
value_cnt_11_LC_7_6_0/in3                      LogicCell40_SEQ_MODE_1011      0              6393   2335  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__437/I                                          ClkMux                         0              2073  RISE       1
I__437/O                                          ClkMux                       309              2381  RISE       1
value_cnt_11_LC_7_6_0/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_0_LC_5_6_3/lcout
Path End         : value_cnt_10_LC_5_6_2/in3
Capture Clock    : value_cnt_10_LC_5_6_2/clk
Setup Constraint : 6620p
Path slack       : 2461p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3346
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6267
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_0_LC_5_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_0_LC_5_6_3/lcout                     LogicCell40_SEQ_MODE_1010    540              2921    750  RISE       3
I__187/I                                       LocalMux                       0              2921    750  RISE       1
I__187/O                                       LocalMux                     330              3251    750  RISE       1
I__190/I                                       InMux                          0              3251    750  RISE       1
I__190/O                                       InMux                        259              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/in1                 LogicCell40_SEQ_MODE_0000      0              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/carryout            LogicCell40_SEQ_MODE_0000    259              3770    750  RISE       2
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryin   LogicCell40_SEQ_MODE_0000      0              3770    750  RISE       1
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryout  LogicCell40_SEQ_MODE_0000    126              3896    750  RISE       2
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryin   LogicCell40_SEQ_MODE_0000      0              3896    750  RISE       1
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryout  LogicCell40_SEQ_MODE_0000    126              4022    750  RISE       2
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryin   LogicCell40_SEQ_MODE_0000      0              4022    750  RISE       1
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryout  LogicCell40_SEQ_MODE_0000    126              4149    750  RISE       2
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryin   LogicCell40_SEQ_MODE_0000      0              4149    750  RISE       1
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryout  LogicCell40_SEQ_MODE_0000    126              4275    750  RISE       2
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryin   LogicCell40_SEQ_MODE_0000      0              4275    750  RISE       1
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryout  LogicCell40_SEQ_MODE_0000    126              4401    750  RISE       2
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/carryin   LogicCell40_SEQ_MODE_0000      0              4401    750  RISE       1
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/carryout  LogicCell40_SEQ_MODE_0000    126              4527    750  RISE       2
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/carryin   LogicCell40_SEQ_MODE_0000      0              4527    750  RISE       1
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/carryout  LogicCell40_SEQ_MODE_0000    126              4654    750  RISE       1
IN_MUX_bfv_6_6_0_/carryinitin                  ICE_CARRY_IN_MUX               0              4654    750  RISE       1
IN_MUX_bfv_6_6_0_/carryinitout                 ICE_CARRY_IN_MUX             196              4850    750  RISE       2
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/carryin   LogicCell40_SEQ_MODE_0000      0              4850    750  RISE       1
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/carryout  LogicCell40_SEQ_MODE_0000    126              4976    750  RISE       2
value_cnt_cry_8_THRU_LUT4_0_LC_6_6_1/carryin   LogicCell40_SEQ_MODE_0000      0              4976    750  RISE       1
value_cnt_cry_8_THRU_LUT4_0_LC_6_6_1/carryout  LogicCell40_SEQ_MODE_0000    126              5103    750  RISE       2
I__218/I                                       InMux                          0              5103   2461  RISE       1
I__218/O                                       InMux                        259              5362   2461  RISE       1
value_cnt_cry_9_THRU_LUT4_0_LC_6_6_2/in3       LogicCell40_SEQ_MODE_0000      0              5362   2461  RISE       1
value_cnt_cry_9_THRU_LUT4_0_LC_6_6_2/lcout     LogicCell40_SEQ_MODE_0000    316              5678   2461  RISE       1
I__219/I                                       LocalMux                       0              5678   2461  RISE       1
I__219/O                                       LocalMux                     330              6007   2461  RISE       1
I__220/I                                       InMux                          0              6007   2461  RISE       1
I__220/O                                       InMux                        259              6267   2461  RISE       1
value_cnt_10_LC_5_6_2/in3                      LogicCell40_SEQ_MODE_1010      0              6267   2461  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_10_LC_5_6_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_0_LC_5_6_3/lcout
Path End         : value_cnt_9_LC_7_6_2/in2
Capture Clock    : value_cnt_9_LC_7_6_2/clk
Setup Constraint : 6620p
Path slack       : 2489p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -372
------------------------------------------------   ---- 
End-of-path required time (ps)                     8630

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3220
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6141
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_0_LC_5_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_0_LC_5_6_3/lcout                     LogicCell40_SEQ_MODE_1010    540              2921    750  RISE       3
I__187/I                                       LocalMux                       0              2921    750  RISE       1
I__187/O                                       LocalMux                     330              3251    750  RISE       1
I__190/I                                       InMux                          0              3251    750  RISE       1
I__190/O                                       InMux                        259              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/in1                 LogicCell40_SEQ_MODE_0000      0              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/carryout            LogicCell40_SEQ_MODE_0000    259              3770    750  RISE       2
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryin   LogicCell40_SEQ_MODE_0000      0              3770    750  RISE       1
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryout  LogicCell40_SEQ_MODE_0000    126              3896    750  RISE       2
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryin   LogicCell40_SEQ_MODE_0000      0              3896    750  RISE       1
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryout  LogicCell40_SEQ_MODE_0000    126              4022    750  RISE       2
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryin   LogicCell40_SEQ_MODE_0000      0              4022    750  RISE       1
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryout  LogicCell40_SEQ_MODE_0000    126              4149    750  RISE       2
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryin   LogicCell40_SEQ_MODE_0000      0              4149    750  RISE       1
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryout  LogicCell40_SEQ_MODE_0000    126              4275    750  RISE       2
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryin   LogicCell40_SEQ_MODE_0000      0              4275    750  RISE       1
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryout  LogicCell40_SEQ_MODE_0000    126              4401    750  RISE       2
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/carryin   LogicCell40_SEQ_MODE_0000      0              4401    750  RISE       1
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/carryout  LogicCell40_SEQ_MODE_0000    126              4527    750  RISE       2
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/carryin   LogicCell40_SEQ_MODE_0000      0              4527    750  RISE       1
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/carryout  LogicCell40_SEQ_MODE_0000    126              4654    750  RISE       1
IN_MUX_bfv_6_6_0_/carryinitin                  ICE_CARRY_IN_MUX               0              4654    750  RISE       1
IN_MUX_bfv_6_6_0_/carryinitout                 ICE_CARRY_IN_MUX             196              4850    750  RISE       2
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/carryin   LogicCell40_SEQ_MODE_0000      0              4850    750  RISE       1
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/carryout  LogicCell40_SEQ_MODE_0000    126              4976    750  RISE       2
I__229/I                                       InMux                          0              4976   2489  RISE       1
I__229/O                                       InMux                        259              5236   2489  RISE       1
value_cnt_cry_8_THRU_LUT4_0_LC_6_6_1/in3       LogicCell40_SEQ_MODE_0000      0              5236   2489  RISE       1
value_cnt_cry_8_THRU_LUT4_0_LC_6_6_1/lcout     LogicCell40_SEQ_MODE_0000    316              5551   2489  RISE       1
I__446/I                                       LocalMux                       0              5551   2489  RISE       1
I__446/O                                       LocalMux                     330              5881   2489  RISE       1
I__447/I                                       InMux                          0              5881   2489  RISE       1
I__447/O                                       InMux                        259              6141   2489  RISE       1
I__448/I                                       CascadeMux                     0              6141   2489  RISE       1
I__448/O                                       CascadeMux                     0              6141   2489  RISE       1
value_cnt_9_LC_7_6_2/in2                       LogicCell40_SEQ_MODE_1011      0              6141   2489  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__437/I                                          ClkMux                         0              2073  RISE       1
I__437/O                                          ClkMux                       309              2381  RISE       1
value_cnt_9_LC_7_6_2/clk                          LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_9_LC_7_6_2/lcout
Path End         : UC.ep_3_LC_4_8_0/in0
Capture Clock    : UC.ep_3_LC_4_8_0/clk
Setup Constraint : 6620p
Path slack       : 2503p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -470
------------------------------------------------   ---- 
End-of-path required time (ps)                     8531

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3107
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6028
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__437/I                                          ClkMux                         0              2073  RISE       1
I__437/O                                          ClkMux                       309              2381  RISE       1
value_cnt_9_LC_7_6_2/clk                          LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_9_LC_7_6_2/lcout           LogicCell40_SEQ_MODE_1011    540              2921   2110  RISE       3
I__439/I                             Odrv12                         0              2921   2503  RISE       1
I__439/O                             Odrv12                       491              3412   2503  RISE       1
I__442/I                             LocalMux                       0              3412   2503  RISE       1
I__442/O                             LocalMux                     330              3742   2503  RISE       1
I__445/I                             InMux                          0              3742   2503  RISE       1
I__445/O                             InMux                        259              4001   2503  RISE       1
value_cnt_RNIOUPL1_8_LC_4_6_1/in0    LogicCell40_SEQ_MODE_0000      0              4001   2503  RISE       1
value_cnt_RNIOUPL1_8_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_0000    449              4450   2503  RISE       1
I__100/I                             LocalMux                       0              4450   2503  RISE       1
I__100/O                             LocalMux                     330              4780   2503  RISE       1
I__101/I                             InMux                          0              4780   2503  RISE       1
I__101/O                             InMux                        259              5039   2503  RISE       1
value_cnt_RNIIFHL6_0_LC_4_7_7/in1    LogicCell40_SEQ_MODE_0000      0              5039   2503  RISE       1
value_cnt_RNIIFHL6_0_LC_4_7_7/lcout  LogicCell40_SEQ_MODE_0000    400              5439   2503  RISE       4
I__123/I                             LocalMux                       0              5439   2503  RISE       1
I__123/O                             LocalMux                     330              5769   2503  RISE       1
I__126/I                             InMux                          0              5769   2503  RISE       1
I__126/O                             InMux                        259              6028   2503  RISE       1
UC.ep_3_LC_4_8_0/in0                 LogicCell40_SEQ_MODE_1010      0              6028   2503  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_3_LC_4_8_0/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_9_LC_7_6_2/lcout
Path End         : UC.ep_2_LC_4_8_3/in1
Capture Clock    : UC.ep_2_LC_4_8_3/clk
Setup Constraint : 6620p
Path slack       : 2574p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -400
------------------------------------------------   ---- 
End-of-path required time (ps)                     8602

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3107
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6028
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__437/I                                          ClkMux                         0              2073  RISE       1
I__437/O                                          ClkMux                       309              2381  RISE       1
value_cnt_9_LC_7_6_2/clk                          LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_9_LC_7_6_2/lcout           LogicCell40_SEQ_MODE_1011    540              2921   2110  RISE       3
I__439/I                             Odrv12                         0              2921   2503  RISE       1
I__439/O                             Odrv12                       491              3412   2503  RISE       1
I__442/I                             LocalMux                       0              3412   2503  RISE       1
I__442/O                             LocalMux                     330              3742   2503  RISE       1
I__445/I                             InMux                          0              3742   2503  RISE       1
I__445/O                             InMux                        259              4001   2503  RISE       1
value_cnt_RNIOUPL1_8_LC_4_6_1/in0    LogicCell40_SEQ_MODE_0000      0              4001   2503  RISE       1
value_cnt_RNIOUPL1_8_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_0000    449              4450   2503  RISE       1
I__100/I                             LocalMux                       0              4450   2503  RISE       1
I__100/O                             LocalMux                     330              4780   2503  RISE       1
I__101/I                             InMux                          0              4780   2503  RISE       1
I__101/O                             InMux                        259              5039   2503  RISE       1
value_cnt_RNIIFHL6_0_LC_4_7_7/in1    LogicCell40_SEQ_MODE_0000      0              5039   2503  RISE       1
value_cnt_RNIIFHL6_0_LC_4_7_7/lcout  LogicCell40_SEQ_MODE_0000    400              5439   2503  RISE       4
I__123/I                             LocalMux                       0              5439   2503  RISE       1
I__123/O                             LocalMux                     330              5769   2503  RISE       1
I__127/I                             InMux                          0              5769   2573  RISE       1
I__127/O                             InMux                        259              6028   2573  RISE       1
UC.ep_2_LC_4_8_3/in1                 LogicCell40_SEQ_MODE_1010      0              6028   2573  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_2_LC_4_8_3/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_3_LC_4_8_0/lcout
Path End         : value_cnt_21_LC_5_7_7/ce
Capture Clock    : value_cnt_21_LC_5_7_7/clk
Setup Constraint : 6620p
Path slack       : 2580p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     9001

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3500
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6421
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_3_LC_4_8_0/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_3_LC_4_8_0/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   2580  RISE       3
I__117/I                                    LocalMux                       0              2921   2580  RISE       1
I__117/O                                    LocalMux                     330              3251   2580  RISE       1
I__119/I                                    InMux                          0              3251   2580  RISE       1
I__119/O                                    InMux                        259              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/in0                LogicCell40_SEQ_MODE_0000      0              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    449              3959   2580  RISE       1
I__107/I                                    Odrv4                          0              3959   2580  RISE       1
I__107/O                                    Odrv4                        351              4310   2580  RISE       1
I__108/I                                    Span4Mux_s0_h                  0              4310   2580  RISE       1
I__108/O                                    Span4Mux_s0_h                147              4457   2580  RISE       1
I__109/I                                    LocalMux                       0              4457   2580  RISE       1
I__109/O                                    LocalMux                     330              4787   2580  RISE       1
I__110/I                                    IoInMux                        0              4787   2580  RISE       1
I__110/O                                    IoInMux                      259              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5664   2580  RISE      24
I__420/I                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__420/O                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__421/I                                    GlobalMux                      0              5664   2580  RISE       1
I__421/O                                    GlobalMux                    154              5818   2580  RISE       1
I__422/I                                    CEMux                          0              5818   2580  RISE       1
I__422/O                                    CEMux                        603              6421   2580  RISE       1
value_cnt_21_LC_5_7_7/ce                    LogicCell40_SEQ_MODE_1011      0              6421   2580  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_21_LC_5_7_7/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_3_LC_4_8_0/lcout
Path End         : value_cnt_16_LC_5_7_6/ce
Capture Clock    : value_cnt_16_LC_5_7_6/clk
Setup Constraint : 6620p
Path slack       : 2580p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     9001

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3500
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6421
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_3_LC_4_8_0/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_3_LC_4_8_0/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   2580  RISE       3
I__117/I                                    LocalMux                       0              2921   2580  RISE       1
I__117/O                                    LocalMux                     330              3251   2580  RISE       1
I__119/I                                    InMux                          0              3251   2580  RISE       1
I__119/O                                    InMux                        259              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/in0                LogicCell40_SEQ_MODE_0000      0              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    449              3959   2580  RISE       1
I__107/I                                    Odrv4                          0              3959   2580  RISE       1
I__107/O                                    Odrv4                        351              4310   2580  RISE       1
I__108/I                                    Span4Mux_s0_h                  0              4310   2580  RISE       1
I__108/O                                    Span4Mux_s0_h                147              4457   2580  RISE       1
I__109/I                                    LocalMux                       0              4457   2580  RISE       1
I__109/O                                    LocalMux                     330              4787   2580  RISE       1
I__110/I                                    IoInMux                        0              4787   2580  RISE       1
I__110/O                                    IoInMux                      259              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5664   2580  RISE      24
I__420/I                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__420/O                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__421/I                                    GlobalMux                      0              5664   2580  RISE       1
I__421/O                                    GlobalMux                    154              5818   2580  RISE       1
I__422/I                                    CEMux                          0              5818   2580  RISE       1
I__422/O                                    CEMux                        603              6421   2580  RISE       1
value_cnt_16_LC_5_7_6/ce                    LogicCell40_SEQ_MODE_1011      0              6421   2580  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_16_LC_5_7_6/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_3_LC_4_8_0/lcout
Path End         : value_cnt_17_LC_5_7_5/ce
Capture Clock    : value_cnt_17_LC_5_7_5/clk
Setup Constraint : 6620p
Path slack       : 2580p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     9001

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3500
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6421
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_3_LC_4_8_0/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_3_LC_4_8_0/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   2580  RISE       3
I__117/I                                    LocalMux                       0              2921   2580  RISE       1
I__117/O                                    LocalMux                     330              3251   2580  RISE       1
I__119/I                                    InMux                          0              3251   2580  RISE       1
I__119/O                                    InMux                        259              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/in0                LogicCell40_SEQ_MODE_0000      0              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    449              3959   2580  RISE       1
I__107/I                                    Odrv4                          0              3959   2580  RISE       1
I__107/O                                    Odrv4                        351              4310   2580  RISE       1
I__108/I                                    Span4Mux_s0_h                  0              4310   2580  RISE       1
I__108/O                                    Span4Mux_s0_h                147              4457   2580  RISE       1
I__109/I                                    LocalMux                       0              4457   2580  RISE       1
I__109/O                                    LocalMux                     330              4787   2580  RISE       1
I__110/I                                    IoInMux                        0              4787   2580  RISE       1
I__110/O                                    IoInMux                      259              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5664   2580  RISE      24
I__420/I                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__420/O                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__421/I                                    GlobalMux                      0              5664   2580  RISE       1
I__421/O                                    GlobalMux                    154              5818   2580  RISE       1
I__422/I                                    CEMux                          0              5818   2580  RISE       1
I__422/O                                    CEMux                        603              6421   2580  RISE       1
value_cnt_17_LC_5_7_5/ce                    LogicCell40_SEQ_MODE_1011      0              6421   2580  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_17_LC_5_7_5/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_3_LC_4_8_0/lcout
Path End         : value_cnt_20_LC_5_7_4/ce
Capture Clock    : value_cnt_20_LC_5_7_4/clk
Setup Constraint : 6620p
Path slack       : 2580p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     9001

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3500
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6421
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_3_LC_4_8_0/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_3_LC_4_8_0/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   2580  RISE       3
I__117/I                                    LocalMux                       0              2921   2580  RISE       1
I__117/O                                    LocalMux                     330              3251   2580  RISE       1
I__119/I                                    InMux                          0              3251   2580  RISE       1
I__119/O                                    InMux                        259              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/in0                LogicCell40_SEQ_MODE_0000      0              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    449              3959   2580  RISE       1
I__107/I                                    Odrv4                          0              3959   2580  RISE       1
I__107/O                                    Odrv4                        351              4310   2580  RISE       1
I__108/I                                    Span4Mux_s0_h                  0              4310   2580  RISE       1
I__108/O                                    Span4Mux_s0_h                147              4457   2580  RISE       1
I__109/I                                    LocalMux                       0              4457   2580  RISE       1
I__109/O                                    LocalMux                     330              4787   2580  RISE       1
I__110/I                                    IoInMux                        0              4787   2580  RISE       1
I__110/O                                    IoInMux                      259              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5664   2580  RISE      24
I__420/I                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__420/O                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__421/I                                    GlobalMux                      0              5664   2580  RISE       1
I__421/O                                    GlobalMux                    154              5818   2580  RISE       1
I__422/I                                    CEMux                          0              5818   2580  RISE       1
I__422/O                                    CEMux                        603              6421   2580  RISE       1
value_cnt_20_LC_5_7_4/ce                    LogicCell40_SEQ_MODE_1011      0              6421   2580  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_20_LC_5_7_4/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_3_LC_4_8_0/lcout
Path End         : value_cnt_19_LC_5_7_2/ce
Capture Clock    : value_cnt_19_LC_5_7_2/clk
Setup Constraint : 6620p
Path slack       : 2580p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     9001

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3500
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6421
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_3_LC_4_8_0/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_3_LC_4_8_0/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   2580  RISE       3
I__117/I                                    LocalMux                       0              2921   2580  RISE       1
I__117/O                                    LocalMux                     330              3251   2580  RISE       1
I__119/I                                    InMux                          0              3251   2580  RISE       1
I__119/O                                    InMux                        259              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/in0                LogicCell40_SEQ_MODE_0000      0              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    449              3959   2580  RISE       1
I__107/I                                    Odrv4                          0              3959   2580  RISE       1
I__107/O                                    Odrv4                        351              4310   2580  RISE       1
I__108/I                                    Span4Mux_s0_h                  0              4310   2580  RISE       1
I__108/O                                    Span4Mux_s0_h                147              4457   2580  RISE       1
I__109/I                                    LocalMux                       0              4457   2580  RISE       1
I__109/O                                    LocalMux                     330              4787   2580  RISE       1
I__110/I                                    IoInMux                        0              4787   2580  RISE       1
I__110/O                                    IoInMux                      259              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5664   2580  RISE      24
I__420/I                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__420/O                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__421/I                                    GlobalMux                      0              5664   2580  RISE       1
I__421/O                                    GlobalMux                    154              5818   2580  RISE       1
I__422/I                                    CEMux                          0              5818   2580  RISE       1
I__422/O                                    CEMux                        603              6421   2580  RISE       1
value_cnt_19_LC_5_7_2/ce                    LogicCell40_SEQ_MODE_1010      0              6421   2580  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_19_LC_5_7_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_3_LC_4_8_0/lcout
Path End         : value_cnt_22_LC_5_7_1/ce
Capture Clock    : value_cnt_22_LC_5_7_1/clk
Setup Constraint : 6620p
Path slack       : 2580p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     9001

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3500
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6421
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_3_LC_4_8_0/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_3_LC_4_8_0/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   2580  RISE       3
I__117/I                                    LocalMux                       0              2921   2580  RISE       1
I__117/O                                    LocalMux                     330              3251   2580  RISE       1
I__119/I                                    InMux                          0              3251   2580  RISE       1
I__119/O                                    InMux                        259              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/in0                LogicCell40_SEQ_MODE_0000      0              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    449              3959   2580  RISE       1
I__107/I                                    Odrv4                          0              3959   2580  RISE       1
I__107/O                                    Odrv4                        351              4310   2580  RISE       1
I__108/I                                    Span4Mux_s0_h                  0              4310   2580  RISE       1
I__108/O                                    Span4Mux_s0_h                147              4457   2580  RISE       1
I__109/I                                    LocalMux                       0              4457   2580  RISE       1
I__109/O                                    LocalMux                     330              4787   2580  RISE       1
I__110/I                                    IoInMux                        0              4787   2580  RISE       1
I__110/O                                    IoInMux                      259              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5664   2580  RISE      24
I__420/I                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__420/O                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__421/I                                    GlobalMux                      0              5664   2580  RISE       1
I__421/O                                    GlobalMux                    154              5818   2580  RISE       1
I__422/I                                    CEMux                          0              5818   2580  RISE       1
I__422/O                                    CEMux                        603              6421   2580  RISE       1
value_cnt_22_LC_5_7_1/ce                    LogicCell40_SEQ_MODE_1010      0              6421   2580  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_22_LC_5_7_1/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_3_LC_4_8_0/lcout
Path End         : value_cnt_18_LC_5_7_0/ce
Capture Clock    : value_cnt_18_LC_5_7_0/clk
Setup Constraint : 6620p
Path slack       : 2580p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     9001

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3500
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6421
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_3_LC_4_8_0/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_3_LC_4_8_0/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   2580  RISE       3
I__117/I                                    LocalMux                       0              2921   2580  RISE       1
I__117/O                                    LocalMux                     330              3251   2580  RISE       1
I__119/I                                    InMux                          0              3251   2580  RISE       1
I__119/O                                    InMux                        259              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/in0                LogicCell40_SEQ_MODE_0000      0              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    449              3959   2580  RISE       1
I__107/I                                    Odrv4                          0              3959   2580  RISE       1
I__107/O                                    Odrv4                        351              4310   2580  RISE       1
I__108/I                                    Span4Mux_s0_h                  0              4310   2580  RISE       1
I__108/O                                    Span4Mux_s0_h                147              4457   2580  RISE       1
I__109/I                                    LocalMux                       0              4457   2580  RISE       1
I__109/O                                    LocalMux                     330              4787   2580  RISE       1
I__110/I                                    IoInMux                        0              4787   2580  RISE       1
I__110/O                                    IoInMux                      259              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5664   2580  RISE      24
I__420/I                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__420/O                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__421/I                                    GlobalMux                      0              5664   2580  RISE       1
I__421/O                                    GlobalMux                    154              5818   2580  RISE       1
I__422/I                                    CEMux                          0              5818   2580  RISE       1
I__422/O                                    CEMux                        603              6421   2580  RISE       1
value_cnt_18_LC_5_7_0/ce                    LogicCell40_SEQ_MODE_1011      0              6421   2580  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_18_LC_5_7_0/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_3_LC_4_8_0/lcout
Path End         : value_cnt_15_LC_5_6_7/ce
Capture Clock    : value_cnt_15_LC_5_6_7/clk
Setup Constraint : 6620p
Path slack       : 2580p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     9001

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3500
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6421
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_3_LC_4_8_0/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_3_LC_4_8_0/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   2580  RISE       3
I__117/I                                    LocalMux                       0              2921   2580  RISE       1
I__117/O                                    LocalMux                     330              3251   2580  RISE       1
I__119/I                                    InMux                          0              3251   2580  RISE       1
I__119/O                                    InMux                        259              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/in0                LogicCell40_SEQ_MODE_0000      0              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    449              3959   2580  RISE       1
I__107/I                                    Odrv4                          0              3959   2580  RISE       1
I__107/O                                    Odrv4                        351              4310   2580  RISE       1
I__108/I                                    Span4Mux_s0_h                  0              4310   2580  RISE       1
I__108/O                                    Span4Mux_s0_h                147              4457   2580  RISE       1
I__109/I                                    LocalMux                       0              4457   2580  RISE       1
I__109/O                                    LocalMux                     330              4787   2580  RISE       1
I__110/I                                    IoInMux                        0              4787   2580  RISE       1
I__110/O                                    IoInMux                      259              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5664   2580  RISE      24
I__420/I                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__420/O                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__421/I                                    GlobalMux                      0              5664   2580  RISE       1
I__421/O                                    GlobalMux                    154              5818   2580  RISE       1
I__423/I                                    CEMux                          0              5818   2580  RISE       1
I__423/O                                    CEMux                        603              6421   2580  RISE       1
value_cnt_15_LC_5_6_7/ce                    LogicCell40_SEQ_MODE_1010      0              6421   2580  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_15_LC_5_6_7/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_3_LC_4_8_0/lcout
Path End         : value_cnt_12_LC_5_6_6/ce
Capture Clock    : value_cnt_12_LC_5_6_6/clk
Setup Constraint : 6620p
Path slack       : 2580p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     9001

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3500
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6421
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_3_LC_4_8_0/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_3_LC_4_8_0/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   2580  RISE       3
I__117/I                                    LocalMux                       0              2921   2580  RISE       1
I__117/O                                    LocalMux                     330              3251   2580  RISE       1
I__119/I                                    InMux                          0              3251   2580  RISE       1
I__119/O                                    InMux                        259              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/in0                LogicCell40_SEQ_MODE_0000      0              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    449              3959   2580  RISE       1
I__107/I                                    Odrv4                          0              3959   2580  RISE       1
I__107/O                                    Odrv4                        351              4310   2580  RISE       1
I__108/I                                    Span4Mux_s0_h                  0              4310   2580  RISE       1
I__108/O                                    Span4Mux_s0_h                147              4457   2580  RISE       1
I__109/I                                    LocalMux                       0              4457   2580  RISE       1
I__109/O                                    LocalMux                     330              4787   2580  RISE       1
I__110/I                                    IoInMux                        0              4787   2580  RISE       1
I__110/O                                    IoInMux                      259              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5664   2580  RISE      24
I__420/I                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__420/O                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__421/I                                    GlobalMux                      0              5664   2580  RISE       1
I__421/O                                    GlobalMux                    154              5818   2580  RISE       1
I__423/I                                    CEMux                          0              5818   2580  RISE       1
I__423/O                                    CEMux                        603              6421   2580  RISE       1
value_cnt_12_LC_5_6_6/ce                    LogicCell40_SEQ_MODE_1011      0              6421   2580  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_12_LC_5_6_6/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_3_LC_4_8_0/lcout
Path End         : value_cnt_13_LC_5_6_5/ce
Capture Clock    : value_cnt_13_LC_5_6_5/clk
Setup Constraint : 6620p
Path slack       : 2580p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     9001

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3500
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6421
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_3_LC_4_8_0/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_3_LC_4_8_0/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   2580  RISE       3
I__117/I                                    LocalMux                       0              2921   2580  RISE       1
I__117/O                                    LocalMux                     330              3251   2580  RISE       1
I__119/I                                    InMux                          0              3251   2580  RISE       1
I__119/O                                    InMux                        259              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/in0                LogicCell40_SEQ_MODE_0000      0              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    449              3959   2580  RISE       1
I__107/I                                    Odrv4                          0              3959   2580  RISE       1
I__107/O                                    Odrv4                        351              4310   2580  RISE       1
I__108/I                                    Span4Mux_s0_h                  0              4310   2580  RISE       1
I__108/O                                    Span4Mux_s0_h                147              4457   2580  RISE       1
I__109/I                                    LocalMux                       0              4457   2580  RISE       1
I__109/O                                    LocalMux                     330              4787   2580  RISE       1
I__110/I                                    IoInMux                        0              4787   2580  RISE       1
I__110/O                                    IoInMux                      259              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5664   2580  RISE      24
I__420/I                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__420/O                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__421/I                                    GlobalMux                      0              5664   2580  RISE       1
I__421/O                                    GlobalMux                    154              5818   2580  RISE       1
I__423/I                                    CEMux                          0              5818   2580  RISE       1
I__423/O                                    CEMux                        603              6421   2580  RISE       1
value_cnt_13_LC_5_6_5/ce                    LogicCell40_SEQ_MODE_1010      0              6421   2580  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_13_LC_5_6_5/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_3_LC_4_8_0/lcout
Path End         : value_cnt_8_LC_5_6_4/ce
Capture Clock    : value_cnt_8_LC_5_6_4/clk
Setup Constraint : 6620p
Path slack       : 2580p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     9001

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3500
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6421
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_3_LC_4_8_0/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_3_LC_4_8_0/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   2580  RISE       3
I__117/I                                    LocalMux                       0              2921   2580  RISE       1
I__117/O                                    LocalMux                     330              3251   2580  RISE       1
I__119/I                                    InMux                          0              3251   2580  RISE       1
I__119/O                                    InMux                        259              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/in0                LogicCell40_SEQ_MODE_0000      0              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    449              3959   2580  RISE       1
I__107/I                                    Odrv4                          0              3959   2580  RISE       1
I__107/O                                    Odrv4                        351              4310   2580  RISE       1
I__108/I                                    Span4Mux_s0_h                  0              4310   2580  RISE       1
I__108/O                                    Span4Mux_s0_h                147              4457   2580  RISE       1
I__109/I                                    LocalMux                       0              4457   2580  RISE       1
I__109/O                                    LocalMux                     330              4787   2580  RISE       1
I__110/I                                    IoInMux                        0              4787   2580  RISE       1
I__110/O                                    IoInMux                      259              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5664   2580  RISE      24
I__420/I                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__420/O                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__421/I                                    GlobalMux                      0              5664   2580  RISE       1
I__421/O                                    GlobalMux                    154              5818   2580  RISE       1
I__423/I                                    CEMux                          0              5818   2580  RISE       1
I__423/O                                    CEMux                        603              6421   2580  RISE       1
value_cnt_8_LC_5_6_4/ce                     LogicCell40_SEQ_MODE_1011      0              6421   2580  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_8_LC_5_6_4/clk                          LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_3_LC_4_8_0/lcout
Path End         : value_cnt_0_LC_5_6_3/ce
Capture Clock    : value_cnt_0_LC_5_6_3/clk
Setup Constraint : 6620p
Path slack       : 2580p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     9001

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3500
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6421
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_3_LC_4_8_0/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_3_LC_4_8_0/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   2580  RISE       3
I__117/I                                    LocalMux                       0              2921   2580  RISE       1
I__117/O                                    LocalMux                     330              3251   2580  RISE       1
I__119/I                                    InMux                          0              3251   2580  RISE       1
I__119/O                                    InMux                        259              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/in0                LogicCell40_SEQ_MODE_0000      0              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    449              3959   2580  RISE       1
I__107/I                                    Odrv4                          0              3959   2580  RISE       1
I__107/O                                    Odrv4                        351              4310   2580  RISE       1
I__108/I                                    Span4Mux_s0_h                  0              4310   2580  RISE       1
I__108/O                                    Span4Mux_s0_h                147              4457   2580  RISE       1
I__109/I                                    LocalMux                       0              4457   2580  RISE       1
I__109/O                                    LocalMux                     330              4787   2580  RISE       1
I__110/I                                    IoInMux                        0              4787   2580  RISE       1
I__110/O                                    IoInMux                      259              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5664   2580  RISE      24
I__420/I                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__420/O                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__421/I                                    GlobalMux                      0              5664   2580  RISE       1
I__421/O                                    GlobalMux                    154              5818   2580  RISE       1
I__423/I                                    CEMux                          0              5818   2580  RISE       1
I__423/O                                    CEMux                        603              6421   2580  RISE       1
value_cnt_0_LC_5_6_3/ce                     LogicCell40_SEQ_MODE_1010      0              6421   2580  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_0_LC_5_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_3_LC_4_8_0/lcout
Path End         : value_cnt_10_LC_5_6_2/ce
Capture Clock    : value_cnt_10_LC_5_6_2/clk
Setup Constraint : 6620p
Path slack       : 2580p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     9001

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3500
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6421
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_3_LC_4_8_0/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_3_LC_4_8_0/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   2580  RISE       3
I__117/I                                    LocalMux                       0              2921   2580  RISE       1
I__117/O                                    LocalMux                     330              3251   2580  RISE       1
I__119/I                                    InMux                          0              3251   2580  RISE       1
I__119/O                                    InMux                        259              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/in0                LogicCell40_SEQ_MODE_0000      0              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    449              3959   2580  RISE       1
I__107/I                                    Odrv4                          0              3959   2580  RISE       1
I__107/O                                    Odrv4                        351              4310   2580  RISE       1
I__108/I                                    Span4Mux_s0_h                  0              4310   2580  RISE       1
I__108/O                                    Span4Mux_s0_h                147              4457   2580  RISE       1
I__109/I                                    LocalMux                       0              4457   2580  RISE       1
I__109/O                                    LocalMux                     330              4787   2580  RISE       1
I__110/I                                    IoInMux                        0              4787   2580  RISE       1
I__110/O                                    IoInMux                      259              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5664   2580  RISE      24
I__420/I                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__420/O                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__421/I                                    GlobalMux                      0              5664   2580  RISE       1
I__421/O                                    GlobalMux                    154              5818   2580  RISE       1
I__423/I                                    CEMux                          0              5818   2580  RISE       1
I__423/O                                    CEMux                        603              6421   2580  RISE       1
value_cnt_10_LC_5_6_2/ce                    LogicCell40_SEQ_MODE_1010      0              6421   2580  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_10_LC_5_6_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_3_LC_4_8_0/lcout
Path End         : value_cnt_14_LC_5_6_0/ce
Capture Clock    : value_cnt_14_LC_5_6_0/clk
Setup Constraint : 6620p
Path slack       : 2580p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     9001

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3500
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6421
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_3_LC_4_8_0/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_3_LC_4_8_0/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   2580  RISE       3
I__117/I                                    LocalMux                       0              2921   2580  RISE       1
I__117/O                                    LocalMux                     330              3251   2580  RISE       1
I__119/I                                    InMux                          0              3251   2580  RISE       1
I__119/O                                    InMux                        259              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/in0                LogicCell40_SEQ_MODE_0000      0              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    449              3959   2580  RISE       1
I__107/I                                    Odrv4                          0              3959   2580  RISE       1
I__107/O                                    Odrv4                        351              4310   2580  RISE       1
I__108/I                                    Span4Mux_s0_h                  0              4310   2580  RISE       1
I__108/O                                    Span4Mux_s0_h                147              4457   2580  RISE       1
I__109/I                                    LocalMux                       0              4457   2580  RISE       1
I__109/O                                    LocalMux                     330              4787   2580  RISE       1
I__110/I                                    IoInMux                        0              4787   2580  RISE       1
I__110/O                                    IoInMux                      259              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5664   2580  RISE      24
I__420/I                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__420/O                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__421/I                                    GlobalMux                      0              5664   2580  RISE       1
I__421/O                                    GlobalMux                    154              5818   2580  RISE       1
I__423/I                                    CEMux                          0              5818   2580  RISE       1
I__423/O                                    CEMux                        603              6421   2580  RISE       1
value_cnt_14_LC_5_6_0/ce                    LogicCell40_SEQ_MODE_1010      0              6421   2580  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_14_LC_5_6_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_3_LC_4_8_0/lcout
Path End         : value_cnt_23_LC_6_7_7/ce
Capture Clock    : value_cnt_23_LC_6_7_7/clk
Setup Constraint : 6620p
Path slack       : 2580p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     9001

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3500
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6421
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_3_LC_4_8_0/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_3_LC_4_8_0/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   2580  RISE       3
I__117/I                                    LocalMux                       0              2921   2580  RISE       1
I__117/O                                    LocalMux                     330              3251   2580  RISE       1
I__119/I                                    InMux                          0              3251   2580  RISE       1
I__119/O                                    InMux                        259              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/in0                LogicCell40_SEQ_MODE_0000      0              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    449              3959   2580  RISE       1
I__107/I                                    Odrv4                          0              3959   2580  RISE       1
I__107/O                                    Odrv4                        351              4310   2580  RISE       1
I__108/I                                    Span4Mux_s0_h                  0              4310   2580  RISE       1
I__108/O                                    Span4Mux_s0_h                147              4457   2580  RISE       1
I__109/I                                    LocalMux                       0              4457   2580  RISE       1
I__109/O                                    LocalMux                     330              4787   2580  RISE       1
I__110/I                                    IoInMux                        0              4787   2580  RISE       1
I__110/O                                    IoInMux                      259              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5664   2580  RISE      24
I__420/I                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__420/O                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__421/I                                    GlobalMux                      0              5664   2580  RISE       1
I__421/O                                    GlobalMux                    154              5818   2580  RISE       1
I__424/I                                    CEMux                          0              5818   2580  RISE       1
I__424/O                                    CEMux                        603              6421   2580  RISE       1
value_cnt_23_LC_6_7_7/ce                    LogicCell40_SEQ_MODE_1011      0              6421   2580  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__434/I                                          ClkMux                         0              2073  RISE       1
I__434/O                                          ClkMux                       309              2381  RISE       1
value_cnt_23_LC_6_7_7/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_3_LC_4_8_0/lcout
Path End         : value_cnt_5_LC_5_5_7/ce
Capture Clock    : value_cnt_5_LC_5_5_7/clk
Setup Constraint : 6620p
Path slack       : 2580p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     9001

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3500
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6421
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_3_LC_4_8_0/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_3_LC_4_8_0/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   2580  RISE       3
I__117/I                                    LocalMux                       0              2921   2580  RISE       1
I__117/O                                    LocalMux                     330              3251   2580  RISE       1
I__119/I                                    InMux                          0              3251   2580  RISE       1
I__119/O                                    InMux                        259              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/in0                LogicCell40_SEQ_MODE_0000      0              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    449              3959   2580  RISE       1
I__107/I                                    Odrv4                          0              3959   2580  RISE       1
I__107/O                                    Odrv4                        351              4310   2580  RISE       1
I__108/I                                    Span4Mux_s0_h                  0              4310   2580  RISE       1
I__108/O                                    Span4Mux_s0_h                147              4457   2580  RISE       1
I__109/I                                    LocalMux                       0              4457   2580  RISE       1
I__109/O                                    LocalMux                     330              4787   2580  RISE       1
I__110/I                                    IoInMux                        0              4787   2580  RISE       1
I__110/O                                    IoInMux                      259              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5664   2580  RISE      24
I__420/I                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__420/O                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__421/I                                    GlobalMux                      0              5664   2580  RISE       1
I__421/O                                    GlobalMux                    154              5818   2580  RISE       1
I__425/I                                    CEMux                          0              5818   2580  RISE       1
I__425/O                                    CEMux                        603              6421   2580  RISE       1
value_cnt_5_LC_5_5_7/ce                     LogicCell40_SEQ_MODE_1010      0              6421   2580  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_5_LC_5_5_7/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_3_LC_4_8_0/lcout
Path End         : value_cnt_2_LC_5_5_6/ce
Capture Clock    : value_cnt_2_LC_5_5_6/clk
Setup Constraint : 6620p
Path slack       : 2580p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     9001

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3500
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6421
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_3_LC_4_8_0/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_3_LC_4_8_0/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   2580  RISE       3
I__117/I                                    LocalMux                       0              2921   2580  RISE       1
I__117/O                                    LocalMux                     330              3251   2580  RISE       1
I__119/I                                    InMux                          0              3251   2580  RISE       1
I__119/O                                    InMux                        259              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/in0                LogicCell40_SEQ_MODE_0000      0              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    449              3959   2580  RISE       1
I__107/I                                    Odrv4                          0              3959   2580  RISE       1
I__107/O                                    Odrv4                        351              4310   2580  RISE       1
I__108/I                                    Span4Mux_s0_h                  0              4310   2580  RISE       1
I__108/O                                    Span4Mux_s0_h                147              4457   2580  RISE       1
I__109/I                                    LocalMux                       0              4457   2580  RISE       1
I__109/O                                    LocalMux                     330              4787   2580  RISE       1
I__110/I                                    IoInMux                        0              4787   2580  RISE       1
I__110/O                                    IoInMux                      259              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5664   2580  RISE      24
I__420/I                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__420/O                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__421/I                                    GlobalMux                      0              5664   2580  RISE       1
I__421/O                                    GlobalMux                    154              5818   2580  RISE       1
I__425/I                                    CEMux                          0              5818   2580  RISE       1
I__425/O                                    CEMux                        603              6421   2580  RISE       1
value_cnt_2_LC_5_5_6/ce                     LogicCell40_SEQ_MODE_1010      0              6421   2580  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_2_LC_5_5_6/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_3_LC_4_8_0/lcout
Path End         : value_cnt_3_LC_5_5_5/ce
Capture Clock    : value_cnt_3_LC_5_5_5/clk
Setup Constraint : 6620p
Path slack       : 2580p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     9001

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3500
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6421
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_3_LC_4_8_0/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_3_LC_4_8_0/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   2580  RISE       3
I__117/I                                    LocalMux                       0              2921   2580  RISE       1
I__117/O                                    LocalMux                     330              3251   2580  RISE       1
I__119/I                                    InMux                          0              3251   2580  RISE       1
I__119/O                                    InMux                        259              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/in0                LogicCell40_SEQ_MODE_0000      0              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    449              3959   2580  RISE       1
I__107/I                                    Odrv4                          0              3959   2580  RISE       1
I__107/O                                    Odrv4                        351              4310   2580  RISE       1
I__108/I                                    Span4Mux_s0_h                  0              4310   2580  RISE       1
I__108/O                                    Span4Mux_s0_h                147              4457   2580  RISE       1
I__109/I                                    LocalMux                       0              4457   2580  RISE       1
I__109/O                                    LocalMux                     330              4787   2580  RISE       1
I__110/I                                    IoInMux                        0              4787   2580  RISE       1
I__110/O                                    IoInMux                      259              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5664   2580  RISE      24
I__420/I                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__420/O                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__421/I                                    GlobalMux                      0              5664   2580  RISE       1
I__421/O                                    GlobalMux                    154              5818   2580  RISE       1
I__425/I                                    CEMux                          0              5818   2580  RISE       1
I__425/O                                    CEMux                        603              6421   2580  RISE       1
value_cnt_3_LC_5_5_5/ce                     LogicCell40_SEQ_MODE_1010      0              6421   2580  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_3_LC_5_5_5/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_3_LC_4_8_0/lcout
Path End         : value_cnt_4_LC_5_5_4/ce
Capture Clock    : value_cnt_4_LC_5_5_4/clk
Setup Constraint : 6620p
Path slack       : 2580p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     9001

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3500
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6421
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_3_LC_4_8_0/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_3_LC_4_8_0/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   2580  RISE       3
I__117/I                                    LocalMux                       0              2921   2580  RISE       1
I__117/O                                    LocalMux                     330              3251   2580  RISE       1
I__119/I                                    InMux                          0              3251   2580  RISE       1
I__119/O                                    InMux                        259              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/in0                LogicCell40_SEQ_MODE_0000      0              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    449              3959   2580  RISE       1
I__107/I                                    Odrv4                          0              3959   2580  RISE       1
I__107/O                                    Odrv4                        351              4310   2580  RISE       1
I__108/I                                    Span4Mux_s0_h                  0              4310   2580  RISE       1
I__108/O                                    Span4Mux_s0_h                147              4457   2580  RISE       1
I__109/I                                    LocalMux                       0              4457   2580  RISE       1
I__109/O                                    LocalMux                     330              4787   2580  RISE       1
I__110/I                                    IoInMux                        0              4787   2580  RISE       1
I__110/O                                    IoInMux                      259              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5664   2580  RISE      24
I__420/I                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__420/O                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__421/I                                    GlobalMux                      0              5664   2580  RISE       1
I__421/O                                    GlobalMux                    154              5818   2580  RISE       1
I__425/I                                    CEMux                          0              5818   2580  RISE       1
I__425/O                                    CEMux                        603              6421   2580  RISE       1
value_cnt_4_LC_5_5_4/ce                     LogicCell40_SEQ_MODE_1010      0              6421   2580  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_4_LC_5_5_4/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_3_LC_4_8_0/lcout
Path End         : value_cnt_7_LC_5_5_3/ce
Capture Clock    : value_cnt_7_LC_5_5_3/clk
Setup Constraint : 6620p
Path slack       : 2580p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     9001

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3500
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6421
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_3_LC_4_8_0/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_3_LC_4_8_0/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   2580  RISE       3
I__117/I                                    LocalMux                       0              2921   2580  RISE       1
I__117/O                                    LocalMux                     330              3251   2580  RISE       1
I__119/I                                    InMux                          0              3251   2580  RISE       1
I__119/O                                    InMux                        259              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/in0                LogicCell40_SEQ_MODE_0000      0              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    449              3959   2580  RISE       1
I__107/I                                    Odrv4                          0              3959   2580  RISE       1
I__107/O                                    Odrv4                        351              4310   2580  RISE       1
I__108/I                                    Span4Mux_s0_h                  0              4310   2580  RISE       1
I__108/O                                    Span4Mux_s0_h                147              4457   2580  RISE       1
I__109/I                                    LocalMux                       0              4457   2580  RISE       1
I__109/O                                    LocalMux                     330              4787   2580  RISE       1
I__110/I                                    IoInMux                        0              4787   2580  RISE       1
I__110/O                                    IoInMux                      259              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5664   2580  RISE      24
I__420/I                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__420/O                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__421/I                                    GlobalMux                      0              5664   2580  RISE       1
I__421/O                                    GlobalMux                    154              5818   2580  RISE       1
I__425/I                                    CEMux                          0              5818   2580  RISE       1
I__425/O                                    CEMux                        603              6421   2580  RISE       1
value_cnt_7_LC_5_5_3/ce                     LogicCell40_SEQ_MODE_1010      0              6421   2580  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_7_LC_5_5_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_3_LC_4_8_0/lcout
Path End         : value_cnt_6_LC_5_5_2/ce
Capture Clock    : value_cnt_6_LC_5_5_2/clk
Setup Constraint : 6620p
Path slack       : 2580p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     9001

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3500
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6421
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_3_LC_4_8_0/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_3_LC_4_8_0/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   2580  RISE       3
I__117/I                                    LocalMux                       0              2921   2580  RISE       1
I__117/O                                    LocalMux                     330              3251   2580  RISE       1
I__119/I                                    InMux                          0              3251   2580  RISE       1
I__119/O                                    InMux                        259              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/in0                LogicCell40_SEQ_MODE_0000      0              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    449              3959   2580  RISE       1
I__107/I                                    Odrv4                          0              3959   2580  RISE       1
I__107/O                                    Odrv4                        351              4310   2580  RISE       1
I__108/I                                    Span4Mux_s0_h                  0              4310   2580  RISE       1
I__108/O                                    Span4Mux_s0_h                147              4457   2580  RISE       1
I__109/I                                    LocalMux                       0              4457   2580  RISE       1
I__109/O                                    LocalMux                     330              4787   2580  RISE       1
I__110/I                                    IoInMux                        0              4787   2580  RISE       1
I__110/O                                    IoInMux                      259              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5664   2580  RISE      24
I__420/I                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__420/O                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__421/I                                    GlobalMux                      0              5664   2580  RISE       1
I__421/O                                    GlobalMux                    154              5818   2580  RISE       1
I__425/I                                    CEMux                          0              5818   2580  RISE       1
I__425/O                                    CEMux                        603              6421   2580  RISE       1
value_cnt_6_LC_5_5_2/ce                     LogicCell40_SEQ_MODE_1010      0              6421   2580  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_6_LC_5_5_2/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_3_LC_4_8_0/lcout
Path End         : value_cnt_1_LC_5_5_1/ce
Capture Clock    : value_cnt_1_LC_5_5_1/clk
Setup Constraint : 6620p
Path slack       : 2580p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     9001

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3500
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6421
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_3_LC_4_8_0/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_3_LC_4_8_0/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   2580  RISE       3
I__117/I                                    LocalMux                       0              2921   2580  RISE       1
I__117/O                                    LocalMux                     330              3251   2580  RISE       1
I__119/I                                    InMux                          0              3251   2580  RISE       1
I__119/O                                    InMux                        259              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/in0                LogicCell40_SEQ_MODE_0000      0              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    449              3959   2580  RISE       1
I__107/I                                    Odrv4                          0              3959   2580  RISE       1
I__107/O                                    Odrv4                        351              4310   2580  RISE       1
I__108/I                                    Span4Mux_s0_h                  0              4310   2580  RISE       1
I__108/O                                    Span4Mux_s0_h                147              4457   2580  RISE       1
I__109/I                                    LocalMux                       0              4457   2580  RISE       1
I__109/O                                    LocalMux                     330              4787   2580  RISE       1
I__110/I                                    IoInMux                        0              4787   2580  RISE       1
I__110/O                                    IoInMux                      259              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5664   2580  RISE      24
I__420/I                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__420/O                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__421/I                                    GlobalMux                      0              5664   2580  RISE       1
I__421/O                                    GlobalMux                    154              5818   2580  RISE       1
I__425/I                                    CEMux                          0              5818   2580  RISE       1
I__425/O                                    CEMux                        603              6421   2580  RISE       1
value_cnt_1_LC_5_5_1/ce                     LogicCell40_SEQ_MODE_1010      0              6421   2580  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_1_LC_5_5_1/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_3_LC_4_8_0/lcout
Path End         : value_cnt_9_LC_7_6_2/ce
Capture Clock    : value_cnt_9_LC_7_6_2/clk
Setup Constraint : 6620p
Path slack       : 2580p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     9001

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3500
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6421
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_3_LC_4_8_0/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_3_LC_4_8_0/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   2580  RISE       3
I__117/I                                    LocalMux                       0              2921   2580  RISE       1
I__117/O                                    LocalMux                     330              3251   2580  RISE       1
I__119/I                                    InMux                          0              3251   2580  RISE       1
I__119/O                                    InMux                        259              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/in0                LogicCell40_SEQ_MODE_0000      0              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    449              3959   2580  RISE       1
I__107/I                                    Odrv4                          0              3959   2580  RISE       1
I__107/O                                    Odrv4                        351              4310   2580  RISE       1
I__108/I                                    Span4Mux_s0_h                  0              4310   2580  RISE       1
I__108/O                                    Span4Mux_s0_h                147              4457   2580  RISE       1
I__109/I                                    LocalMux                       0              4457   2580  RISE       1
I__109/O                                    LocalMux                     330              4787   2580  RISE       1
I__110/I                                    IoInMux                        0              4787   2580  RISE       1
I__110/O                                    IoInMux                      259              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5664   2580  RISE      24
I__420/I                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__420/O                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__421/I                                    GlobalMux                      0              5664   2580  RISE       1
I__421/O                                    GlobalMux                    154              5818   2580  RISE       1
I__426/I                                    CEMux                          0              5818   2580  RISE       1
I__426/O                                    CEMux                        603              6421   2580  RISE       1
value_cnt_9_LC_7_6_2/ce                     LogicCell40_SEQ_MODE_1011      0              6421   2580  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__437/I                                          ClkMux                         0              2073  RISE       1
I__437/O                                          ClkMux                       309              2381  RISE       1
value_cnt_9_LC_7_6_2/clk                          LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_3_LC_4_8_0/lcout
Path End         : value_cnt_11_LC_7_6_0/ce
Capture Clock    : value_cnt_11_LC_7_6_0/clk
Setup Constraint : 6620p
Path slack       : 2580p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     9001

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3500
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6421
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_3_LC_4_8_0/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_3_LC_4_8_0/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   2580  RISE       3
I__117/I                                    LocalMux                       0              2921   2580  RISE       1
I__117/O                                    LocalMux                     330              3251   2580  RISE       1
I__119/I                                    InMux                          0              3251   2580  RISE       1
I__119/O                                    InMux                        259              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/in0                LogicCell40_SEQ_MODE_0000      0              3510   2580  RISE       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    449              3959   2580  RISE       1
I__107/I                                    Odrv4                          0              3959   2580  RISE       1
I__107/O                                    Odrv4                        351              4310   2580  RISE       1
I__108/I                                    Span4Mux_s0_h                  0              4310   2580  RISE       1
I__108/O                                    Span4Mux_s0_h                147              4457   2580  RISE       1
I__109/I                                    LocalMux                       0              4457   2580  RISE       1
I__109/O                                    LocalMux                     330              4787   2580  RISE       1
I__110/I                                    IoInMux                        0              4787   2580  RISE       1
I__110/O                                    IoInMux                      259              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5046   2580  RISE       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5664   2580  RISE      24
I__420/I                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__420/O                                    gio2CtrlBuf                    0              5664   2580  RISE       1
I__421/I                                    GlobalMux                      0              5664   2580  RISE       1
I__421/O                                    GlobalMux                    154              5818   2580  RISE       1
I__426/I                                    CEMux                          0              5818   2580  RISE       1
I__426/O                                    CEMux                        603              6421   2580  RISE       1
value_cnt_11_LC_7_6_0/ce                    LogicCell40_SEQ_MODE_1011      0              6421   2580  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__437/I                                          ClkMux                         0              2073  RISE       1
I__437/O                                          ClkMux                       309              2381  RISE       1
value_cnt_11_LC_7_6_0/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_9_LC_7_6_2/lcout
Path End         : UC.ep_6_LC_4_8_1/in2
Capture Clock    : UC.ep_6_LC_4_8_1/clk
Setup Constraint : 6620p
Path slack       : 2602p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -372
------------------------------------------------   ---- 
End-of-path required time (ps)                     8630

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3107
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6028
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__437/I                                          ClkMux                         0              2073  RISE       1
I__437/O                                          ClkMux                       309              2381  RISE       1
value_cnt_9_LC_7_6_2/clk                          LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_9_LC_7_6_2/lcout           LogicCell40_SEQ_MODE_1011    540              2921   2110  RISE       3
I__439/I                             Odrv12                         0              2921   2503  RISE       1
I__439/O                             Odrv12                       491              3412   2503  RISE       1
I__442/I                             LocalMux                       0              3412   2503  RISE       1
I__442/O                             LocalMux                     330              3742   2503  RISE       1
I__445/I                             InMux                          0              3742   2503  RISE       1
I__445/O                             InMux                        259              4001   2503  RISE       1
value_cnt_RNIOUPL1_8_LC_4_6_1/in0    LogicCell40_SEQ_MODE_0000      0              4001   2503  RISE       1
value_cnt_RNIOUPL1_8_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_0000    449              4450   2503  RISE       1
I__100/I                             LocalMux                       0              4450   2503  RISE       1
I__100/O                             LocalMux                     330              4780   2503  RISE       1
I__101/I                             InMux                          0              4780   2503  RISE       1
I__101/O                             InMux                        259              5039   2503  RISE       1
value_cnt_RNIIFHL6_0_LC_4_7_7/in1    LogicCell40_SEQ_MODE_0000      0              5039   2503  RISE       1
value_cnt_RNIIFHL6_0_LC_4_7_7/lcout  LogicCell40_SEQ_MODE_0000    400              5439   2503  RISE       4
I__122/I                             LocalMux                       0              5439   2601  RISE       1
I__122/O                             LocalMux                     330              5769   2601  RISE       1
I__125/I                             InMux                          0              5769   2601  RISE       1
I__125/O                             InMux                        259              6028   2601  RISE       1
I__128/I                             CascadeMux                     0              6028   2601  RISE       1
I__128/O                             CascadeMux                     0              6028   2601  RISE       1
UC.ep_6_LC_4_8_1/in2                 LogicCell40_SEQ_MODE_1010      0              6028   2601  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_6_LC_4_8_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_9_LC_7_6_2/lcout
Path End         : UC.ep_5_LC_4_8_4/in3
Capture Clock    : UC.ep_5_LC_4_8_4/clk
Setup Constraint : 6620p
Path slack       : 2700p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3107
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6028
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__437/I                                          ClkMux                         0              2073  RISE       1
I__437/O                                          ClkMux                       309              2381  RISE       1
value_cnt_9_LC_7_6_2/clk                          LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_9_LC_7_6_2/lcout           LogicCell40_SEQ_MODE_1011    540              2921   2110  RISE       3
I__439/I                             Odrv12                         0              2921   2503  RISE       1
I__439/O                             Odrv12                       491              3412   2503  RISE       1
I__442/I                             LocalMux                       0              3412   2503  RISE       1
I__442/O                             LocalMux                     330              3742   2503  RISE       1
I__445/I                             InMux                          0              3742   2503  RISE       1
I__445/O                             InMux                        259              4001   2503  RISE       1
value_cnt_RNIOUPL1_8_LC_4_6_1/in0    LogicCell40_SEQ_MODE_0000      0              4001   2503  RISE       1
value_cnt_RNIOUPL1_8_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_0000    449              4450   2503  RISE       1
I__100/I                             LocalMux                       0              4450   2503  RISE       1
I__100/O                             LocalMux                     330              4780   2503  RISE       1
I__101/I                             InMux                          0              4780   2503  RISE       1
I__101/O                             InMux                        259              5039   2503  RISE       1
value_cnt_RNIIFHL6_0_LC_4_7_7/in1    LogicCell40_SEQ_MODE_0000      0              5039   2503  RISE       1
value_cnt_RNIIFHL6_0_LC_4_7_7/lcout  LogicCell40_SEQ_MODE_0000    400              5439   2503  RISE       4
I__122/I                             LocalMux                       0              5439   2601  RISE       1
I__122/O                             LocalMux                     330              5769   2601  RISE       1
I__124/I                             InMux                          0              5769   2699  RISE       1
I__124/O                             InMux                        259              6028   2699  RISE       1
UC.ep_5_LC_4_8_4/in3                 LogicCell40_SEQ_MODE_1010      0              6028   2699  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_0_LC_5_6_3/lcout
Path End         : value_cnt_8_LC_5_6_4/in3
Capture Clock    : value_cnt_8_LC_5_6_4/clk
Setup Constraint : 6620p
Path slack       : 2714p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3093
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6014
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_0_LC_5_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_0_LC_5_6_3/lcout                     LogicCell40_SEQ_MODE_1010    540              2921    750  RISE       3
I__187/I                                       LocalMux                       0              2921    750  RISE       1
I__187/O                                       LocalMux                     330              3251    750  RISE       1
I__190/I                                       InMux                          0              3251    750  RISE       1
I__190/O                                       InMux                        259              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/in1                 LogicCell40_SEQ_MODE_0000      0              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/carryout            LogicCell40_SEQ_MODE_0000    259              3770    750  RISE       2
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryin   LogicCell40_SEQ_MODE_0000      0              3770    750  RISE       1
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryout  LogicCell40_SEQ_MODE_0000    126              3896    750  RISE       2
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryin   LogicCell40_SEQ_MODE_0000      0              3896    750  RISE       1
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryout  LogicCell40_SEQ_MODE_0000    126              4022    750  RISE       2
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryin   LogicCell40_SEQ_MODE_0000      0              4022    750  RISE       1
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryout  LogicCell40_SEQ_MODE_0000    126              4149    750  RISE       2
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryin   LogicCell40_SEQ_MODE_0000      0              4149    750  RISE       1
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryout  LogicCell40_SEQ_MODE_0000    126              4275    750  RISE       2
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryin   LogicCell40_SEQ_MODE_0000      0              4275    750  RISE       1
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryout  LogicCell40_SEQ_MODE_0000    126              4401    750  RISE       2
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/carryin   LogicCell40_SEQ_MODE_0000      0              4401    750  RISE       1
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/carryout  LogicCell40_SEQ_MODE_0000    126              4527    750  RISE       2
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/carryin   LogicCell40_SEQ_MODE_0000      0              4527    750  RISE       1
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/carryout  LogicCell40_SEQ_MODE_0000    126              4654    750  RISE       1
IN_MUX_bfv_6_6_0_/carryinitin                  ICE_CARRY_IN_MUX               0              4654    750  RISE       1
IN_MUX_bfv_6_6_0_/carryinitout                 ICE_CARRY_IN_MUX             196              4850    750  RISE       2
I__230/I                                       InMux                          0              4850   2714  RISE       1
I__230/O                                       InMux                        259              5110   2714  RISE       1
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/in3       LogicCell40_SEQ_MODE_0000      0              5110   2714  RISE       1
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/lcout     LogicCell40_SEQ_MODE_0000    316              5425   2714  RISE       1
I__231/I                                       LocalMux                       0              5425   2714  RISE       1
I__231/O                                       LocalMux                     330              5755   2714  RISE       1
I__232/I                                       InMux                          0              5755   2714  RISE       1
I__232/O                                       InMux                        259              6014   2714  RISE       1
value_cnt_8_LC_5_6_4/in3                       LogicCell40_SEQ_MODE_1011      0              6014   2714  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_8_LC_5_6_4/clk                          LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_0_LC_5_6_3/lcout
Path End         : value_cnt_7_LC_5_5_3/in3
Capture Clock    : value_cnt_7_LC_5_5_3/clk
Setup Constraint : 6620p
Path slack       : 3036p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 2771
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5692
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_0_LC_5_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_0_LC_5_6_3/lcout                     LogicCell40_SEQ_MODE_1010    540              2921    750  RISE       3
I__187/I                                       LocalMux                       0              2921    750  RISE       1
I__187/O                                       LocalMux                     330              3251    750  RISE       1
I__190/I                                       InMux                          0              3251    750  RISE       1
I__190/O                                       InMux                        259              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/in1                 LogicCell40_SEQ_MODE_0000      0              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/carryout            LogicCell40_SEQ_MODE_0000    259              3770    750  RISE       2
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryin   LogicCell40_SEQ_MODE_0000      0              3770    750  RISE       1
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryout  LogicCell40_SEQ_MODE_0000    126              3896    750  RISE       2
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryin   LogicCell40_SEQ_MODE_0000      0              3896    750  RISE       1
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryout  LogicCell40_SEQ_MODE_0000    126              4022    750  RISE       2
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryin   LogicCell40_SEQ_MODE_0000      0              4022    750  RISE       1
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryout  LogicCell40_SEQ_MODE_0000    126              4149    750  RISE       2
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryin   LogicCell40_SEQ_MODE_0000      0              4149    750  RISE       1
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryout  LogicCell40_SEQ_MODE_0000    126              4275    750  RISE       2
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryin   LogicCell40_SEQ_MODE_0000      0              4275    750  RISE       1
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryout  LogicCell40_SEQ_MODE_0000    126              4401    750  RISE       2
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/carryin   LogicCell40_SEQ_MODE_0000      0              4401    750  RISE       1
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/carryout  LogicCell40_SEQ_MODE_0000    126              4527    750  RISE       2
I__240/I                                       InMux                          0              4527   3036  RISE       1
I__240/O                                       InMux                        259              4787   3036  RISE       1
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/in3       LogicCell40_SEQ_MODE_0000      0              4787   3036  RISE       1
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/lcout     LogicCell40_SEQ_MODE_0000    316              5103   3036  RISE       1
I__241/I                                       LocalMux                       0              5103   3036  RISE       1
I__241/O                                       LocalMux                     330              5432   3036  RISE       1
I__242/I                                       InMux                          0              5432   3036  RISE       1
I__242/O                                       InMux                        259              5692   3036  RISE       1
value_cnt_7_LC_5_5_3/in3                       LogicCell40_SEQ_MODE_1010      0              5692   3036  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_7_LC_5_5_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_2_LC_4_8_3/lcout
Path End         : register10_8_LC_6_9_6/ce
Capture Clock    : register10_8_LC_6_9_6/clk
Setup Constraint : 6620p
Path slack       : 3155p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     9001

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 2925
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5846
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_2_LC_4_8_3/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_2_LC_4_8_3/lcout          LogicCell40_SEQ_MODE_1010    540              2921   3155  RISE       2
I__136/I                        LocalMux                       0              2921   3155  RISE       1
I__136/O                        LocalMux                     330              3251   3155  RISE       1
I__138/I                        InMux                          0              3251   3155  RISE       1
I__138/O                        InMux                        259              3510   3155  RISE       1
UC.ep_RNIDP06_2_LC_5_8_4/in1    LogicCell40_SEQ_MODE_0000      0              3510   3155  RISE       1
UC.ep_RNIDP06_2_LC_5_8_4/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3155  RISE      10
I__526/I                        Odrv4                          0              3910   3155  RISE       1
I__526/O                        Odrv4                        351              4261   3155  RISE       1
I__528/I                        Span4Mux_h                     0              4261   3155  RISE       1
I__528/O                        Span4Mux_h                   302              4563   3155  RISE       1
I__530/I                        Span4Mux_v                     0              4563   3155  RISE       1
I__530/O                        Span4Mux_v                   351              4913   3155  RISE       1
I__531/I                        LocalMux                       0              4913   3155  RISE       1
I__531/O                        LocalMux                     330              5243   3155  RISE       1
I__532/I                        CEMux                          0              5243   3155  RISE       1
I__532/O                        CEMux                        603              5846   3155  RISE       1
register10_8_LC_6_9_6/ce        LogicCell40_SEQ_MODE_1010      0              5846   3155  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_8_LC_6_9_6/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_2_LC_4_8_3/lcout
Path End         : register10_9_LC_6_9_5/ce
Capture Clock    : register10_9_LC_6_9_5/clk
Setup Constraint : 6620p
Path slack       : 3155p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     9001

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 2925
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5846
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_2_LC_4_8_3/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_2_LC_4_8_3/lcout          LogicCell40_SEQ_MODE_1010    540              2921   3155  RISE       2
I__136/I                        LocalMux                       0              2921   3155  RISE       1
I__136/O                        LocalMux                     330              3251   3155  RISE       1
I__138/I                        InMux                          0              3251   3155  RISE       1
I__138/O                        InMux                        259              3510   3155  RISE       1
UC.ep_RNIDP06_2_LC_5_8_4/in1    LogicCell40_SEQ_MODE_0000      0              3510   3155  RISE       1
UC.ep_RNIDP06_2_LC_5_8_4/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3155  RISE      10
I__526/I                        Odrv4                          0              3910   3155  RISE       1
I__526/O                        Odrv4                        351              4261   3155  RISE       1
I__528/I                        Span4Mux_h                     0              4261   3155  RISE       1
I__528/O                        Span4Mux_h                   302              4563   3155  RISE       1
I__530/I                        Span4Mux_v                     0              4563   3155  RISE       1
I__530/O                        Span4Mux_v                   351              4913   3155  RISE       1
I__531/I                        LocalMux                       0              4913   3155  RISE       1
I__531/O                        LocalMux                     330              5243   3155  RISE       1
I__532/I                        CEMux                          0              5243   3155  RISE       1
I__532/O                        CEMux                        603              5846   3155  RISE       1
register10_9_LC_6_9_5/ce        LogicCell40_SEQ_MODE_1010      0              5846   3155  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_9_LC_6_9_5/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_2_LC_4_8_3/lcout
Path End         : register10_7_LC_6_9_4/ce
Capture Clock    : register10_7_LC_6_9_4/clk
Setup Constraint : 6620p
Path slack       : 3155p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     9001

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 2925
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5846
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_2_LC_4_8_3/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_2_LC_4_8_3/lcout          LogicCell40_SEQ_MODE_1010    540              2921   3155  RISE       2
I__136/I                        LocalMux                       0              2921   3155  RISE       1
I__136/O                        LocalMux                     330              3251   3155  RISE       1
I__138/I                        InMux                          0              3251   3155  RISE       1
I__138/O                        InMux                        259              3510   3155  RISE       1
UC.ep_RNIDP06_2_LC_5_8_4/in1    LogicCell40_SEQ_MODE_0000      0              3510   3155  RISE       1
UC.ep_RNIDP06_2_LC_5_8_4/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3155  RISE      10
I__526/I                        Odrv4                          0              3910   3155  RISE       1
I__526/O                        Odrv4                        351              4261   3155  RISE       1
I__528/I                        Span4Mux_h                     0              4261   3155  RISE       1
I__528/O                        Span4Mux_h                   302              4563   3155  RISE       1
I__530/I                        Span4Mux_v                     0              4563   3155  RISE       1
I__530/O                        Span4Mux_v                   351              4913   3155  RISE       1
I__531/I                        LocalMux                       0              4913   3155  RISE       1
I__531/O                        LocalMux                     330              5243   3155  RISE       1
I__532/I                        CEMux                          0              5243   3155  RISE       1
I__532/O                        CEMux                        603              5846   3155  RISE       1
register10_7_LC_6_9_4/ce        LogicCell40_SEQ_MODE_1010      0              5846   3155  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_7_LC_6_9_4/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_2_LC_4_8_3/lcout
Path End         : register10_5_LC_6_9_3/ce
Capture Clock    : register10_5_LC_6_9_3/clk
Setup Constraint : 6620p
Path slack       : 3155p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     9001

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 2925
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5846
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_2_LC_4_8_3/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_2_LC_4_8_3/lcout          LogicCell40_SEQ_MODE_1010    540              2921   3155  RISE       2
I__136/I                        LocalMux                       0              2921   3155  RISE       1
I__136/O                        LocalMux                     330              3251   3155  RISE       1
I__138/I                        InMux                          0              3251   3155  RISE       1
I__138/O                        InMux                        259              3510   3155  RISE       1
UC.ep_RNIDP06_2_LC_5_8_4/in1    LogicCell40_SEQ_MODE_0000      0              3510   3155  RISE       1
UC.ep_RNIDP06_2_LC_5_8_4/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3155  RISE      10
I__526/I                        Odrv4                          0              3910   3155  RISE       1
I__526/O                        Odrv4                        351              4261   3155  RISE       1
I__528/I                        Span4Mux_h                     0              4261   3155  RISE       1
I__528/O                        Span4Mux_h                   302              4563   3155  RISE       1
I__530/I                        Span4Mux_v                     0              4563   3155  RISE       1
I__530/O                        Span4Mux_v                   351              4913   3155  RISE       1
I__531/I                        LocalMux                       0              4913   3155  RISE       1
I__531/O                        LocalMux                     330              5243   3155  RISE       1
I__532/I                        CEMux                          0              5243   3155  RISE       1
I__532/O                        CEMux                        603              5846   3155  RISE       1
register10_5_LC_6_9_3/ce        LogicCell40_SEQ_MODE_1010      0              5846   3155  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_5_LC_6_9_3/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_2_LC_4_8_3/lcout
Path End         : register10_4_LC_6_9_2/ce
Capture Clock    : register10_4_LC_6_9_2/clk
Setup Constraint : 6620p
Path slack       : 3155p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     9001

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 2925
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5846
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_2_LC_4_8_3/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_2_LC_4_8_3/lcout          LogicCell40_SEQ_MODE_1010    540              2921   3155  RISE       2
I__136/I                        LocalMux                       0              2921   3155  RISE       1
I__136/O                        LocalMux                     330              3251   3155  RISE       1
I__138/I                        InMux                          0              3251   3155  RISE       1
I__138/O                        InMux                        259              3510   3155  RISE       1
UC.ep_RNIDP06_2_LC_5_8_4/in1    LogicCell40_SEQ_MODE_0000      0              3510   3155  RISE       1
UC.ep_RNIDP06_2_LC_5_8_4/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3155  RISE      10
I__526/I                        Odrv4                          0              3910   3155  RISE       1
I__526/O                        Odrv4                        351              4261   3155  RISE       1
I__528/I                        Span4Mux_h                     0              4261   3155  RISE       1
I__528/O                        Span4Mux_h                   302              4563   3155  RISE       1
I__530/I                        Span4Mux_v                     0              4563   3155  RISE       1
I__530/O                        Span4Mux_v                   351              4913   3155  RISE       1
I__531/I                        LocalMux                       0              4913   3155  RISE       1
I__531/O                        LocalMux                     330              5243   3155  RISE       1
I__532/I                        CEMux                          0              5243   3155  RISE       1
I__532/O                        CEMux                        603              5846   3155  RISE       1
register10_4_LC_6_9_2/ce        LogicCell40_SEQ_MODE_1010      0              5846   3155  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_4_LC_6_9_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_2_LC_4_8_3/lcout
Path End         : register10_6_LC_6_9_1/ce
Capture Clock    : register10_6_LC_6_9_1/clk
Setup Constraint : 6620p
Path slack       : 3155p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     9001

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 2925
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5846
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_2_LC_4_8_3/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_2_LC_4_8_3/lcout          LogicCell40_SEQ_MODE_1010    540              2921   3155  RISE       2
I__136/I                        LocalMux                       0              2921   3155  RISE       1
I__136/O                        LocalMux                     330              3251   3155  RISE       1
I__138/I                        InMux                          0              3251   3155  RISE       1
I__138/O                        InMux                        259              3510   3155  RISE       1
UC.ep_RNIDP06_2_LC_5_8_4/in1    LogicCell40_SEQ_MODE_0000      0              3510   3155  RISE       1
UC.ep_RNIDP06_2_LC_5_8_4/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3155  RISE      10
I__526/I                        Odrv4                          0              3910   3155  RISE       1
I__526/O                        Odrv4                        351              4261   3155  RISE       1
I__528/I                        Span4Mux_h                     0              4261   3155  RISE       1
I__528/O                        Span4Mux_h                   302              4563   3155  RISE       1
I__530/I                        Span4Mux_v                     0              4563   3155  RISE       1
I__530/O                        Span4Mux_v                   351              4913   3155  RISE       1
I__531/I                        LocalMux                       0              4913   3155  RISE       1
I__531/O                        LocalMux                     330              5243   3155  RISE       1
I__532/I                        CEMux                          0              5243   3155  RISE       1
I__532/O                        CEMux                        603              5846   3155  RISE       1
register10_6_LC_6_9_1/ce        LogicCell40_SEQ_MODE_1010      0              5846   3155  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_6_LC_6_9_1/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_2_LC_4_8_3/lcout
Path End         : register10_3_LC_6_9_0/ce
Capture Clock    : register10_3_LC_6_9_0/clk
Setup Constraint : 6620p
Path slack       : 3155p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     9001

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 2925
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5846
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_2_LC_4_8_3/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_2_LC_4_8_3/lcout          LogicCell40_SEQ_MODE_1010    540              2921   3155  RISE       2
I__136/I                        LocalMux                       0              2921   3155  RISE       1
I__136/O                        LocalMux                     330              3251   3155  RISE       1
I__138/I                        InMux                          0              3251   3155  RISE       1
I__138/O                        InMux                        259              3510   3155  RISE       1
UC.ep_RNIDP06_2_LC_5_8_4/in1    LogicCell40_SEQ_MODE_0000      0              3510   3155  RISE       1
UC.ep_RNIDP06_2_LC_5_8_4/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3155  RISE      10
I__526/I                        Odrv4                          0              3910   3155  RISE       1
I__526/O                        Odrv4                        351              4261   3155  RISE       1
I__528/I                        Span4Mux_h                     0              4261   3155  RISE       1
I__528/O                        Span4Mux_h                   302              4563   3155  RISE       1
I__530/I                        Span4Mux_v                     0              4563   3155  RISE       1
I__530/O                        Span4Mux_v                   351              4913   3155  RISE       1
I__531/I                        LocalMux                       0              4913   3155  RISE       1
I__531/O                        LocalMux                     330              5243   3155  RISE       1
I__532/I                        CEMux                          0              5243   3155  RISE       1
I__532/O                        CEMux                        603              5846   3155  RISE       1
register10_3_LC_6_9_0/ce        LogicCell40_SEQ_MODE_1010      0              5846   3155  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_3_LC_6_9_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_0_LC_5_6_3/lcout
Path End         : value_cnt_6_LC_5_5_2/in3
Capture Clock    : value_cnt_6_LC_5_5_2/clk
Setup Constraint : 6620p
Path slack       : 3163p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 2644
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5565
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_0_LC_5_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_0_LC_5_6_3/lcout                     LogicCell40_SEQ_MODE_1010    540              2921    750  RISE       3
I__187/I                                       LocalMux                       0              2921    750  RISE       1
I__187/O                                       LocalMux                     330              3251    750  RISE       1
I__190/I                                       InMux                          0              3251    750  RISE       1
I__190/O                                       InMux                        259              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/in1                 LogicCell40_SEQ_MODE_0000      0              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/carryout            LogicCell40_SEQ_MODE_0000    259              3770    750  RISE       2
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryin   LogicCell40_SEQ_MODE_0000      0              3770    750  RISE       1
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryout  LogicCell40_SEQ_MODE_0000    126              3896    750  RISE       2
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryin   LogicCell40_SEQ_MODE_0000      0              3896    750  RISE       1
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryout  LogicCell40_SEQ_MODE_0000    126              4022    750  RISE       2
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryin   LogicCell40_SEQ_MODE_0000      0              4022    750  RISE       1
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryout  LogicCell40_SEQ_MODE_0000    126              4149    750  RISE       2
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryin   LogicCell40_SEQ_MODE_0000      0              4149    750  RISE       1
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryout  LogicCell40_SEQ_MODE_0000    126              4275    750  RISE       2
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryin   LogicCell40_SEQ_MODE_0000      0              4275    750  RISE       1
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryout  LogicCell40_SEQ_MODE_0000    126              4401    750  RISE       2
I__250/I                                       InMux                          0              4401   3162  RISE       1
I__250/O                                       InMux                        259              4661   3162  RISE       1
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/in3       LogicCell40_SEQ_MODE_0000      0              4661   3162  RISE       1
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/lcout     LogicCell40_SEQ_MODE_0000    316              4976   3162  RISE       1
I__251/I                                       LocalMux                       0              4976   3162  RISE       1
I__251/O                                       LocalMux                     330              5306   3162  RISE       1
I__252/I                                       InMux                          0              5306   3162  RISE       1
I__252/O                                       InMux                        259              5565   3162  RISE       1
value_cnt_6_LC_5_5_2/in3                       LogicCell40_SEQ_MODE_1010      0              5565   3162  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_6_LC_5_5_2/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_17_LC_5_7_5/lcout
Path End         : UC.ep_5_LC_4_8_4/in2
Capture Clock    : UC.ep_5_LC_4_8_4/clk
Setup Constraint : 6620p
Path slack       : 3177p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -372
------------------------------------------------   ---- 
End-of-path required time (ps)                     8630

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 2532
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5453
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_17_LC_5_7_5/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_17_LC_5_7_5/lcout           LogicCell40_SEQ_MODE_1011    540              2921   3176  RISE       3
I__305/I                              LocalMux                       0              2921   3176  RISE       1
I__305/O                              LocalMux                     330              3251   3176  RISE       1
I__308/I                              InMux                          0              3251   3176  RISE       1
I__308/O                              InMux                        259              3510   3176  RISE       1
value_cnt_RNI6AGN1_16_LC_4_7_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   3176  RISE       1
value_cnt_RNI6AGN1_16_LC_4_7_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3176  RISE       1
I__104/I                              LocalMux                       0              3959   3176  RISE       1
I__104/O                              LocalMux                     330              4289   3176  RISE       1
I__105/I                              InMux                          0              4289   3176  RISE       1
I__105/O                              InMux                        259              4548   3176  RISE       1
value_cnt_RNIO34F3_23_LC_4_7_4/in3    LogicCell40_SEQ_MODE_0000      0              4548   3176  RISE       1
value_cnt_RNIO34F3_23_LC_4_7_4/lcout  LogicCell40_SEQ_MODE_0000    316              4864   3176  RISE       4
I__129/I                              LocalMux                       0              4864   3176  RISE       1
I__129/O                              LocalMux                     330              5194   3176  RISE       1
I__131/I                              InMux                          0              5194   3176  RISE       1
I__131/O                              InMux                        259              5453   3176  RISE       1
I__134/I                              CascadeMux                     0              5453   3176  RISE       1
I__134/O                              CascadeMux                     0              5453   3176  RISE       1
UC.ep_5_LC_4_8_4/in2                  LogicCell40_SEQ_MODE_1010      0              5453   3176  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_17_LC_5_7_5/lcout
Path End         : UC.ep_3_LC_4_8_0/in2
Capture Clock    : UC.ep_3_LC_4_8_0/clk
Setup Constraint : 6620p
Path slack       : 3177p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -372
------------------------------------------------   ---- 
End-of-path required time (ps)                     8630

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 2532
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5453
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_17_LC_5_7_5/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_17_LC_5_7_5/lcout           LogicCell40_SEQ_MODE_1011    540              2921   3176  RISE       3
I__305/I                              LocalMux                       0              2921   3176  RISE       1
I__305/O                              LocalMux                     330              3251   3176  RISE       1
I__308/I                              InMux                          0              3251   3176  RISE       1
I__308/O                              InMux                        259              3510   3176  RISE       1
value_cnt_RNI6AGN1_16_LC_4_7_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   3176  RISE       1
value_cnt_RNI6AGN1_16_LC_4_7_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3176  RISE       1
I__104/I                              LocalMux                       0              3959   3176  RISE       1
I__104/O                              LocalMux                     330              4289   3176  RISE       1
I__105/I                              InMux                          0              4289   3176  RISE       1
I__105/O                              InMux                        259              4548   3176  RISE       1
value_cnt_RNIO34F3_23_LC_4_7_4/in3    LogicCell40_SEQ_MODE_0000      0              4548   3176  RISE       1
value_cnt_RNIO34F3_23_LC_4_7_4/lcout  LogicCell40_SEQ_MODE_0000    316              4864   3176  RISE       4
I__129/I                              LocalMux                       0              4864   3176  RISE       1
I__129/O                              LocalMux                     330              5194   3176  RISE       1
I__132/I                              InMux                          0              5194   3176  RISE       1
I__132/O                              InMux                        259              5453   3176  RISE       1
I__135/I                              CascadeMux                     0              5453   3176  RISE       1
I__135/O                              CascadeMux                     0              5453   3176  RISE       1
UC.ep_3_LC_4_8_0/in2                  LogicCell40_SEQ_MODE_1010      0              5453   3176  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_3_LC_4_8_0/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_17_LC_5_7_5/lcout
Path End         : UC.ep_2_LC_4_8_3/in3
Capture Clock    : UC.ep_2_LC_4_8_3/clk
Setup Constraint : 6620p
Path slack       : 3275p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 2532
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5453
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_17_LC_5_7_5/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_17_LC_5_7_5/lcout           LogicCell40_SEQ_MODE_1011    540              2921   3176  RISE       3
I__305/I                              LocalMux                       0              2921   3176  RISE       1
I__305/O                              LocalMux                     330              3251   3176  RISE       1
I__308/I                              InMux                          0              3251   3176  RISE       1
I__308/O                              InMux                        259              3510   3176  RISE       1
value_cnt_RNI6AGN1_16_LC_4_7_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   3176  RISE       1
value_cnt_RNI6AGN1_16_LC_4_7_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3176  RISE       1
I__104/I                              LocalMux                       0              3959   3176  RISE       1
I__104/O                              LocalMux                     330              4289   3176  RISE       1
I__105/I                              InMux                          0              4289   3176  RISE       1
I__105/O                              InMux                        259              4548   3176  RISE       1
value_cnt_RNIO34F3_23_LC_4_7_4/in3    LogicCell40_SEQ_MODE_0000      0              4548   3176  RISE       1
value_cnt_RNIO34F3_23_LC_4_7_4/lcout  LogicCell40_SEQ_MODE_0000    316              4864   3176  RISE       4
I__129/I                              LocalMux                       0              4864   3176  RISE       1
I__129/O                              LocalMux                     330              5194   3176  RISE       1
I__130/I                              InMux                          0              5194   3275  RISE       1
I__130/O                              InMux                        259              5453   3275  RISE       1
UC.ep_2_LC_4_8_3/in3                  LogicCell40_SEQ_MODE_1010      0              5453   3275  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_2_LC_4_8_3/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_17_LC_5_7_5/lcout
Path End         : UC.ep_6_LC_4_8_1/in3
Capture Clock    : UC.ep_6_LC_4_8_1/clk
Setup Constraint : 6620p
Path slack       : 3275p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 2532
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5453
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_17_LC_5_7_5/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_17_LC_5_7_5/lcout           LogicCell40_SEQ_MODE_1011    540              2921   3176  RISE       3
I__305/I                              LocalMux                       0              2921   3176  RISE       1
I__305/O                              LocalMux                     330              3251   3176  RISE       1
I__308/I                              InMux                          0              3251   3176  RISE       1
I__308/O                              InMux                        259              3510   3176  RISE       1
value_cnt_RNI6AGN1_16_LC_4_7_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   3176  RISE       1
value_cnt_RNI6AGN1_16_LC_4_7_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3176  RISE       1
I__104/I                              LocalMux                       0              3959   3176  RISE       1
I__104/O                              LocalMux                     330              4289   3176  RISE       1
I__105/I                              InMux                          0              4289   3176  RISE       1
I__105/O                              InMux                        259              4548   3176  RISE       1
value_cnt_RNIO34F3_23_LC_4_7_4/in3    LogicCell40_SEQ_MODE_0000      0              4548   3176  RISE       1
value_cnt_RNIO34F3_23_LC_4_7_4/lcout  LogicCell40_SEQ_MODE_0000    316              4864   3176  RISE       4
I__129/I                              LocalMux                       0              4864   3176  RISE       1
I__129/O                              LocalMux                     330              5194   3176  RISE       1
I__133/I                              InMux                          0              5194   3275  RISE       1
I__133/O                              InMux                        259              5453   3275  RISE       1
UC.ep_6_LC_4_8_1/in3                  LogicCell40_SEQ_MODE_1010      0              5453   3275  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_6_LC_4_8_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_0_LC_5_6_3/lcout
Path End         : value_cnt_5_LC_5_5_7/in3
Capture Clock    : value_cnt_5_LC_5_5_7/clk
Setup Constraint : 6620p
Path slack       : 3289p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 2518
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5439
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_0_LC_5_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_0_LC_5_6_3/lcout                     LogicCell40_SEQ_MODE_1010    540              2921    750  RISE       3
I__187/I                                       LocalMux                       0              2921    750  RISE       1
I__187/O                                       LocalMux                     330              3251    750  RISE       1
I__190/I                                       InMux                          0              3251    750  RISE       1
I__190/O                                       InMux                        259              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/in1                 LogicCell40_SEQ_MODE_0000      0              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/carryout            LogicCell40_SEQ_MODE_0000    259              3770    750  RISE       2
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryin   LogicCell40_SEQ_MODE_0000      0              3770    750  RISE       1
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryout  LogicCell40_SEQ_MODE_0000    126              3896    750  RISE       2
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryin   LogicCell40_SEQ_MODE_0000      0              3896    750  RISE       1
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryout  LogicCell40_SEQ_MODE_0000    126              4022    750  RISE       2
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryin   LogicCell40_SEQ_MODE_0000      0              4022    750  RISE       1
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryout  LogicCell40_SEQ_MODE_0000    126              4149    750  RISE       2
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryin   LogicCell40_SEQ_MODE_0000      0              4149    750  RISE       1
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryout  LogicCell40_SEQ_MODE_0000    126              4275    750  RISE       2
I__261/I                                       InMux                          0              4275   3289  RISE       1
I__261/O                                       InMux                        259              4534   3289  RISE       1
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/in3       LogicCell40_SEQ_MODE_0000      0              4534   3289  RISE       1
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/lcout     LogicCell40_SEQ_MODE_0000    316              4850   3289  RISE       1
I__262/I                                       LocalMux                       0              4850   3289  RISE       1
I__262/O                                       LocalMux                     330              5180   3289  RISE       1
I__263/I                                       InMux                          0              5180   3289  RISE       1
I__263/O                                       InMux                        259              5439   3289  RISE       1
value_cnt_5_LC_5_5_7/in3                       LogicCell40_SEQ_MODE_1010      0              5439   3289  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_5_LC_5_5_7/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_11_LC_7_6_0/in0
Capture Clock    : value_cnt_11_LC_7_6_0/clk
Setup Constraint : 6620p
Path slack       : 3379p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -470
------------------------------------------------   ---- 
End-of-path required time (ps)                     8531

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 2231
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5152
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout          LogicCell40_SEQ_MODE_1010    540              2921   2714  RISE       3
I__194/I                        LocalMux                       0              2921   3380  RISE       1
I__194/O                        LocalMux                     330              3251   3380  RISE       1
I__197/I                        InMux                          0              3251   3380  RISE       1
I__197/O                        InMux                        259              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/in1    LogicCell40_SEQ_MODE_0000      0              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3380  RISE      24
I__454/I                        Odrv4                          0              3910   3380  RISE       1
I__454/O                        Odrv4                        351              4261   3380  RISE       1
I__465/I                        Span4Mux_h                     0              4261   3380  RISE       1
I__465/O                        Span4Mux_h                   302              4563   3380  RISE       1
I__480/I                        LocalMux                       0              4563   3380  RISE       1
I__480/O                        LocalMux                     330              4892   3380  RISE       1
I__481/I                        InMux                          0              4892   3380  RISE       1
I__481/O                        InMux                        259              5152   3380  RISE       1
value_cnt_11_LC_7_6_0/in0       LogicCell40_SEQ_MODE_1011      0              5152   3380  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__437/I                                          ClkMux                         0              2073  RISE       1
I__437/O                                          ClkMux                       309              2381  RISE       1
value_cnt_11_LC_7_6_0/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_9_LC_7_6_2/in0
Capture Clock    : value_cnt_9_LC_7_6_2/clk
Setup Constraint : 6620p
Path slack       : 3379p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -470
------------------------------------------------   ---- 
End-of-path required time (ps)                     8531

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 2231
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5152
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout          LogicCell40_SEQ_MODE_1010    540              2921   2714  RISE       3
I__194/I                        LocalMux                       0              2921   3380  RISE       1
I__194/O                        LocalMux                     330              3251   3380  RISE       1
I__197/I                        InMux                          0              3251   3380  RISE       1
I__197/O                        InMux                        259              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/in1    LogicCell40_SEQ_MODE_0000      0              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3380  RISE      24
I__454/I                        Odrv4                          0              3910   3380  RISE       1
I__454/O                        Odrv4                        351              4261   3380  RISE       1
I__465/I                        Span4Mux_h                     0              4261   3380  RISE       1
I__465/O                        Span4Mux_h                   302              4563   3380  RISE       1
I__480/I                        LocalMux                       0              4563   3380  RISE       1
I__480/O                        LocalMux                     330              4892   3380  RISE       1
I__482/I                        InMux                          0              4892   3380  RISE       1
I__482/O                        InMux                        259              5152   3380  RISE       1
value_cnt_9_LC_7_6_2/in0        LogicCell40_SEQ_MODE_1011      0              5152   3380  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__437/I                                          ClkMux                         0              2073  RISE       1
I__437/O                                          ClkMux                       309              2381  RISE       1
value_cnt_9_LC_7_6_2/clk                          LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_0_LC_5_6_3/lcout
Path End         : value_cnt_4_LC_5_5_4/in3
Capture Clock    : value_cnt_4_LC_5_5_4/clk
Setup Constraint : 6620p
Path slack       : 3415p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 2392
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5313
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_0_LC_5_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_0_LC_5_6_3/lcout                     LogicCell40_SEQ_MODE_1010    540              2921    750  RISE       3
I__187/I                                       LocalMux                       0              2921    750  RISE       1
I__187/O                                       LocalMux                     330              3251    750  RISE       1
I__190/I                                       InMux                          0              3251    750  RISE       1
I__190/O                                       InMux                        259              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/in1                 LogicCell40_SEQ_MODE_0000      0              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/carryout            LogicCell40_SEQ_MODE_0000    259              3770    750  RISE       2
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryin   LogicCell40_SEQ_MODE_0000      0              3770    750  RISE       1
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryout  LogicCell40_SEQ_MODE_0000    126              3896    750  RISE       2
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryin   LogicCell40_SEQ_MODE_0000      0              3896    750  RISE       1
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryout  LogicCell40_SEQ_MODE_0000    126              4022    750  RISE       2
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryin   LogicCell40_SEQ_MODE_0000      0              4022    750  RISE       1
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryout  LogicCell40_SEQ_MODE_0000    126              4149    750  RISE       2
I__146/I                                       InMux                          0              4149   3415  RISE       1
I__146/O                                       InMux                        259              4408   3415  RISE       1
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/in3       LogicCell40_SEQ_MODE_0000      0              4408   3415  RISE       1
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/lcout     LogicCell40_SEQ_MODE_0000    316              4724   3415  RISE       1
I__147/I                                       LocalMux                       0              4724   3415  RISE       1
I__147/O                                       LocalMux                     330              5053   3415  RISE       1
I__148/I                                       InMux                          0              5053   3415  RISE       1
I__148/O                                       InMux                        259              5313   3415  RISE       1
value_cnt_4_LC_5_5_4/in3                       LogicCell40_SEQ_MODE_1010      0              5313   3415  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_4_LC_5_5_4/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_0_LC_5_6_3/lcout
Path End         : value_cnt_3_LC_5_5_5/in3
Capture Clock    : value_cnt_3_LC_5_5_5/clk
Setup Constraint : 6620p
Path slack       : 3541p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 2266
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5187
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_0_LC_5_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_0_LC_5_6_3/lcout                     LogicCell40_SEQ_MODE_1010    540              2921    750  RISE       3
I__187/I                                       LocalMux                       0              2921    750  RISE       1
I__187/O                                       LocalMux                     330              3251    750  RISE       1
I__190/I                                       InMux                          0              3251    750  RISE       1
I__190/O                                       InMux                        259              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/in1                 LogicCell40_SEQ_MODE_0000      0              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/carryout            LogicCell40_SEQ_MODE_0000    259              3770    750  RISE       2
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryin   LogicCell40_SEQ_MODE_0000      0              3770    750  RISE       1
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryout  LogicCell40_SEQ_MODE_0000    126              3896    750  RISE       2
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryin   LogicCell40_SEQ_MODE_0000      0              3896    750  RISE       1
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryout  LogicCell40_SEQ_MODE_0000    126              4022    750  RISE       2
I__156/I                                       InMux                          0              4022   3541  RISE       1
I__156/O                                       InMux                        259              4282   3541  RISE       1
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/in3       LogicCell40_SEQ_MODE_0000      0              4282   3541  RISE       1
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/lcout     LogicCell40_SEQ_MODE_0000    316              4598   3541  RISE       1
I__157/I                                       LocalMux                       0              4598   3541  RISE       1
I__157/O                                       LocalMux                     330              4927   3541  RISE       1
I__158/I                                       InMux                          0              4927   3541  RISE       1
I__158/O                                       InMux                        259              5187   3541  RISE       1
value_cnt_3_LC_5_5_5/in3                       LogicCell40_SEQ_MODE_1010      0              5187   3541  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_3_LC_5_5_5/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_2_LC_4_8_3/lcout
Path End         : register10_0_LC_6_8_5/ce
Capture Clock    : register10_0_LC_6_8_5/clk
Setup Constraint : 6620p
Path slack       : 3667p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     9001

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 2413
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5334
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_2_LC_4_8_3/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_2_LC_4_8_3/lcout          LogicCell40_SEQ_MODE_1010    540              2921   3155  RISE       2
I__136/I                        LocalMux                       0              2921   3155  RISE       1
I__136/O                        LocalMux                     330              3251   3155  RISE       1
I__138/I                        InMux                          0              3251   3155  RISE       1
I__138/O                        InMux                        259              3510   3155  RISE       1
UC.ep_RNIDP06_2_LC_5_8_4/in1    LogicCell40_SEQ_MODE_0000      0              3510   3155  RISE       1
UC.ep_RNIDP06_2_LC_5_8_4/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3155  RISE      10
I__525/I                        Odrv12                         0              3910   3667  RISE       1
I__525/O                        Odrv12                       491              4401   3667  RISE       1
I__527/I                        LocalMux                       0              4401   3667  RISE       1
I__527/O                        LocalMux                     330              4731   3667  RISE       1
I__529/I                        CEMux                          0              4731   3667  RISE       1
I__529/O                        CEMux                        603              5334   3667  RISE       1
register10_0_LC_6_8_5/ce        LogicCell40_SEQ_MODE_1011      0              5334   3667  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_0_LC_6_8_5/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_0_LC_5_6_3/lcout
Path End         : value_cnt_2_LC_5_5_6/in3
Capture Clock    : value_cnt_2_LC_5_5_6/clk
Setup Constraint : 6620p
Path slack       : 3668p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 2139
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5060
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_0_LC_5_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_0_LC_5_6_3/lcout                     LogicCell40_SEQ_MODE_1010    540              2921    750  RISE       3
I__187/I                                       LocalMux                       0              2921    750  RISE       1
I__187/O                                       LocalMux                     330              3251    750  RISE       1
I__190/I                                       InMux                          0              3251    750  RISE       1
I__190/O                                       InMux                        259              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/in1                 LogicCell40_SEQ_MODE_0000      0              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/carryout            LogicCell40_SEQ_MODE_0000    259              3770    750  RISE       2
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryin   LogicCell40_SEQ_MODE_0000      0              3770    750  RISE       1
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryout  LogicCell40_SEQ_MODE_0000    126              3896    750  RISE       2
I__166/I                                       InMux                          0              3896   3667  RISE       1
I__166/O                                       InMux                        259              4156   3667  RISE       1
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/in3       LogicCell40_SEQ_MODE_0000      0              4156   3667  RISE       1
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/lcout     LogicCell40_SEQ_MODE_0000    316              4471   3667  RISE       1
I__167/I                                       LocalMux                       0              4471   3667  RISE       1
I__167/O                                       LocalMux                     330              4801   3667  RISE       1
I__168/I                                       InMux                          0              4801   3667  RISE       1
I__168/O                                       InMux                        259              5060   3667  RISE       1
value_cnt_2_LC_5_5_6/in3                       LogicCell40_SEQ_MODE_1010      0              5060   3667  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_2_LC_5_5_6/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_2_LC_4_8_3/lcout
Path End         : register10_2_LC_6_8_3/ce
Capture Clock    : register10_2_LC_6_8_3/clk
Setup Constraint : 6620p
Path slack       : 3667p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     9001

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 2413
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5334
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_2_LC_4_8_3/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_2_LC_4_8_3/lcout          LogicCell40_SEQ_MODE_1010    540              2921   3155  RISE       2
I__136/I                        LocalMux                       0              2921   3155  RISE       1
I__136/O                        LocalMux                     330              3251   3155  RISE       1
I__138/I                        InMux                          0              3251   3155  RISE       1
I__138/O                        InMux                        259              3510   3155  RISE       1
UC.ep_RNIDP06_2_LC_5_8_4/in1    LogicCell40_SEQ_MODE_0000      0              3510   3155  RISE       1
UC.ep_RNIDP06_2_LC_5_8_4/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3155  RISE      10
I__525/I                        Odrv12                         0              3910   3667  RISE       1
I__525/O                        Odrv12                       491              4401   3667  RISE       1
I__527/I                        LocalMux                       0              4401   3667  RISE       1
I__527/O                        LocalMux                     330              4731   3667  RISE       1
I__529/I                        CEMux                          0              4731   3667  RISE       1
I__529/O                        CEMux                        603              5334   3667  RISE       1
register10_2_LC_6_8_3/ce        LogicCell40_SEQ_MODE_1010      0              5334   3667  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_2_LC_6_8_3/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_2_LC_4_8_3/lcout
Path End         : register10_1_LC_6_8_0/ce
Capture Clock    : register10_1_LC_6_8_0/clk
Setup Constraint : 6620p
Path slack       : 3667p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     9001

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 2413
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5334
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_2_LC_4_8_3/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_2_LC_4_8_3/lcout          LogicCell40_SEQ_MODE_1010    540              2921   3155  RISE       2
I__136/I                        LocalMux                       0              2921   3155  RISE       1
I__136/O                        LocalMux                     330              3251   3155  RISE       1
I__138/I                        InMux                          0              3251   3155  RISE       1
I__138/O                        InMux                        259              3510   3155  RISE       1
UC.ep_RNIDP06_2_LC_5_8_4/in1    LogicCell40_SEQ_MODE_0000      0              3510   3155  RISE       1
UC.ep_RNIDP06_2_LC_5_8_4/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3155  RISE      10
I__525/I                        Odrv12                         0              3910   3667  RISE       1
I__525/O                        Odrv12                       491              4401   3667  RISE       1
I__527/I                        LocalMux                       0              4401   3667  RISE       1
I__527/O                        LocalMux                     330              4731   3667  RISE       1
I__529/I                        CEMux                          0              4731   3667  RISE       1
I__529/O                        CEMux                        603              5334   3667  RISE       1
register10_1_LC_6_8_0/ce        LogicCell40_SEQ_MODE_1010      0              5334   3667  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_1_LC_6_8_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_10_LC_5_6_2/in0
Capture Clock    : value_cnt_10_LC_5_6_2/clk
Setup Constraint : 6620p
Path slack       : 3681p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -470
------------------------------------------------   ---- 
End-of-path required time (ps)                     8531

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1929
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4850
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout          LogicCell40_SEQ_MODE_1010    540              2921   2714  RISE       3
I__194/I                        LocalMux                       0              2921   3380  RISE       1
I__194/O                        LocalMux                     330              3251   3380  RISE       1
I__197/I                        InMux                          0              3251   3380  RISE       1
I__197/O                        InMux                        259              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/in1    LogicCell40_SEQ_MODE_0000      0              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3380  RISE      24
I__451/I                        Odrv4                          0              3910   3681  RISE       1
I__451/O                        Odrv4                        351              4261   3681  RISE       1
I__462/I                        LocalMux                       0              4261   3681  RISE       1
I__462/O                        LocalMux                     330              4591   3681  RISE       1
I__467/I                        InMux                          0              4591   3681  RISE       1
I__467/O                        InMux                        259              4850   3681  RISE       1
value_cnt_10_LC_5_6_2/in0       LogicCell40_SEQ_MODE_1010      0              4850   3681  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_10_LC_5_6_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_2_LC_5_5_6/in0
Capture Clock    : value_cnt_2_LC_5_5_6/clk
Setup Constraint : 6620p
Path slack       : 3681p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -470
------------------------------------------------   ---- 
End-of-path required time (ps)                     8531

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1929
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4850
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout          LogicCell40_SEQ_MODE_1010    540              2921   2714  RISE       3
I__194/I                        LocalMux                       0              2921   3380  RISE       1
I__194/O                        LocalMux                     330              3251   3380  RISE       1
I__197/I                        InMux                          0              3251   3380  RISE       1
I__197/O                        InMux                        259              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/in1    LogicCell40_SEQ_MODE_0000      0              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3380  RISE      24
I__453/I                        Odrv4                          0              3910   3681  RISE       1
I__453/O                        Odrv4                        351              4261   3681  RISE       1
I__464/I                        LocalMux                       0              4261   3681  RISE       1
I__464/O                        LocalMux                     330              4591   3681  RISE       1
I__474/I                        InMux                          0              4591   3681  RISE       1
I__474/O                        InMux                        259              4850   3681  RISE       1
value_cnt_2_LC_5_5_6/in0        LogicCell40_SEQ_MODE_1010      0              4850   3681  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_2_LC_5_5_6/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_12_LC_5_6_6/in0
Capture Clock    : value_cnt_12_LC_5_6_6/clk
Setup Constraint : 6620p
Path slack       : 3681p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -470
------------------------------------------------   ---- 
End-of-path required time (ps)                     8531

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1929
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4850
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout          LogicCell40_SEQ_MODE_1010    540              2921   2714  RISE       3
I__194/I                        LocalMux                       0              2921   3380  RISE       1
I__194/O                        LocalMux                     330              3251   3380  RISE       1
I__197/I                        InMux                          0              3251   3380  RISE       1
I__197/O                        InMux                        259              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/in1    LogicCell40_SEQ_MODE_0000      0              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3380  RISE      24
I__451/I                        Odrv4                          0              3910   3681  RISE       1
I__451/O                        Odrv4                        351              4261   3681  RISE       1
I__462/I                        LocalMux                       0              4261   3681  RISE       1
I__462/O                        LocalMux                     330              4591   3681  RISE       1
I__468/I                        InMux                          0              4591   3681  RISE       1
I__468/O                        InMux                        259              4850   3681  RISE       1
value_cnt_12_LC_5_6_6/in0       LogicCell40_SEQ_MODE_1011      0              4850   3681  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_12_LC_5_6_6/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_14_LC_5_6_0/in0
Capture Clock    : value_cnt_14_LC_5_6_0/clk
Setup Constraint : 6620p
Path slack       : 3681p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -470
------------------------------------------------   ---- 
End-of-path required time (ps)                     8531

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1929
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4850
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout          LogicCell40_SEQ_MODE_1010    540              2921   2714  RISE       3
I__194/I                        LocalMux                       0              2921   3380  RISE       1
I__194/O                        LocalMux                     330              3251   3380  RISE       1
I__197/I                        InMux                          0              3251   3380  RISE       1
I__197/O                        InMux                        259              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/in1    LogicCell40_SEQ_MODE_0000      0              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3380  RISE      24
I__451/I                        Odrv4                          0              3910   3681  RISE       1
I__451/O                        Odrv4                        351              4261   3681  RISE       1
I__462/I                        LocalMux                       0              4261   3681  RISE       1
I__462/O                        LocalMux                     330              4591   3681  RISE       1
I__470/I                        InMux                          0              4591   3681  RISE       1
I__470/O                        InMux                        259              4850   3681  RISE       1
value_cnt_14_LC_5_6_0/in0       LogicCell40_SEQ_MODE_1010      0              4850   3681  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_14_LC_5_6_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_8_LC_5_6_4/in0
Capture Clock    : value_cnt_8_LC_5_6_4/clk
Setup Constraint : 6620p
Path slack       : 3681p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -470
------------------------------------------------   ---- 
End-of-path required time (ps)                     8531

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1929
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4850
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout          LogicCell40_SEQ_MODE_1010    540              2921   2714  RISE       3
I__194/I                        LocalMux                       0              2921   3380  RISE       1
I__194/O                        LocalMux                     330              3251   3380  RISE       1
I__197/I                        InMux                          0              3251   3380  RISE       1
I__197/O                        InMux                        259              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/in1    LogicCell40_SEQ_MODE_0000      0              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3380  RISE      24
I__451/I                        Odrv4                          0              3910   3681  RISE       1
I__451/O                        Odrv4                        351              4261   3681  RISE       1
I__462/I                        LocalMux                       0              4261   3681  RISE       1
I__462/O                        LocalMux                     330              4591   3681  RISE       1
I__472/I                        InMux                          0              4591   3681  RISE       1
I__472/O                        InMux                        259              4850   3681  RISE       1
value_cnt_8_LC_5_6_4/in0        LogicCell40_SEQ_MODE_1011      0              4850   3681  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_8_LC_5_6_4/clk                          LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_4_LC_5_5_4/in0
Capture Clock    : value_cnt_4_LC_5_5_4/clk
Setup Constraint : 6620p
Path slack       : 3681p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -470
------------------------------------------------   ---- 
End-of-path required time (ps)                     8531

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1929
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4850
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout          LogicCell40_SEQ_MODE_1010    540              2921   2714  RISE       3
I__194/I                        LocalMux                       0              2921   3380  RISE       1
I__194/O                        LocalMux                     330              3251   3380  RISE       1
I__197/I                        InMux                          0              3251   3380  RISE       1
I__197/O                        InMux                        259              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/in1    LogicCell40_SEQ_MODE_0000      0              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3380  RISE      24
I__453/I                        Odrv4                          0              3910   3681  RISE       1
I__453/O                        Odrv4                        351              4261   3681  RISE       1
I__464/I                        LocalMux                       0              4261   3681  RISE       1
I__464/O                        LocalMux                     330              4591   3681  RISE       1
I__476/I                        InMux                          0              4591   3681  RISE       1
I__476/O                        InMux                        259              4850   3681  RISE       1
value_cnt_4_LC_5_5_4/in0        LogicCell40_SEQ_MODE_1010      0              4850   3681  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_4_LC_5_5_4/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_6_LC_5_5_2/in0
Capture Clock    : value_cnt_6_LC_5_5_2/clk
Setup Constraint : 6620p
Path slack       : 3681p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -470
------------------------------------------------   ---- 
End-of-path required time (ps)                     8531

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1929
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4850
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout          LogicCell40_SEQ_MODE_1010    540              2921   2714  RISE       3
I__194/I                        LocalMux                       0              2921   3380  RISE       1
I__194/O                        LocalMux                     330              3251   3380  RISE       1
I__197/I                        InMux                          0              3251   3380  RISE       1
I__197/O                        InMux                        259              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/in1    LogicCell40_SEQ_MODE_0000      0              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3380  RISE      24
I__453/I                        Odrv4                          0              3910   3681  RISE       1
I__453/O                        Odrv4                        351              4261   3681  RISE       1
I__464/I                        LocalMux                       0              4261   3681  RISE       1
I__464/O                        LocalMux                     330              4591   3681  RISE       1
I__478/I                        InMux                          0              4591   3681  RISE       1
I__478/O                        InMux                        259              4850   3681  RISE       1
value_cnt_6_LC_5_5_2/in0        LogicCell40_SEQ_MODE_1010      0              4850   3681  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_6_LC_5_5_2/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_0_LC_5_6_3/in1
Capture Clock    : value_cnt_0_LC_5_6_3/clk
Setup Constraint : 6620p
Path slack       : 3752p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -400
------------------------------------------------   ---- 
End-of-path required time (ps)                     8602

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1929
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4850
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout          LogicCell40_SEQ_MODE_1010    540              2921   2714  RISE       3
I__194/I                        LocalMux                       0              2921   3380  RISE       1
I__194/O                        LocalMux                     330              3251   3380  RISE       1
I__197/I                        InMux                          0              3251   3380  RISE       1
I__197/O                        InMux                        259              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/in1    LogicCell40_SEQ_MODE_0000      0              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3380  RISE      24
I__451/I                        Odrv4                          0              3910   3681  RISE       1
I__451/O                        Odrv4                        351              4261   3681  RISE       1
I__462/I                        LocalMux                       0              4261   3681  RISE       1
I__462/O                        LocalMux                     330              4591   3681  RISE       1
I__466/I                        InMux                          0              4591   3751  RISE       1
I__466/O                        InMux                        259              4850   3751  RISE       1
value_cnt_0_LC_5_6_3/in1        LogicCell40_SEQ_MODE_1010      0              4850   3751  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_0_LC_5_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_13_LC_5_6_5/in1
Capture Clock    : value_cnt_13_LC_5_6_5/clk
Setup Constraint : 6620p
Path slack       : 3752p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -400
------------------------------------------------   ---- 
End-of-path required time (ps)                     8602

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1929
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4850
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout          LogicCell40_SEQ_MODE_1010    540              2921   2714  RISE       3
I__194/I                        LocalMux                       0              2921   3380  RISE       1
I__194/O                        LocalMux                     330              3251   3380  RISE       1
I__197/I                        InMux                          0              3251   3380  RISE       1
I__197/O                        InMux                        259              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/in1    LogicCell40_SEQ_MODE_0000      0              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3380  RISE      24
I__451/I                        Odrv4                          0              3910   3681  RISE       1
I__451/O                        Odrv4                        351              4261   3681  RISE       1
I__462/I                        LocalMux                       0              4261   3681  RISE       1
I__462/O                        LocalMux                     330              4591   3681  RISE       1
I__469/I                        InMux                          0              4591   3751  RISE       1
I__469/O                        InMux                        259              4850   3751  RISE       1
value_cnt_13_LC_5_6_5/in1       LogicCell40_SEQ_MODE_1010      0              4850   3751  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_13_LC_5_6_5/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_15_LC_5_6_7/in1
Capture Clock    : value_cnt_15_LC_5_6_7/clk
Setup Constraint : 6620p
Path slack       : 3752p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -400
------------------------------------------------   ---- 
End-of-path required time (ps)                     8602

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1929
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4850
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout          LogicCell40_SEQ_MODE_1010    540              2921   2714  RISE       3
I__194/I                        LocalMux                       0              2921   3380  RISE       1
I__194/O                        LocalMux                     330              3251   3380  RISE       1
I__197/I                        InMux                          0              3251   3380  RISE       1
I__197/O                        InMux                        259              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/in1    LogicCell40_SEQ_MODE_0000      0              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3380  RISE      24
I__451/I                        Odrv4                          0              3910   3681  RISE       1
I__451/O                        Odrv4                        351              4261   3681  RISE       1
I__462/I                        LocalMux                       0              4261   3681  RISE       1
I__462/O                        LocalMux                     330              4591   3681  RISE       1
I__471/I                        InMux                          0              4591   3751  RISE       1
I__471/O                        InMux                        259              4850   3751  RISE       1
value_cnt_15_LC_5_6_7/in1       LogicCell40_SEQ_MODE_1010      0              4850   3751  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_15_LC_5_6_7/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_1_LC_5_5_1/in1
Capture Clock    : value_cnt_1_LC_5_5_1/clk
Setup Constraint : 6620p
Path slack       : 3752p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -400
------------------------------------------------   ---- 
End-of-path required time (ps)                     8602

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1929
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4850
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout          LogicCell40_SEQ_MODE_1010    540              2921   2714  RISE       3
I__194/I                        LocalMux                       0              2921   3380  RISE       1
I__194/O                        LocalMux                     330              3251   3380  RISE       1
I__197/I                        InMux                          0              3251   3380  RISE       1
I__197/O                        InMux                        259              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/in1    LogicCell40_SEQ_MODE_0000      0              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3380  RISE      24
I__453/I                        Odrv4                          0              3910   3681  RISE       1
I__453/O                        Odrv4                        351              4261   3681  RISE       1
I__464/I                        LocalMux                       0              4261   3681  RISE       1
I__464/O                        LocalMux                     330              4591   3681  RISE       1
I__473/I                        InMux                          0              4591   3751  RISE       1
I__473/O                        InMux                        259              4850   3751  RISE       1
value_cnt_1_LC_5_5_1/in1        LogicCell40_SEQ_MODE_1010      0              4850   3751  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_1_LC_5_5_1/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_3_LC_5_5_5/in1
Capture Clock    : value_cnt_3_LC_5_5_5/clk
Setup Constraint : 6620p
Path slack       : 3752p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -400
------------------------------------------------   ---- 
End-of-path required time (ps)                     8602

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1929
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4850
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout          LogicCell40_SEQ_MODE_1010    540              2921   2714  RISE       3
I__194/I                        LocalMux                       0              2921   3380  RISE       1
I__194/O                        LocalMux                     330              3251   3380  RISE       1
I__197/I                        InMux                          0              3251   3380  RISE       1
I__197/O                        InMux                        259              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/in1    LogicCell40_SEQ_MODE_0000      0              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3380  RISE      24
I__453/I                        Odrv4                          0              3910   3681  RISE       1
I__453/O                        Odrv4                        351              4261   3681  RISE       1
I__464/I                        LocalMux                       0              4261   3681  RISE       1
I__464/O                        LocalMux                     330              4591   3681  RISE       1
I__475/I                        InMux                          0              4591   3751  RISE       1
I__475/O                        InMux                        259              4850   3751  RISE       1
value_cnt_3_LC_5_5_5/in1        LogicCell40_SEQ_MODE_1010      0              4850   3751  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_3_LC_5_5_5/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_5_LC_5_5_7/in1
Capture Clock    : value_cnt_5_LC_5_5_7/clk
Setup Constraint : 6620p
Path slack       : 3752p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -400
------------------------------------------------   ---- 
End-of-path required time (ps)                     8602

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1929
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4850
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout          LogicCell40_SEQ_MODE_1010    540              2921   2714  RISE       3
I__194/I                        LocalMux                       0              2921   3380  RISE       1
I__194/O                        LocalMux                     330              3251   3380  RISE       1
I__197/I                        InMux                          0              3251   3380  RISE       1
I__197/O                        InMux                        259              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/in1    LogicCell40_SEQ_MODE_0000      0              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3380  RISE      24
I__453/I                        Odrv4                          0              3910   3681  RISE       1
I__453/O                        Odrv4                        351              4261   3681  RISE       1
I__464/I                        LocalMux                       0              4261   3681  RISE       1
I__464/O                        LocalMux                     330              4591   3681  RISE       1
I__477/I                        InMux                          0              4591   3751  RISE       1
I__477/O                        InMux                        259              4850   3751  RISE       1
value_cnt_5_LC_5_5_7/in1        LogicCell40_SEQ_MODE_1010      0              4850   3751  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_5_LC_5_5_7/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_7_LC_5_5_3/in1
Capture Clock    : value_cnt_7_LC_5_5_3/clk
Setup Constraint : 6620p
Path slack       : 3752p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -400
------------------------------------------------   ---- 
End-of-path required time (ps)                     8602

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1929
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4850
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout          LogicCell40_SEQ_MODE_1010    540              2921   2714  RISE       3
I__194/I                        LocalMux                       0              2921   3380  RISE       1
I__194/O                        LocalMux                     330              3251   3380  RISE       1
I__197/I                        InMux                          0              3251   3380  RISE       1
I__197/O                        InMux                        259              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/in1    LogicCell40_SEQ_MODE_0000      0              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3380  RISE      24
I__453/I                        Odrv4                          0              3910   3681  RISE       1
I__453/O                        Odrv4                        351              4261   3681  RISE       1
I__464/I                        LocalMux                       0              4261   3681  RISE       1
I__464/O                        LocalMux                     330              4591   3681  RISE       1
I__479/I                        InMux                          0              4591   3751  RISE       1
I__479/O                        InMux                        259              4850   3751  RISE       1
value_cnt_7_LC_5_5_3/in1        LogicCell40_SEQ_MODE_1010      0              4850   3751  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_7_LC_5_5_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_0_LC_5_6_3/lcout
Path End         : value_cnt_1_LC_5_5_1/in3
Capture Clock    : value_cnt_1_LC_5_5_1/clk
Setup Constraint : 6620p
Path slack       : 3794p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 2013
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4934
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_0_LC_5_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_0_LC_5_6_3/lcout                  LogicCell40_SEQ_MODE_1010    540              2921    750  RISE       3
I__187/I                                    LocalMux                       0              2921    750  RISE       1
I__187/O                                    LocalMux                     330              3251    750  RISE       1
I__190/I                                    InMux                          0              3251    750  RISE       1
I__190/O                                    InMux                        259              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/in1              LogicCell40_SEQ_MODE_0000      0              3510    750  RISE       1
value_cnt_cry_c_0_LC_6_5_0/carryout         LogicCell40_SEQ_MODE_0000    259              3770    750  RISE       2
I__177/I                                    InMux                          0              3770   3794  RISE       1
I__177/O                                    InMux                        259              4029   3794  RISE       1
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/in3    LogicCell40_SEQ_MODE_0000      0              4029   3794  RISE       1
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/lcout  LogicCell40_SEQ_MODE_0000    316              4345   3794  RISE       1
I__178/I                                    LocalMux                       0              4345   3794  RISE       1
I__178/O                                    LocalMux                     330              4675   3794  RISE       1
I__179/I                                    InMux                          0              4675   3794  RISE       1
I__179/O                                    InMux                        259              4934   3794  RISE       1
value_cnt_1_LC_5_5_1/in3                    LogicCell40_SEQ_MODE_1010      0              4934   3794  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_1_LC_5_5_1/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_16_LC_5_7_6/in0
Capture Clock    : value_cnt_16_LC_5_7_6/clk
Setup Constraint : 6620p
Path slack       : 4032p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -470
------------------------------------------------   ---- 
End-of-path required time (ps)                     8531

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1578
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4499
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout          LogicCell40_SEQ_MODE_1010    540              2921   2714  RISE       3
I__194/I                        LocalMux                       0              2921   3380  RISE       1
I__194/O                        LocalMux                     330              3251   3380  RISE       1
I__197/I                        InMux                          0              3251   3380  RISE       1
I__197/O                        InMux                        259              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/in1    LogicCell40_SEQ_MODE_0000      0              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3380  RISE      24
I__449/I                        LocalMux                       0              3910   4032  RISE       1
I__449/O                        LocalMux                     330              4240   4032  RISE       1
I__455/I                        InMux                          0              4240   4032  RISE       1
I__455/O                        InMux                        259              4499   4032  RISE       1
value_cnt_16_LC_5_7_6/in0       LogicCell40_SEQ_MODE_1011      0              4499   4032  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_16_LC_5_7_6/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_17_LC_5_7_5/in0
Capture Clock    : value_cnt_17_LC_5_7_5/clk
Setup Constraint : 6620p
Path slack       : 4032p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -470
------------------------------------------------   ---- 
End-of-path required time (ps)                     8531

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1578
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4499
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout          LogicCell40_SEQ_MODE_1010    540              2921   2714  RISE       3
I__194/I                        LocalMux                       0              2921   3380  RISE       1
I__194/O                        LocalMux                     330              3251   3380  RISE       1
I__197/I                        InMux                          0              3251   3380  RISE       1
I__197/O                        InMux                        259              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/in1    LogicCell40_SEQ_MODE_0000      0              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3380  RISE      24
I__450/I                        LocalMux                       0              3910   4032  RISE       1
I__450/O                        LocalMux                     330              4240   4032  RISE       1
I__460/I                        InMux                          0              4240   4032  RISE       1
I__460/O                        InMux                        259              4499   4032  RISE       1
value_cnt_17_LC_5_7_5/in0       LogicCell40_SEQ_MODE_1011      0              4499   4032  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_17_LC_5_7_5/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_18_LC_5_7_0/in0
Capture Clock    : value_cnt_18_LC_5_7_0/clk
Setup Constraint : 6620p
Path slack       : 4032p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -470
------------------------------------------------   ---- 
End-of-path required time (ps)                     8531

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1578
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4499
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout          LogicCell40_SEQ_MODE_1010    540              2921   2714  RISE       3
I__194/I                        LocalMux                       0              2921   3380  RISE       1
I__194/O                        LocalMux                     330              3251   3380  RISE       1
I__197/I                        InMux                          0              3251   3380  RISE       1
I__197/O                        InMux                        259              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/in1    LogicCell40_SEQ_MODE_0000      0              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3380  RISE      24
I__449/I                        LocalMux                       0              3910   4032  RISE       1
I__449/O                        LocalMux                     330              4240   4032  RISE       1
I__456/I                        InMux                          0              4240   4032  RISE       1
I__456/O                        InMux                        259              4499   4032  RISE       1
value_cnt_18_LC_5_7_0/in0       LogicCell40_SEQ_MODE_1011      0              4499   4032  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_18_LC_5_7_0/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_19_LC_5_7_2/in0
Capture Clock    : value_cnt_19_LC_5_7_2/clk
Setup Constraint : 6620p
Path slack       : 4032p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -470
------------------------------------------------   ---- 
End-of-path required time (ps)                     8531

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1578
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4499
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout          LogicCell40_SEQ_MODE_1010    540              2921   2714  RISE       3
I__194/I                        LocalMux                       0              2921   3380  RISE       1
I__194/O                        LocalMux                     330              3251   3380  RISE       1
I__197/I                        InMux                          0              3251   3380  RISE       1
I__197/O                        InMux                        259              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/in1    LogicCell40_SEQ_MODE_0000      0              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3380  RISE      24
I__449/I                        LocalMux                       0              3910   4032  RISE       1
I__449/O                        LocalMux                     330              4240   4032  RISE       1
I__457/I                        InMux                          0              4240   4032  RISE       1
I__457/O                        InMux                        259              4499   4032  RISE       1
value_cnt_19_LC_5_7_2/in0       LogicCell40_SEQ_MODE_1010      0              4499   4032  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_19_LC_5_7_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_20_LC_5_7_4/in0
Capture Clock    : value_cnt_20_LC_5_7_4/clk
Setup Constraint : 6620p
Path slack       : 4032p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -470
------------------------------------------------   ---- 
End-of-path required time (ps)                     8531

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1578
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4499
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout          LogicCell40_SEQ_MODE_1010    540              2921   2714  RISE       3
I__194/I                        LocalMux                       0              2921   3380  RISE       1
I__194/O                        LocalMux                     330              3251   3380  RISE       1
I__197/I                        InMux                          0              3251   3380  RISE       1
I__197/O                        InMux                        259              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/in1    LogicCell40_SEQ_MODE_0000      0              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3380  RISE      24
I__449/I                        LocalMux                       0              3910   4032  RISE       1
I__449/O                        LocalMux                     330              4240   4032  RISE       1
I__458/I                        InMux                          0              4240   4032  RISE       1
I__458/O                        InMux                        259              4499   4032  RISE       1
value_cnt_20_LC_5_7_4/in0       LogicCell40_SEQ_MODE_1011      0              4499   4032  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_20_LC_5_7_4/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_21_LC_5_7_7/in0
Capture Clock    : value_cnt_21_LC_5_7_7/clk
Setup Constraint : 6620p
Path slack       : 4032p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -470
------------------------------------------------   ---- 
End-of-path required time (ps)                     8531

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1578
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4499
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout          LogicCell40_SEQ_MODE_1010    540              2921   2714  RISE       3
I__194/I                        LocalMux                       0              2921   3380  RISE       1
I__194/O                        LocalMux                     330              3251   3380  RISE       1
I__197/I                        InMux                          0              3251   3380  RISE       1
I__197/O                        InMux                        259              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/in1    LogicCell40_SEQ_MODE_0000      0              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3380  RISE      24
I__450/I                        LocalMux                       0              3910   4032  RISE       1
I__450/O                        LocalMux                     330              4240   4032  RISE       1
I__461/I                        InMux                          0              4240   4032  RISE       1
I__461/O                        InMux                        259              4499   4032  RISE       1
value_cnt_21_LC_5_7_7/in0       LogicCell40_SEQ_MODE_1011      0              4499   4032  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_21_LC_5_7_7/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_23_LC_6_7_7/in1
Capture Clock    : value_cnt_23_LC_6_7_7/clk
Setup Constraint : 6620p
Path slack       : 4103p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -400
------------------------------------------------   ---- 
End-of-path required time (ps)                     8602

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1578
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4499
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout          LogicCell40_SEQ_MODE_1010    540              2921   2714  RISE       3
I__194/I                        LocalMux                       0              2921   3380  RISE       1
I__194/O                        LocalMux                     330              3251   3380  RISE       1
I__197/I                        InMux                          0              3251   3380  RISE       1
I__197/O                        InMux                        259              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/in1    LogicCell40_SEQ_MODE_0000      0              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3380  RISE      24
I__452/I                        LocalMux                       0              3910   4102  RISE       1
I__452/O                        LocalMux                     330              4240   4102  RISE       1
I__463/I                        InMux                          0              4240   4102  RISE       1
I__463/O                        InMux                        259              4499   4102  RISE       1
value_cnt_23_LC_6_7_7/in1       LogicCell40_SEQ_MODE_1011      0              4499   4102  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__434/I                                          ClkMux                         0              2073  RISE       1
I__434/O                                          ClkMux                       309              2381  RISE       1
value_cnt_23_LC_6_7_7/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_22_LC_5_7_1/in1
Capture Clock    : value_cnt_22_LC_5_7_1/clk
Setup Constraint : 6620p
Path slack       : 4103p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -400
------------------------------------------------   ---- 
End-of-path required time (ps)                     8602

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1578
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4499
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout          LogicCell40_SEQ_MODE_1010    540              2921   2714  RISE       3
I__194/I                        LocalMux                       0              2921   3380  RISE       1
I__194/O                        LocalMux                     330              3251   3380  RISE       1
I__197/I                        InMux                          0              3251   3380  RISE       1
I__197/O                        InMux                        259              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/in1    LogicCell40_SEQ_MODE_0000      0              3510   3380  RISE       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3380  RISE      24
I__449/I                        LocalMux                       0              3910   4032  RISE       1
I__449/O                        LocalMux                     330              4240   4032  RISE       1
I__459/I                        InMux                          0              4240   4102  RISE       1
I__459/O                        InMux                        259              4499   4102  RISE       1
value_cnt_22_LC_5_7_1/in1       LogicCell40_SEQ_MODE_1010      0              4499   4102  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_22_LC_5_7_1/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_5_LC_4_8_4/lcout
Path End         : register10_3_LC_6_9_0/in0
Capture Clock    : register10_3_LC_6_9_0/clk
Setup Constraint : 6620p
Path slack       : 4319p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -470
------------------------------------------------   ---- 
End-of-path required time (ps)                     8531

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1291
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4212
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_5_LC_4_8_4/lcout     LogicCell40_SEQ_MODE_1010    540              2921   3240  RISE      12
I__557/I                   Odrv4                          0              2921   4320  RISE       1
I__557/O                   Odrv4                        351              3272   4320  RISE       1
I__561/I                   Span4Mux_v                     0              3272   4320  RISE       1
I__561/O                   Span4Mux_v                   351              3623   4320  RISE       1
I__566/I                   LocalMux                       0              3623   4320  RISE       1
I__566/O                   LocalMux                     330              3952   4320  RISE       1
I__568/I                   InMux                          0              3952   4320  RISE       1
I__568/O                   InMux                        259              4212   4320  RISE       1
register10_3_LC_6_9_0/in0  LogicCell40_SEQ_MODE_1010      0              4212   4320  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_3_LC_6_9_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_5_LC_4_8_4/lcout
Path End         : register10_4_LC_6_9_2/in0
Capture Clock    : register10_4_LC_6_9_2/clk
Setup Constraint : 6620p
Path slack       : 4319p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -470
------------------------------------------------   ---- 
End-of-path required time (ps)                     8531

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1291
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4212
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_5_LC_4_8_4/lcout     LogicCell40_SEQ_MODE_1010    540              2921   3240  RISE      12
I__557/I                   Odrv4                          0              2921   4320  RISE       1
I__557/O                   Odrv4                        351              3272   4320  RISE       1
I__561/I                   Span4Mux_v                     0              3272   4320  RISE       1
I__561/O                   Span4Mux_v                   351              3623   4320  RISE       1
I__566/I                   LocalMux                       0              3623   4320  RISE       1
I__566/O                   LocalMux                     330              3952   4320  RISE       1
I__569/I                   InMux                          0              3952   4320  RISE       1
I__569/O                   InMux                        259              4212   4320  RISE       1
register10_4_LC_6_9_2/in0  LogicCell40_SEQ_MODE_1010      0              4212   4320  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_4_LC_6_9_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_5_LC_4_8_4/lcout
Path End         : register10_7_LC_6_9_4/in0
Capture Clock    : register10_7_LC_6_9_4/clk
Setup Constraint : 6620p
Path slack       : 4319p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -470
------------------------------------------------   ---- 
End-of-path required time (ps)                     8531

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1291
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4212
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_5_LC_4_8_4/lcout     LogicCell40_SEQ_MODE_1010    540              2921   3240  RISE      12
I__557/I                   Odrv4                          0              2921   4320  RISE       1
I__557/O                   Odrv4                        351              3272   4320  RISE       1
I__561/I                   Span4Mux_v                     0              3272   4320  RISE       1
I__561/O                   Span4Mux_v                   351              3623   4320  RISE       1
I__566/I                   LocalMux                       0              3623   4320  RISE       1
I__566/O                   LocalMux                     330              3952   4320  RISE       1
I__572/I                   InMux                          0              3952   4320  RISE       1
I__572/O                   InMux                        259              4212   4320  RISE       1
register10_7_LC_6_9_4/in0  LogicCell40_SEQ_MODE_1010      0              4212   4320  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_7_LC_6_9_4/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_5_LC_4_8_4/lcout
Path End         : register10_8_LC_6_9_6/in0
Capture Clock    : register10_8_LC_6_9_6/clk
Setup Constraint : 6620p
Path slack       : 4319p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -470
------------------------------------------------   ---- 
End-of-path required time (ps)                     8531

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1291
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4212
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_5_LC_4_8_4/lcout     LogicCell40_SEQ_MODE_1010    540              2921   3240  RISE      12
I__557/I                   Odrv4                          0              2921   4320  RISE       1
I__557/O                   Odrv4                        351              3272   4320  RISE       1
I__561/I                   Span4Mux_v                     0              3272   4320  RISE       1
I__561/O                   Span4Mux_v                   351              3623   4320  RISE       1
I__566/I                   LocalMux                       0              3623   4320  RISE       1
I__566/O                   LocalMux                     330              3952   4320  RISE       1
I__573/I                   InMux                          0              3952   4320  RISE       1
I__573/O                   InMux                        259              4212   4320  RISE       1
register10_8_LC_6_9_6/in0  LogicCell40_SEQ_MODE_1010      0              4212   4320  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_8_LC_6_9_6/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_5_LC_4_8_4/lcout
Path End         : register10_9_LC_6_9_5/in3
Capture Clock    : register10_9_LC_6_9_5/clk
Setup Constraint : 6620p
Path slack       : 4516p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1291
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4212
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_5_LC_4_8_4/lcout     LogicCell40_SEQ_MODE_1010    540              2921   3240  RISE      12
I__557/I                   Odrv4                          0              2921   4320  RISE       1
I__557/O                   Odrv4                        351              3272   4320  RISE       1
I__561/I                   Span4Mux_v                     0              3272   4320  RISE       1
I__561/O                   Span4Mux_v                   351              3623   4320  RISE       1
I__566/I                   LocalMux                       0              3623   4320  RISE       1
I__566/O                   LocalMux                     330              3952   4320  RISE       1
I__567/I                   InMux                          0              3952   4516  RISE       1
I__567/O                   InMux                        259              4212   4516  RISE       1
register10_9_LC_6_9_5/in3  LogicCell40_SEQ_MODE_1010      0              4212   4516  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_9_LC_6_9_5/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_5_LC_4_8_4/lcout
Path End         : register10_5_LC_6_9_3/in3
Capture Clock    : register10_5_LC_6_9_3/clk
Setup Constraint : 6620p
Path slack       : 4516p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1291
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4212
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_5_LC_4_8_4/lcout     LogicCell40_SEQ_MODE_1010    540              2921   3240  RISE      12
I__557/I                   Odrv4                          0              2921   4320  RISE       1
I__557/O                   Odrv4                        351              3272   4320  RISE       1
I__561/I                   Span4Mux_v                     0              3272   4320  RISE       1
I__561/O                   Span4Mux_v                   351              3623   4320  RISE       1
I__566/I                   LocalMux                       0              3623   4320  RISE       1
I__566/O                   LocalMux                     330              3952   4320  RISE       1
I__570/I                   InMux                          0              3952   4516  RISE       1
I__570/O                   InMux                        259              4212   4516  RISE       1
register10_5_LC_6_9_3/in3  LogicCell40_SEQ_MODE_1010      0              4212   4516  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_5_LC_6_9_3/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_5_LC_4_8_4/lcout
Path End         : register10_6_LC_6_9_1/in3
Capture Clock    : register10_6_LC_6_9_1/clk
Setup Constraint : 6620p
Path slack       : 4516p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1291
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4212
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_5_LC_4_8_4/lcout     LogicCell40_SEQ_MODE_1010    540              2921   3240  RISE      12
I__557/I                   Odrv4                          0              2921   4320  RISE       1
I__557/O                   Odrv4                        351              3272   4320  RISE       1
I__561/I                   Span4Mux_v                     0              3272   4320  RISE       1
I__561/O                   Span4Mux_v                   351              3623   4320  RISE       1
I__566/I                   LocalMux                       0              3623   4320  RISE       1
I__566/O                   LocalMux                     330              3952   4320  RISE       1
I__571/I                   InMux                          0              3952   4516  RISE       1
I__571/O                   InMux                        259              4212   4516  RISE       1
register10_6_LC_6_9_1/in3  LogicCell40_SEQ_MODE_1010      0              4212   4516  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_6_LC_6_9_1/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_5_LC_4_8_4/lcout
Path End         : register10_1_LC_6_8_0/in0
Capture Clock    : register10_1_LC_6_8_0/clk
Setup Constraint : 6620p
Path slack       : 4670p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -470
------------------------------------------------   ---- 
End-of-path required time (ps)                     8531

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  940
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3861
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_5_LC_4_8_4/lcout     LogicCell40_SEQ_MODE_1010    540              2921   3240  RISE      12
I__556/I                   Odrv4                          0              2921   4670  RISE       1
I__556/O                   Odrv4                        351              3272   4670  RISE       1
I__560/I                   LocalMux                       0              3272   4670  RISE       1
I__560/O                   LocalMux                     330              3602   4670  RISE       1
I__564/I                   InMux                          0              3602   4670  RISE       1
I__564/O                   InMux                        259              3861   4670  RISE       1
register10_1_LC_6_8_0/in0  LogicCell40_SEQ_MODE_1010      0              3861   4670  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_1_LC_6_8_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_5_LC_4_8_4/lcout
Path End         : register10_0_LC_6_8_5/in3
Capture Clock    : register10_0_LC_6_8_5/clk
Setup Constraint : 6620p
Path slack       : 4867p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  940
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3861
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_5_LC_4_8_4/lcout     LogicCell40_SEQ_MODE_1010    540              2921   3240  RISE      12
I__556/I                   Odrv4                          0              2921   4670  RISE       1
I__556/O                   Odrv4                        351              3272   4670  RISE       1
I__560/I                   LocalMux                       0              3272   4670  RISE       1
I__560/O                   LocalMux                     330              3602   4670  RISE       1
I__563/I                   InMux                          0              3602   4867  RISE       1
I__563/O                   InMux                        259              3861   4867  RISE       1
register10_0_LC_6_8_5/in3  LogicCell40_SEQ_MODE_1011      0              3861   4867  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_0_LC_6_8_5/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_5_LC_4_8_4/lcout
Path End         : register10_2_LC_6_8_3/in3
Capture Clock    : register10_2_LC_6_8_3/clk
Setup Constraint : 6620p
Path slack       : 4867p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  940
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3861
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_5_LC_4_8_4/lcout     LogicCell40_SEQ_MODE_1010    540              2921   3240  RISE      12
I__556/I                   Odrv4                          0              2921   4670  RISE       1
I__556/O                   Odrv4                        351              3272   4670  RISE       1
I__560/I                   LocalMux                       0              3272   4670  RISE       1
I__560/O                   LocalMux                     330              3602   4670  RISE       1
I__565/I                   InMux                          0              3602   4867  RISE       1
I__565/O                   InMux                        259              3861   4867  RISE       1
register10_2_LC_6_8_3/in3  LogicCell40_SEQ_MODE_1010      0              3861   4867  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_2_LC_6_8_3/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_9_LC_6_9_5/lcout
Path End         : UC.ep_7_LC_5_9_7/in0
Capture Clock    : UC.ep_7_LC_5_9_7/clk
Setup Constraint : 6620p
Path slack       : 5021p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -470
------------------------------------------------   ---- 
End-of-path required time (ps)                     8531

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_9_LC_6_9_5/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_9_LC_6_9_5/lcout  LogicCell40_SEQ_MODE_1010    540              2921   5021  RISE       3
I__551/I                     LocalMux                       0              2921   5021  RISE       1
I__551/O                     LocalMux                     330              3251   5021  RISE       1
I__553/I                     InMux                          0              3251   5021  RISE       1
I__553/O                     InMux                        259              3510   5021  RISE       1
UC.ep_7_LC_5_9_7/in0         LogicCell40_SEQ_MODE_1010      0              3510   5021  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_7_LC_6_9_4/lcout
Path End         : register10_6_LC_6_9_1/in0
Capture Clock    : register10_6_LC_6_9_1/clk
Setup Constraint : 6620p
Path slack       : 5021p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -470
------------------------------------------------   ---- 
End-of-path required time (ps)                     8531

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_7_LC_6_9_4/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_7_LC_6_9_4/lcout  LogicCell40_SEQ_MODE_1010    540              2921   5021  RISE       3
I__543/I                     LocalMux                       0              2921   5021  RISE       1
I__543/O                     LocalMux                     330              3251   5021  RISE       1
I__546/I                     InMux                          0              3251   5021  RISE       1
I__546/O                     InMux                        259              3510   5021  RISE       1
register10_6_LC_6_9_1/in0    LogicCell40_SEQ_MODE_1010      0              3510   5021  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_6_LC_6_9_1/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_6_LC_6_9_1/lcout
Path End         : register10_5_LC_6_9_3/in0
Capture Clock    : register10_5_LC_6_9_3/clk
Setup Constraint : 6620p
Path slack       : 5021p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -470
------------------------------------------------   ---- 
End-of-path required time (ps)                     8531

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_6_LC_6_9_1/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_6_LC_6_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921   5021  RISE       3
I__574/I                     LocalMux                       0              2921   5021  RISE       1
I__574/O                     LocalMux                     330              3251   5021  RISE       1
I__577/I                     InMux                          0              3251   5021  RISE       1
I__577/O                     InMux                        259              3510   5021  RISE       1
register10_5_LC_6_9_3/in0    LogicCell40_SEQ_MODE_1010      0              3510   5021  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_5_LC_6_9_3/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_1_LC_6_8_0/lcout
Path End         : register10_0_LC_6_8_5/in0
Capture Clock    : register10_0_LC_6_8_5/clk
Setup Constraint : 6620p
Path slack       : 5021p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -470
------------------------------------------------   ---- 
End-of-path required time (ps)                     8531

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_1_LC_6_8_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_1_LC_6_8_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921   5021  RISE       3
I__376/I                     LocalMux                       0              2921   5021  RISE       1
I__376/O                     LocalMux                     330              3251   5021  RISE       1
I__378/I                     InMux                          0              3251   5021  RISE       1
I__378/O                     InMux                        259              3510   5021  RISE       1
register10_0_LC_6_8_5/in0    LogicCell40_SEQ_MODE_1011      0              3510   5021  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_0_LC_6_8_5/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_23_LC_6_7_7/lcout
Path End         : value_cnt_23_LC_6_7_7/in0
Capture Clock    : value_cnt_23_LC_6_7_7/clk
Setup Constraint : 6620p
Path slack       : 5021p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -470
------------------------------------------------   ---- 
End-of-path required time (ps)                     8531

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__434/I                                          ClkMux                         0              2073  RISE       1
I__434/O                                          ClkMux                       309              2381  RISE       1
value_cnt_23_LC_6_7_7/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_23_LC_6_7_7/lcout  LogicCell40_SEQ_MODE_1011    540              2921   3730  RISE       2
I__385/I                     LocalMux                       0              2921   5021  RISE       1
I__385/O                     LocalMux                     330              3251   5021  RISE       1
I__387/I                     InMux                          0              3251   5021  RISE       1
I__387/O                     InMux                        259              3510   5021  RISE       1
value_cnt_23_LC_6_7_7/in0    LogicCell40_SEQ_MODE_1011      0              3510   5021  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__434/I                                          ClkMux                         0              2073  RISE       1
I__434/O                                          ClkMux                       309              2381  RISE       1
value_cnt_23_LC_6_7_7/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_0_LC_5_9_3/lcout
Path End         : UC.ep_8_LC_5_9_4/in0
Capture Clock    : UC.ep_8_LC_5_9_4/clk
Setup Constraint : 6620p
Path slack       : 5021p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -470
------------------------------------------------   ---- 
End-of-path required time (ps)                     8531

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_0_LC_5_9_3/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_0_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_1010    540              2921   5021  RISE       2
I__204/I                LocalMux                       0              2921   5021  RISE       1
I__204/O                LocalMux                     330              3251   5021  RISE       1
I__206/I                InMux                          0              3251   5021  RISE       1
I__206/O                InMux                        259              3510   5021  RISE       1
UC.ep_8_LC_5_9_4/in0    LogicCell40_SEQ_MODE_1011      0              3510   5021  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_8_LC_5_9_4/clk                              LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_22_LC_5_7_1/lcout
Path End         : value_cnt_22_LC_5_7_1/in0
Capture Clock    : value_cnt_22_LC_5_7_1/clk
Setup Constraint : 6620p
Path slack       : 5021p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -470
------------------------------------------------   ---- 
End-of-path required time (ps)                     8531

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_22_LC_5_7_1/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_22_LC_5_7_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921   4130  RISE       3
I__395/I                     LocalMux                       0              2921   5021  RISE       1
I__395/O                     LocalMux                     330              3251   5021  RISE       1
I__398/I                     InMux                          0              3251   5021  RISE       1
I__398/O                     InMux                        259              3510   5021  RISE       1
value_cnt_22_LC_5_7_1/in0    LogicCell40_SEQ_MODE_1010      0              3510   5021  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_22_LC_5_7_1/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_15_LC_5_6_7/lcout
Path End         : value_cnt_15_LC_5_6_7/in0
Capture Clock    : value_cnt_15_LC_5_6_7/clk
Setup Constraint : 6620p
Path slack       : 5021p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -470
------------------------------------------------   ---- 
End-of-path required time (ps)                     8531

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_15_LC_5_6_7/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_15_LC_5_6_7/lcout  LogicCell40_SEQ_MODE_1010    540              2921   2868  RISE       3
I__327/I                     LocalMux                       0              2921   5021  RISE       1
I__327/O                     LocalMux                     330              3251   5021  RISE       1
I__330/I                     InMux                          0              3251   5021  RISE       1
I__330/O                     InMux                        259              3510   5021  RISE       1
value_cnt_15_LC_5_6_7/in0    LogicCell40_SEQ_MODE_1010      0              3510   5021  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_15_LC_5_6_7/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_13_LC_5_6_5/lcout
Path End         : value_cnt_13_LC_5_6_5/in0
Capture Clock    : value_cnt_13_LC_5_6_5/clk
Setup Constraint : 6620p
Path slack       : 5021p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -470
------------------------------------------------   ---- 
End-of-path required time (ps)                     8531

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_13_LC_5_6_5/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_13_LC_5_6_5/lcout  LogicCell40_SEQ_MODE_1010    540              2921   2615  RISE       3
I__348/I                     LocalMux                       0              2921   5021  RISE       1
I__348/O                     LocalMux                     330              3251   5021  RISE       1
I__351/I                     InMux                          0              3251   5021  RISE       1
I__351/O                     InMux                        259              3510   5021  RISE       1
value_cnt_13_LC_5_6_5/in0    LogicCell40_SEQ_MODE_1010      0              3510   5021  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_13_LC_5_6_5/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_5_LC_5_5_7/lcout
Path End         : value_cnt_5_LC_5_5_7/in0
Capture Clock    : value_cnt_5_LC_5_5_7/clk
Setup Constraint : 6620p
Path slack       : 5021p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -470
------------------------------------------------   ---- 
End-of-path required time (ps)                     8531

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_5_LC_5_5_7/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_5_LC_5_5_7/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1409  RISE       3
I__266/I                    LocalMux                       0              2921   5021  RISE       1
I__266/O                    LocalMux                     330              3251   5021  RISE       1
I__269/I                    InMux                          0              3251   5021  RISE       1
I__269/O                    InMux                        259              3510   5021  RISE       1
value_cnt_5_LC_5_5_7/in0    LogicCell40_SEQ_MODE_1010      0              3510   5021  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_5_LC_5_5_7/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_3_LC_5_5_5/lcout
Path End         : value_cnt_3_LC_5_5_5/in0
Capture Clock    : value_cnt_3_LC_5_5_5/clk
Setup Constraint : 6620p
Path slack       : 5021p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -470
------------------------------------------------   ---- 
End-of-path required time (ps)                     8531

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_3_LC_5_5_5/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_3_LC_5_5_5/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1157  RISE       3
I__161/I                    LocalMux                       0              2921   5021  RISE       1
I__161/O                    LocalMux                     330              3251   5021  RISE       1
I__164/I                    InMux                          0              3251   5021  RISE       1
I__164/O                    InMux                        259              3510   5021  RISE       1
value_cnt_3_LC_5_5_5/in0    LogicCell40_SEQ_MODE_1010      0              3510   5021  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_3_LC_5_5_5/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_7_LC_5_5_3/lcout
Path End         : value_cnt_7_LC_5_5_3/in0
Capture Clock    : value_cnt_7_LC_5_5_3/clk
Setup Constraint : 6620p
Path slack       : 5021p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -470
------------------------------------------------   ---- 
End-of-path required time (ps)                     8531

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_7_LC_5_5_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_7_LC_5_5_3/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1661  RISE       3
I__245/I                    LocalMux                       0              2921   5021  RISE       1
I__245/O                    LocalMux                     330              3251   5021  RISE       1
I__248/I                    InMux                          0              3251   5021  RISE       1
I__248/O                    InMux                        259              3510   5021  RISE       1
value_cnt_7_LC_5_5_3/in0    LogicCell40_SEQ_MODE_1010      0              3510   5021  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_7_LC_5_5_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_1_LC_5_5_1/lcout
Path End         : value_cnt_1_LC_5_5_1/in0
Capture Clock    : value_cnt_1_LC_5_5_1/clk
Setup Constraint : 6620p
Path slack       : 5021p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -470
------------------------------------------------   ---- 
End-of-path required time (ps)                     8531

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_1_LC_5_5_1/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_1_LC_5_5_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921    904  RISE       3
I__182/I                    LocalMux                       0              2921   5021  RISE       1
I__182/O                    LocalMux                     330              3251   5021  RISE       1
I__185/I                    InMux                          0              3251   5021  RISE       1
I__185/O                    InMux                        259              3510   5021  RISE       1
value_cnt_1_LC_5_5_1/in0    LogicCell40_SEQ_MODE_1010      0              3510   5021  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_1_LC_5_5_1/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_6_LC_4_8_1/lcout
Path End         : UC.ep_6_LC_4_8_1/in0
Capture Clock    : UC.ep_6_LC_4_8_1/clk
Setup Constraint : 6620p
Path slack       : 5021p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -470
------------------------------------------------   ---- 
End-of-path required time (ps)                     8531

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_6_LC_4_8_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_6_LC_4_8_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921   2650  RISE       3
I__112/I                LocalMux                       0              2921   5021  RISE       1
I__112/O                LocalMux                     330              3251   5021  RISE       1
I__115/I                InMux                          0              3251   5021  RISE       1
I__115/O                InMux                        259              3510   5021  RISE       1
UC.ep_6_LC_4_8_1/in0    LogicCell40_SEQ_MODE_1010      0              3510   5021  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_6_LC_4_8_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_3_LC_4_8_0/lcout
Path End         : UC.ep_2_LC_4_8_3/in0
Capture Clock    : UC.ep_2_LC_4_8_3/clk
Setup Constraint : 6620p
Path slack       : 5021p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -470
------------------------------------------------   ---- 
End-of-path required time (ps)                     8531

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_3_LC_4_8_0/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_3_LC_4_8_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921   2580  RISE       3
I__118/I                LocalMux                       0              2921   5021  RISE       1
I__118/O                LocalMux                     330              3251   5021  RISE       1
I__121/I                InMux                          0              3251   5021  RISE       1
I__121/O                InMux                        259              3510   5021  RISE       1
UC.ep_2_LC_4_8_3/in0    LogicCell40_SEQ_MODE_1010      0              3510   5021  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_2_LC_4_8_3/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_1_LC_6_8_0/lcout
Path End         : register10_2_LC_6_8_3/in0
Capture Clock    : register10_2_LC_6_8_3/clk
Setup Constraint : 6620p
Path slack       : 5021p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -470
------------------------------------------------   ---- 
End-of-path required time (ps)                     8531

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_1_LC_6_8_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_1_LC_6_8_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921   5021  RISE       3
I__376/I                     LocalMux                       0              2921   5021  RISE       1
I__376/O                     LocalMux                     330              3251   5021  RISE       1
I__379/I                     InMux                          0              3251   5021  RISE       1
I__379/O                     InMux                        259              3510   5021  RISE       1
register10_2_LC_6_8_3/in0    LogicCell40_SEQ_MODE_1010      0              3510   5021  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_2_LC_6_8_3/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_9_LC_6_9_5/lcout
Path End         : UC.ep_4_LC_5_9_1/in0
Capture Clock    : UC.ep_4_LC_5_9_1/clk
Setup Constraint : 6620p
Path slack       : 5021p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -470
------------------------------------------------   ---- 
End-of-path required time (ps)                     8531

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_9_LC_6_9_5/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_9_LC_6_9_5/lcout  LogicCell40_SEQ_MODE_1010    540              2921   5021  RISE       3
I__551/I                     LocalMux                       0              2921   5021  RISE       1
I__551/O                     LocalMux                     330              3251   5021  RISE       1
I__554/I                     InMux                          0              3251   5021  RISE       1
I__554/O                     InMux                        259              3510   5021  RISE       1
UC.ep_4_LC_5_9_1/in0         LogicCell40_SEQ_MODE_1010      0              3510   5021  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_4_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_6_LC_4_8_1/lcout
Path End         : UC.ep_5_LC_4_8_4/in1
Capture Clock    : UC.ep_5_LC_4_8_4/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -400
------------------------------------------------   ---- 
End-of-path required time (ps)                     8602

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_6_LC_4_8_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_6_LC_4_8_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921   2650  RISE       3
I__112/I                LocalMux                       0              2921   5021  RISE       1
I__112/O                LocalMux                     330              3251   5021  RISE       1
I__114/I                InMux                          0              3251   5091  RISE       1
I__114/O                InMux                        259              3510   5091  RISE       1
UC.ep_5_LC_4_8_4/in1    LogicCell40_SEQ_MODE_1010      0              3510   5091  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_3_LC_4_8_0/lcout
Path End         : UC.ep_3_LC_4_8_0/in1
Capture Clock    : UC.ep_3_LC_4_8_0/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -400
------------------------------------------------   ---- 
End-of-path required time (ps)                     8602

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_3_LC_4_8_0/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_3_LC_4_8_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921   2580  RISE       3
I__118/I                LocalMux                       0              2921   5021  RISE       1
I__118/O                LocalMux                     330              3251   5021  RISE       1
I__120/I                InMux                          0              3251   5091  RISE       1
I__120/O                InMux                        259              3510   5091  RISE       1
UC.ep_3_LC_4_8_0/in1    LogicCell40_SEQ_MODE_1010      0              3510   5091  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_3_LC_4_8_0/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_0_LC_5_9_3/lcout
Path End         : UC.ep_4_LC_5_9_1/in1
Capture Clock    : UC.ep_4_LC_5_9_1/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -400
------------------------------------------------   ---- 
End-of-path required time (ps)                     8602

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_0_LC_5_9_3/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_0_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_1010    540              2921   5021  RISE       2
I__204/I                LocalMux                       0              2921   5021  RISE       1
I__204/O                LocalMux                     330              3251   5021  RISE       1
I__205/I                InMux                          0              3251   5091  RISE       1
I__205/O                InMux                        259              3510   5091  RISE       1
UC.ep_4_LC_5_9_1/in1    LogicCell40_SEQ_MODE_1010      0              3510   5091  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_4_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_11_LC_7_6_0/lcout
Path End         : value_cnt_11_LC_7_6_0/in1
Capture Clock    : value_cnt_11_LC_7_6_0/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -400
------------------------------------------------   ---- 
End-of-path required time (ps)                     8602

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__437/I                                          ClkMux                         0              2073  RISE       1
I__437/O                                          ClkMux                       309              2381  RISE       1
value_cnt_11_LC_7_6_0/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_11_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_1011    540              2921   2363  RISE       3
I__485/I                     LocalMux                       0              2921   5091  RISE       1
I__485/O                     LocalMux                     330              3251   5091  RISE       1
I__488/I                     InMux                          0              3251   5091  RISE       1
I__488/O                     InMux                        259              3510   5091  RISE       1
value_cnt_11_LC_7_6_0/in1    LogicCell40_SEQ_MODE_1011      0              3510   5091  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__437/I                                          ClkMux                         0              2073  RISE       1
I__437/O                                          ClkMux                       309              2381  RISE       1
value_cnt_11_LC_7_6_0/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_8_LC_6_9_6/lcout
Path End         : register10_9_LC_6_9_5/in1
Capture Clock    : register10_9_LC_6_9_5/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -400
------------------------------------------------   ---- 
End-of-path required time (ps)                     8602

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_8_LC_6_9_6/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_8_LC_6_9_6/lcout  LogicCell40_SEQ_MODE_1010    540              2921   5091  RISE       3
I__533/I                     LocalMux                       0              2921   5091  RISE       1
I__533/O                     LocalMux                     330              3251   5091  RISE       1
I__535/I                     InMux                          0              3251   5091  RISE       1
I__535/O                     InMux                        259              3510   5091  RISE       1
register10_9_LC_6_9_5/in1    LogicCell40_SEQ_MODE_1010      0              3510   5091  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_9_LC_6_9_5/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_5_LC_6_9_3/lcout
Path End         : register10_6_LC_6_9_1/in1
Capture Clock    : register10_6_LC_6_9_1/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -400
------------------------------------------------   ---- 
End-of-path required time (ps)                     8602

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_5_LC_6_9_3/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_5_LC_6_9_3/lcout  LogicCell40_SEQ_MODE_1010    540              2921   5091  RISE       3
I__582/I                     LocalMux                       0              2921   5091  RISE       1
I__582/O                     LocalMux                     330              3251   5091  RISE       1
I__584/I                     InMux                          0              3251   5091  RISE       1
I__584/O                     InMux                        259              3510   5091  RISE       1
register10_6_LC_6_9_1/in1    LogicCell40_SEQ_MODE_1010      0              3510   5091  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_6_LC_6_9_1/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_4_LC_6_9_2/lcout
Path End         : register10_5_LC_6_9_3/in1
Capture Clock    : register10_5_LC_6_9_3/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -400
------------------------------------------------   ---- 
End-of-path required time (ps)                     8602

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_4_LC_6_9_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_4_LC_6_9_2/lcout  LogicCell40_SEQ_MODE_1010    540              2921   5091  RISE       3
I__590/I                     LocalMux                       0              2921   5091  RISE       1
I__590/O                     LocalMux                     330              3251   5091  RISE       1
I__592/I                     InMux                          0              3251   5091  RISE       1
I__592/O                     InMux                        259              3510   5091  RISE       1
register10_5_LC_6_9_3/in1    LogicCell40_SEQ_MODE_1010      0              3510   5091  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_5_LC_6_9_3/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_3_LC_6_9_0/lcout
Path End         : register10_2_LC_6_8_3/in1
Capture Clock    : register10_2_LC_6_8_3/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -400
------------------------------------------------   ---- 
End-of-path required time (ps)                     8602

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_3_LC_6_9_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_3_LC_6_9_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921   5091  RISE       3
I__354/I                     LocalMux                       0              2921   5091  RISE       1
I__354/O                     LocalMux                     330              3251   5091  RISE       1
I__357/I                     InMux                          0              3251   5091  RISE       1
I__357/O                     InMux                        259              3510   5091  RISE       1
register10_2_LC_6_8_3/in1    LogicCell40_SEQ_MODE_1010      0              3510   5091  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_2_LC_6_8_3/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_0_LC_6_8_5/lcout
Path End         : register10_1_LC_6_8_0/in1
Capture Clock    : register10_1_LC_6_8_0/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -400
------------------------------------------------   ---- 
End-of-path required time (ps)                     8602

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_0_LC_6_8_5/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_0_LC_6_8_5/lcout  LogicCell40_SEQ_MODE_1011    540              2921   5091  RISE       3
I__370/I                     LocalMux                       0              2921   5091  RISE       1
I__370/O                     LocalMux                     330              3251   5091  RISE       1
I__372/I                     InMux                          0              3251   5091  RISE       1
I__372/O                     InMux                        259              3510   5091  RISE       1
register10_1_LC_6_8_0/in1    LogicCell40_SEQ_MODE_1010      0              3510   5091  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_1_LC_6_8_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_8_LC_5_9_4/lcout
Path End         : UC.ep_7_LC_5_9_7/in1
Capture Clock    : UC.ep_7_LC_5_9_7/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -400
------------------------------------------------   ---- 
End-of-path required time (ps)                     8602

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_8_LC_5_9_4/clk                              LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_8_LC_5_9_4/lcout  LogicCell40_SEQ_MODE_1011    540              2921   5091  RISE       1
I__202/I                LocalMux                       0              2921   5091  RISE       1
I__202/O                LocalMux                     330              3251   5091  RISE       1
I__203/I                InMux                          0              3251   5091  RISE       1
I__203/O                InMux                        259              3510   5091  RISE       1
UC.ep_7_LC_5_9_7/in1    LogicCell40_SEQ_MODE_1010      0              3510   5091  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_21_LC_5_7_7/lcout
Path End         : value_cnt_21_LC_5_7_7/in1
Capture Clock    : value_cnt_21_LC_5_7_7/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -400
------------------------------------------------   ---- 
End-of-path required time (ps)                     8602

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_21_LC_5_7_7/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_21_LC_5_7_7/lcout  LogicCell40_SEQ_MODE_1011    540              2921   3822  RISE       3
I__404/I                     LocalMux                       0              2921   5091  RISE       1
I__404/O                     LocalMux                     330              3251   5091  RISE       1
I__407/I                     InMux                          0              3251   5091  RISE       1
I__407/O                     InMux                        259              3510   5091  RISE       1
value_cnt_21_LC_5_7_7/in1    LogicCell40_SEQ_MODE_1011      0              3510   5091  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_21_LC_5_7_7/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_16_LC_5_7_6/lcout
Path End         : value_cnt_16_LC_5_7_6/in1
Capture Clock    : value_cnt_16_LC_5_7_6/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -400
------------------------------------------------   ---- 
End-of-path required time (ps)                     8602

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_16_LC_5_7_6/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_16_LC_5_7_6/lcout  LogicCell40_SEQ_MODE_1011    540              2921   3190  RISE       3
I__317/I                     LocalMux                       0              2921   5091  RISE       1
I__317/O                     LocalMux                     330              3251   5091  RISE       1
I__320/I                     InMux                          0              3251   5091  RISE       1
I__320/O                     InMux                        259              3510   5091  RISE       1
value_cnt_16_LC_5_7_6/in1    LogicCell40_SEQ_MODE_1011      0              3510   5091  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_16_LC_5_7_6/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_20_LC_5_7_4/lcout
Path End         : value_cnt_20_LC_5_7_4/in1
Capture Clock    : value_cnt_20_LC_5_7_4/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -400
------------------------------------------------   ---- 
End-of-path required time (ps)                     8602

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_20_LC_5_7_4/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_20_LC_5_7_4/lcout  LogicCell40_SEQ_MODE_1011    540              2921   3695  RISE       3
I__276/I                     LocalMux                       0              2921   5091  RISE       1
I__276/O                     LocalMux                     330              3251   5091  RISE       1
I__279/I                     InMux                          0              3251   5091  RISE       1
I__279/O                     InMux                        259              3510   5091  RISE       1
value_cnt_20_LC_5_7_4/in1    LogicCell40_SEQ_MODE_1011      0              3510   5091  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_20_LC_5_7_4/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_19_LC_5_7_2/lcout
Path End         : value_cnt_19_LC_5_7_2/in1
Capture Clock    : value_cnt_19_LC_5_7_2/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -400
------------------------------------------------   ---- 
End-of-path required time (ps)                     8602

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_19_LC_5_7_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_19_LC_5_7_2/lcout  LogicCell40_SEQ_MODE_1010    540              2921   3310  RISE       3
I__286/I                     LocalMux                       0              2921   5091  RISE       1
I__286/O                     LocalMux                     330              3251   5091  RISE       1
I__289/I                     InMux                          0              3251   5091  RISE       1
I__289/O                     InMux                        259              3510   5091  RISE       1
value_cnt_19_LC_5_7_2/in1    LogicCell40_SEQ_MODE_1010      0              3510   5091  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_19_LC_5_7_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_18_LC_5_7_0/lcout
Path End         : value_cnt_18_LC_5_7_0/in1
Capture Clock    : value_cnt_18_LC_5_7_0/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -400
------------------------------------------------   ---- 
End-of-path required time (ps)                     8602

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_18_LC_5_7_0/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_18_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1011    540              2921   3247  RISE       3
I__296/I                     LocalMux                       0              2921   5091  RISE       1
I__296/O                     LocalMux                     330              3251   5091  RISE       1
I__299/I                     InMux                          0              3251   5091  RISE       1
I__299/O                     InMux                        259              3510   5091  RISE       1
value_cnt_18_LC_5_7_0/in1    LogicCell40_SEQ_MODE_1011      0              3510   5091  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_18_LC_5_7_0/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_12_LC_5_6_6/lcout
Path End         : value_cnt_12_LC_5_6_6/in1
Capture Clock    : value_cnt_12_LC_5_6_6/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -400
------------------------------------------------   ---- 
End-of-path required time (ps)                     8602

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_12_LC_5_6_6/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_12_LC_5_6_6/lcout  LogicCell40_SEQ_MODE_1011    540              2921   2489  RISE       3
I__212/I                     LocalMux                       0              2921   5091  RISE       1
I__212/O                     LocalMux                     330              3251   5091  RISE       1
I__215/I                     InMux                          0              3251   5091  RISE       1
I__215/O                     InMux                        259              3510   5091  RISE       1
value_cnt_12_LC_5_6_6/in1    LogicCell40_SEQ_MODE_1011      0              3510   5091  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_12_LC_5_6_6/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_8_LC_5_6_4/lcout
Path End         : value_cnt_8_LC_5_6_4/in1
Capture Clock    : value_cnt_8_LC_5_6_4/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -400
------------------------------------------------   ---- 
End-of-path required time (ps)                     8602

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_8_LC_5_6_4/clk                          LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_8_LC_5_6_4/lcout  LogicCell40_SEQ_MODE_1011    540              2921   1984  RISE       3
I__235/I                    LocalMux                       0              2921   5091  RISE       1
I__235/O                    LocalMux                     330              3251   5091  RISE       1
I__238/I                    InMux                          0              3251   5091  RISE       1
I__238/O                    InMux                        259              3510   5091  RISE       1
value_cnt_8_LC_5_6_4/in1    LogicCell40_SEQ_MODE_1011      0              3510   5091  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_8_LC_5_6_4/clk                          LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_10_LC_5_6_2/lcout
Path End         : value_cnt_10_LC_5_6_2/in1
Capture Clock    : value_cnt_10_LC_5_6_2/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -400
------------------------------------------------   ---- 
End-of-path required time (ps)                     8602

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_10_LC_5_6_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_10_LC_5_6_2/lcout  LogicCell40_SEQ_MODE_1010    540              2921   2237  RISE       3
I__223/I                     LocalMux                       0              2921   5091  RISE       1
I__223/O                     LocalMux                     330              3251   5091  RISE       1
I__226/I                     InMux                          0              3251   5091  RISE       1
I__226/O                     InMux                        259              3510   5091  RISE       1
value_cnt_10_LC_5_6_2/in1    LogicCell40_SEQ_MODE_1010      0              3510   5091  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_10_LC_5_6_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_14_LC_5_6_0/lcout
Path End         : value_cnt_14_LC_5_6_0/in1
Capture Clock    : value_cnt_14_LC_5_6_0/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -400
------------------------------------------------   ---- 
End-of-path required time (ps)                     8602

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_14_LC_5_6_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_14_LC_5_6_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921   2742  RISE       3
I__337/I                     LocalMux                       0              2921   5091  RISE       1
I__337/O                     LocalMux                     330              3251   5091  RISE       1
I__340/I                     InMux                          0              3251   5091  RISE       1
I__340/O                     InMux                        259              3510   5091  RISE       1
value_cnt_14_LC_5_6_0/in1    LogicCell40_SEQ_MODE_1010      0              3510   5091  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_14_LC_5_6_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_2_LC_5_5_6/lcout
Path End         : value_cnt_2_LC_5_5_6/in1
Capture Clock    : value_cnt_2_LC_5_5_6/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -400
------------------------------------------------   ---- 
End-of-path required time (ps)                     8602

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_2_LC_5_5_6/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_2_LC_5_5_6/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1030  RISE       3
I__171/I                    LocalMux                       0              2921   5091  RISE       1
I__171/O                    LocalMux                     330              3251   5091  RISE       1
I__174/I                    InMux                          0              3251   5091  RISE       1
I__174/O                    InMux                        259              3510   5091  RISE       1
value_cnt_2_LC_5_5_6/in1    LogicCell40_SEQ_MODE_1010      0              3510   5091  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_2_LC_5_5_6/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_4_LC_5_5_4/lcout
Path End         : value_cnt_4_LC_5_5_4/in1
Capture Clock    : value_cnt_4_LC_5_5_4/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -400
------------------------------------------------   ---- 
End-of-path required time (ps)                     8602

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_4_LC_5_5_4/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_4_LC_5_5_4/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1283  RISE       3
I__151/I                    LocalMux                       0              2921   5091  RISE       1
I__151/O                    LocalMux                     330              3251   5091  RISE       1
I__154/I                    InMux                          0              3251   5091  RISE       1
I__154/O                    InMux                        259              3510   5091  RISE       1
value_cnt_4_LC_5_5_4/in1    LogicCell40_SEQ_MODE_1010      0              3510   5091  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_4_LC_5_5_4/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_6_LC_5_5_2/lcout
Path End         : value_cnt_6_LC_5_5_2/in1
Capture Clock    : value_cnt_6_LC_5_5_2/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -400
------------------------------------------------   ---- 
End-of-path required time (ps)                     8602

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_6_LC_5_5_2/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_6_LC_5_5_2/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1535  RISE       3
I__255/I                    LocalMux                       0              2921   5091  RISE       1
I__255/O                    LocalMux                     330              3251   5091  RISE       1
I__258/I                    InMux                          0              3251   5091  RISE       1
I__258/O                    InMux                        259              3510   5091  RISE       1
value_cnt_6_LC_5_5_2/in1    LogicCell40_SEQ_MODE_1010      0              3510   5091  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_6_LC_5_5_2/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : UC.ep_6_LC_4_8_1/in1
Capture Clock    : UC.ep_6_LC_4_8_1/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -400
------------------------------------------------   ---- 
End-of-path required time (ps)                     8602

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout  LogicCell40_SEQ_MODE_1010    540              2921   2714  RISE       3
I__195/I                LocalMux                       0              2921   5091  RISE       1
I__195/O                LocalMux                     330              3251   5091  RISE       1
I__198/I                InMux                          0              3251   5091  RISE       1
I__198/O                InMux                        259              3510   5091  RISE       1
UC.ep_6_LC_4_8_1/in1    LogicCell40_SEQ_MODE_1010      0              3510   5091  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_6_LC_4_8_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_17_LC_5_7_5/lcout
Path End         : value_cnt_17_LC_5_7_5/in1
Capture Clock    : value_cnt_17_LC_5_7_5/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -400
------------------------------------------------   ---- 
End-of-path required time (ps)                     8602

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_17_LC_5_7_5/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_17_LC_5_7_5/lcout  LogicCell40_SEQ_MODE_1011    540              2921   3176  RISE       3
I__307/I                     LocalMux                       0              2921   5091  RISE       1
I__307/O                     LocalMux                     330              3251   5091  RISE       1
I__310/I                     InMux                          0              3251   5091  RISE       1
I__310/O                     InMux                        259              3510   5091  RISE       1
value_cnt_17_LC_5_7_5/in1    LogicCell40_SEQ_MODE_1011      0              3510   5091  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_17_LC_5_7_5/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_9_LC_6_9_5/lcout
Path End         : register10_8_LC_6_9_6/in1
Capture Clock    : register10_8_LC_6_9_6/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -400
------------------------------------------------   ---- 
End-of-path required time (ps)                     8602

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_9_LC_6_9_5/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_9_LC_6_9_5/lcout  LogicCell40_SEQ_MODE_1010    540              2921   5021  RISE       3
I__550/I                     LocalMux                       0              2921   5091  RISE       1
I__550/O                     LocalMux                     330              3251   5091  RISE       1
I__552/I                     InMux                          0              3251   5091  RISE       1
I__552/O                     InMux                        259              3510   5091  RISE       1
register10_8_LC_6_9_6/in1    LogicCell40_SEQ_MODE_1010      0              3510   5091  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_8_LC_6_9_6/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_8_LC_6_9_6/lcout
Path End         : register10_7_LC_6_9_4/in2
Capture Clock    : register10_7_LC_6_9_4/clk
Setup Constraint : 6620p
Path slack       : 5120p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -372
------------------------------------------------   ---- 
End-of-path required time (ps)                     8630

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_8_LC_6_9_6/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_8_LC_6_9_6/lcout  LogicCell40_SEQ_MODE_1010    540              2921   5091  RISE       3
I__533/I                     LocalMux                       0              2921   5091  RISE       1
I__533/O                     LocalMux                     330              3251   5091  RISE       1
I__536/I                     InMux                          0              3251   5119  RISE       1
I__536/O                     InMux                        259              3510   5119  RISE       1
I__538/I                     CascadeMux                     0              3510   5119  RISE       1
I__538/O                     CascadeMux                     0              3510   5119  RISE       1
register10_7_LC_6_9_4/in2    LogicCell40_SEQ_MODE_1010      0              3510   5119  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_7_LC_6_9_4/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_5_LC_6_9_3/lcout
Path End         : register10_4_LC_6_9_2/in2
Capture Clock    : register10_4_LC_6_9_2/clk
Setup Constraint : 6620p
Path slack       : 5120p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -372
------------------------------------------------   ---- 
End-of-path required time (ps)                     8630

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_5_LC_6_9_3/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_5_LC_6_9_3/lcout  LogicCell40_SEQ_MODE_1010    540              2921   5091  RISE       3
I__582/I                     LocalMux                       0              2921   5091  RISE       1
I__582/O                     LocalMux                     330              3251   5091  RISE       1
I__585/I                     InMux                          0              3251   5119  RISE       1
I__585/O                     InMux                        259              3510   5119  RISE       1
I__587/I                     CascadeMux                     0              3510   5119  RISE       1
I__587/O                     CascadeMux                     0              3510   5119  RISE       1
register10_4_LC_6_9_2/in2    LogicCell40_SEQ_MODE_1010      0              3510   5119  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_4_LC_6_9_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_4_LC_6_9_2/lcout
Path End         : register10_3_LC_6_9_0/in2
Capture Clock    : register10_3_LC_6_9_0/clk
Setup Constraint : 6620p
Path slack       : 5120p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -372
------------------------------------------------   ---- 
End-of-path required time (ps)                     8630

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_4_LC_6_9_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_4_LC_6_9_2/lcout  LogicCell40_SEQ_MODE_1010    540              2921   5091  RISE       3
I__590/I                     LocalMux                       0              2921   5091  RISE       1
I__590/O                     LocalMux                     330              3251   5091  RISE       1
I__593/I                     InMux                          0              3251   5119  RISE       1
I__593/O                     InMux                        259              3510   5119  RISE       1
I__595/I                     CascadeMux                     0              3510   5119  RISE       1
I__595/O                     CascadeMux                     0              3510   5119  RISE       1
register10_3_LC_6_9_0/in2    LogicCell40_SEQ_MODE_1010      0              3510   5119  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_3_LC_6_9_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_0_LC_6_8_5/lcout
Path End         : UC.ep_4_LC_5_9_1/in2
Capture Clock    : UC.ep_4_LC_5_9_1/clk
Setup Constraint : 6620p
Path slack       : 5120p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -372
------------------------------------------------   ---- 
End-of-path required time (ps)                     8630

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_0_LC_6_8_5/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_0_LC_6_8_5/lcout  LogicCell40_SEQ_MODE_1011    540              2921   5091  RISE       3
I__371/I                     LocalMux                       0              2921   5119  RISE       1
I__371/O                     LocalMux                     330              3251   5119  RISE       1
I__374/I                     InMux                          0              3251   5119  RISE       1
I__374/O                     InMux                        259              3510   5119  RISE       1
I__375/I                     CascadeMux                     0              3510   5119  RISE       1
I__375/O                     CascadeMux                     0              3510   5119  RISE       1
UC.ep_4_LC_5_9_1/in2         LogicCell40_SEQ_MODE_1010      0              3510   5119  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_4_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_0_LC_6_8_5/lcout
Path End         : UC.ep_8_LC_5_9_4/in3
Capture Clock    : UC.ep_8_LC_5_9_4/clk
Setup Constraint : 6620p
Path slack       : 5218p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_0_LC_6_8_5/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_0_LC_6_8_5/lcout  LogicCell40_SEQ_MODE_1011    540              2921   5091  RISE       3
I__371/I                     LocalMux                       0              2921   5119  RISE       1
I__371/O                     LocalMux                     330              3251   5119  RISE       1
I__373/I                     InMux                          0              3251   5217  RISE       1
I__373/O                     InMux                        259              3510   5217  RISE       1
UC.ep_8_LC_5_9_4/in3         LogicCell40_SEQ_MODE_1011      0              3510   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_8_LC_5_9_4/clk                              LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_7_LC_6_9_4/lcout
Path End         : register10_8_LC_6_9_6/in3
Capture Clock    : register10_8_LC_6_9_6/clk
Setup Constraint : 6620p
Path slack       : 5218p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_7_LC_6_9_4/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_7_LC_6_9_4/lcout  LogicCell40_SEQ_MODE_1010    540              2921   5021  RISE       3
I__543/I                     LocalMux                       0              2921   5021  RISE       1
I__543/O                     LocalMux                     330              3251   5021  RISE       1
I__545/I                     InMux                          0              3251   5217  RISE       1
I__545/O                     InMux                        259              3510   5217  RISE       1
register10_8_LC_6_9_6/in3    LogicCell40_SEQ_MODE_1010      0              3510   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_8_LC_6_9_6/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_6_LC_6_9_1/lcout
Path End         : register10_7_LC_6_9_4/in3
Capture Clock    : register10_7_LC_6_9_4/clk
Setup Constraint : 6620p
Path slack       : 5218p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_6_LC_6_9_1/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_6_LC_6_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921   5021  RISE       3
I__574/I                     LocalMux                       0              2921   5021  RISE       1
I__574/O                     LocalMux                     330              3251   5021  RISE       1
I__576/I                     InMux                          0              3251   5217  RISE       1
I__576/O                     InMux                        259              3510   5217  RISE       1
register10_7_LC_6_9_4/in3    LogicCell40_SEQ_MODE_1010      0              3510   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_7_LC_6_9_4/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_2_LC_6_8_3/lcout
Path End         : register10_1_LC_6_8_0/in3
Capture Clock    : register10_1_LC_6_8_0/clk
Setup Constraint : 6620p
Path slack       : 5218p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_2_LC_6_8_3/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_2_LC_6_8_3/lcout  LogicCell40_SEQ_MODE_1010    540              2921   5217  RISE       3
I__362/I                     LocalMux                       0              2921   5217  RISE       1
I__362/O                     LocalMux                     330              3251   5217  RISE       1
I__365/I                     InMux                          0              3251   5217  RISE       1
I__365/O                     InMux                        259              3510   5217  RISE       1
register10_1_LC_6_8_0/in3    LogicCell40_SEQ_MODE_1010      0              3510   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_1_LC_6_8_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_1_LC_5_9_6/lcout
Path End         : UC.ep_7_LC_5_9_7/in3
Capture Clock    : UC.ep_7_LC_5_9_7/clk
Setup Constraint : 6620p
Path slack       : 5218p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_1_LC_5_9_6/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_1_LC_5_9_6/lcout  LogicCell40_SEQ_MODE_1010    540              2921   5217  RISE       2
I__199/I                LocalMux                       0              2921   5217  RISE       1
I__199/O                LocalMux                     330              3251   5217  RISE       1
I__200/I                InMux                          0              3251   5217  RISE       1
I__200/O                InMux                        259              3510   5217  RISE       1
UC.ep_7_LC_5_9_7/in3    LogicCell40_SEQ_MODE_1010      0              3510   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_1_LC_5_9_6/lcout
Path End         : UC.ep_4_LC_5_9_1/in3
Capture Clock    : UC.ep_4_LC_5_9_1/clk
Setup Constraint : 6620p
Path slack       : 5218p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_1_LC_5_9_6/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_1_LC_5_9_6/lcout  LogicCell40_SEQ_MODE_1010    540              2921   5217  RISE       2
I__199/I                LocalMux                       0              2921   5217  RISE       1
I__199/O                LocalMux                     330              3251   5217  RISE       1
I__201/I                InMux                          0              3251   5217  RISE       1
I__201/O                InMux                        259              3510   5217  RISE       1
UC.ep_4_LC_5_9_1/in3    LogicCell40_SEQ_MODE_1010      0              3510   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_4_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_4_LC_5_9_1/lcout
Path End         : UC.ep_3_LC_4_8_0/in3
Capture Clock    : UC.ep_3_LC_4_8_0/clk
Setup Constraint : 6620p
Path slack       : 5218p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_4_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_4_LC_5_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921   2629  RISE       3
I__142/I                LocalMux                       0              2921   5217  RISE       1
I__142/O                LocalMux                     330              3251   5217  RISE       1
I__145/I                InMux                          0              3251   5217  RISE       1
I__145/O                InMux                        259              3510   5217  RISE       1
UC.ep_3_LC_4_8_0/in3    LogicCell40_SEQ_MODE_1010      0              3510   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_3_LC_4_8_0/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_2_LC_4_8_3/lcout
Path End         : UC.ep_0_LC_5_9_3/in3
Capture Clock    : UC.ep_0_LC_5_9_3/clk
Setup Constraint : 6620p
Path slack       : 5218p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_2_LC_4_8_3/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_2_LC_4_8_3/lcout  LogicCell40_SEQ_MODE_1010    540              2921   3155  RISE       2
I__137/I                LocalMux                       0              2921   5217  RISE       1
I__137/O                LocalMux                     330              3251   5217  RISE       1
I__139/I                InMux                          0              3251   5217  RISE       1
I__139/O                InMux                        259              3510   5217  RISE       1
UC.ep_0_LC_5_9_3/in3    LogicCell40_SEQ_MODE_1010      0              3510   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_0_LC_5_9_3/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_0_LC_5_6_3/lcout
Path End         : value_cnt_0_LC_5_6_3/in3
Capture Clock    : value_cnt_0_LC_5_6_3/clk
Setup Constraint : 6620p
Path slack       : 5218p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_0_LC_5_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_0_LC_5_6_3/lcout  LogicCell40_SEQ_MODE_1010    540              2921    750  RISE       3
I__189/I                    LocalMux                       0              2921   5217  RISE       1
I__189/O                    LocalMux                     330              3251   5217  RISE       1
I__192/I                    InMux                          0              3251   5217  RISE       1
I__192/O                    InMux                        259              3510   5217  RISE       1
value_cnt_0_LC_5_6_3/in3    LogicCell40_SEQ_MODE_1010      0              3510   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_0_LC_5_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_3_LC_6_9_0/lcout
Path End         : register10_4_LC_6_9_2/in3
Capture Clock    : register10_4_LC_6_9_2/clk
Setup Constraint : 6620p
Path slack       : 5218p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_3_LC_6_9_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_3_LC_6_9_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921   5091  RISE       3
I__353/I                     LocalMux                       0              2921   5217  RISE       1
I__353/O                     LocalMux                     330              3251   5217  RISE       1
I__356/I                     InMux                          0              3251   5217  RISE       1
I__356/O                     InMux                        259              3510   5217  RISE       1
register10_4_LC_6_9_2/in3    LogicCell40_SEQ_MODE_1010      0              3510   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_4_LC_6_9_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_2_LC_6_8_3/lcout
Path End         : register10_3_LC_6_9_0/in3
Capture Clock    : register10_3_LC_6_9_0/clk
Setup Constraint : 6620p
Path slack       : 5218p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_2_LC_6_8_3/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_2_LC_6_8_3/lcout  LogicCell40_SEQ_MODE_1010    540              2921   5217  RISE       3
I__363/I                     LocalMux                       0              2921   5217  RISE       1
I__363/O                     LocalMux                     330              3251   5217  RISE       1
I__366/I                     InMux                          0              3251   5217  RISE       1
I__366/O                     InMux                        259              3510   5217  RISE       1
register10_3_LC_6_9_0/in3    LogicCell40_SEQ_MODE_1010      0              3510   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_3_LC_6_9_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_9_LC_7_6_2/lcout
Path End         : value_cnt_9_LC_7_6_2/in3
Capture Clock    : value_cnt_9_LC_7_6_2/clk
Setup Constraint : 6620p
Path slack       : 5218p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__437/I                                          ClkMux                         0              2073  RISE       1
I__437/O                                          ClkMux                       309              2381  RISE       1
value_cnt_9_LC_7_6_2/clk                          LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_9_LC_7_6_2/lcout  LogicCell40_SEQ_MODE_1011    540              2921   2110  RISE       3
I__440/I                    LocalMux                       0              2921   5217  RISE       1
I__440/O                    LocalMux                     330              3251   5217  RISE       1
I__443/I                    InMux                          0              3251   5217  RISE       1
I__443/O                    InMux                        259              3510   5217  RISE       1
value_cnt_9_LC_7_6_2/in3    LogicCell40_SEQ_MODE_1011      0              3510   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__437/I                                          ClkMux                         0              2073  RISE       1
I__437/O                                          ClkMux                       309              2381  RISE       1
value_cnt_9_LC_7_6_2/clk                          LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_5_LC_4_8_4/lcout
Path End         : UC.ep_1_LC_5_9_6/in3
Capture Clock    : UC.ep_1_LC_5_9_6/clk
Setup Constraint : 6620p
Path slack       : 5218p

Capture Clock Arrival Time (incremental|clk:R#2)   6620
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -274
------------------------------------------------   ---- 
End-of-path required time (ps)                     8728

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_5_LC_4_8_4/lcout  LogicCell40_SEQ_MODE_1010    540              2921   3240  RISE      12
I__558/I                LocalMux                       0              2921   5217  RISE       1
I__558/O                LocalMux                     330              3251   5217  RISE       1
I__562/I                InMux                          0              3251   5217  RISE       1
I__562/O                InMux                        259              3510   5217  RISE       1
UC.ep_1_LC_5_9_6/in3    LogicCell40_SEQ_MODE_1010      0              3510   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_1_LC_5_9_6/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_5_LC_5_5_7/sr
Capture Clock    : value_cnt_5_LC_5_5_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__411/I                                            SRMux                          0              2073   +INF  RISE       1
I__411/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_5_LC_5_5_7/sr                             LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_5_LC_5_5_7/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_2_LC_5_5_6/sr
Capture Clock    : value_cnt_2_LC_5_5_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                        -160
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2149
---------------------------------------   ---- 
End-of-path arrival time (ps)             2149
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  FALL       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460   +INF  FALL       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460   +INF  FALL       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1254              1714   +INF  FALL       1
I__409/I                                            gio2CtrlBuf                    0              1714   +INF  FALL       1
I__409/O                                            gio2CtrlBuf                    0              1714   +INF  FALL       1
I__410/I                                            GlobalMux                      0              1714   +INF  FALL       1
I__410/O                                            GlobalMux                     77              1791   +INF  FALL       1
I__411/I                                            SRMux                          0              1791   +INF  FALL       1
I__411/O                                            SRMux                        358              2149   +INF  FALL       1
value_cnt_2_LC_5_5_6/sr                             LogicCell40_SEQ_MODE_1010      0              2149   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_2_LC_5_5_6/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_8_LC_6_9_6/lcout
Path End         : leds[7]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 6135
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9056
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_8_LC_6_9_6/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_8_LC_6_9_6/lcout       LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       3
I__534/I                          Odrv4                          0              2921   +INF  RISE       1
I__534/O                          Odrv4                        351              3272   +INF  RISE       1
I__537/I                          Span4Mux_v                     0              3272   +INF  RISE       1
I__537/O                          Span4Mux_v                   351              3623   +INF  RISE       1
I__539/I                          Span4Mux_s3_h                  0              3623   +INF  RISE       1
I__539/O                          Span4Mux_s3_h                231              3854   +INF  RISE       1
I__540/I                          IoSpan4Mux                     0              3854   +INF  RISE       1
I__540/O                          IoSpan4Mux                   288              4142   +INF  RISE       1
I__541/I                          LocalMux                       0              4142   +INF  RISE       1
I__541/O                          LocalMux                     330              4471   +INF  RISE       1
I__542/I                          IoInMux                        0              4471   +INF  RISE       1
I__542/O                          IoInMux                      259              4731   +INF  RISE       1
leds_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4731   +INF  RISE       1
leds_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6968   +INF  FALL       1
leds_obuf_7_iopad/DIN             IO_PAD                         0              6968   +INF  FALL       1
leds_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                      2088              9056   +INF  FALL       1
leds[7]                           incremental                    0              9056   +INF  FALL       1


++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_7_LC_6_9_4/lcout
Path End         : leds[6]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 5658
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8579
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_7_LC_6_9_4/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_7_LC_6_9_4/lcout       LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       3
I__544/I                          Odrv12                         0              2921   +INF  RISE       1
I__544/O                          Odrv12                       491              3412   +INF  RISE       1
I__547/I                          Span12Mux_s6_h                 0              3412   +INF  RISE       1
I__547/O                          Span12Mux_s6_h               252              3665   +INF  RISE       1
I__548/I                          LocalMux                       0              3665   +INF  RISE       1
I__548/O                          LocalMux                     330              3994   +INF  RISE       1
I__549/I                          IoInMux                        0              3994   +INF  RISE       1
I__549/O                          IoInMux                      259              4254   +INF  RISE       1
leds_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4254   +INF  RISE       1
leds_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6491   +INF  FALL       1
leds_obuf_6_iopad/DIN             IO_PAD                         0              6491   +INF  FALL       1
leds_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                      2088              8579   +INF  FALL       1
leds[6]                           incremental                    0              8579   +INF  FALL       1


++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_5_LC_6_9_3/lcout
Path End         : leds[4]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 5658
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8579
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_5_LC_6_9_3/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_5_LC_6_9_3/lcout       LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       3
I__583/I                          Odrv12                         0              2921   +INF  RISE       1
I__583/O                          Odrv12                       491              3412   +INF  RISE       1
I__586/I                          Span12Mux_s6_h                 0              3412   +INF  RISE       1
I__586/O                          Span12Mux_s6_h               252              3665   +INF  RISE       1
I__588/I                          LocalMux                       0              3665   +INF  RISE       1
I__588/O                          LocalMux                     330              3994   +INF  RISE       1
I__589/I                          IoInMux                        0              3994   +INF  RISE       1
I__589/O                          IoInMux                      259              4254   +INF  RISE       1
leds_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4254   +INF  RISE       1
leds_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6491   +INF  FALL       1
leds_obuf_4_iopad/DIN             IO_PAD                         0              6491   +INF  FALL       1
leds_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                      2088              8579   +INF  FALL       1
leds[4]                           incremental                    0              8579   +INF  FALL       1


++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_4_LC_6_9_2/lcout
Path End         : leds[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 5784
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8705
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_4_LC_6_9_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_4_LC_6_9_2/lcout       LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       3
I__591/I                          Odrv4                          0              2921   +INF  RISE       1
I__591/O                          Odrv4                        351              3272   +INF  RISE       1
I__594/I                          Span4Mux_s3_h                  0              3272   +INF  RISE       1
I__594/O                          Span4Mux_s3_h                231              3503   +INF  RISE       1
I__596/I                          IoSpan4Mux                     0              3503   +INF  RISE       1
I__596/O                          IoSpan4Mux                   288              3791   +INF  RISE       1
I__597/I                          LocalMux                       0              3791   +INF  RISE       1
I__597/O                          LocalMux                     330              4121   +INF  RISE       1
I__598/I                          IoInMux                        0              4121   +INF  RISE       1
I__598/O                          IoInMux                      259              4380   +INF  RISE       1
leds_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4380   +INF  RISE       1
leds_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6617   +INF  FALL       1
leds_obuf_3_iopad/DIN             IO_PAD                         0              6617   +INF  FALL       1
leds_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                      2088              8705   +INF  FALL       1
leds[3]                           incremental                    0              8705   +INF  FALL       1


++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_6_LC_6_9_1/lcout
Path End         : leds[5]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 5848
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8769
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_6_LC_6_9_1/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_6_LC_6_9_1/lcout       LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       3
I__575/I                          Odrv4                          0              2921   +INF  RISE       1
I__575/O                          Odrv4                        351              3272   +INF  RISE       1
I__578/I                          Span4Mux_v                     0              3272   +INF  RISE       1
I__578/O                          Span4Mux_v                   351              3623   +INF  RISE       1
I__579/I                          Span4Mux_s3_h                  0              3623   +INF  RISE       1
I__579/O                          Span4Mux_s3_h                231              3854   +INF  RISE       1
I__580/I                          LocalMux                       0              3854   +INF  RISE       1
I__580/O                          LocalMux                     330              4184   +INF  RISE       1
I__581/I                          IoInMux                        0              4184   +INF  RISE       1
I__581/O                          IoInMux                      259              4443   +INF  RISE       1
leds_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4443   +INF  RISE       1
leds_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6681   +INF  FALL       1
leds_obuf_5_iopad/DIN             IO_PAD                         0              6681   +INF  FALL       1
leds_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                      2088              8769   +INF  FALL       1
leds[5]                           incremental                    0              8769   +INF  FALL       1


++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_3_LC_6_9_0/lcout
Path End         : leds[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 5770
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8691
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_3_LC_6_9_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_3_LC_6_9_0/lcout       LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       3
I__355/I                          Odrv4                          0              2921   +INF  RISE       1
I__355/O                          Odrv4                        351              3272   +INF  RISE       1
I__358/I                          Span4Mux_h                     0              3272   +INF  RISE       1
I__358/O                          Span4Mux_h                   302              3574   +INF  RISE       1
I__359/I                          Span4Mux_s2_h                  0              3574   +INF  RISE       1
I__359/O                          Span4Mux_s2_h                203              3777   +INF  RISE       1
I__360/I                          LocalMux                       0              3777   +INF  RISE       1
I__360/O                          LocalMux                     330              4107   +INF  RISE       1
I__361/I                          IoInMux                        0              4107   +INF  RISE       1
I__361/O                          IoInMux                      259              4366   +INF  RISE       1
leds_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4366   +INF  RISE       1
leds_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6603   +INF  FALL       1
leds_obuf_2_iopad/DIN             IO_PAD                         0              6603   +INF  FALL       1
leds_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                      2088              8691   +INF  FALL       1
leds[2]                           incremental                    0              8691   +INF  FALL       1


++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_2_LC_6_8_3/lcout
Path End         : leds[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 5658
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8579
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_2_LC_6_8_3/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_2_LC_6_8_3/lcout       LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       3
I__364/I                          Odrv12                         0              2921   +INF  RISE       1
I__364/O                          Odrv12                       491              3412   +INF  RISE       1
I__367/I                          Span12Mux_s6_h                 0              3412   +INF  RISE       1
I__367/O                          Span12Mux_s6_h               252              3665   +INF  RISE       1
I__368/I                          LocalMux                       0              3665   +INF  RISE       1
I__368/O                          LocalMux                     330              3994   +INF  RISE       1
I__369/I                          IoInMux                        0              3994   +INF  RISE       1
I__369/O                          IoInMux                      259              4254   +INF  RISE       1
leds_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4254   +INF  RISE       1
leds_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6491   +INF  FALL       1
leds_obuf_1_iopad/DIN             IO_PAD                         0              6491   +INF  FALL       1
leds_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                      2088              8579   +INF  FALL       1
leds[1]                           incremental                    0              8579   +INF  FALL       1


++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_1_LC_6_8_0/lcout
Path End         : leds[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 5770
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8691
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_1_LC_6_8_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_1_LC_6_8_0/lcout       LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       3
I__377/I                          Odrv4                          0              2921   +INF  RISE       1
I__377/O                          Odrv4                        351              3272   +INF  RISE       1
I__380/I                          Span4Mux_h                     0              3272   +INF  RISE       1
I__380/O                          Span4Mux_h                   302              3574   +INF  RISE       1
I__381/I                          Span4Mux_s2_h                  0              3574   +INF  RISE       1
I__381/O                          Span4Mux_s2_h                203              3777   +INF  RISE       1
I__382/I                          LocalMux                       0              3777   +INF  RISE       1
I__382/O                          LocalMux                     330              4107   +INF  RISE       1
I__383/I                          IoInMux                        0              4107   +INF  RISE       1
I__383/O                          IoInMux                      259              4366   +INF  RISE       1
leds_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4366   +INF  RISE       1
leds_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6603   +INF  FALL       1
leds_obuf_0_iopad/DIN             IO_PAD                         0              6603   +INF  FALL       1
leds_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                      2088              8691   +INF  FALL       1
leds[0]                           incremental                    0              8691   +INF  FALL       1


++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_3_LC_5_5_5/sr
Capture Clock    : value_cnt_3_LC_5_5_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__411/I                                            SRMux                          0              2073   +INF  RISE       1
I__411/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_3_LC_5_5_5/sr                             LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_3_LC_5_5_5/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_4_LC_5_5_4/sr
Capture Clock    : value_cnt_4_LC_5_5_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__411/I                                            SRMux                          0              2073   +INF  RISE       1
I__411/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_4_LC_5_5_4/sr                             LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_4_LC_5_5_4/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_7_LC_5_5_3/sr
Capture Clock    : value_cnt_7_LC_5_5_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__411/I                                            SRMux                          0              2073   +INF  RISE       1
I__411/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_7_LC_5_5_3/sr                             LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_7_LC_5_5_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_6_LC_5_5_2/sr
Capture Clock    : value_cnt_6_LC_5_5_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__411/I                                            SRMux                          0              2073   +INF  RISE       1
I__411/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_6_LC_5_5_2/sr                             LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_6_LC_5_5_2/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_1_LC_5_5_1/sr
Capture Clock    : value_cnt_1_LC_5_5_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__411/I                                            SRMux                          0              2073   +INF  RISE       1
I__411/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_1_LC_5_5_1/sr                             LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_1_LC_5_5_1/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_23_LC_6_7_7/sr
Capture Clock    : value_cnt_23_LC_6_7_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__412/I                                            SRMux                          0              2073   +INF  RISE       1
I__412/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_23_LC_6_7_7/sr                            LogicCell40_SEQ_MODE_1011      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__434/I                                          ClkMux                         0              2073  RISE       1
I__434/O                                          ClkMux                       309              2381  RISE       1
value_cnt_23_LC_6_7_7/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_15_LC_5_6_7/sr
Capture Clock    : value_cnt_15_LC_5_6_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__413/I                                            SRMux                          0              2073   +INF  RISE       1
I__413/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_15_LC_5_6_7/sr                            LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_15_LC_5_6_7/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_12_LC_5_6_6/sr
Capture Clock    : value_cnt_12_LC_5_6_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__413/I                                            SRMux                          0              2073   +INF  RISE       1
I__413/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_12_LC_5_6_6/sr                            LogicCell40_SEQ_MODE_1011      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_12_LC_5_6_6/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_13_LC_5_6_5/sr
Capture Clock    : value_cnt_13_LC_5_6_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__413/I                                            SRMux                          0              2073   +INF  RISE       1
I__413/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_13_LC_5_6_5/sr                            LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_13_LC_5_6_5/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_8_LC_5_6_4/sr
Capture Clock    : value_cnt_8_LC_5_6_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__413/I                                            SRMux                          0              2073   +INF  RISE       1
I__413/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_8_LC_5_6_4/sr                             LogicCell40_SEQ_MODE_1011      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_8_LC_5_6_4/clk                          LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_0_LC_5_6_3/sr
Capture Clock    : value_cnt_0_LC_5_6_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__413/I                                            SRMux                          0              2073   +INF  RISE       1
I__413/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_0_LC_5_6_3/sr                             LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_0_LC_5_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_10_LC_5_6_2/sr
Capture Clock    : value_cnt_10_LC_5_6_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__413/I                                            SRMux                          0              2073   +INF  RISE       1
I__413/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_10_LC_5_6_2/sr                            LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_10_LC_5_6_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_14_LC_5_6_0/sr
Capture Clock    : value_cnt_14_LC_5_6_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__413/I                                            SRMux                          0              2073   +INF  RISE       1
I__413/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_14_LC_5_6_0/sr                            LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_14_LC_5_6_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_9_LC_7_6_2/sr
Capture Clock    : value_cnt_9_LC_7_6_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__414/I                                            SRMux                          0              2073   +INF  RISE       1
I__414/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_9_LC_7_6_2/sr                             LogicCell40_SEQ_MODE_1011      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__437/I                                          ClkMux                         0              2073  RISE       1
I__437/O                                          ClkMux                       309              2381  RISE       1
value_cnt_9_LC_7_6_2/clk                          LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_11_LC_7_6_0/sr
Capture Clock    : value_cnt_11_LC_7_6_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__414/I                                            SRMux                          0              2073   +INF  RISE       1
I__414/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_11_LC_7_6_0/sr                            LogicCell40_SEQ_MODE_1011      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__437/I                                          ClkMux                         0              2073  RISE       1
I__437/O                                          ClkMux                       309              2381  RISE       1
value_cnt_11_LC_7_6_0/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : register10_0_LC_6_8_5/sr
Capture Clock    : register10_0_LC_6_8_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__415/I                                            SRMux                          0              2073   +INF  RISE       1
I__415/O                                            SRMux                        463              2536   +INF  RISE       1
register10_0_LC_6_8_5/sr                            LogicCell40_SEQ_MODE_1011      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_0_LC_6_8_5/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : register10_2_LC_6_8_3/sr
Capture Clock    : register10_2_LC_6_8_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__415/I                                            SRMux                          0              2073   +INF  RISE       1
I__415/O                                            SRMux                        463              2536   +INF  RISE       1
register10_2_LC_6_8_3/sr                            LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_2_LC_6_8_3/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : register10_1_LC_6_8_0/sr
Capture Clock    : register10_1_LC_6_8_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__415/I                                            SRMux                          0              2073   +INF  RISE       1
I__415/O                                            SRMux                        463              2536   +INF  RISE       1
register10_1_LC_6_8_0/sr                            LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_1_LC_6_8_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_21_LC_5_7_7/sr
Capture Clock    : value_cnt_21_LC_5_7_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__416/I                                            SRMux                          0              2073   +INF  RISE       1
I__416/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_21_LC_5_7_7/sr                            LogicCell40_SEQ_MODE_1011      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_21_LC_5_7_7/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_16_LC_5_7_6/sr
Capture Clock    : value_cnt_16_LC_5_7_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__416/I                                            SRMux                          0              2073   +INF  RISE       1
I__416/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_16_LC_5_7_6/sr                            LogicCell40_SEQ_MODE_1011      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_16_LC_5_7_6/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_17_LC_5_7_5/sr
Capture Clock    : value_cnt_17_LC_5_7_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__416/I                                            SRMux                          0              2073   +INF  RISE       1
I__416/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_17_LC_5_7_5/sr                            LogicCell40_SEQ_MODE_1011      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_17_LC_5_7_5/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_20_LC_5_7_4/sr
Capture Clock    : value_cnt_20_LC_5_7_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__416/I                                            SRMux                          0              2073   +INF  RISE       1
I__416/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_20_LC_5_7_4/sr                            LogicCell40_SEQ_MODE_1011      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_20_LC_5_7_4/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_19_LC_5_7_2/sr
Capture Clock    : value_cnt_19_LC_5_7_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__416/I                                            SRMux                          0              2073   +INF  RISE       1
I__416/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_19_LC_5_7_2/sr                            LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_19_LC_5_7_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_22_LC_5_7_1/sr
Capture Clock    : value_cnt_22_LC_5_7_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__416/I                                            SRMux                          0              2073   +INF  RISE       1
I__416/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_22_LC_5_7_1/sr                            LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_22_LC_5_7_1/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_18_LC_5_7_0/sr
Capture Clock    : value_cnt_18_LC_5_7_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__416/I                                            SRMux                          0              2073   +INF  RISE       1
I__416/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_18_LC_5_7_0/sr                            LogicCell40_SEQ_MODE_1011      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_18_LC_5_7_0/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : register10_8_LC_6_9_6/sr
Capture Clock    : register10_8_LC_6_9_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__417/I                                            SRMux                          0              2073   +INF  RISE       1
I__417/O                                            SRMux                        463              2536   +INF  RISE       1
register10_8_LC_6_9_6/sr                            LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_8_LC_6_9_6/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : register10_9_LC_6_9_5/sr
Capture Clock    : register10_9_LC_6_9_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__417/I                                            SRMux                          0              2073   +INF  RISE       1
I__417/O                                            SRMux                        463              2536   +INF  RISE       1
register10_9_LC_6_9_5/sr                            LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_9_LC_6_9_5/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : register10_7_LC_6_9_4/sr
Capture Clock    : register10_7_LC_6_9_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__417/I                                            SRMux                          0              2073   +INF  RISE       1
I__417/O                                            SRMux                        463              2536   +INF  RISE       1
register10_7_LC_6_9_4/sr                            LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_7_LC_6_9_4/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : register10_5_LC_6_9_3/sr
Capture Clock    : register10_5_LC_6_9_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__417/I                                            SRMux                          0              2073   +INF  RISE       1
I__417/O                                            SRMux                        463              2536   +INF  RISE       1
register10_5_LC_6_9_3/sr                            LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_5_LC_6_9_3/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : register10_4_LC_6_9_2/sr
Capture Clock    : register10_4_LC_6_9_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__417/I                                            SRMux                          0              2073   +INF  RISE       1
I__417/O                                            SRMux                        463              2536   +INF  RISE       1
register10_4_LC_6_9_2/sr                            LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_4_LC_6_9_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : register10_6_LC_6_9_1/sr
Capture Clock    : register10_6_LC_6_9_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__417/I                                            SRMux                          0              2073   +INF  RISE       1
I__417/O                                            SRMux                        463              2536   +INF  RISE       1
register10_6_LC_6_9_1/sr                            LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_6_LC_6_9_1/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : register10_3_LC_6_9_0/sr
Capture Clock    : register10_3_LC_6_9_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__417/I                                            SRMux                          0              2073   +INF  RISE       1
I__417/O                                            SRMux                        463              2536   +INF  RISE       1
register10_3_LC_6_9_0/sr                            LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_3_LC_6_9_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : UC.ep_5_LC_4_8_4/sr
Capture Clock    : UC.ep_5_LC_4_8_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__418/I                                            SRMux                          0              2073   +INF  RISE       1
I__418/O                                            SRMux                        463              2536   +INF  RISE       1
UC.ep_5_LC_4_8_4/sr                                 LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : UC.ep_2_LC_4_8_3/sr
Capture Clock    : UC.ep_2_LC_4_8_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__418/I                                            SRMux                          0              2073   +INF  RISE       1
I__418/O                                            SRMux                        463              2536   +INF  RISE       1
UC.ep_2_LC_4_8_3/sr                                 LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_2_LC_4_8_3/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : UC.ep_6_LC_4_8_1/sr
Capture Clock    : UC.ep_6_LC_4_8_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__418/I                                            SRMux                          0              2073   +INF  RISE       1
I__418/O                                            SRMux                        463              2536   +INF  RISE       1
UC.ep_6_LC_4_8_1/sr                                 LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_6_LC_4_8_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : UC.ep_3_LC_4_8_0/sr
Capture Clock    : UC.ep_3_LC_4_8_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__418/I                                            SRMux                          0              2073   +INF  RISE       1
I__418/O                                            SRMux                        463              2536   +INF  RISE       1
UC.ep_3_LC_4_8_0/sr                                 LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_3_LC_4_8_0/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : UC.ep_7_LC_5_9_7/sr
Capture Clock    : UC.ep_7_LC_5_9_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__419/I                                            SRMux                          0              2073   +INF  RISE       1
I__419/O                                            SRMux                        463              2536   +INF  RISE       1
UC.ep_7_LC_5_9_7/sr                                 LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : UC.ep_1_LC_5_9_6/sr
Capture Clock    : UC.ep_1_LC_5_9_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__419/I                                            SRMux                          0              2073   +INF  RISE       1
I__419/O                                            SRMux                        463              2536   +INF  RISE       1
UC.ep_1_LC_5_9_6/sr                                 LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_1_LC_5_9_6/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : UC.ep_8_LC_5_9_4/sr
Capture Clock    : UC.ep_8_LC_5_9_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__419/I                                            SRMux                          0              2073   +INF  RISE       1
I__419/O                                            SRMux                        463              2536   +INF  RISE       1
UC.ep_8_LC_5_9_4/sr                                 LogicCell40_SEQ_MODE_1011      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_8_LC_5_9_4/clk                              LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : UC.ep_0_LC_5_9_3/sr
Capture Clock    : UC.ep_0_LC_5_9_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__419/I                                            SRMux                          0              2073   +INF  RISE       1
I__419/O                                            SRMux                        463              2536   +INF  RISE       1
UC.ep_0_LC_5_9_3/sr                                 LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_0_LC_5_9_3/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : UC.ep_4_LC_5_9_1/sr
Capture Clock    : UC.ep_4_LC_5_9_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__419/I                                            SRMux                          0              2073   +INF  RISE       1
I__419/O                                            SRMux                        463              2536   +INF  RISE       1
UC.ep_4_LC_5_9_1/sr                                 LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_4_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_9_LC_7_6_2/lcout
Path End         : value_cnt_9_LC_7_6_2/in3
Capture Clock    : value_cnt_9_LC_7_6_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__437/I                                          ClkMux                         0              2073  RISE       1
I__437/O                                          ClkMux                       309              2381  RISE       1
value_cnt_9_LC_7_6_2/clk                          LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_9_LC_7_6_2/lcout  LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       3
I__440/I                    LocalMux                       0              2921   1066  FALL       1
I__440/O                    LocalMux                     309              3230   1066  FALL       1
I__443/I                    InMux                          0              3230   1066  FALL       1
I__443/O                    InMux                        217              3447   1066  FALL       1
value_cnt_9_LC_7_6_2/in3    LogicCell40_SEQ_MODE_1011      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__437/I                                          ClkMux                         0              2073  RISE       1
I__437/O                                          ClkMux                       309              2381  RISE       1
value_cnt_9_LC_7_6_2/clk                          LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_11_LC_7_6_0/lcout
Path End         : value_cnt_11_LC_7_6_0/in1
Capture Clock    : value_cnt_11_LC_7_6_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__437/I                                          ClkMux                         0              2073  RISE       1
I__437/O                                          ClkMux                       309              2381  RISE       1
value_cnt_11_LC_7_6_0/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_11_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       3
I__485/I                     LocalMux                       0              2921   1066  FALL       1
I__485/O                     LocalMux                     309              3230   1066  FALL       1
I__488/I                     InMux                          0              3230   1066  FALL       1
I__488/O                     InMux                        217              3447   1066  FALL       1
value_cnt_11_LC_7_6_0/in1    LogicCell40_SEQ_MODE_1011      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__437/I                                          ClkMux                         0              2073  RISE       1
I__437/O                                          ClkMux                       309              2381  RISE       1
value_cnt_11_LC_7_6_0/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_8_LC_6_9_6/lcout
Path End         : register10_9_LC_6_9_5/in1
Capture Clock    : register10_9_LC_6_9_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_8_LC_6_9_6/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_8_LC_6_9_6/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__533/I                     LocalMux                       0              2921   1066  FALL       1
I__533/O                     LocalMux                     309              3230   1066  FALL       1
I__535/I                     InMux                          0              3230   1066  FALL       1
I__535/O                     InMux                        217              3447   1066  FALL       1
register10_9_LC_6_9_5/in1    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_9_LC_6_9_5/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_9_LC_6_9_5/lcout
Path End         : register10_8_LC_6_9_6/in1
Capture Clock    : register10_8_LC_6_9_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_9_LC_6_9_5/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_9_LC_6_9_5/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__550/I                     LocalMux                       0              2921   1066  FALL       1
I__550/O                     LocalMux                     309              3230   1066  FALL       1
I__552/I                     InMux                          0              3230   1066  FALL       1
I__552/O                     InMux                        217              3447   1066  FALL       1
register10_8_LC_6_9_6/in1    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_8_LC_6_9_6/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_7_LC_6_9_4/lcout
Path End         : register10_8_LC_6_9_6/in3
Capture Clock    : register10_8_LC_6_9_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_7_LC_6_9_4/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_7_LC_6_9_4/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__543/I                     LocalMux                       0              2921   1066  FALL       1
I__543/O                     LocalMux                     309              3230   1066  FALL       1
I__545/I                     InMux                          0              3230   1066  FALL       1
I__545/O                     InMux                        217              3447   1066  FALL       1
register10_8_LC_6_9_6/in3    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_8_LC_6_9_6/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_5_LC_6_9_3/lcout
Path End         : register10_6_LC_6_9_1/in1
Capture Clock    : register10_6_LC_6_9_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_5_LC_6_9_3/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_5_LC_6_9_3/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__582/I                     LocalMux                       0              2921   1066  FALL       1
I__582/O                     LocalMux                     309              3230   1066  FALL       1
I__584/I                     InMux                          0              3230   1066  FALL       1
I__584/O                     InMux                        217              3447   1066  FALL       1
register10_6_LC_6_9_1/in1    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_6_LC_6_9_1/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_4_LC_6_9_2/lcout
Path End         : register10_5_LC_6_9_3/in1
Capture Clock    : register10_5_LC_6_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_4_LC_6_9_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_4_LC_6_9_2/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__590/I                     LocalMux                       0              2921   1066  FALL       1
I__590/O                     LocalMux                     309              3230   1066  FALL       1
I__592/I                     InMux                          0              3230   1066  FALL       1
I__592/O                     InMux                        217              3447   1066  FALL       1
register10_5_LC_6_9_3/in1    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_5_LC_6_9_3/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_6_LC_6_9_1/lcout
Path End         : register10_7_LC_6_9_4/in3
Capture Clock    : register10_7_LC_6_9_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_6_LC_6_9_1/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_6_LC_6_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__574/I                     LocalMux                       0              2921   1066  FALL       1
I__574/O                     LocalMux                     309              3230   1066  FALL       1
I__576/I                     InMux                          0              3230   1066  FALL       1
I__576/O                     InMux                        217              3447   1066  FALL       1
register10_7_LC_6_9_4/in3    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_7_LC_6_9_4/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_3_LC_6_9_0/lcout
Path End         : register10_4_LC_6_9_2/in3
Capture Clock    : register10_4_LC_6_9_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_3_LC_6_9_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_3_LC_6_9_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__353/I                     LocalMux                       0              2921   1066  FALL       1
I__353/O                     LocalMux                     309              3230   1066  FALL       1
I__356/I                     InMux                          0              3230   1066  FALL       1
I__356/O                     InMux                        217              3447   1066  FALL       1
register10_4_LC_6_9_2/in3    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_4_LC_6_9_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_0_LC_6_8_5/lcout
Path End         : register10_1_LC_6_8_0/in1
Capture Clock    : register10_1_LC_6_8_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_0_LC_6_8_5/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_0_LC_6_8_5/lcout  LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       3
I__370/I                     LocalMux                       0              2921   1066  FALL       1
I__370/O                     LocalMux                     309              3230   1066  FALL       1
I__372/I                     InMux                          0              3230   1066  FALL       1
I__372/O                     InMux                        217              3447   1066  FALL       1
register10_1_LC_6_8_0/in1    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_1_LC_6_8_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_2_LC_6_8_3/lcout
Path End         : register10_1_LC_6_8_0/in3
Capture Clock    : register10_1_LC_6_8_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_2_LC_6_8_3/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_2_LC_6_8_3/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__362/I                     LocalMux                       0              2921   1066  FALL       1
I__362/O                     LocalMux                     309              3230   1066  FALL       1
I__365/I                     InMux                          0              3230   1066  FALL       1
I__365/O                     InMux                        217              3447   1066  FALL       1
register10_1_LC_6_8_0/in3    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_1_LC_6_8_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_1_LC_6_8_0/lcout
Path End         : register10_0_LC_6_8_5/in0
Capture Clock    : register10_0_LC_6_8_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_1_LC_6_8_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_1_LC_6_8_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__376/I                     LocalMux                       0              2921   1066  FALL       1
I__376/O                     LocalMux                     309              3230   1066  FALL       1
I__378/I                     InMux                          0              3230   1066  FALL       1
I__378/O                     InMux                        217              3447   1066  FALL       1
register10_0_LC_6_8_5/in0    LogicCell40_SEQ_MODE_1011      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_0_LC_6_8_5/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_23_LC_6_7_7/lcout
Path End         : value_cnt_23_LC_6_7_7/in0
Capture Clock    : value_cnt_23_LC_6_7_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__434/I                                          ClkMux                         0              2073  RISE       1
I__434/O                                          ClkMux                       309              2381  RISE       1
value_cnt_23_LC_6_7_7/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_23_LC_6_7_7/lcout  LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       2
I__385/I                     LocalMux                       0              2921   1066  FALL       1
I__385/O                     LocalMux                     309              3230   1066  FALL       1
I__387/I                     InMux                          0              3230   1066  FALL       1
I__387/O                     InMux                        217              3447   1066  FALL       1
value_cnt_23_LC_6_7_7/in0    LogicCell40_SEQ_MODE_1011      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__434/I                                          ClkMux                         0              2073  RISE       1
I__434/O                                          ClkMux                       309              2381  RISE       1
value_cnt_23_LC_6_7_7/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : UC.ep_6_LC_4_8_1/in1
Capture Clock    : UC.ep_6_LC_4_8_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__195/I                LocalMux                       0              2921   1066  FALL       1
I__195/O                LocalMux                     309              3230   1066  FALL       1
I__198/I                InMux                          0              3230   1066  FALL       1
I__198/O                InMux                        217              3447   1066  FALL       1
UC.ep_6_LC_4_8_1/in1    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_6_LC_4_8_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_1_LC_5_9_6/lcout
Path End         : UC.ep_7_LC_5_9_7/in3
Capture Clock    : UC.ep_7_LC_5_9_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_1_LC_5_9_6/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_1_LC_5_9_6/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__199/I                LocalMux                       0              2921   1066  FALL       1
I__199/O                LocalMux                     309              3230   1066  FALL       1
I__200/I                InMux                          0              3230   1066  FALL       1
I__200/O                InMux                        217              3447   1066  FALL       1
UC.ep_7_LC_5_9_7/in3    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_8_LC_5_9_4/lcout
Path End         : UC.ep_7_LC_5_9_7/in1
Capture Clock    : UC.ep_7_LC_5_9_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_8_LC_5_9_4/clk                              LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_8_LC_5_9_4/lcout  LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       1
I__202/I                LocalMux                       0              2921   1066  FALL       1
I__202/O                LocalMux                     309              3230   1066  FALL       1
I__203/I                InMux                          0              3230   1066  FALL       1
I__203/O                InMux                        217              3447   1066  FALL       1
UC.ep_7_LC_5_9_7/in1    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_0_LC_5_9_3/lcout
Path End         : UC.ep_4_LC_5_9_1/in1
Capture Clock    : UC.ep_4_LC_5_9_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_0_LC_5_9_3/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_0_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__204/I                LocalMux                       0              2921   1066  FALL       1
I__204/O                LocalMux                     309              3230   1066  FALL       1
I__205/I                InMux                          0              3230   1066  FALL       1
I__205/O                InMux                        217              3447   1066  FALL       1
UC.ep_4_LC_5_9_1/in1    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_4_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_4_LC_5_9_1/lcout
Path End         : UC.ep_3_LC_4_8_0/in3
Capture Clock    : UC.ep_3_LC_4_8_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_4_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_4_LC_5_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__142/I                LocalMux                       0              2921   1066  FALL       1
I__142/O                LocalMux                     309              3230   1066  FALL       1
I__145/I                InMux                          0              3230   1066  FALL       1
I__145/O                InMux                        217              3447   1066  FALL       1
UC.ep_3_LC_4_8_0/in3    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_3_LC_4_8_0/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_21_LC_5_7_7/lcout
Path End         : value_cnt_21_LC_5_7_7/in1
Capture Clock    : value_cnt_21_LC_5_7_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_21_LC_5_7_7/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_21_LC_5_7_7/lcout  LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       3
I__404/I                     LocalMux                       0              2921   1066  FALL       1
I__404/O                     LocalMux                     309              3230   1066  FALL       1
I__407/I                     InMux                          0              3230   1066  FALL       1
I__407/O                     InMux                        217              3447   1066  FALL       1
value_cnt_21_LC_5_7_7/in1    LogicCell40_SEQ_MODE_1011      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_21_LC_5_7_7/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_16_LC_5_7_6/lcout
Path End         : value_cnt_16_LC_5_7_6/in1
Capture Clock    : value_cnt_16_LC_5_7_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_16_LC_5_7_6/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_16_LC_5_7_6/lcout  LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       3
I__317/I                     LocalMux                       0              2921   1066  FALL       1
I__317/O                     LocalMux                     309              3230   1066  FALL       1
I__320/I                     InMux                          0              3230   1066  FALL       1
I__320/O                     InMux                        217              3447   1066  FALL       1
value_cnt_16_LC_5_7_6/in1    LogicCell40_SEQ_MODE_1011      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_16_LC_5_7_6/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_17_LC_5_7_5/lcout
Path End         : value_cnt_17_LC_5_7_5/in1
Capture Clock    : value_cnt_17_LC_5_7_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_17_LC_5_7_5/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_17_LC_5_7_5/lcout  LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       3
I__307/I                     LocalMux                       0              2921   1066  FALL       1
I__307/O                     LocalMux                     309              3230   1066  FALL       1
I__310/I                     InMux                          0              3230   1066  FALL       1
I__310/O                     InMux                        217              3447   1066  FALL       1
value_cnt_17_LC_5_7_5/in1    LogicCell40_SEQ_MODE_1011      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_17_LC_5_7_5/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_20_LC_5_7_4/lcout
Path End         : value_cnt_20_LC_5_7_4/in1
Capture Clock    : value_cnt_20_LC_5_7_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_20_LC_5_7_4/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_20_LC_5_7_4/lcout  LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       3
I__276/I                     LocalMux                       0              2921   1066  FALL       1
I__276/O                     LocalMux                     309              3230   1066  FALL       1
I__279/I                     InMux                          0              3230   1066  FALL       1
I__279/O                     InMux                        217              3447   1066  FALL       1
value_cnt_20_LC_5_7_4/in1    LogicCell40_SEQ_MODE_1011      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_20_LC_5_7_4/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_19_LC_5_7_2/lcout
Path End         : value_cnt_19_LC_5_7_2/in1
Capture Clock    : value_cnt_19_LC_5_7_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_19_LC_5_7_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_19_LC_5_7_2/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__286/I                     LocalMux                       0              2921   1066  FALL       1
I__286/O                     LocalMux                     309              3230   1066  FALL       1
I__289/I                     InMux                          0              3230   1066  FALL       1
I__289/O                     InMux                        217              3447   1066  FALL       1
value_cnt_19_LC_5_7_2/in1    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_19_LC_5_7_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_22_LC_5_7_1/lcout
Path End         : value_cnt_22_LC_5_7_1/in0
Capture Clock    : value_cnt_22_LC_5_7_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_22_LC_5_7_1/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_22_LC_5_7_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__395/I                     LocalMux                       0              2921   1066  FALL       1
I__395/O                     LocalMux                     309              3230   1066  FALL       1
I__398/I                     InMux                          0              3230   1066  FALL       1
I__398/O                     InMux                        217              3447   1066  FALL       1
value_cnt_22_LC_5_7_1/in0    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_22_LC_5_7_1/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_18_LC_5_7_0/lcout
Path End         : value_cnt_18_LC_5_7_0/in1
Capture Clock    : value_cnt_18_LC_5_7_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_18_LC_5_7_0/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_18_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       3
I__296/I                     LocalMux                       0              2921   1066  FALL       1
I__296/O                     LocalMux                     309              3230   1066  FALL       1
I__299/I                     InMux                          0              3230   1066  FALL       1
I__299/O                     InMux                        217              3447   1066  FALL       1
value_cnt_18_LC_5_7_0/in1    LogicCell40_SEQ_MODE_1011      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_18_LC_5_7_0/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_15_LC_5_6_7/lcout
Path End         : value_cnt_15_LC_5_6_7/in0
Capture Clock    : value_cnt_15_LC_5_6_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_15_LC_5_6_7/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_15_LC_5_6_7/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__327/I                     LocalMux                       0              2921   1066  FALL       1
I__327/O                     LocalMux                     309              3230   1066  FALL       1
I__330/I                     InMux                          0              3230   1066  FALL       1
I__330/O                     InMux                        217              3447   1066  FALL       1
value_cnt_15_LC_5_6_7/in0    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_15_LC_5_6_7/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_12_LC_5_6_6/lcout
Path End         : value_cnt_12_LC_5_6_6/in1
Capture Clock    : value_cnt_12_LC_5_6_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_12_LC_5_6_6/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_12_LC_5_6_6/lcout  LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       3
I__212/I                     LocalMux                       0              2921   1066  FALL       1
I__212/O                     LocalMux                     309              3230   1066  FALL       1
I__215/I                     InMux                          0              3230   1066  FALL       1
I__215/O                     InMux                        217              3447   1066  FALL       1
value_cnt_12_LC_5_6_6/in1    LogicCell40_SEQ_MODE_1011      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_12_LC_5_6_6/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_13_LC_5_6_5/lcout
Path End         : value_cnt_13_LC_5_6_5/in0
Capture Clock    : value_cnt_13_LC_5_6_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_13_LC_5_6_5/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_13_LC_5_6_5/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__348/I                     LocalMux                       0              2921   1066  FALL       1
I__348/O                     LocalMux                     309              3230   1066  FALL       1
I__351/I                     InMux                          0              3230   1066  FALL       1
I__351/O                     InMux                        217              3447   1066  FALL       1
value_cnt_13_LC_5_6_5/in0    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_13_LC_5_6_5/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_8_LC_5_6_4/lcout
Path End         : value_cnt_8_LC_5_6_4/in1
Capture Clock    : value_cnt_8_LC_5_6_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_8_LC_5_6_4/clk                          LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_8_LC_5_6_4/lcout  LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       3
I__235/I                    LocalMux                       0              2921   1066  FALL       1
I__235/O                    LocalMux                     309              3230   1066  FALL       1
I__238/I                    InMux                          0              3230   1066  FALL       1
I__238/O                    InMux                        217              3447   1066  FALL       1
value_cnt_8_LC_5_6_4/in1    LogicCell40_SEQ_MODE_1011      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_8_LC_5_6_4/clk                          LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_0_LC_5_6_3/lcout
Path End         : value_cnt_0_LC_5_6_3/in3
Capture Clock    : value_cnt_0_LC_5_6_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_0_LC_5_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_0_LC_5_6_3/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__189/I                    LocalMux                       0              2921   1066  FALL       1
I__189/O                    LocalMux                     309              3230   1066  FALL       1
I__192/I                    InMux                          0              3230   1066  FALL       1
I__192/O                    InMux                        217              3447   1066  FALL       1
value_cnt_0_LC_5_6_3/in3    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_0_LC_5_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_10_LC_5_6_2/lcout
Path End         : value_cnt_10_LC_5_6_2/in1
Capture Clock    : value_cnt_10_LC_5_6_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_10_LC_5_6_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_10_LC_5_6_2/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__223/I                     LocalMux                       0              2921   1066  FALL       1
I__223/O                     LocalMux                     309              3230   1066  FALL       1
I__226/I                     InMux                          0              3230   1066  FALL       1
I__226/O                     InMux                        217              3447   1066  FALL       1
value_cnt_10_LC_5_6_2/in1    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_10_LC_5_6_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_14_LC_5_6_0/lcout
Path End         : value_cnt_14_LC_5_6_0/in1
Capture Clock    : value_cnt_14_LC_5_6_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_14_LC_5_6_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_14_LC_5_6_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__337/I                     LocalMux                       0              2921   1066  FALL       1
I__337/O                     LocalMux                     309              3230   1066  FALL       1
I__340/I                     InMux                          0              3230   1066  FALL       1
I__340/O                     InMux                        217              3447   1066  FALL       1
value_cnt_14_LC_5_6_0/in1    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_14_LC_5_6_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_5_LC_5_5_7/lcout
Path End         : value_cnt_5_LC_5_5_7/in0
Capture Clock    : value_cnt_5_LC_5_5_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_5_LC_5_5_7/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_5_LC_5_5_7/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__266/I                    LocalMux                       0              2921   1066  FALL       1
I__266/O                    LocalMux                     309              3230   1066  FALL       1
I__269/I                    InMux                          0              3230   1066  FALL       1
I__269/O                    InMux                        217              3447   1066  FALL       1
value_cnt_5_LC_5_5_7/in0    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_5_LC_5_5_7/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_2_LC_5_5_6/lcout
Path End         : value_cnt_2_LC_5_5_6/in1
Capture Clock    : value_cnt_2_LC_5_5_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_2_LC_5_5_6/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_2_LC_5_5_6/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__171/I                    LocalMux                       0              2921   1066  FALL       1
I__171/O                    LocalMux                     309              3230   1066  FALL       1
I__174/I                    InMux                          0              3230   1066  FALL       1
I__174/O                    InMux                        217              3447   1066  FALL       1
value_cnt_2_LC_5_5_6/in1    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_2_LC_5_5_6/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_3_LC_5_5_5/lcout
Path End         : value_cnt_3_LC_5_5_5/in0
Capture Clock    : value_cnt_3_LC_5_5_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_3_LC_5_5_5/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_3_LC_5_5_5/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__161/I                    LocalMux                       0              2921   1066  FALL       1
I__161/O                    LocalMux                     309              3230   1066  FALL       1
I__164/I                    InMux                          0              3230   1066  FALL       1
I__164/O                    InMux                        217              3447   1066  FALL       1
value_cnt_3_LC_5_5_5/in0    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_3_LC_5_5_5/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_4_LC_5_5_4/lcout
Path End         : value_cnt_4_LC_5_5_4/in1
Capture Clock    : value_cnt_4_LC_5_5_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_4_LC_5_5_4/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_4_LC_5_5_4/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__151/I                    LocalMux                       0              2921   1066  FALL       1
I__151/O                    LocalMux                     309              3230   1066  FALL       1
I__154/I                    InMux                          0              3230   1066  FALL       1
I__154/O                    InMux                        217              3447   1066  FALL       1
value_cnt_4_LC_5_5_4/in1    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_4_LC_5_5_4/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_7_LC_5_5_3/lcout
Path End         : value_cnt_7_LC_5_5_3/in0
Capture Clock    : value_cnt_7_LC_5_5_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_7_LC_5_5_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_7_LC_5_5_3/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__245/I                    LocalMux                       0              2921   1066  FALL       1
I__245/O                    LocalMux                     309              3230   1066  FALL       1
I__248/I                    InMux                          0              3230   1066  FALL       1
I__248/O                    InMux                        217              3447   1066  FALL       1
value_cnt_7_LC_5_5_3/in0    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_7_LC_5_5_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_6_LC_5_5_2/lcout
Path End         : value_cnt_6_LC_5_5_2/in1
Capture Clock    : value_cnt_6_LC_5_5_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_6_LC_5_5_2/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_6_LC_5_5_2/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__255/I                    LocalMux                       0              2921   1066  FALL       1
I__255/O                    LocalMux                     309              3230   1066  FALL       1
I__258/I                    InMux                          0              3230   1066  FALL       1
I__258/O                    InMux                        217              3447   1066  FALL       1
value_cnt_6_LC_5_5_2/in1    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_6_LC_5_5_2/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_1_LC_5_5_1/lcout
Path End         : value_cnt_1_LC_5_5_1/in0
Capture Clock    : value_cnt_1_LC_5_5_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_1_LC_5_5_1/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_1_LC_5_5_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__182/I                    LocalMux                       0              2921   1066  FALL       1
I__182/O                    LocalMux                     309              3230   1066  FALL       1
I__185/I                    InMux                          0              3230   1066  FALL       1
I__185/O                    InMux                        217              3447   1066  FALL       1
value_cnt_1_LC_5_5_1/in0    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_1_LC_5_5_1/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_5_LC_4_8_4/lcout
Path End         : UC.ep_1_LC_5_9_6/in3
Capture Clock    : UC.ep_1_LC_5_9_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_5_LC_4_8_4/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL      12
I__558/I                LocalMux                       0              2921   1066  FALL       1
I__558/O                LocalMux                     309              3230   1066  FALL       1
I__562/I                InMux                          0              3230   1066  FALL       1
I__562/O                InMux                        217              3447   1066  FALL       1
UC.ep_1_LC_5_9_6/in3    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_1_LC_5_9_6/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_2_LC_4_8_3/lcout
Path End         : UC.ep_0_LC_5_9_3/in3
Capture Clock    : UC.ep_0_LC_5_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_2_LC_4_8_3/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_2_LC_4_8_3/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__137/I                LocalMux                       0              2921   1066  FALL       1
I__137/O                LocalMux                     309              3230   1066  FALL       1
I__139/I                InMux                          0              3230   1066  FALL       1
I__139/O                InMux                        217              3447   1066  FALL       1
UC.ep_0_LC_5_9_3/in3    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_0_LC_5_9_3/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_6_LC_4_8_1/lcout
Path End         : UC.ep_5_LC_4_8_4/in1
Capture Clock    : UC.ep_5_LC_4_8_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_6_LC_4_8_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_6_LC_4_8_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__112/I                LocalMux                       0              2921   1066  FALL       1
I__112/O                LocalMux                     309              3230   1066  FALL       1
I__114/I                InMux                          0              3230   1066  FALL       1
I__114/O                InMux                        217              3447   1066  FALL       1
UC.ep_5_LC_4_8_4/in1    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_3_LC_4_8_0/lcout
Path End         : UC.ep_3_LC_4_8_0/in1
Capture Clock    : UC.ep_3_LC_4_8_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_3_LC_4_8_0/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_3_LC_4_8_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__118/I                LocalMux                       0              2921   1066  FALL       1
I__118/O                LocalMux                     309              3230   1066  FALL       1
I__120/I                InMux                          0              3230   1066  FALL       1
I__120/O                InMux                        217              3447   1066  FALL       1
UC.ep_3_LC_4_8_0/in1    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_3_LC_4_8_0/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_6_LC_4_8_1/lcout
Path End         : UC.ep_6_LC_4_8_1/in0
Capture Clock    : UC.ep_6_LC_4_8_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_6_LC_4_8_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_6_LC_4_8_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__112/I                LocalMux                       0              2921   1066  FALL       1
I__112/O                LocalMux                     309              3230   1066  FALL       1
I__115/I                InMux                          0              3230   1066  FALL       1
I__115/O                InMux                        217              3447   1066  FALL       1
UC.ep_6_LC_4_8_1/in0    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_6_LC_4_8_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_3_LC_4_8_0/lcout
Path End         : UC.ep_2_LC_4_8_3/in0
Capture Clock    : UC.ep_2_LC_4_8_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_3_LC_4_8_0/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_3_LC_4_8_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__118/I                LocalMux                       0              2921   1066  FALL       1
I__118/O                LocalMux                     309              3230   1066  FALL       1
I__121/I                InMux                          0              3230   1066  FALL       1
I__121/O                InMux                        217              3447   1066  FALL       1
UC.ep_2_LC_4_8_3/in0    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_2_LC_4_8_3/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_1_LC_5_9_6/lcout
Path End         : UC.ep_4_LC_5_9_1/in3
Capture Clock    : UC.ep_4_LC_5_9_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_1_LC_5_9_6/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_1_LC_5_9_6/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__199/I                LocalMux                       0              2921   1066  FALL       1
I__199/O                LocalMux                     309              3230   1066  FALL       1
I__201/I                InMux                          0              3230   1066  FALL       1
I__201/O                InMux                        217              3447   1066  FALL       1
UC.ep_4_LC_5_9_1/in3    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_4_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_0_LC_5_9_3/lcout
Path End         : UC.ep_8_LC_5_9_4/in0
Capture Clock    : UC.ep_8_LC_5_9_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_0_LC_5_9_3/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_0_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__204/I                LocalMux                       0              2921   1066  FALL       1
I__204/O                LocalMux                     309              3230   1066  FALL       1
I__206/I                InMux                          0              3230   1066  FALL       1
I__206/O                InMux                        217              3447   1066  FALL       1
UC.ep_8_LC_5_9_4/in0    LogicCell40_SEQ_MODE_1011      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_8_LC_5_9_4/clk                              LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_3_LC_6_9_0/lcout
Path End         : register10_2_LC_6_8_3/in1
Capture Clock    : register10_2_LC_6_8_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_3_LC_6_9_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_3_LC_6_9_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__354/I                     LocalMux                       0              2921   1066  FALL       1
I__354/O                     LocalMux                     309              3230   1066  FALL       1
I__357/I                     InMux                          0              3230   1066  FALL       1
I__357/O                     InMux                        217              3447   1066  FALL       1
register10_2_LC_6_8_3/in1    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_2_LC_6_8_3/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_2_LC_6_8_3/lcout
Path End         : register10_3_LC_6_9_0/in3
Capture Clock    : register10_3_LC_6_9_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_2_LC_6_8_3/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_2_LC_6_8_3/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__363/I                     LocalMux                       0              2921   1066  FALL       1
I__363/O                     LocalMux                     309              3230   1066  FALL       1
I__366/I                     InMux                          0              3230   1066  FALL       1
I__366/O                     InMux                        217              3447   1066  FALL       1
register10_3_LC_6_9_0/in3    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_3_LC_6_9_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_0_LC_6_8_5/lcout
Path End         : UC.ep_8_LC_5_9_4/in3
Capture Clock    : UC.ep_8_LC_5_9_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_0_LC_6_8_5/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_0_LC_6_8_5/lcout  LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       3
I__371/I                     LocalMux                       0              2921   1066  FALL       1
I__371/O                     LocalMux                     309              3230   1066  FALL       1
I__373/I                     InMux                          0              3230   1066  FALL       1
I__373/O                     InMux                        217              3447   1066  FALL       1
UC.ep_8_LC_5_9_4/in3         LogicCell40_SEQ_MODE_1011      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_8_LC_5_9_4/clk                              LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_0_LC_6_8_5/lcout
Path End         : UC.ep_4_LC_5_9_1/in2
Capture Clock    : UC.ep_4_LC_5_9_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_0_LC_6_8_5/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_0_LC_6_8_5/lcout  LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       3
I__371/I                     LocalMux                       0              2921   1066  FALL       1
I__371/O                     LocalMux                     309              3230   1066  FALL       1
I__374/I                     InMux                          0              3230   1066  FALL       1
I__374/O                     InMux                        217              3447   1066  FALL       1
I__375/I                     CascadeMux                     0              3447   1066  FALL       1
I__375/O                     CascadeMux                     0              3447   1066  FALL       1
UC.ep_4_LC_5_9_1/in2         LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_4_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_1_LC_6_8_0/lcout
Path End         : register10_2_LC_6_8_3/in0
Capture Clock    : register10_2_LC_6_8_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_1_LC_6_8_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_1_LC_6_8_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__376/I                     LocalMux                       0              2921   1066  FALL       1
I__376/O                     LocalMux                     309              3230   1066  FALL       1
I__379/I                     InMux                          0              3230   1066  FALL       1
I__379/O                     InMux                        217              3447   1066  FALL       1
register10_2_LC_6_8_3/in0    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_2_LC_6_8_3/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_8_LC_6_9_6/lcout
Path End         : register10_7_LC_6_9_4/in2
Capture Clock    : register10_7_LC_6_9_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_8_LC_6_9_6/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_8_LC_6_9_6/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__533/I                     LocalMux                       0              2921   1066  FALL       1
I__533/O                     LocalMux                     309              3230   1066  FALL       1
I__536/I                     InMux                          0              3230   1066  FALL       1
I__536/O                     InMux                        217              3447   1066  FALL       1
I__538/I                     CascadeMux                     0              3447   1066  FALL       1
I__538/O                     CascadeMux                     0              3447   1066  FALL       1
register10_7_LC_6_9_4/in2    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_7_LC_6_9_4/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_7_LC_6_9_4/lcout
Path End         : register10_6_LC_6_9_1/in0
Capture Clock    : register10_6_LC_6_9_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_7_LC_6_9_4/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_7_LC_6_9_4/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__543/I                     LocalMux                       0              2921   1066  FALL       1
I__543/O                     LocalMux                     309              3230   1066  FALL       1
I__546/I                     InMux                          0              3230   1066  FALL       1
I__546/O                     InMux                        217              3447   1066  FALL       1
register10_6_LC_6_9_1/in0    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_6_LC_6_9_1/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_9_LC_6_9_5/lcout
Path End         : UC.ep_7_LC_5_9_7/in0
Capture Clock    : UC.ep_7_LC_5_9_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_9_LC_6_9_5/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_9_LC_6_9_5/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__551/I                     LocalMux                       0              2921   1066  FALL       1
I__551/O                     LocalMux                     309              3230   1066  FALL       1
I__553/I                     InMux                          0              3230   1066  FALL       1
I__553/O                     InMux                        217              3447   1066  FALL       1
UC.ep_7_LC_5_9_7/in0         LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_9_LC_6_9_5/lcout
Path End         : UC.ep_4_LC_5_9_1/in0
Capture Clock    : UC.ep_4_LC_5_9_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_9_LC_6_9_5/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_9_LC_6_9_5/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__551/I                     LocalMux                       0              2921   1066  FALL       1
I__551/O                     LocalMux                     309              3230   1066  FALL       1
I__554/I                     InMux                          0              3230   1066  FALL       1
I__554/O                     InMux                        217              3447   1066  FALL       1
UC.ep_4_LC_5_9_1/in0         LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_4_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_6_LC_6_9_1/lcout
Path End         : register10_5_LC_6_9_3/in0
Capture Clock    : register10_5_LC_6_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_6_LC_6_9_1/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_6_LC_6_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__574/I                     LocalMux                       0              2921   1066  FALL       1
I__574/O                     LocalMux                     309              3230   1066  FALL       1
I__577/I                     InMux                          0              3230   1066  FALL       1
I__577/O                     InMux                        217              3447   1066  FALL       1
register10_5_LC_6_9_3/in0    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_5_LC_6_9_3/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_5_LC_6_9_3/lcout
Path End         : register10_4_LC_6_9_2/in2
Capture Clock    : register10_4_LC_6_9_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_5_LC_6_9_3/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_5_LC_6_9_3/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__582/I                     LocalMux                       0              2921   1066  FALL       1
I__582/O                     LocalMux                     309              3230   1066  FALL       1
I__585/I                     InMux                          0              3230   1066  FALL       1
I__585/O                     InMux                        217              3447   1066  FALL       1
I__587/I                     CascadeMux                     0              3447   1066  FALL       1
I__587/O                     CascadeMux                     0              3447   1066  FALL       1
register10_4_LC_6_9_2/in2    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_4_LC_6_9_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_4_LC_6_9_2/lcout
Path End         : register10_3_LC_6_9_0/in2
Capture Clock    : register10_3_LC_6_9_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_4_LC_6_9_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_4_LC_6_9_2/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__590/I                     LocalMux                       0              2921   1066  FALL       1
I__590/O                     LocalMux                     309              3230   1066  FALL       1
I__593/I                     InMux                          0              3230   1066  FALL       1
I__593/O                     InMux                        217              3447   1066  FALL       1
I__595/I                     CascadeMux                     0              3447   1066  FALL       1
I__595/O                     CascadeMux                     0              3447   1066  FALL       1
register10_3_LC_6_9_0/in2    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_3_LC_6_9_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_5_LC_4_8_4/lcout
Path End         : register10_0_LC_6_8_5/in3
Capture Clock    : register10_0_LC_6_8_5/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  898
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3819
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_5_LC_4_8_4/lcout     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL      12
I__556/I                   Odrv4                          0              2921   1438  FALL       1
I__556/O                   Odrv4                        372              3293   1438  FALL       1
I__560/I                   LocalMux                       0              3293   1438  FALL       1
I__560/O                   LocalMux                     309              3602   1438  FALL       1
I__563/I                   InMux                          0              3602   1438  FALL       1
I__563/O                   InMux                        217              3819   1438  FALL       1
register10_0_LC_6_8_5/in3  LogicCell40_SEQ_MODE_1011      0              3819   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_0_LC_6_8_5/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_5_LC_4_8_4/lcout
Path End         : register10_1_LC_6_8_0/in0
Capture Clock    : register10_1_LC_6_8_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  898
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3819
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_5_LC_4_8_4/lcout     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL      12
I__556/I                   Odrv4                          0              2921   1438  FALL       1
I__556/O                   Odrv4                        372              3293   1438  FALL       1
I__560/I                   LocalMux                       0              3293   1438  FALL       1
I__560/O                   LocalMux                     309              3602   1438  FALL       1
I__564/I                   InMux                          0              3602   1438  FALL       1
I__564/O                   InMux                        217              3819   1438  FALL       1
register10_1_LC_6_8_0/in0  LogicCell40_SEQ_MODE_1010      0              3819   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_1_LC_6_8_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_5_LC_4_8_4/lcout
Path End         : register10_2_LC_6_8_3/in3
Capture Clock    : register10_2_LC_6_8_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  898
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3819
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_5_LC_4_8_4/lcout     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL      12
I__556/I                   Odrv4                          0              2921   1438  FALL       1
I__556/O                   Odrv4                        372              3293   1438  FALL       1
I__560/I                   LocalMux                       0              3293   1438  FALL       1
I__560/O                   LocalMux                     309              3602   1438  FALL       1
I__565/I                   InMux                          0              3602   1438  FALL       1
I__565/O                   InMux                        217              3819   1438  FALL       1
register10_2_LC_6_8_3/in3  LogicCell40_SEQ_MODE_1010      0              3819   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_2_LC_6_8_3/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_21_LC_5_7_7/lcout
Path End         : value_cnt_23_LC_6_7_7/in3
Capture Clock    : value_cnt_23_LC_6_7_7/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                  982
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3903
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_21_LC_5_7_7/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_21_LC_5_7_7/lcout                     LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       3
I__403/I                                        LocalMux                       0              2921   1522  FALL       1
I__403/O                                        LocalMux                     309              3230   1522  FALL       1
I__406/I                                        InMux                          0              3230   1522  FALL       1
I__406/O                                        InMux                        217              3447   1522  FALL       1
I__408/I                                        CascadeMux                     0              3447   1522  FALL       1
I__408/O                                        CascadeMux                     0              3447   1522  FALL       1
value_cnt_cry_20_THRU_LUT4_0_LC_6_7_5/in2       LogicCell40_SEQ_MODE_0000      0              3447   1522  FALL       1
value_cnt_cry_20_THRU_LUT4_0_LC_6_7_5/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1522  FALL       2
value_cnt_cry_21_THRU_LUT4_0_LC_6_7_6/carryin   LogicCell40_SEQ_MODE_0000      0              3581   1522  FALL       1
value_cnt_cry_21_THRU_LUT4_0_LC_6_7_6/carryout  LogicCell40_SEQ_MODE_0000    105              3686   1522  FALL       1
I__389/I                                        InMux                          0              3686   1522  FALL       1
I__389/O                                        InMux                        217              3903   1522  FALL       1
value_cnt_23_LC_6_7_7/in3                       LogicCell40_SEQ_MODE_1011      0              3903   1522  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__434/I                                          ClkMux                         0              2073  RISE       1
I__434/O                                          ClkMux                       309              2381  RISE       1
value_cnt_23_LC_6_7_7/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_5_LC_4_8_4/lcout
Path End         : register10_9_LC_6_9_5/in3
Capture Clock    : register10_9_LC_6_9_5/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1270
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4191
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_5_LC_4_8_4/lcout     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL      12
I__557/I                   Odrv4                          0              2921   1809  FALL       1
I__557/O                   Odrv4                        372              3293   1809  FALL       1
I__561/I                   Span4Mux_v                     0              3293   1809  FALL       1
I__561/O                   Span4Mux_v                   372              3665   1809  FALL       1
I__566/I                   LocalMux                       0              3665   1809  FALL       1
I__566/O                   LocalMux                     309              3973   1809  FALL       1
I__567/I                   InMux                          0              3973   1809  FALL       1
I__567/O                   InMux                        217              4191   1809  FALL       1
register10_9_LC_6_9_5/in3  LogicCell40_SEQ_MODE_1010      0              4191   1809  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_9_LC_6_9_5/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_5_LC_4_8_4/lcout
Path End         : register10_3_LC_6_9_0/in0
Capture Clock    : register10_3_LC_6_9_0/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1270
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4191
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_5_LC_4_8_4/lcout     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL      12
I__557/I                   Odrv4                          0              2921   1809  FALL       1
I__557/O                   Odrv4                        372              3293   1809  FALL       1
I__561/I                   Span4Mux_v                     0              3293   1809  FALL       1
I__561/O                   Span4Mux_v                   372              3665   1809  FALL       1
I__566/I                   LocalMux                       0              3665   1809  FALL       1
I__566/O                   LocalMux                     309              3973   1809  FALL       1
I__568/I                   InMux                          0              3973   1809  FALL       1
I__568/O                   InMux                        217              4191   1809  FALL       1
register10_3_LC_6_9_0/in0  LogicCell40_SEQ_MODE_1010      0              4191   1809  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_3_LC_6_9_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_5_LC_4_8_4/lcout
Path End         : register10_4_LC_6_9_2/in0
Capture Clock    : register10_4_LC_6_9_2/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1270
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4191
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_5_LC_4_8_4/lcout     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL      12
I__557/I                   Odrv4                          0              2921   1809  FALL       1
I__557/O                   Odrv4                        372              3293   1809  FALL       1
I__561/I                   Span4Mux_v                     0              3293   1809  FALL       1
I__561/O                   Span4Mux_v                   372              3665   1809  FALL       1
I__566/I                   LocalMux                       0              3665   1809  FALL       1
I__566/O                   LocalMux                     309              3973   1809  FALL       1
I__569/I                   InMux                          0              3973   1809  FALL       1
I__569/O                   InMux                        217              4191   1809  FALL       1
register10_4_LC_6_9_2/in0  LogicCell40_SEQ_MODE_1010      0              4191   1809  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_4_LC_6_9_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_5_LC_4_8_4/lcout
Path End         : register10_5_LC_6_9_3/in3
Capture Clock    : register10_5_LC_6_9_3/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1270
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4191
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_5_LC_4_8_4/lcout     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL      12
I__557/I                   Odrv4                          0              2921   1809  FALL       1
I__557/O                   Odrv4                        372              3293   1809  FALL       1
I__561/I                   Span4Mux_v                     0              3293   1809  FALL       1
I__561/O                   Span4Mux_v                   372              3665   1809  FALL       1
I__566/I                   LocalMux                       0              3665   1809  FALL       1
I__566/O                   LocalMux                     309              3973   1809  FALL       1
I__570/I                   InMux                          0              3973   1809  FALL       1
I__570/O                   InMux                        217              4191   1809  FALL       1
register10_5_LC_6_9_3/in3  LogicCell40_SEQ_MODE_1010      0              4191   1809  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_5_LC_6_9_3/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_5_LC_4_8_4/lcout
Path End         : register10_6_LC_6_9_1/in3
Capture Clock    : register10_6_LC_6_9_1/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1270
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4191
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_5_LC_4_8_4/lcout     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL      12
I__557/I                   Odrv4                          0              2921   1809  FALL       1
I__557/O                   Odrv4                        372              3293   1809  FALL       1
I__561/I                   Span4Mux_v                     0              3293   1809  FALL       1
I__561/O                   Span4Mux_v                   372              3665   1809  FALL       1
I__566/I                   LocalMux                       0              3665   1809  FALL       1
I__566/O                   LocalMux                     309              3973   1809  FALL       1
I__571/I                   InMux                          0              3973   1809  FALL       1
I__571/O                   InMux                        217              4191   1809  FALL       1
register10_6_LC_6_9_1/in3  LogicCell40_SEQ_MODE_1010      0              4191   1809  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_6_LC_6_9_1/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_5_LC_4_8_4/lcout
Path End         : register10_7_LC_6_9_4/in0
Capture Clock    : register10_7_LC_6_9_4/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1270
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4191
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_5_LC_4_8_4/lcout     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL      12
I__557/I                   Odrv4                          0              2921   1809  FALL       1
I__557/O                   Odrv4                        372              3293   1809  FALL       1
I__561/I                   Span4Mux_v                     0              3293   1809  FALL       1
I__561/O                   Span4Mux_v                   372              3665   1809  FALL       1
I__566/I                   LocalMux                       0              3665   1809  FALL       1
I__566/O                   LocalMux                     309              3973   1809  FALL       1
I__572/I                   InMux                          0              3973   1809  FALL       1
I__572/O                   InMux                        217              4191   1809  FALL       1
register10_7_LC_6_9_4/in0  LogicCell40_SEQ_MODE_1010      0              4191   1809  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_7_LC_6_9_4/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_5_LC_4_8_4/lcout
Path End         : register10_8_LC_6_9_6/in0
Capture Clock    : register10_8_LC_6_9_6/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1270
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4191
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_5_LC_4_8_4/lcout     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL      12
I__557/I                   Odrv4                          0              2921   1809  FALL       1
I__557/O                   Odrv4                        372              3293   1809  FALL       1
I__561/I                   Span4Mux_v                     0              3293   1809  FALL       1
I__561/O                   Span4Mux_v                   372              3665   1809  FALL       1
I__566/I                   LocalMux                       0              3665   1809  FALL       1
I__566/O                   LocalMux                     309              3973   1809  FALL       1
I__573/I                   InMux                          0              3973   1809  FALL       1
I__573/O                   InMux                        217              4191   1809  FALL       1
register10_8_LC_6_9_6/in0  LogicCell40_SEQ_MODE_1010      0              4191   1809  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_8_LC_6_9_6/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_4_LC_5_9_1/lcout
Path End         : value_cnt_16_LC_5_7_6/in0
Capture Clock    : value_cnt_16_LC_5_7_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1340
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4261
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_4_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_4_LC_5_9_1/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__141/I                        LocalMux                       0              2921   1880  FALL       1
I__141/O                        LocalMux                     309              3230   1880  FALL       1
I__144/I                        InMux                          0              3230   1880  FALL       1
I__144/O                        InMux                        217              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__449/I                        LocalMux                       0              3735   1880  FALL       1
I__449/O                        LocalMux                     309              4044   1880  FALL       1
I__455/I                        InMux                          0              4044   1880  FALL       1
I__455/O                        InMux                        217              4261   1880  FALL       1
value_cnt_16_LC_5_7_6/in0       LogicCell40_SEQ_MODE_1011      0              4261   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_16_LC_5_7_6/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_4_LC_5_9_1/lcout
Path End         : value_cnt_17_LC_5_7_5/in0
Capture Clock    : value_cnt_17_LC_5_7_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1340
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4261
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_4_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_4_LC_5_9_1/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__141/I                        LocalMux                       0              2921   1880  FALL       1
I__141/O                        LocalMux                     309              3230   1880  FALL       1
I__144/I                        InMux                          0              3230   1880  FALL       1
I__144/O                        InMux                        217              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__450/I                        LocalMux                       0              3735   1880  FALL       1
I__450/O                        LocalMux                     309              4044   1880  FALL       1
I__460/I                        InMux                          0              4044   1880  FALL       1
I__460/O                        InMux                        217              4261   1880  FALL       1
value_cnt_17_LC_5_7_5/in0       LogicCell40_SEQ_MODE_1011      0              4261   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_17_LC_5_7_5/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_4_LC_5_9_1/lcout
Path End         : value_cnt_23_LC_6_7_7/in1
Capture Clock    : value_cnt_23_LC_6_7_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1340
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4261
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_4_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_4_LC_5_9_1/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__141/I                        LocalMux                       0              2921   1880  FALL       1
I__141/O                        LocalMux                     309              3230   1880  FALL       1
I__144/I                        InMux                          0              3230   1880  FALL       1
I__144/O                        InMux                        217              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__452/I                        LocalMux                       0              3735   1880  FALL       1
I__452/O                        LocalMux                     309              4044   1880  FALL       1
I__463/I                        InMux                          0              4044   1880  FALL       1
I__463/O                        InMux                        217              4261   1880  FALL       1
value_cnt_23_LC_6_7_7/in1       LogicCell40_SEQ_MODE_1011      0              4261   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__434/I                                          ClkMux                         0              2073  RISE       1
I__434/O                                          ClkMux                       309              2381  RISE       1
value_cnt_23_LC_6_7_7/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_4_LC_5_9_1/lcout
Path End         : value_cnt_18_LC_5_7_0/in0
Capture Clock    : value_cnt_18_LC_5_7_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1340
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4261
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_4_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_4_LC_5_9_1/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__141/I                        LocalMux                       0              2921   1880  FALL       1
I__141/O                        LocalMux                     309              3230   1880  FALL       1
I__144/I                        InMux                          0              3230   1880  FALL       1
I__144/O                        InMux                        217              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__449/I                        LocalMux                       0              3735   1880  FALL       1
I__449/O                        LocalMux                     309              4044   1880  FALL       1
I__456/I                        InMux                          0              4044   1880  FALL       1
I__456/O                        InMux                        217              4261   1880  FALL       1
value_cnt_18_LC_5_7_0/in0       LogicCell40_SEQ_MODE_1011      0              4261   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_18_LC_5_7_0/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_4_LC_5_9_1/lcout
Path End         : value_cnt_19_LC_5_7_2/in0
Capture Clock    : value_cnt_19_LC_5_7_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1340
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4261
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_4_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_4_LC_5_9_1/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__141/I                        LocalMux                       0              2921   1880  FALL       1
I__141/O                        LocalMux                     309              3230   1880  FALL       1
I__144/I                        InMux                          0              3230   1880  FALL       1
I__144/O                        InMux                        217              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__449/I                        LocalMux                       0              3735   1880  FALL       1
I__449/O                        LocalMux                     309              4044   1880  FALL       1
I__457/I                        InMux                          0              4044   1880  FALL       1
I__457/O                        InMux                        217              4261   1880  FALL       1
value_cnt_19_LC_5_7_2/in0       LogicCell40_SEQ_MODE_1010      0              4261   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_19_LC_5_7_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_4_LC_5_9_1/lcout
Path End         : value_cnt_20_LC_5_7_4/in0
Capture Clock    : value_cnt_20_LC_5_7_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1340
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4261
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_4_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_4_LC_5_9_1/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__141/I                        LocalMux                       0              2921   1880  FALL       1
I__141/O                        LocalMux                     309              3230   1880  FALL       1
I__144/I                        InMux                          0              3230   1880  FALL       1
I__144/O                        InMux                        217              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__449/I                        LocalMux                       0              3735   1880  FALL       1
I__449/O                        LocalMux                     309              4044   1880  FALL       1
I__458/I                        InMux                          0              4044   1880  FALL       1
I__458/O                        InMux                        217              4261   1880  FALL       1
value_cnt_20_LC_5_7_4/in0       LogicCell40_SEQ_MODE_1011      0              4261   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_20_LC_5_7_4/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_4_LC_5_9_1/lcout
Path End         : value_cnt_22_LC_5_7_1/in1
Capture Clock    : value_cnt_22_LC_5_7_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1340
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4261
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_4_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_4_LC_5_9_1/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__141/I                        LocalMux                       0              2921   1880  FALL       1
I__141/O                        LocalMux                     309              3230   1880  FALL       1
I__144/I                        InMux                          0              3230   1880  FALL       1
I__144/O                        InMux                        217              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__449/I                        LocalMux                       0              3735   1880  FALL       1
I__449/O                        LocalMux                     309              4044   1880  FALL       1
I__459/I                        InMux                          0              4044   1880  FALL       1
I__459/O                        InMux                        217              4261   1880  FALL       1
value_cnt_22_LC_5_7_1/in1       LogicCell40_SEQ_MODE_1010      0              4261   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_22_LC_5_7_1/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_4_LC_5_9_1/lcout
Path End         : value_cnt_21_LC_5_7_7/in0
Capture Clock    : value_cnt_21_LC_5_7_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1340
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4261
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_4_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_4_LC_5_9_1/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__141/I                        LocalMux                       0              2921   1880  FALL       1
I__141/O                        LocalMux                     309              3230   1880  FALL       1
I__144/I                        InMux                          0              3230   1880  FALL       1
I__144/O                        InMux                        217              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__450/I                        LocalMux                       0              3735   1880  FALL       1
I__450/O                        LocalMux                     309              4044   1880  FALL       1
I__461/I                        InMux                          0              4044   1880  FALL       1
I__461/O                        InMux                        217              4261   1880  FALL       1
value_cnt_21_LC_5_7_7/in0       LogicCell40_SEQ_MODE_1011      0              4261   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_21_LC_5_7_7/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_22_LC_5_7_1/lcout
Path End         : UC.ep_2_LC_4_8_3/in3
Capture Clock    : UC.ep_2_LC_4_8_3/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1431
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4352
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_22_LC_5_7_1/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_22_LC_5_7_1/lcout           LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__393/I                              LocalMux                       0              2921   1971  FALL       1
I__393/O                              LocalMux                     309              3230   1971  FALL       1
I__396/I                              InMux                          0              3230   1971  FALL       1
I__396/O                              InMux                        217              3447   1971  FALL       1
value_cnt_RNIO34F3_23_LC_4_7_4/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
value_cnt_RNIO34F3_23_LC_4_7_4/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       4
I__129/I                              LocalMux                       0              3826   1971  FALL       1
I__129/O                              LocalMux                     309              4135   1971  FALL       1
I__130/I                              InMux                          0              4135   1971  FALL       1
I__130/O                              InMux                        217              4352   1971  FALL       1
UC.ep_2_LC_4_8_3/in3                  LogicCell40_SEQ_MODE_1010      0              4352   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_2_LC_4_8_3/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_22_LC_5_7_1/lcout
Path End         : UC.ep_5_LC_4_8_4/in2
Capture Clock    : UC.ep_5_LC_4_8_4/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1431
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4352
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_22_LC_5_7_1/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_22_LC_5_7_1/lcout           LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__393/I                              LocalMux                       0              2921   1971  FALL       1
I__393/O                              LocalMux                     309              3230   1971  FALL       1
I__396/I                              InMux                          0              3230   1971  FALL       1
I__396/O                              InMux                        217              3447   1971  FALL       1
value_cnt_RNIO34F3_23_LC_4_7_4/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
value_cnt_RNIO34F3_23_LC_4_7_4/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       4
I__129/I                              LocalMux                       0              3826   1971  FALL       1
I__129/O                              LocalMux                     309              4135   1971  FALL       1
I__131/I                              InMux                          0              4135   1971  FALL       1
I__131/O                              InMux                        217              4352   1971  FALL       1
I__134/I                              CascadeMux                     0              4352   1971  FALL       1
I__134/O                              CascadeMux                     0              4352   1971  FALL       1
UC.ep_5_LC_4_8_4/in2                  LogicCell40_SEQ_MODE_1010      0              4352   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_22_LC_5_7_1/lcout
Path End         : UC.ep_3_LC_4_8_0/in2
Capture Clock    : UC.ep_3_LC_4_8_0/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1431
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4352
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_22_LC_5_7_1/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_22_LC_5_7_1/lcout           LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__393/I                              LocalMux                       0              2921   1971  FALL       1
I__393/O                              LocalMux                     309              3230   1971  FALL       1
I__396/I                              InMux                          0              3230   1971  FALL       1
I__396/O                              InMux                        217              3447   1971  FALL       1
value_cnt_RNIO34F3_23_LC_4_7_4/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
value_cnt_RNIO34F3_23_LC_4_7_4/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       4
I__129/I                              LocalMux                       0              3826   1971  FALL       1
I__129/O                              LocalMux                     309              4135   1971  FALL       1
I__132/I                              InMux                          0              4135   1971  FALL       1
I__132/O                              InMux                        217              4352   1971  FALL       1
I__135/I                              CascadeMux                     0              4352   1971  FALL       1
I__135/O                              CascadeMux                     0              4352   1971  FALL       1
UC.ep_3_LC_4_8_0/in2                  LogicCell40_SEQ_MODE_1010      0              4352   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_3_LC_4_8_0/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_22_LC_5_7_1/lcout
Path End         : UC.ep_6_LC_4_8_1/in3
Capture Clock    : UC.ep_6_LC_4_8_1/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1431
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4352
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_22_LC_5_7_1/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_22_LC_5_7_1/lcout           LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__393/I                              LocalMux                       0              2921   1971  FALL       1
I__393/O                              LocalMux                     309              3230   1971  FALL       1
I__396/I                              InMux                          0              3230   1971  FALL       1
I__396/O                              InMux                        217              3447   1971  FALL       1
value_cnt_RNIO34F3_23_LC_4_7_4/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
value_cnt_RNIO34F3_23_LC_4_7_4/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       4
I__129/I                              LocalMux                       0              3826   1971  FALL       1
I__129/O                              LocalMux                     309              4135   1971  FALL       1
I__133/I                              InMux                          0              4135   1971  FALL       1
I__133/O                              InMux                        217              4352   1971  FALL       1
UC.ep_6_LC_4_8_1/in3                  LogicCell40_SEQ_MODE_1010      0              4352   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_6_LC_4_8_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_21_LC_5_7_7/lcout
Path End         : value_cnt_22_LC_5_7_1/in3
Capture Clock    : value_cnt_22_LC_5_7_1/clk
Hold Constraint  : 0p
Path slack       : 2231p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1691
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4612
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_21_LC_5_7_7/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_21_LC_5_7_7/lcout                     LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       3
I__403/I                                        LocalMux                       0              2921   1522  FALL       1
I__403/O                                        LocalMux                     309              3230   1522  FALL       1
I__406/I                                        InMux                          0              3230   1522  FALL       1
I__406/O                                        InMux                        217              3447   1522  FALL       1
I__408/I                                        CascadeMux                     0              3447   1522  FALL       1
I__408/O                                        CascadeMux                     0              3447   1522  FALL       1
value_cnt_cry_20_THRU_LUT4_0_LC_6_7_5/in2       LogicCell40_SEQ_MODE_0000      0              3447   1522  FALL       1
value_cnt_cry_20_THRU_LUT4_0_LC_6_7_5/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1522  FALL       2
I__390/I                                        InMux                          0              3581   2230  FALL       1
I__390/O                                        InMux                        217              3798   2230  FALL       1
value_cnt_cry_21_THRU_LUT4_0_LC_6_7_6/in3       LogicCell40_SEQ_MODE_0000      0              3798   2230  FALL       1
value_cnt_cry_21_THRU_LUT4_0_LC_6_7_6/lcout     LogicCell40_SEQ_MODE_0000    288              4086   2230  FALL       1
I__391/I                                        LocalMux                       0              4086   2230  FALL       1
I__391/O                                        LocalMux                     309              4394   2230  FALL       1
I__392/I                                        InMux                          0              4394   2230  FALL       1
I__392/O                                        InMux                        217              4612   2230  FALL       1
value_cnt_22_LC_5_7_1/in3                       LogicCell40_SEQ_MODE_1010      0              4612   2230  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_22_LC_5_7_1/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_4_LC_5_5_4/lcout
Path End         : value_cnt_5_LC_5_5_7/in3
Capture Clock    : value_cnt_5_LC_5_5_7/clk
Hold Constraint  : 0p
Path slack       : 2231p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1691
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4612
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_4_LC_5_5_4/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_4_LC_5_5_4/lcout                     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__149/I                                       LocalMux                       0              2921   2230  FALL       1
I__149/O                                       LocalMux                     309              3230   2230  FALL       1
I__152/I                                       InMux                          0              3230   2230  FALL       1
I__152/O                                       InMux                        217              3447   2230  FALL       1
I__155/I                                       CascadeMux                     0              3447   2230  FALL       1
I__155/O                                       CascadeMux                     0              3447   2230  FALL       1
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/in2       LogicCell40_SEQ_MODE_0000      0              3447   2230  FALL       1
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/carryout  LogicCell40_SEQ_MODE_0000    133              3581   2230  FALL       2
I__261/I                                       InMux                          0              3581   2230  FALL       1
I__261/O                                       InMux                        217              3798   2230  FALL       1
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/in3       LogicCell40_SEQ_MODE_0000      0              3798   2230  FALL       1
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/lcout     LogicCell40_SEQ_MODE_0000    288              4086   2230  FALL       1
I__262/I                                       LocalMux                       0              4086   2230  FALL       1
I__262/O                                       LocalMux                     309              4394   2230  FALL       1
I__263/I                                       InMux                          0              4394   2230  FALL       1
I__263/O                                       InMux                        217              4612   2230  FALL       1
value_cnt_5_LC_5_5_7/in3                       LogicCell40_SEQ_MODE_1010      0              4612   2230  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_5_LC_5_5_7/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_3_LC_5_5_5/lcout
Path End         : value_cnt_4_LC_5_5_4/in3
Capture Clock    : value_cnt_4_LC_5_5_4/clk
Hold Constraint  : 0p
Path slack       : 2231p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1691
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4612
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_3_LC_5_5_5/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_3_LC_5_5_5/lcout                     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__159/I                                       LocalMux                       0              2921   2230  FALL       1
I__159/O                                       LocalMux                     309              3230   2230  FALL       1
I__162/I                                       InMux                          0              3230   2230  FALL       1
I__162/O                                       InMux                        217              3447   2230  FALL       1
I__165/I                                       CascadeMux                     0              3447   2230  FALL       1
I__165/O                                       CascadeMux                     0              3447   2230  FALL       1
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/in2       LogicCell40_SEQ_MODE_0000      0              3447   2230  FALL       1
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/carryout  LogicCell40_SEQ_MODE_0000    133              3581   2230  FALL       2
I__146/I                                       InMux                          0              3581   2230  FALL       1
I__146/O                                       InMux                        217              3798   2230  FALL       1
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/in3       LogicCell40_SEQ_MODE_0000      0              3798   2230  FALL       1
value_cnt_cry_3_THRU_LUT4_0_LC_6_5_4/lcout     LogicCell40_SEQ_MODE_0000    288              4086   2230  FALL       1
I__147/I                                       LocalMux                       0              4086   2230  FALL       1
I__147/O                                       LocalMux                     309              4394   2230  FALL       1
I__148/I                                       InMux                          0              4394   2230  FALL       1
I__148/O                                       InMux                        217              4612   2230  FALL       1
value_cnt_4_LC_5_5_4/in3                       LogicCell40_SEQ_MODE_1010      0              4612   2230  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_4_LC_5_5_4/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_2_LC_5_5_6/lcout
Path End         : value_cnt_3_LC_5_5_5/in3
Capture Clock    : value_cnt_3_LC_5_5_5/clk
Hold Constraint  : 0p
Path slack       : 2231p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1691
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4612
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_2_LC_5_5_6/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_2_LC_5_5_6/lcout                     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__169/I                                       LocalMux                       0              2921   2230  FALL       1
I__169/O                                       LocalMux                     309              3230   2230  FALL       1
I__172/I                                       InMux                          0              3230   2230  FALL       1
I__172/O                                       InMux                        217              3447   2230  FALL       1
I__175/I                                       CascadeMux                     0              3447   2230  FALL       1
I__175/O                                       CascadeMux                     0              3447   2230  FALL       1
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/in2       LogicCell40_SEQ_MODE_0000      0              3447   2230  FALL       1
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/carryout  LogicCell40_SEQ_MODE_0000    133              3581   2230  FALL       2
I__156/I                                       InMux                          0              3581   2230  FALL       1
I__156/O                                       InMux                        217              3798   2230  FALL       1
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/in3       LogicCell40_SEQ_MODE_0000      0              3798   2230  FALL       1
value_cnt_cry_2_THRU_LUT4_0_LC_6_5_3/lcout     LogicCell40_SEQ_MODE_0000    288              4086   2230  FALL       1
I__157/I                                       LocalMux                       0              4086   2230  FALL       1
I__157/O                                       LocalMux                     309              4394   2230  FALL       1
I__158/I                                       InMux                          0              4394   2230  FALL       1
I__158/O                                       InMux                        217              4612   2230  FALL       1
value_cnt_3_LC_5_5_5/in3                       LogicCell40_SEQ_MODE_1010      0              4612   2230  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_3_LC_5_5_5/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_1_LC_5_5_1/lcout
Path End         : value_cnt_2_LC_5_5_6/in3
Capture Clock    : value_cnt_2_LC_5_5_6/clk
Hold Constraint  : 0p
Path slack       : 2231p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1691
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4612
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_1_LC_5_5_1/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_1_LC_5_5_1/lcout                     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__180/I                                       LocalMux                       0              2921   2230  FALL       1
I__180/O                                       LocalMux                     309              3230   2230  FALL       1
I__183/I                                       InMux                          0              3230   2230  FALL       1
I__183/O                                       InMux                        217              3447   2230  FALL       1
I__186/I                                       CascadeMux                     0              3447   2230  FALL       1
I__186/O                                       CascadeMux                     0              3447   2230  FALL       1
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/in2       LogicCell40_SEQ_MODE_0000      0              3447   2230  FALL       1
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/carryout  LogicCell40_SEQ_MODE_0000    133              3581   2230  FALL       2
I__166/I                                       InMux                          0              3581   2230  FALL       1
I__166/O                                       InMux                        217              3798   2230  FALL       1
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/in3       LogicCell40_SEQ_MODE_0000      0              3798   2230  FALL       1
value_cnt_cry_1_THRU_LUT4_0_LC_6_5_2/lcout     LogicCell40_SEQ_MODE_0000    288              4086   2230  FALL       1
I__167/I                                       LocalMux                       0              4086   2230  FALL       1
I__167/O                                       LocalMux                     309              4394   2230  FALL       1
I__168/I                                       InMux                          0              4394   2230  FALL       1
I__168/O                                       InMux                        217              4612   2230  FALL       1
value_cnt_2_LC_5_5_6/in3                       LogicCell40_SEQ_MODE_1010      0              4612   2230  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_2_LC_5_5_6/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_12_LC_5_6_6/lcout
Path End         : value_cnt_13_LC_5_6_5/in3
Capture Clock    : value_cnt_13_LC_5_6_5/clk
Hold Constraint  : 0p
Path slack       : 2231p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1691
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4612
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_12_LC_5_6_6/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_12_LC_5_6_6/lcout                     LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       3
I__210/I                                        LocalMux                       0              2921   2230  FALL       1
I__210/O                                        LocalMux                     309              3230   2230  FALL       1
I__213/I                                        InMux                          0              3230   2230  FALL       1
I__213/O                                        InMux                        217              3447   2230  FALL       1
I__216/I                                        CascadeMux                     0              3447   2230  FALL       1
I__216/O                                        CascadeMux                     0              3447   2230  FALL       1
value_cnt_cry_11_THRU_LUT4_0_LC_6_6_4/in2       LogicCell40_SEQ_MODE_0000      0              3447   2230  FALL       1
value_cnt_cry_11_THRU_LUT4_0_LC_6_6_4/carryout  LogicCell40_SEQ_MODE_0000    133              3581   2230  FALL       2
I__343/I                                        InMux                          0              3581   2230  FALL       1
I__343/O                                        InMux                        217              3798   2230  FALL       1
value_cnt_cry_12_THRU_LUT4_0_LC_6_6_5/in3       LogicCell40_SEQ_MODE_0000      0              3798   2230  FALL       1
value_cnt_cry_12_THRU_LUT4_0_LC_6_6_5/lcout     LogicCell40_SEQ_MODE_0000    288              4086   2230  FALL       1
I__344/I                                        LocalMux                       0              4086   2230  FALL       1
I__344/O                                        LocalMux                     309              4394   2230  FALL       1
I__345/I                                        InMux                          0              4394   2230  FALL       1
I__345/O                                        InMux                        217              4612   2230  FALL       1
value_cnt_13_LC_5_6_5/in3                       LogicCell40_SEQ_MODE_1010      0              4612   2230  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_13_LC_5_6_5/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_10_LC_5_6_2/lcout
Path End         : value_cnt_11_LC_7_6_0/in3
Capture Clock    : value_cnt_11_LC_7_6_0/clk
Hold Constraint  : 0p
Path slack       : 2231p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1691
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4612
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_10_LC_5_6_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_10_LC_5_6_2/lcout                    LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__221/I                                       LocalMux                       0              2921   2230  FALL       1
I__221/O                                       LocalMux                     309              3230   2230  FALL       1
I__224/I                                       InMux                          0              3230   2230  FALL       1
I__224/O                                       InMux                        217              3447   2230  FALL       1
I__227/I                                       CascadeMux                     0              3447   2230  FALL       1
I__227/O                                       CascadeMux                     0              3447   2230  FALL       1
value_cnt_cry_9_THRU_LUT4_0_LC_6_6_2/in2       LogicCell40_SEQ_MODE_0000      0              3447   2230  FALL       1
value_cnt_cry_9_THRU_LUT4_0_LC_6_6_2/carryout  LogicCell40_SEQ_MODE_0000    133              3581   2230  FALL       2
I__217/I                                       InMux                          0              3581   2230  FALL       1
I__217/O                                       InMux                        217              3798   2230  FALL       1
value_cnt_cry_10_THRU_LUT4_0_LC_6_6_3/in3      LogicCell40_SEQ_MODE_0000      0              3798   2230  FALL       1
value_cnt_cry_10_THRU_LUT4_0_LC_6_6_3/lcout    LogicCell40_SEQ_MODE_0000    288              4086   2230  FALL       1
I__491/I                                       LocalMux                       0              4086   2230  FALL       1
I__491/O                                       LocalMux                     309              4394   2230  FALL       1
I__492/I                                       InMux                          0              4394   2230  FALL       1
I__492/O                                       InMux                        217              4612   2230  FALL       1
value_cnt_11_LC_7_6_0/in3                      LogicCell40_SEQ_MODE_1011      0              4612   2230  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__437/I                                          ClkMux                         0              2073  RISE       1
I__437/O                                          ClkMux                       309              2381  RISE       1
value_cnt_11_LC_7_6_0/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_8_LC_5_6_4/lcout
Path End         : value_cnt_9_LC_7_6_2/in2
Capture Clock    : value_cnt_9_LC_7_6_2/clk
Hold Constraint  : 0p
Path slack       : 2231p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1691
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4612
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_8_LC_5_6_4/clk                          LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_8_LC_5_6_4/lcout                     LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       3
I__233/I                                       LocalMux                       0              2921   2230  FALL       1
I__233/O                                       LocalMux                     309              3230   2230  FALL       1
I__236/I                                       InMux                          0              3230   2230  FALL       1
I__236/O                                       InMux                        217              3447   2230  FALL       1
I__239/I                                       CascadeMux                     0              3447   2230  FALL       1
I__239/O                                       CascadeMux                     0              3447   2230  FALL       1
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   2230  FALL       1
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   2230  FALL       2
I__229/I                                       InMux                          0              3581   2230  FALL       1
I__229/O                                       InMux                        217              3798   2230  FALL       1
value_cnt_cry_8_THRU_LUT4_0_LC_6_6_1/in3       LogicCell40_SEQ_MODE_0000      0              3798   2230  FALL       1
value_cnt_cry_8_THRU_LUT4_0_LC_6_6_1/lcout     LogicCell40_SEQ_MODE_0000    288              4086   2230  FALL       1
I__446/I                                       LocalMux                       0              4086   2230  FALL       1
I__446/O                                       LocalMux                     309              4394   2230  FALL       1
I__447/I                                       InMux                          0              4394   2230  FALL       1
I__447/O                                       InMux                        217              4612   2230  FALL       1
I__448/I                                       CascadeMux                     0              4612   2230  FALL       1
I__448/O                                       CascadeMux                     0              4612   2230  FALL       1
value_cnt_9_LC_7_6_2/in2                       LogicCell40_SEQ_MODE_1011      0              4612   2230  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__437/I                                          ClkMux                         0              2073  RISE       1
I__437/O                                          ClkMux                       309              2381  RISE       1
value_cnt_9_LC_7_6_2/clk                          LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_6_LC_5_5_2/lcout
Path End         : value_cnt_7_LC_5_5_3/in3
Capture Clock    : value_cnt_7_LC_5_5_3/clk
Hold Constraint  : 0p
Path slack       : 2231p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1691
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4612
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_6_LC_5_5_2/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_6_LC_5_5_2/lcout                     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__253/I                                       LocalMux                       0              2921   2230  FALL       1
I__253/O                                       LocalMux                     309              3230   2230  FALL       1
I__256/I                                       InMux                          0              3230   2230  FALL       1
I__256/O                                       InMux                        217              3447   2230  FALL       1
I__259/I                                       CascadeMux                     0              3447   2230  FALL       1
I__259/O                                       CascadeMux                     0              3447   2230  FALL       1
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/in2       LogicCell40_SEQ_MODE_0000      0              3447   2230  FALL       1
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/carryout  LogicCell40_SEQ_MODE_0000    133              3581   2230  FALL       2
I__240/I                                       InMux                          0              3581   2230  FALL       1
I__240/O                                       InMux                        217              3798   2230  FALL       1
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/in3       LogicCell40_SEQ_MODE_0000      0              3798   2230  FALL       1
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/lcout     LogicCell40_SEQ_MODE_0000    288              4086   2230  FALL       1
I__241/I                                       LocalMux                       0              4086   2230  FALL       1
I__241/O                                       LocalMux                     309              4394   2230  FALL       1
I__242/I                                       InMux                          0              4394   2230  FALL       1
I__242/O                                       InMux                        217              4612   2230  FALL       1
value_cnt_7_LC_5_5_3/in3                       LogicCell40_SEQ_MODE_1010      0              4612   2230  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_7_LC_5_5_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_5_LC_5_5_7/lcout
Path End         : value_cnt_6_LC_5_5_2/in3
Capture Clock    : value_cnt_6_LC_5_5_2/clk
Hold Constraint  : 0p
Path slack       : 2231p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1691
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4612
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_5_LC_5_5_7/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_5_LC_5_5_7/lcout                     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__264/I                                       LocalMux                       0              2921   2230  FALL       1
I__264/O                                       LocalMux                     309              3230   2230  FALL       1
I__267/I                                       InMux                          0              3230   2230  FALL       1
I__267/O                                       InMux                        217              3447   2230  FALL       1
I__270/I                                       CascadeMux                     0              3447   2230  FALL       1
I__270/O                                       CascadeMux                     0              3447   2230  FALL       1
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/in2       LogicCell40_SEQ_MODE_0000      0              3447   2230  FALL       1
value_cnt_cry_4_THRU_LUT4_0_LC_6_5_5/carryout  LogicCell40_SEQ_MODE_0000    133              3581   2230  FALL       2
I__250/I                                       InMux                          0              3581   2230  FALL       1
I__250/O                                       InMux                        217              3798   2230  FALL       1
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/in3       LogicCell40_SEQ_MODE_0000      0              3798   2230  FALL       1
value_cnt_cry_5_THRU_LUT4_0_LC_6_5_6/lcout     LogicCell40_SEQ_MODE_0000    288              4086   2230  FALL       1
I__251/I                                       LocalMux                       0              4086   2230  FALL       1
I__251/O                                       LocalMux                     309              4394   2230  FALL       1
I__252/I                                       InMux                          0              4394   2230  FALL       1
I__252/O                                       InMux                        217              4612   2230  FALL       1
value_cnt_6_LC_5_5_2/in3                       LogicCell40_SEQ_MODE_1010      0              4612   2230  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_6_LC_5_5_2/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_20_LC_5_7_4/lcout
Path End         : value_cnt_21_LC_5_7_7/in3
Capture Clock    : value_cnt_21_LC_5_7_7/clk
Hold Constraint  : 0p
Path slack       : 2231p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1691
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4612
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_20_LC_5_7_4/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_20_LC_5_7_4/lcout                     LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       3
I__274/I                                        LocalMux                       0              2921   1627  FALL       1
I__274/O                                        LocalMux                     309              3230   1627  FALL       1
I__277/I                                        InMux                          0              3230   1627  FALL       1
I__277/O                                        InMux                        217              3447   1627  FALL       1
I__280/I                                        CascadeMux                     0              3447   1627  FALL       1
I__280/O                                        CascadeMux                     0              3447   1627  FALL       1
value_cnt_cry_19_THRU_LUT4_0_LC_6_7_4/in2       LogicCell40_SEQ_MODE_0000      0              3447   1627  FALL       1
value_cnt_cry_19_THRU_LUT4_0_LC_6_7_4/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1627  FALL       2
I__399/I                                        InMux                          0              3581   2230  FALL       1
I__399/O                                        InMux                        217              3798   2230  FALL       1
value_cnt_cry_20_THRU_LUT4_0_LC_6_7_5/in3       LogicCell40_SEQ_MODE_0000      0              3798   2230  FALL       1
value_cnt_cry_20_THRU_LUT4_0_LC_6_7_5/lcout     LogicCell40_SEQ_MODE_0000    288              4086   2230  FALL       1
I__400/I                                        LocalMux                       0              4086   2230  FALL       1
I__400/O                                        LocalMux                     309              4394   2230  FALL       1
I__401/I                                        InMux                          0              4394   2230  FALL       1
I__401/O                                        InMux                        217              4612   2230  FALL       1
value_cnt_21_LC_5_7_7/in3                       LogicCell40_SEQ_MODE_1011      0              4612   2230  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_21_LC_5_7_7/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_19_LC_5_7_2/lcout
Path End         : value_cnt_20_LC_5_7_4/in3
Capture Clock    : value_cnt_20_LC_5_7_4/clk
Hold Constraint  : 0p
Path slack       : 2231p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1691
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4612
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_19_LC_5_7_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_19_LC_5_7_2/lcout                     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__285/I                                        LocalMux                       0              2921   1732  FALL       1
I__285/O                                        LocalMux                     309              3230   1732  FALL       1
I__288/I                                        InMux                          0              3230   1732  FALL       1
I__288/O                                        InMux                        217              3447   1732  FALL       1
I__290/I                                        CascadeMux                     0              3447   1732  FALL       1
I__290/O                                        CascadeMux                     0              3447   1732  FALL       1
value_cnt_cry_18_THRU_LUT4_0_LC_6_7_3/in2       LogicCell40_SEQ_MODE_0000      0              3447   1732  FALL       1
value_cnt_cry_18_THRU_LUT4_0_LC_6_7_3/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1732  FALL       2
I__271/I                                        InMux                          0              3581   2230  FALL       1
I__271/O                                        InMux                        217              3798   2230  FALL       1
value_cnt_cry_19_THRU_LUT4_0_LC_6_7_4/in3       LogicCell40_SEQ_MODE_0000      0              3798   2230  FALL       1
value_cnt_cry_19_THRU_LUT4_0_LC_6_7_4/lcout     LogicCell40_SEQ_MODE_0000    288              4086   2230  FALL       1
I__272/I                                        LocalMux                       0              4086   2230  FALL       1
I__272/O                                        LocalMux                     309              4394   2230  FALL       1
I__273/I                                        InMux                          0              4394   2230  FALL       1
I__273/O                                        InMux                        217              4612   2230  FALL       1
value_cnt_20_LC_5_7_4/in3                       LogicCell40_SEQ_MODE_1011      0              4612   2230  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_20_LC_5_7_4/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_18_LC_5_7_0/lcout
Path End         : value_cnt_19_LC_5_7_2/in3
Capture Clock    : value_cnt_19_LC_5_7_2/clk
Hold Constraint  : 0p
Path slack       : 2231p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1691
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4612
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_18_LC_5_7_0/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_18_LC_5_7_0/lcout                     LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       3
I__295/I                                        LocalMux                       0              2921   1838  FALL       1
I__295/O                                        LocalMux                     309              3230   1838  FALL       1
I__298/I                                        InMux                          0              3230   1838  FALL       1
I__298/O                                        InMux                        217              3447   1838  FALL       1
I__301/I                                        CascadeMux                     0              3447   1838  FALL       1
I__301/O                                        CascadeMux                     0              3447   1838  FALL       1
value_cnt_cry_17_THRU_LUT4_0_LC_6_7_2/in2       LogicCell40_SEQ_MODE_0000      0              3447   1838  FALL       1
value_cnt_cry_17_THRU_LUT4_0_LC_6_7_2/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1838  FALL       2
I__281/I                                        InMux                          0              3581   2230  FALL       1
I__281/O                                        InMux                        217              3798   2230  FALL       1
value_cnt_cry_18_THRU_LUT4_0_LC_6_7_3/in3       LogicCell40_SEQ_MODE_0000      0              3798   2230  FALL       1
value_cnt_cry_18_THRU_LUT4_0_LC_6_7_3/lcout     LogicCell40_SEQ_MODE_0000    288              4086   2230  FALL       1
I__282/I                                        LocalMux                       0              4086   2230  FALL       1
I__282/O                                        LocalMux                     309              4394   2230  FALL       1
I__283/I                                        InMux                          0              4394   2230  FALL       1
I__283/O                                        InMux                        217              4612   2230  FALL       1
value_cnt_19_LC_5_7_2/in3                       LogicCell40_SEQ_MODE_1010      0              4612   2230  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_19_LC_5_7_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_17_LC_5_7_5/lcout
Path End         : value_cnt_18_LC_5_7_0/in3
Capture Clock    : value_cnt_18_LC_5_7_0/clk
Hold Constraint  : 0p
Path slack       : 2231p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1691
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4612
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_17_LC_5_7_5/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_17_LC_5_7_5/lcout                     LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       3
I__306/I                                        LocalMux                       0              2921   1943  FALL       1
I__306/O                                        LocalMux                     309              3230   1943  FALL       1
I__309/I                                        InMux                          0              3230   1943  FALL       1
I__309/O                                        InMux                        217              3447   1943  FALL       1
I__311/I                                        CascadeMux                     0              3447   1943  FALL       1
I__311/O                                        CascadeMux                     0              3447   1943  FALL       1
value_cnt_cry_16_THRU_LUT4_0_LC_6_7_1/in2       LogicCell40_SEQ_MODE_0000      0              3447   1943  FALL       1
value_cnt_cry_16_THRU_LUT4_0_LC_6_7_1/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1943  FALL       2
I__291/I                                        InMux                          0              3581   2230  FALL       1
I__291/O                                        InMux                        217              3798   2230  FALL       1
value_cnt_cry_17_THRU_LUT4_0_LC_6_7_2/in3       LogicCell40_SEQ_MODE_0000      0              3798   2230  FALL       1
value_cnt_cry_17_THRU_LUT4_0_LC_6_7_2/lcout     LogicCell40_SEQ_MODE_0000    288              4086   2230  FALL       1
I__292/I                                        LocalMux                       0              4086   2230  FALL       1
I__292/O                                        LocalMux                     309              4394   2230  FALL       1
I__293/I                                        InMux                          0              4394   2230  FALL       1
I__293/O                                        InMux                        217              4612   2230  FALL       1
value_cnt_18_LC_5_7_0/in3                       LogicCell40_SEQ_MODE_1011      0              4612   2230  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_18_LC_5_7_0/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_16_LC_5_7_6/lcout
Path End         : value_cnt_17_LC_5_7_5/in3
Capture Clock    : value_cnt_17_LC_5_7_5/clk
Hold Constraint  : 0p
Path slack       : 2231p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1691
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4612
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_16_LC_5_7_6/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_16_LC_5_7_6/lcout                     LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       3
I__315/I                                        LocalMux                       0              2921   2048  FALL       1
I__315/O                                        LocalMux                     309              3230   2048  FALL       1
I__318/I                                        InMux                          0              3230   2048  FALL       1
I__318/O                                        InMux                        217              3447   2048  FALL       1
I__321/I                                        CascadeMux                     0              3447   2048  FALL       1
I__321/O                                        CascadeMux                     0              3447   2048  FALL       1
value_cnt_cry_15_THRU_LUT4_0_LC_6_7_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   2048  FALL       1
value_cnt_cry_15_THRU_LUT4_0_LC_6_7_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   2048  FALL       2
I__302/I                                        InMux                          0              3581   2230  FALL       1
I__302/O                                        InMux                        217              3798   2230  FALL       1
value_cnt_cry_16_THRU_LUT4_0_LC_6_7_1/in3       LogicCell40_SEQ_MODE_0000      0              3798   2230  FALL       1
value_cnt_cry_16_THRU_LUT4_0_LC_6_7_1/lcout     LogicCell40_SEQ_MODE_0000    288              4086   2230  FALL       1
I__303/I                                        LocalMux                       0              4086   2230  FALL       1
I__303/O                                        LocalMux                     309              4394   2230  FALL       1
I__304/I                                        InMux                          0              4394   2230  FALL       1
I__304/O                                        InMux                        217              4612   2230  FALL       1
value_cnt_17_LC_5_7_5/in3                       LogicCell40_SEQ_MODE_1011      0              4612   2230  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_17_LC_5_7_5/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_14_LC_5_6_0/lcout
Path End         : value_cnt_15_LC_5_6_7/in3
Capture Clock    : value_cnt_15_LC_5_6_7/clk
Hold Constraint  : 0p
Path slack       : 2231p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1691
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4612
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_14_LC_5_6_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_14_LC_5_6_0/lcout                     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__335/I                                        LocalMux                       0              2921   2230  FALL       1
I__335/O                                        LocalMux                     309              3230   2230  FALL       1
I__338/I                                        InMux                          0              3230   2230  FALL       1
I__338/O                                        InMux                        217              3447   2230  FALL       1
I__341/I                                        CascadeMux                     0              3447   2230  FALL       1
I__341/O                                        CascadeMux                     0              3447   2230  FALL       1
value_cnt_cry_13_THRU_LUT4_0_LC_6_6_6/in2       LogicCell40_SEQ_MODE_0000      0              3447   2230  FALL       1
value_cnt_cry_13_THRU_LUT4_0_LC_6_6_6/carryout  LogicCell40_SEQ_MODE_0000    133              3581   2230  FALL       2
I__322/I                                        InMux                          0              3581   2230  FALL       1
I__322/O                                        InMux                        217              3798   2230  FALL       1
value_cnt_cry_14_THRU_LUT4_0_LC_6_6_7/in3       LogicCell40_SEQ_MODE_0000      0              3798   2230  FALL       1
value_cnt_cry_14_THRU_LUT4_0_LC_6_6_7/lcout     LogicCell40_SEQ_MODE_0000    288              4086   2230  FALL       1
I__323/I                                        LocalMux                       0              4086   2230  FALL       1
I__323/O                                        LocalMux                     309              4394   2230  FALL       1
I__324/I                                        InMux                          0              4394   2230  FALL       1
I__324/O                                        InMux                        217              4612   2230  FALL       1
value_cnt_15_LC_5_6_7/in3                       LogicCell40_SEQ_MODE_1010      0              4612   2230  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_15_LC_5_6_7/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_13_LC_5_6_5/lcout
Path End         : value_cnt_14_LC_5_6_0/in3
Capture Clock    : value_cnt_14_LC_5_6_0/clk
Hold Constraint  : 0p
Path slack       : 2231p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1691
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4612
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_13_LC_5_6_5/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_13_LC_5_6_5/lcout                     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__346/I                                        LocalMux                       0              2921   2230  FALL       1
I__346/O                                        LocalMux                     309              3230   2230  FALL       1
I__349/I                                        InMux                          0              3230   2230  FALL       1
I__349/O                                        InMux                        217              3447   2230  FALL       1
I__352/I                                        CascadeMux                     0              3447   2230  FALL       1
I__352/O                                        CascadeMux                     0              3447   2230  FALL       1
value_cnt_cry_12_THRU_LUT4_0_LC_6_6_5/in2       LogicCell40_SEQ_MODE_0000      0              3447   2230  FALL       1
value_cnt_cry_12_THRU_LUT4_0_LC_6_6_5/carryout  LogicCell40_SEQ_MODE_0000    133              3581   2230  FALL       2
I__332/I                                        InMux                          0              3581   2230  FALL       1
I__332/O                                        InMux                        217              3798   2230  FALL       1
value_cnt_cry_13_THRU_LUT4_0_LC_6_6_6/in3       LogicCell40_SEQ_MODE_0000      0              3798   2230  FALL       1
value_cnt_cry_13_THRU_LUT4_0_LC_6_6_6/lcout     LogicCell40_SEQ_MODE_0000    288              4086   2230  FALL       1
I__333/I                                        LocalMux                       0              4086   2230  FALL       1
I__333/O                                        LocalMux                     309              4394   2230  FALL       1
I__334/I                                        InMux                          0              4394   2230  FALL       1
I__334/O                                        InMux                        217              4612   2230  FALL       1
value_cnt_14_LC_5_6_0/in3                       LogicCell40_SEQ_MODE_1010      0              4612   2230  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_14_LC_5_6_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_9_LC_7_6_2/lcout
Path End         : value_cnt_10_LC_5_6_2/in3
Capture Clock    : value_cnt_10_LC_5_6_2/clk
Hold Constraint  : 0p
Path slack       : 2231p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1691
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4612
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__437/I                                          ClkMux                         0              2073  RISE       1
I__437/O                                          ClkMux                       309              2381  RISE       1
value_cnt_9_LC_7_6_2/clk                          LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_9_LC_7_6_2/lcout                     LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       3
I__438/I                                       LocalMux                       0              2921   2230  FALL       1
I__438/O                                       LocalMux                     309              3230   2230  FALL       1
I__441/I                                       InMux                          0              3230   2230  FALL       1
I__441/O                                       InMux                        217              3447   2230  FALL       1
I__444/I                                       CascadeMux                     0              3447   2230  FALL       1
I__444/O                                       CascadeMux                     0              3447   2230  FALL       1
value_cnt_cry_8_THRU_LUT4_0_LC_6_6_1/in2       LogicCell40_SEQ_MODE_0000      0              3447   2230  FALL       1
value_cnt_cry_8_THRU_LUT4_0_LC_6_6_1/carryout  LogicCell40_SEQ_MODE_0000    133              3581   2230  FALL       2
I__218/I                                       InMux                          0              3581   2230  FALL       1
I__218/O                                       InMux                        217              3798   2230  FALL       1
value_cnt_cry_9_THRU_LUT4_0_LC_6_6_2/in3       LogicCell40_SEQ_MODE_0000      0              3798   2230  FALL       1
value_cnt_cry_9_THRU_LUT4_0_LC_6_6_2/lcout     LogicCell40_SEQ_MODE_0000    288              4086   2230  FALL       1
I__219/I                                       LocalMux                       0              4086   2230  FALL       1
I__219/O                                       LocalMux                     309              4394   2230  FALL       1
I__220/I                                       InMux                          0              4394   2230  FALL       1
I__220/O                                       InMux                        217              4612   2230  FALL       1
value_cnt_10_LC_5_6_2/in3                      LogicCell40_SEQ_MODE_1010      0              4612   2230  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_10_LC_5_6_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_11_LC_7_6_0/lcout
Path End         : value_cnt_12_LC_5_6_6/in3
Capture Clock    : value_cnt_12_LC_5_6_6/clk
Hold Constraint  : 0p
Path slack       : 2231p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1691
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4612
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__437/I                                          ClkMux                         0              2073  RISE       1
I__437/O                                          ClkMux                       309              2381  RISE       1
value_cnt_11_LC_7_6_0/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_11_LC_7_6_0/lcout                     LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       3
I__483/I                                        LocalMux                       0              2921   2230  FALL       1
I__483/O                                        LocalMux                     309              3230   2230  FALL       1
I__486/I                                        InMux                          0              3230   2230  FALL       1
I__486/O                                        InMux                        217              3447   2230  FALL       1
I__489/I                                        CascadeMux                     0              3447   2230  FALL       1
I__489/O                                        CascadeMux                     0              3447   2230  FALL       1
value_cnt_cry_10_THRU_LUT4_0_LC_6_6_3/in2       LogicCell40_SEQ_MODE_0000      0              3447   2230  FALL       1
value_cnt_cry_10_THRU_LUT4_0_LC_6_6_3/carryout  LogicCell40_SEQ_MODE_0000    133              3581   2230  FALL       2
I__207/I                                        InMux                          0              3581   2230  FALL       1
I__207/O                                        InMux                        217              3798   2230  FALL       1
value_cnt_cry_11_THRU_LUT4_0_LC_6_6_4/in3       LogicCell40_SEQ_MODE_0000      0              3798   2230  FALL       1
value_cnt_cry_11_THRU_LUT4_0_LC_6_6_4/lcout     LogicCell40_SEQ_MODE_0000    288              4086   2230  FALL       1
I__208/I                                        LocalMux                       0              4086   2230  FALL       1
I__208/O                                        LocalMux                     309              4394   2230  FALL       1
I__209/I                                        InMux                          0              4394   2230  FALL       1
I__209/O                                        InMux                        217              4612   2230  FALL       1
value_cnt_12_LC_5_6_6/in3                       LogicCell40_SEQ_MODE_1011      0              4612   2230  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_12_LC_5_6_6/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_4_LC_5_9_1/lcout
Path End         : value_cnt_0_LC_5_6_3/in1
Capture Clock    : value_cnt_0_LC_5_6_3/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1712
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4633
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_4_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_4_LC_5_9_1/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__141/I                        LocalMux                       0              2921   1880  FALL       1
I__141/O                        LocalMux                     309              3230   1880  FALL       1
I__144/I                        InMux                          0              3230   1880  FALL       1
I__144/O                        InMux                        217              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__451/I                        Odrv4                          0              3735   2251  FALL       1
I__451/O                        Odrv4                        372              4107   2251  FALL       1
I__462/I                        LocalMux                       0              4107   2251  FALL       1
I__462/O                        LocalMux                     309              4415   2251  FALL       1
I__466/I                        InMux                          0              4415   2251  FALL       1
I__466/O                        InMux                        217              4633   2251  FALL       1
value_cnt_0_LC_5_6_3/in1        LogicCell40_SEQ_MODE_1010      0              4633   2251  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_0_LC_5_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_4_LC_5_9_1/lcout
Path End         : value_cnt_1_LC_5_5_1/in1
Capture Clock    : value_cnt_1_LC_5_5_1/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1712
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4633
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_4_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_4_LC_5_9_1/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__141/I                        LocalMux                       0              2921   1880  FALL       1
I__141/O                        LocalMux                     309              3230   1880  FALL       1
I__144/I                        InMux                          0              3230   1880  FALL       1
I__144/O                        InMux                        217              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__453/I                        Odrv4                          0              3735   2251  FALL       1
I__453/O                        Odrv4                        372              4107   2251  FALL       1
I__464/I                        LocalMux                       0              4107   2251  FALL       1
I__464/O                        LocalMux                     309              4415   2251  FALL       1
I__473/I                        InMux                          0              4415   2251  FALL       1
I__473/O                        InMux                        217              4633   2251  FALL       1
value_cnt_1_LC_5_5_1/in1        LogicCell40_SEQ_MODE_1010      0              4633   2251  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_1_LC_5_5_1/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_4_LC_5_9_1/lcout
Path End         : value_cnt_10_LC_5_6_2/in0
Capture Clock    : value_cnt_10_LC_5_6_2/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1712
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4633
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_4_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_4_LC_5_9_1/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__141/I                        LocalMux                       0              2921   1880  FALL       1
I__141/O                        LocalMux                     309              3230   1880  FALL       1
I__144/I                        InMux                          0              3230   1880  FALL       1
I__144/O                        InMux                        217              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__451/I                        Odrv4                          0              3735   2251  FALL       1
I__451/O                        Odrv4                        372              4107   2251  FALL       1
I__462/I                        LocalMux                       0              4107   2251  FALL       1
I__462/O                        LocalMux                     309              4415   2251  FALL       1
I__467/I                        InMux                          0              4415   2251  FALL       1
I__467/O                        InMux                        217              4633   2251  FALL       1
value_cnt_10_LC_5_6_2/in0       LogicCell40_SEQ_MODE_1010      0              4633   2251  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_10_LC_5_6_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_4_LC_5_9_1/lcout
Path End         : value_cnt_12_LC_5_6_6/in0
Capture Clock    : value_cnt_12_LC_5_6_6/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1712
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4633
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_4_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_4_LC_5_9_1/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__141/I                        LocalMux                       0              2921   1880  FALL       1
I__141/O                        LocalMux                     309              3230   1880  FALL       1
I__144/I                        InMux                          0              3230   1880  FALL       1
I__144/O                        InMux                        217              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__451/I                        Odrv4                          0              3735   2251  FALL       1
I__451/O                        Odrv4                        372              4107   2251  FALL       1
I__462/I                        LocalMux                       0              4107   2251  FALL       1
I__462/O                        LocalMux                     309              4415   2251  FALL       1
I__468/I                        InMux                          0              4415   2251  FALL       1
I__468/O                        InMux                        217              4633   2251  FALL       1
value_cnt_12_LC_5_6_6/in0       LogicCell40_SEQ_MODE_1011      0              4633   2251  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_12_LC_5_6_6/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_4_LC_5_9_1/lcout
Path End         : value_cnt_13_LC_5_6_5/in1
Capture Clock    : value_cnt_13_LC_5_6_5/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1712
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4633
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_4_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_4_LC_5_9_1/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__141/I                        LocalMux                       0              2921   1880  FALL       1
I__141/O                        LocalMux                     309              3230   1880  FALL       1
I__144/I                        InMux                          0              3230   1880  FALL       1
I__144/O                        InMux                        217              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__451/I                        Odrv4                          0              3735   2251  FALL       1
I__451/O                        Odrv4                        372              4107   2251  FALL       1
I__462/I                        LocalMux                       0              4107   2251  FALL       1
I__462/O                        LocalMux                     309              4415   2251  FALL       1
I__469/I                        InMux                          0              4415   2251  FALL       1
I__469/O                        InMux                        217              4633   2251  FALL       1
value_cnt_13_LC_5_6_5/in1       LogicCell40_SEQ_MODE_1010      0              4633   2251  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_13_LC_5_6_5/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_4_LC_5_9_1/lcout
Path End         : value_cnt_14_LC_5_6_0/in0
Capture Clock    : value_cnt_14_LC_5_6_0/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1712
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4633
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_4_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_4_LC_5_9_1/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__141/I                        LocalMux                       0              2921   1880  FALL       1
I__141/O                        LocalMux                     309              3230   1880  FALL       1
I__144/I                        InMux                          0              3230   1880  FALL       1
I__144/O                        InMux                        217              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__451/I                        Odrv4                          0              3735   2251  FALL       1
I__451/O                        Odrv4                        372              4107   2251  FALL       1
I__462/I                        LocalMux                       0              4107   2251  FALL       1
I__462/O                        LocalMux                     309              4415   2251  FALL       1
I__470/I                        InMux                          0              4415   2251  FALL       1
I__470/O                        InMux                        217              4633   2251  FALL       1
value_cnt_14_LC_5_6_0/in0       LogicCell40_SEQ_MODE_1010      0              4633   2251  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_14_LC_5_6_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_4_LC_5_9_1/lcout
Path End         : value_cnt_15_LC_5_6_7/in1
Capture Clock    : value_cnt_15_LC_5_6_7/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1712
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4633
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_4_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_4_LC_5_9_1/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__141/I                        LocalMux                       0              2921   1880  FALL       1
I__141/O                        LocalMux                     309              3230   1880  FALL       1
I__144/I                        InMux                          0              3230   1880  FALL       1
I__144/O                        InMux                        217              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__451/I                        Odrv4                          0              3735   2251  FALL       1
I__451/O                        Odrv4                        372              4107   2251  FALL       1
I__462/I                        LocalMux                       0              4107   2251  FALL       1
I__462/O                        LocalMux                     309              4415   2251  FALL       1
I__471/I                        InMux                          0              4415   2251  FALL       1
I__471/O                        InMux                        217              4633   2251  FALL       1
value_cnt_15_LC_5_6_7/in1       LogicCell40_SEQ_MODE_1010      0              4633   2251  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_15_LC_5_6_7/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_4_LC_5_9_1/lcout
Path End         : value_cnt_8_LC_5_6_4/in0
Capture Clock    : value_cnt_8_LC_5_6_4/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1712
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4633
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_4_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_4_LC_5_9_1/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__141/I                        LocalMux                       0              2921   1880  FALL       1
I__141/O                        LocalMux                     309              3230   1880  FALL       1
I__144/I                        InMux                          0              3230   1880  FALL       1
I__144/O                        InMux                        217              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__451/I                        Odrv4                          0              3735   2251  FALL       1
I__451/O                        Odrv4                        372              4107   2251  FALL       1
I__462/I                        LocalMux                       0              4107   2251  FALL       1
I__462/O                        LocalMux                     309              4415   2251  FALL       1
I__472/I                        InMux                          0              4415   2251  FALL       1
I__472/O                        InMux                        217              4633   2251  FALL       1
value_cnt_8_LC_5_6_4/in0        LogicCell40_SEQ_MODE_1011      0              4633   2251  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_8_LC_5_6_4/clk                          LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_4_LC_5_9_1/lcout
Path End         : value_cnt_2_LC_5_5_6/in0
Capture Clock    : value_cnt_2_LC_5_5_6/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1712
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4633
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_4_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_4_LC_5_9_1/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__141/I                        LocalMux                       0              2921   1880  FALL       1
I__141/O                        LocalMux                     309              3230   1880  FALL       1
I__144/I                        InMux                          0              3230   1880  FALL       1
I__144/O                        InMux                        217              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__453/I                        Odrv4                          0              3735   2251  FALL       1
I__453/O                        Odrv4                        372              4107   2251  FALL       1
I__464/I                        LocalMux                       0              4107   2251  FALL       1
I__464/O                        LocalMux                     309              4415   2251  FALL       1
I__474/I                        InMux                          0              4415   2251  FALL       1
I__474/O                        InMux                        217              4633   2251  FALL       1
value_cnt_2_LC_5_5_6/in0        LogicCell40_SEQ_MODE_1010      0              4633   2251  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_2_LC_5_5_6/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_4_LC_5_9_1/lcout
Path End         : value_cnt_3_LC_5_5_5/in1
Capture Clock    : value_cnt_3_LC_5_5_5/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1712
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4633
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_4_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_4_LC_5_9_1/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__141/I                        LocalMux                       0              2921   1880  FALL       1
I__141/O                        LocalMux                     309              3230   1880  FALL       1
I__144/I                        InMux                          0              3230   1880  FALL       1
I__144/O                        InMux                        217              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__453/I                        Odrv4                          0              3735   2251  FALL       1
I__453/O                        Odrv4                        372              4107   2251  FALL       1
I__464/I                        LocalMux                       0              4107   2251  FALL       1
I__464/O                        LocalMux                     309              4415   2251  FALL       1
I__475/I                        InMux                          0              4415   2251  FALL       1
I__475/O                        InMux                        217              4633   2251  FALL       1
value_cnt_3_LC_5_5_5/in1        LogicCell40_SEQ_MODE_1010      0              4633   2251  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_3_LC_5_5_5/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_4_LC_5_9_1/lcout
Path End         : value_cnt_4_LC_5_5_4/in0
Capture Clock    : value_cnt_4_LC_5_5_4/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1712
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4633
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_4_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_4_LC_5_9_1/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__141/I                        LocalMux                       0              2921   1880  FALL       1
I__141/O                        LocalMux                     309              3230   1880  FALL       1
I__144/I                        InMux                          0              3230   1880  FALL       1
I__144/O                        InMux                        217              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__453/I                        Odrv4                          0              3735   2251  FALL       1
I__453/O                        Odrv4                        372              4107   2251  FALL       1
I__464/I                        LocalMux                       0              4107   2251  FALL       1
I__464/O                        LocalMux                     309              4415   2251  FALL       1
I__476/I                        InMux                          0              4415   2251  FALL       1
I__476/O                        InMux                        217              4633   2251  FALL       1
value_cnt_4_LC_5_5_4/in0        LogicCell40_SEQ_MODE_1010      0              4633   2251  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_4_LC_5_5_4/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_4_LC_5_9_1/lcout
Path End         : value_cnt_5_LC_5_5_7/in1
Capture Clock    : value_cnt_5_LC_5_5_7/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1712
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4633
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_4_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_4_LC_5_9_1/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__141/I                        LocalMux                       0              2921   1880  FALL       1
I__141/O                        LocalMux                     309              3230   1880  FALL       1
I__144/I                        InMux                          0              3230   1880  FALL       1
I__144/O                        InMux                        217              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__453/I                        Odrv4                          0              3735   2251  FALL       1
I__453/O                        Odrv4                        372              4107   2251  FALL       1
I__464/I                        LocalMux                       0              4107   2251  FALL       1
I__464/O                        LocalMux                     309              4415   2251  FALL       1
I__477/I                        InMux                          0              4415   2251  FALL       1
I__477/O                        InMux                        217              4633   2251  FALL       1
value_cnt_5_LC_5_5_7/in1        LogicCell40_SEQ_MODE_1010      0              4633   2251  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_5_LC_5_5_7/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_4_LC_5_9_1/lcout
Path End         : value_cnt_6_LC_5_5_2/in0
Capture Clock    : value_cnt_6_LC_5_5_2/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1712
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4633
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_4_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_4_LC_5_9_1/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__141/I                        LocalMux                       0              2921   1880  FALL       1
I__141/O                        LocalMux                     309              3230   1880  FALL       1
I__144/I                        InMux                          0              3230   1880  FALL       1
I__144/O                        InMux                        217              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__453/I                        Odrv4                          0              3735   2251  FALL       1
I__453/O                        Odrv4                        372              4107   2251  FALL       1
I__464/I                        LocalMux                       0              4107   2251  FALL       1
I__464/O                        LocalMux                     309              4415   2251  FALL       1
I__478/I                        InMux                          0              4415   2251  FALL       1
I__478/O                        InMux                        217              4633   2251  FALL       1
value_cnt_6_LC_5_5_2/in0        LogicCell40_SEQ_MODE_1010      0              4633   2251  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_6_LC_5_5_2/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_4_LC_5_9_1/lcout
Path End         : value_cnt_7_LC_5_5_3/in1
Capture Clock    : value_cnt_7_LC_5_5_3/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1712
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4633
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_4_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_4_LC_5_9_1/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__141/I                        LocalMux                       0              2921   1880  FALL       1
I__141/O                        LocalMux                     309              3230   1880  FALL       1
I__144/I                        InMux                          0              3230   1880  FALL       1
I__144/O                        InMux                        217              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__453/I                        Odrv4                          0              3735   2251  FALL       1
I__453/O                        Odrv4                        372              4107   2251  FALL       1
I__464/I                        LocalMux                       0              4107   2251  FALL       1
I__464/O                        LocalMux                     309              4415   2251  FALL       1
I__479/I                        InMux                          0              4415   2251  FALL       1
I__479/O                        InMux                        217              4633   2251  FALL       1
value_cnt_7_LC_5_5_3/in1        LogicCell40_SEQ_MODE_1010      0              4633   2251  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_7_LC_5_5_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_0_LC_5_6_3/lcout
Path End         : value_cnt_1_LC_5_5_1/in3
Capture Clock    : value_cnt_1_LC_5_5_1/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1803
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4724
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_0_LC_5_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_0_LC_5_6_3/lcout                  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__187/I                                    LocalMux                       0              2921   2342  FALL       1
I__187/O                                    LocalMux                     309              3230   2342  FALL       1
I__190/I                                    InMux                          0              3230   2342  FALL       1
I__190/O                                    InMux                        217              3447   2342  FALL       1
value_cnt_cry_c_0_LC_6_5_0/in1              LogicCell40_SEQ_MODE_0000      0              3447   2342  FALL       1
value_cnt_cry_c_0_LC_6_5_0/carryout         LogicCell40_SEQ_MODE_0000    245              3693   2342  FALL       2
I__177/I                                    InMux                          0              3693   2342  FALL       1
I__177/O                                    InMux                        217              3910   2342  FALL       1
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/in3    LogicCell40_SEQ_MODE_0000      0              3910   2342  FALL       1
value_cnt_cry_0_THRU_LUT4_0_LC_6_5_1/lcout  LogicCell40_SEQ_MODE_0000    288              4198   2342  FALL       1
I__178/I                                    LocalMux                       0              4198   2342  FALL       1
I__178/O                                    LocalMux                     309              4506   2342  FALL       1
I__179/I                                    InMux                          0              4506   2342  FALL       1
I__179/O                                    InMux                        217              4724   2342  FALL       1
value_cnt_1_LC_5_5_1/in3                    LogicCell40_SEQ_MODE_1010      0              4724   2342  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_1_LC_5_5_1/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_7_LC_5_5_3/lcout
Path End         : value_cnt_8_LC_5_6_4/in3
Capture Clock    : value_cnt_8_LC_5_6_4/clk
Hold Constraint  : 0p
Path slack       : 2406p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1866
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4787
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_7_LC_5_5_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_7_LC_5_5_3/lcout                     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__243/I                                       LocalMux                       0              2921   2406  FALL       1
I__243/O                                       LocalMux                     309              3230   2406  FALL       1
I__246/I                                       InMux                          0              3230   2406  FALL       1
I__246/O                                       InMux                        217              3447   2406  FALL       1
I__249/I                                       CascadeMux                     0              3447   2406  FALL       1
I__249/O                                       CascadeMux                     0              3447   2406  FALL       1
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/in2       LogicCell40_SEQ_MODE_0000      0              3447   2406  FALL       1
value_cnt_cry_6_THRU_LUT4_0_LC_6_5_7/carryout  LogicCell40_SEQ_MODE_0000    133              3581   2406  FALL       1
IN_MUX_bfv_6_6_0_/carryinitin                  ICE_CARRY_IN_MUX               0              3581   2406  FALL       1
IN_MUX_bfv_6_6_0_/carryinitout                 ICE_CARRY_IN_MUX             175              3756   2406  FALL       2
I__230/I                                       InMux                          0              3756   2406  FALL       1
I__230/O                                       InMux                        217              3973   2406  FALL       1
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/in3       LogicCell40_SEQ_MODE_0000      0              3973   2406  FALL       1
value_cnt_cry_7_THRU_LUT4_0_LC_6_6_0/lcout     LogicCell40_SEQ_MODE_0000    288              4261   2406  FALL       1
I__231/I                                       LocalMux                       0              4261   2406  FALL       1
I__231/O                                       LocalMux                     309              4570   2406  FALL       1
I__232/I                                       InMux                          0              4570   2406  FALL       1
I__232/O                                       InMux                        217              4787   2406  FALL       1
value_cnt_8_LC_5_6_4/in3                       LogicCell40_SEQ_MODE_1011      0              4787   2406  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_8_LC_5_6_4/clk                          LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_15_LC_5_6_7/lcout
Path End         : value_cnt_16_LC_5_7_6/in3
Capture Clock    : value_cnt_16_LC_5_7_6/clk
Hold Constraint  : 0p
Path slack       : 2406p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 1866
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4787
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_15_LC_5_6_7/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_15_LC_5_6_7/lcout                     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__325/I                                        LocalMux                       0              2921   2328  FALL       1
I__325/O                                        LocalMux                     309              3230   2328  FALL       1
I__328/I                                        InMux                          0              3230   2328  FALL       1
I__328/O                                        InMux                        217              3447   2328  FALL       1
I__331/I                                        CascadeMux                     0              3447   2328  FALL       1
I__331/O                                        CascadeMux                     0              3447   2328  FALL       1
value_cnt_cry_14_THRU_LUT4_0_LC_6_6_7/in2       LogicCell40_SEQ_MODE_0000      0              3447   2328  FALL       1
value_cnt_cry_14_THRU_LUT4_0_LC_6_6_7/carryout  LogicCell40_SEQ_MODE_0000    133              3581   2328  FALL       1
IN_MUX_bfv_6_7_0_/carryinitin                   ICE_CARRY_IN_MUX               0              3581   2328  FALL       1
IN_MUX_bfv_6_7_0_/carryinitout                  ICE_CARRY_IN_MUX             175              3756   2328  FALL       2
I__312/I                                        InMux                          0              3756   2406  FALL       1
I__312/O                                        InMux                        217              3973   2406  FALL       1
value_cnt_cry_15_THRU_LUT4_0_LC_6_7_0/in3       LogicCell40_SEQ_MODE_0000      0              3973   2406  FALL       1
value_cnt_cry_15_THRU_LUT4_0_LC_6_7_0/lcout     LogicCell40_SEQ_MODE_0000    288              4261   2406  FALL       1
I__313/I                                        LocalMux                       0              4261   2406  FALL       1
I__313/O                                        LocalMux                     309              4570   2406  FALL       1
I__314/I                                        InMux                          0              4570   2406  FALL       1
I__314/O                                        InMux                        217              4787   2406  FALL       1
value_cnt_16_LC_5_7_6/in3                       LogicCell40_SEQ_MODE_1011      0              4787   2406  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_16_LC_5_7_6/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_4_LC_5_9_1/lcout
Path End         : value_cnt_11_LC_7_6_0/in0
Capture Clock    : value_cnt_11_LC_7_6_0/clk
Hold Constraint  : 0p
Path slack       : 2567p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 2027
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4948
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_4_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_4_LC_5_9_1/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__141/I                        LocalMux                       0              2921   1880  FALL       1
I__141/O                        LocalMux                     309              3230   1880  FALL       1
I__144/I                        InMux                          0              3230   1880  FALL       1
I__144/O                        InMux                        217              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__454/I                        Odrv4                          0              3735   2567  FALL       1
I__454/O                        Odrv4                        372              4107   2567  FALL       1
I__465/I                        Span4Mux_h                     0              4107   2567  FALL       1
I__465/O                        Span4Mux_h                   316              4422   2567  FALL       1
I__480/I                        LocalMux                       0              4422   2567  FALL       1
I__480/O                        LocalMux                     309              4731   2567  FALL       1
I__481/I                        InMux                          0              4731   2567  FALL       1
I__481/O                        InMux                        217              4948   2567  FALL       1
value_cnt_11_LC_7_6_0/in0       LogicCell40_SEQ_MODE_1011      0              4948   2567  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__437/I                                          ClkMux                         0              2073  RISE       1
I__437/O                                          ClkMux                       309              2381  RISE       1
value_cnt_11_LC_7_6_0/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_4_LC_5_9_1/lcout
Path End         : value_cnt_9_LC_7_6_2/in0
Capture Clock    : value_cnt_9_LC_7_6_2/clk
Hold Constraint  : 0p
Path slack       : 2567p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 2027
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4948
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_4_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_4_LC_5_9_1/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__141/I                        LocalMux                       0              2921   1880  FALL       1
I__141/O                        LocalMux                     309              3230   1880  FALL       1
I__144/I                        InMux                          0              3230   1880  FALL       1
I__144/O                        InMux                        217              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
UC.ep_RNIHT06_4_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      24
I__454/I                        Odrv4                          0              3735   2567  FALL       1
I__454/O                        Odrv4                        372              4107   2567  FALL       1
I__465/I                        Span4Mux_h                     0              4107   2567  FALL       1
I__465/O                        Span4Mux_h                   316              4422   2567  FALL       1
I__480/I                        LocalMux                       0              4422   2567  FALL       1
I__480/O                        LocalMux                     309              4731   2567  FALL       1
I__482/I                        InMux                          0              4731   2567  FALL       1
I__482/O                        InMux                        217              4948   2567  FALL       1
value_cnt_9_LC_7_6_2/in0        LogicCell40_SEQ_MODE_1011      0              4948   2567  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__437/I                                          ClkMux                         0              2073  RISE       1
I__437/O                                          ClkMux                       309              2381  RISE       1
value_cnt_9_LC_7_6_2/clk                          LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_7_LC_5_5_3/lcout
Path End         : UC.ep_5_LC_4_8_4/in3
Capture Clock    : UC.ep_5_LC_4_8_4/clk
Hold Constraint  : 0p
Path slack       : 2693p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 2153
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5074
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_7_LC_5_5_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_7_LC_5_5_3/lcout           LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__244/I                             LocalMux                       0              2921   2693  FALL       1
I__244/O                             LocalMux                     309              3230   2693  FALL       1
I__247/I                             InMux                          0              3230   2693  FALL       1
I__247/O                             InMux                        217              3447   2693  FALL       1
value_cnt_RNIQ34K1_4_LC_4_6_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   2693  FALL       1
value_cnt_RNIQ34K1_4_LC_4_6_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2693  FALL       1
I__95/I                              LocalMux                       0              3735   2693  FALL       1
I__95/O                              LocalMux                     309              4044   2693  FALL       1
I__96/I                              InMux                          0              4044   2693  FALL       1
I__96/O                              InMux                        217              4261   2693  FALL       1
value_cnt_RNIIFHL6_0_LC_4_7_7/in3    LogicCell40_SEQ_MODE_0000      0              4261   2693  FALL       1
value_cnt_RNIIFHL6_0_LC_4_7_7/lcout  LogicCell40_SEQ_MODE_0000    288              4548   2693  FALL       4
I__122/I                             LocalMux                       0              4548   2693  FALL       1
I__122/O                             LocalMux                     309              4857   2693  FALL       1
I__124/I                             InMux                          0              4857   2693  FALL       1
I__124/O                             InMux                        217              5074   2693  FALL       1
UC.ep_5_LC_4_8_4/in3                 LogicCell40_SEQ_MODE_1010      0              5074   2693  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_7_LC_5_5_3/lcout
Path End         : UC.ep_3_LC_4_8_0/in0
Capture Clock    : UC.ep_3_LC_4_8_0/clk
Hold Constraint  : 0p
Path slack       : 2693p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 2153
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5074
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_7_LC_5_5_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_7_LC_5_5_3/lcout           LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__244/I                             LocalMux                       0              2921   2693  FALL       1
I__244/O                             LocalMux                     309              3230   2693  FALL       1
I__247/I                             InMux                          0              3230   2693  FALL       1
I__247/O                             InMux                        217              3447   2693  FALL       1
value_cnt_RNIQ34K1_4_LC_4_6_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   2693  FALL       1
value_cnt_RNIQ34K1_4_LC_4_6_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2693  FALL       1
I__95/I                              LocalMux                       0              3735   2693  FALL       1
I__95/O                              LocalMux                     309              4044   2693  FALL       1
I__96/I                              InMux                          0              4044   2693  FALL       1
I__96/O                              InMux                        217              4261   2693  FALL       1
value_cnt_RNIIFHL6_0_LC_4_7_7/in3    LogicCell40_SEQ_MODE_0000      0              4261   2693  FALL       1
value_cnt_RNIIFHL6_0_LC_4_7_7/lcout  LogicCell40_SEQ_MODE_0000    288              4548   2693  FALL       4
I__123/I                             LocalMux                       0              4548   2693  FALL       1
I__123/O                             LocalMux                     309              4857   2693  FALL       1
I__126/I                             InMux                          0              4857   2693  FALL       1
I__126/O                             InMux                        217              5074   2693  FALL       1
UC.ep_3_LC_4_8_0/in0                 LogicCell40_SEQ_MODE_1010      0              5074   2693  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_3_LC_4_8_0/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_7_LC_5_5_3/lcout
Path End         : UC.ep_6_LC_4_8_1/in2
Capture Clock    : UC.ep_6_LC_4_8_1/clk
Hold Constraint  : 0p
Path slack       : 2693p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 2153
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5074
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_7_LC_5_5_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_7_LC_5_5_3/lcout           LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__244/I                             LocalMux                       0              2921   2693  FALL       1
I__244/O                             LocalMux                     309              3230   2693  FALL       1
I__247/I                             InMux                          0              3230   2693  FALL       1
I__247/O                             InMux                        217              3447   2693  FALL       1
value_cnt_RNIQ34K1_4_LC_4_6_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   2693  FALL       1
value_cnt_RNIQ34K1_4_LC_4_6_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2693  FALL       1
I__95/I                              LocalMux                       0              3735   2693  FALL       1
I__95/O                              LocalMux                     309              4044   2693  FALL       1
I__96/I                              InMux                          0              4044   2693  FALL       1
I__96/O                              InMux                        217              4261   2693  FALL       1
value_cnt_RNIIFHL6_0_LC_4_7_7/in3    LogicCell40_SEQ_MODE_0000      0              4261   2693  FALL       1
value_cnt_RNIIFHL6_0_LC_4_7_7/lcout  LogicCell40_SEQ_MODE_0000    288              4548   2693  FALL       4
I__122/I                             LocalMux                       0              4548   2693  FALL       1
I__122/O                             LocalMux                     309              4857   2693  FALL       1
I__125/I                             InMux                          0              4857   2693  FALL       1
I__125/O                             InMux                        217              5074   2693  FALL       1
I__128/I                             CascadeMux                     0              5074   2693  FALL       1
I__128/O                             CascadeMux                     0              5074   2693  FALL       1
UC.ep_6_LC_4_8_1/in2                 LogicCell40_SEQ_MODE_1010      0              5074   2693  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_6_LC_4_8_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : value_cnt_7_LC_5_5_3/lcout
Path End         : UC.ep_2_LC_4_8_3/in1
Capture Clock    : UC.ep_2_LC_4_8_3/clk
Hold Constraint  : 0p
Path slack       : 2693p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 2153
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5074
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_7_LC_5_5_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
value_cnt_7_LC_5_5_3/lcout           LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__244/I                             LocalMux                       0              2921   2693  FALL       1
I__244/O                             LocalMux                     309              3230   2693  FALL       1
I__247/I                             InMux                          0              3230   2693  FALL       1
I__247/O                             InMux                        217              3447   2693  FALL       1
value_cnt_RNIQ34K1_4_LC_4_6_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   2693  FALL       1
value_cnt_RNIQ34K1_4_LC_4_6_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2693  FALL       1
I__95/I                              LocalMux                       0              3735   2693  FALL       1
I__95/O                              LocalMux                     309              4044   2693  FALL       1
I__96/I                              InMux                          0              4044   2693  FALL       1
I__96/O                              InMux                        217              4261   2693  FALL       1
value_cnt_RNIIFHL6_0_LC_4_7_7/in3    LogicCell40_SEQ_MODE_0000      0              4261   2693  FALL       1
value_cnt_RNIIFHL6_0_LC_4_7_7/lcout  LogicCell40_SEQ_MODE_0000    288              4548   2693  FALL       4
I__123/I                             LocalMux                       0              4548   2693  FALL       1
I__123/O                             LocalMux                     309              4857   2693  FALL       1
I__127/I                             InMux                          0              4857   2693  FALL       1
I__127/O                             InMux                        217              5074   2693  FALL       1
UC.ep_2_LC_4_8_3/in1                 LogicCell40_SEQ_MODE_1010      0              5074   2693  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_2_LC_4_8_3/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_5_LC_4_8_4/lcout
Path End         : register10_0_LC_6_8_5/ce
Capture Clock    : register10_0_LC_6_8_5/clk
Hold Constraint  : 0p
Path slack       : 2757p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 2217
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5138
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_5_LC_4_8_4/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL      12
I__555/I                        LocalMux                       0              2921   2756  FALL       1
I__555/O                        LocalMux                     309              3230   2756  FALL       1
I__559/I                        InMux                          0              3230   2756  FALL       1
I__559/O                        InMux                        217              3447   2756  FALL       1
UC.ep_RNIDP06_2_LC_5_8_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   2756  FALL       1
UC.ep_RNIDP06_2_LC_5_8_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2756  FALL      10
I__525/I                        Odrv12                         0              3735   2756  FALL       1
I__525/O                        Odrv12                       540              4275   2756  FALL       1
I__527/I                        LocalMux                       0              4275   2756  FALL       1
I__527/O                        LocalMux                     309              4584   2756  FALL       1
I__529/I                        CEMux                          0              4584   2756  FALL       1
I__529/O                        CEMux                        554              5138   2756  FALL       1
register10_0_LC_6_8_5/ce        LogicCell40_SEQ_MODE_1011      0              5138   2756  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_0_LC_6_8_5/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_5_LC_4_8_4/lcout
Path End         : register10_2_LC_6_8_3/ce
Capture Clock    : register10_2_LC_6_8_3/clk
Hold Constraint  : 0p
Path slack       : 2757p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 2217
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5138
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_5_LC_4_8_4/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL      12
I__555/I                        LocalMux                       0              2921   2756  FALL       1
I__555/O                        LocalMux                     309              3230   2756  FALL       1
I__559/I                        InMux                          0              3230   2756  FALL       1
I__559/O                        InMux                        217              3447   2756  FALL       1
UC.ep_RNIDP06_2_LC_5_8_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   2756  FALL       1
UC.ep_RNIDP06_2_LC_5_8_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2756  FALL      10
I__525/I                        Odrv12                         0              3735   2756  FALL       1
I__525/O                        Odrv12                       540              4275   2756  FALL       1
I__527/I                        LocalMux                       0              4275   2756  FALL       1
I__527/O                        LocalMux                     309              4584   2756  FALL       1
I__529/I                        CEMux                          0              4584   2756  FALL       1
I__529/O                        CEMux                        554              5138   2756  FALL       1
register10_2_LC_6_8_3/ce        LogicCell40_SEQ_MODE_1010      0              5138   2756  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_2_LC_6_8_3/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_5_LC_4_8_4/lcout
Path End         : register10_1_LC_6_8_0/ce
Capture Clock    : register10_1_LC_6_8_0/clk
Hold Constraint  : 0p
Path slack       : 2757p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 2217
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5138
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_5_LC_4_8_4/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL      12
I__555/I                        LocalMux                       0              2921   2756  FALL       1
I__555/O                        LocalMux                     309              3230   2756  FALL       1
I__559/I                        InMux                          0              3230   2756  FALL       1
I__559/O                        InMux                        217              3447   2756  FALL       1
UC.ep_RNIDP06_2_LC_5_8_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   2756  FALL       1
UC.ep_RNIDP06_2_LC_5_8_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2756  FALL      10
I__525/I                        Odrv12                         0              3735   2756  FALL       1
I__525/O                        Odrv12                       540              4275   2756  FALL       1
I__527/I                        LocalMux                       0              4275   2756  FALL       1
I__527/O                        LocalMux                     309              4584   2756  FALL       1
I__529/I                        CEMux                          0              4584   2756  FALL       1
I__529/O                        CEMux                        554              5138   2756  FALL       1
register10_1_LC_6_8_0/ce        LogicCell40_SEQ_MODE_1010      0              5138   2756  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_1_LC_6_8_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_5_LC_4_8_4/lcout
Path End         : register10_8_LC_6_9_6/ce
Capture Clock    : register10_8_LC_6_9_6/clk
Hold Constraint  : 0p
Path slack       : 3276p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 2736
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5657
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_5_LC_4_8_4/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL      12
I__555/I                        LocalMux                       0              2921   2756  FALL       1
I__555/O                        LocalMux                     309              3230   2756  FALL       1
I__559/I                        InMux                          0              3230   2756  FALL       1
I__559/O                        InMux                        217              3447   2756  FALL       1
UC.ep_RNIDP06_2_LC_5_8_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   2756  FALL       1
UC.ep_RNIDP06_2_LC_5_8_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2756  FALL      10
I__526/I                        Odrv4                          0              3735   3275  FALL       1
I__526/O                        Odrv4                        372              4107   3275  FALL       1
I__528/I                        Span4Mux_h                     0              4107   3275  FALL       1
I__528/O                        Span4Mux_h                   316              4422   3275  FALL       1
I__530/I                        Span4Mux_v                     0              4422   3275  FALL       1
I__530/O                        Span4Mux_v                   372              4794   3275  FALL       1
I__531/I                        LocalMux                       0              4794   3275  FALL       1
I__531/O                        LocalMux                     309              5103   3275  FALL       1
I__532/I                        CEMux                          0              5103   3275  FALL       1
I__532/O                        CEMux                        554              5657   3275  FALL       1
register10_8_LC_6_9_6/ce        LogicCell40_SEQ_MODE_1010      0              5657   3275  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_8_LC_6_9_6/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_5_LC_4_8_4/lcout
Path End         : register10_9_LC_6_9_5/ce
Capture Clock    : register10_9_LC_6_9_5/clk
Hold Constraint  : 0p
Path slack       : 3276p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 2736
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5657
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_5_LC_4_8_4/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL      12
I__555/I                        LocalMux                       0              2921   2756  FALL       1
I__555/O                        LocalMux                     309              3230   2756  FALL       1
I__559/I                        InMux                          0              3230   2756  FALL       1
I__559/O                        InMux                        217              3447   2756  FALL       1
UC.ep_RNIDP06_2_LC_5_8_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   2756  FALL       1
UC.ep_RNIDP06_2_LC_5_8_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2756  FALL      10
I__526/I                        Odrv4                          0              3735   3275  FALL       1
I__526/O                        Odrv4                        372              4107   3275  FALL       1
I__528/I                        Span4Mux_h                     0              4107   3275  FALL       1
I__528/O                        Span4Mux_h                   316              4422   3275  FALL       1
I__530/I                        Span4Mux_v                     0              4422   3275  FALL       1
I__530/O                        Span4Mux_v                   372              4794   3275  FALL       1
I__531/I                        LocalMux                       0              4794   3275  FALL       1
I__531/O                        LocalMux                     309              5103   3275  FALL       1
I__532/I                        CEMux                          0              5103   3275  FALL       1
I__532/O                        CEMux                        554              5657   3275  FALL       1
register10_9_LC_6_9_5/ce        LogicCell40_SEQ_MODE_1010      0              5657   3275  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_9_LC_6_9_5/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_5_LC_4_8_4/lcout
Path End         : register10_7_LC_6_9_4/ce
Capture Clock    : register10_7_LC_6_9_4/clk
Hold Constraint  : 0p
Path slack       : 3276p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 2736
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5657
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_5_LC_4_8_4/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL      12
I__555/I                        LocalMux                       0              2921   2756  FALL       1
I__555/O                        LocalMux                     309              3230   2756  FALL       1
I__559/I                        InMux                          0              3230   2756  FALL       1
I__559/O                        InMux                        217              3447   2756  FALL       1
UC.ep_RNIDP06_2_LC_5_8_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   2756  FALL       1
UC.ep_RNIDP06_2_LC_5_8_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2756  FALL      10
I__526/I                        Odrv4                          0              3735   3275  FALL       1
I__526/O                        Odrv4                        372              4107   3275  FALL       1
I__528/I                        Span4Mux_h                     0              4107   3275  FALL       1
I__528/O                        Span4Mux_h                   316              4422   3275  FALL       1
I__530/I                        Span4Mux_v                     0              4422   3275  FALL       1
I__530/O                        Span4Mux_v                   372              4794   3275  FALL       1
I__531/I                        LocalMux                       0              4794   3275  FALL       1
I__531/O                        LocalMux                     309              5103   3275  FALL       1
I__532/I                        CEMux                          0              5103   3275  FALL       1
I__532/O                        CEMux                        554              5657   3275  FALL       1
register10_7_LC_6_9_4/ce        LogicCell40_SEQ_MODE_1010      0              5657   3275  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_7_LC_6_9_4/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_5_LC_4_8_4/lcout
Path End         : register10_5_LC_6_9_3/ce
Capture Clock    : register10_5_LC_6_9_3/clk
Hold Constraint  : 0p
Path slack       : 3276p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 2736
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5657
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_5_LC_4_8_4/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL      12
I__555/I                        LocalMux                       0              2921   2756  FALL       1
I__555/O                        LocalMux                     309              3230   2756  FALL       1
I__559/I                        InMux                          0              3230   2756  FALL       1
I__559/O                        InMux                        217              3447   2756  FALL       1
UC.ep_RNIDP06_2_LC_5_8_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   2756  FALL       1
UC.ep_RNIDP06_2_LC_5_8_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2756  FALL      10
I__526/I                        Odrv4                          0              3735   3275  FALL       1
I__526/O                        Odrv4                        372              4107   3275  FALL       1
I__528/I                        Span4Mux_h                     0              4107   3275  FALL       1
I__528/O                        Span4Mux_h                   316              4422   3275  FALL       1
I__530/I                        Span4Mux_v                     0              4422   3275  FALL       1
I__530/O                        Span4Mux_v                   372              4794   3275  FALL       1
I__531/I                        LocalMux                       0              4794   3275  FALL       1
I__531/O                        LocalMux                     309              5103   3275  FALL       1
I__532/I                        CEMux                          0              5103   3275  FALL       1
I__532/O                        CEMux                        554              5657   3275  FALL       1
register10_5_LC_6_9_3/ce        LogicCell40_SEQ_MODE_1010      0              5657   3275  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_5_LC_6_9_3/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_5_LC_4_8_4/lcout
Path End         : register10_4_LC_6_9_2/ce
Capture Clock    : register10_4_LC_6_9_2/clk
Hold Constraint  : 0p
Path slack       : 3276p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 2736
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5657
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_5_LC_4_8_4/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL      12
I__555/I                        LocalMux                       0              2921   2756  FALL       1
I__555/O                        LocalMux                     309              3230   2756  FALL       1
I__559/I                        InMux                          0              3230   2756  FALL       1
I__559/O                        InMux                        217              3447   2756  FALL       1
UC.ep_RNIDP06_2_LC_5_8_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   2756  FALL       1
UC.ep_RNIDP06_2_LC_5_8_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2756  FALL      10
I__526/I                        Odrv4                          0              3735   3275  FALL       1
I__526/O                        Odrv4                        372              4107   3275  FALL       1
I__528/I                        Span4Mux_h                     0              4107   3275  FALL       1
I__528/O                        Span4Mux_h                   316              4422   3275  FALL       1
I__530/I                        Span4Mux_v                     0              4422   3275  FALL       1
I__530/O                        Span4Mux_v                   372              4794   3275  FALL       1
I__531/I                        LocalMux                       0              4794   3275  FALL       1
I__531/O                        LocalMux                     309              5103   3275  FALL       1
I__532/I                        CEMux                          0              5103   3275  FALL       1
I__532/O                        CEMux                        554              5657   3275  FALL       1
register10_4_LC_6_9_2/ce        LogicCell40_SEQ_MODE_1010      0              5657   3275  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_4_LC_6_9_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_5_LC_4_8_4/lcout
Path End         : register10_6_LC_6_9_1/ce
Capture Clock    : register10_6_LC_6_9_1/clk
Hold Constraint  : 0p
Path slack       : 3276p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 2736
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5657
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_5_LC_4_8_4/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL      12
I__555/I                        LocalMux                       0              2921   2756  FALL       1
I__555/O                        LocalMux                     309              3230   2756  FALL       1
I__559/I                        InMux                          0              3230   2756  FALL       1
I__559/O                        InMux                        217              3447   2756  FALL       1
UC.ep_RNIDP06_2_LC_5_8_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   2756  FALL       1
UC.ep_RNIDP06_2_LC_5_8_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2756  FALL      10
I__526/I                        Odrv4                          0              3735   3275  FALL       1
I__526/O                        Odrv4                        372              4107   3275  FALL       1
I__528/I                        Span4Mux_h                     0              4107   3275  FALL       1
I__528/O                        Span4Mux_h                   316              4422   3275  FALL       1
I__530/I                        Span4Mux_v                     0              4422   3275  FALL       1
I__530/O                        Span4Mux_v                   372              4794   3275  FALL       1
I__531/I                        LocalMux                       0              4794   3275  FALL       1
I__531/O                        LocalMux                     309              5103   3275  FALL       1
I__532/I                        CEMux                          0              5103   3275  FALL       1
I__532/O                        CEMux                        554              5657   3275  FALL       1
register10_6_LC_6_9_1/ce        LogicCell40_SEQ_MODE_1010      0              5657   3275  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_6_LC_6_9_1/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_5_LC_4_8_4/lcout
Path End         : register10_3_LC_6_9_0/ce
Capture Clock    : register10_3_LC_6_9_0/clk
Hold Constraint  : 0p
Path slack       : 3276p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 2736
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5657
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_5_LC_4_8_4/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL      12
I__555/I                        LocalMux                       0              2921   2756  FALL       1
I__555/O                        LocalMux                     309              3230   2756  FALL       1
I__559/I                        InMux                          0              3230   2756  FALL       1
I__559/O                        InMux                        217              3447   2756  FALL       1
UC.ep_RNIDP06_2_LC_5_8_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   2756  FALL       1
UC.ep_RNIDP06_2_LC_5_8_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2756  FALL      10
I__526/I                        Odrv4                          0              3735   3275  FALL       1
I__526/O                        Odrv4                        372              4107   3275  FALL       1
I__528/I                        Span4Mux_h                     0              4107   3275  FALL       1
I__528/O                        Span4Mux_h                   316              4422   3275  FALL       1
I__530/I                        Span4Mux_v                     0              4422   3275  FALL       1
I__530/O                        Span4Mux_v                   372              4794   3275  FALL       1
I__531/I                        LocalMux                       0              4794   3275  FALL       1
I__531/O                        LocalMux                     309              5103   3275  FALL       1
I__532/I                        CEMux                          0              5103   3275  FALL       1
I__532/O                        CEMux                        554              5657   3275  FALL       1
register10_3_LC_6_9_0/ce        LogicCell40_SEQ_MODE_1010      0              5657   3275  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_3_LC_6_9_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_21_LC_5_7_7/ce
Capture Clock    : value_cnt_21_LC_5_7_7/clk
Hold Constraint  : 0p
Path slack       : 3584p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3044
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5965
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__193/I                                    LocalMux                       0              2921   3584  FALL       1
I__193/O                                    LocalMux                     309              3230   3584  FALL       1
I__196/I                                    InMux                          0              3230   3584  FALL       1
I__196/O                                    InMux                        217              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/in3                LogicCell40_SEQ_MODE_0000      0              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3584  FALL       1
I__107/I                                    Odrv4                          0              3735   3584  FALL       1
I__107/O                                    Odrv4                        372              4107   3584  FALL       1
I__108/I                                    Span4Mux_s0_h                  0              4107   3584  FALL       1
I__108/O                                    Span4Mux_s0_h                140              4247   3584  FALL       1
I__109/I                                    LocalMux                       0              4247   3584  FALL       1
I__109/O                                    LocalMux                     309              4556   3584  FALL       1
I__110/I                                    IoInMux                        0              4556   3584  FALL       1
I__110/O                                    IoInMux                      217              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5334   3584  FALL      24
I__420/I                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__420/O                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__421/I                                    GlobalMux                      0              5334   3584  FALL       1
I__421/O                                    GlobalMux                     77              5411   3584  FALL       1
I__422/I                                    CEMux                          0              5411   3584  FALL       1
I__422/O                                    CEMux                        554              5965   3584  FALL       1
value_cnt_21_LC_5_7_7/ce                    LogicCell40_SEQ_MODE_1011      0              5965   3584  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_21_LC_5_7_7/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_16_LC_5_7_6/ce
Capture Clock    : value_cnt_16_LC_5_7_6/clk
Hold Constraint  : 0p
Path slack       : 3584p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3044
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5965
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__193/I                                    LocalMux                       0              2921   3584  FALL       1
I__193/O                                    LocalMux                     309              3230   3584  FALL       1
I__196/I                                    InMux                          0              3230   3584  FALL       1
I__196/O                                    InMux                        217              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/in3                LogicCell40_SEQ_MODE_0000      0              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3584  FALL       1
I__107/I                                    Odrv4                          0              3735   3584  FALL       1
I__107/O                                    Odrv4                        372              4107   3584  FALL       1
I__108/I                                    Span4Mux_s0_h                  0              4107   3584  FALL       1
I__108/O                                    Span4Mux_s0_h                140              4247   3584  FALL       1
I__109/I                                    LocalMux                       0              4247   3584  FALL       1
I__109/O                                    LocalMux                     309              4556   3584  FALL       1
I__110/I                                    IoInMux                        0              4556   3584  FALL       1
I__110/O                                    IoInMux                      217              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5334   3584  FALL      24
I__420/I                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__420/O                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__421/I                                    GlobalMux                      0              5334   3584  FALL       1
I__421/O                                    GlobalMux                     77              5411   3584  FALL       1
I__422/I                                    CEMux                          0              5411   3584  FALL       1
I__422/O                                    CEMux                        554              5965   3584  FALL       1
value_cnt_16_LC_5_7_6/ce                    LogicCell40_SEQ_MODE_1011      0              5965   3584  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_16_LC_5_7_6/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_17_LC_5_7_5/ce
Capture Clock    : value_cnt_17_LC_5_7_5/clk
Hold Constraint  : 0p
Path slack       : 3584p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3044
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5965
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__193/I                                    LocalMux                       0              2921   3584  FALL       1
I__193/O                                    LocalMux                     309              3230   3584  FALL       1
I__196/I                                    InMux                          0              3230   3584  FALL       1
I__196/O                                    InMux                        217              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/in3                LogicCell40_SEQ_MODE_0000      0              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3584  FALL       1
I__107/I                                    Odrv4                          0              3735   3584  FALL       1
I__107/O                                    Odrv4                        372              4107   3584  FALL       1
I__108/I                                    Span4Mux_s0_h                  0              4107   3584  FALL       1
I__108/O                                    Span4Mux_s0_h                140              4247   3584  FALL       1
I__109/I                                    LocalMux                       0              4247   3584  FALL       1
I__109/O                                    LocalMux                     309              4556   3584  FALL       1
I__110/I                                    IoInMux                        0              4556   3584  FALL       1
I__110/O                                    IoInMux                      217              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5334   3584  FALL      24
I__420/I                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__420/O                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__421/I                                    GlobalMux                      0              5334   3584  FALL       1
I__421/O                                    GlobalMux                     77              5411   3584  FALL       1
I__422/I                                    CEMux                          0              5411   3584  FALL       1
I__422/O                                    CEMux                        554              5965   3584  FALL       1
value_cnt_17_LC_5_7_5/ce                    LogicCell40_SEQ_MODE_1011      0              5965   3584  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_17_LC_5_7_5/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_20_LC_5_7_4/ce
Capture Clock    : value_cnt_20_LC_5_7_4/clk
Hold Constraint  : 0p
Path slack       : 3584p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3044
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5965
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__193/I                                    LocalMux                       0              2921   3584  FALL       1
I__193/O                                    LocalMux                     309              3230   3584  FALL       1
I__196/I                                    InMux                          0              3230   3584  FALL       1
I__196/O                                    InMux                        217              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/in3                LogicCell40_SEQ_MODE_0000      0              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3584  FALL       1
I__107/I                                    Odrv4                          0              3735   3584  FALL       1
I__107/O                                    Odrv4                        372              4107   3584  FALL       1
I__108/I                                    Span4Mux_s0_h                  0              4107   3584  FALL       1
I__108/O                                    Span4Mux_s0_h                140              4247   3584  FALL       1
I__109/I                                    LocalMux                       0              4247   3584  FALL       1
I__109/O                                    LocalMux                     309              4556   3584  FALL       1
I__110/I                                    IoInMux                        0              4556   3584  FALL       1
I__110/O                                    IoInMux                      217              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5334   3584  FALL      24
I__420/I                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__420/O                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__421/I                                    GlobalMux                      0              5334   3584  FALL       1
I__421/O                                    GlobalMux                     77              5411   3584  FALL       1
I__422/I                                    CEMux                          0              5411   3584  FALL       1
I__422/O                                    CEMux                        554              5965   3584  FALL       1
value_cnt_20_LC_5_7_4/ce                    LogicCell40_SEQ_MODE_1011      0              5965   3584  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_20_LC_5_7_4/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_19_LC_5_7_2/ce
Capture Clock    : value_cnt_19_LC_5_7_2/clk
Hold Constraint  : 0p
Path slack       : 3584p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3044
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5965
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__193/I                                    LocalMux                       0              2921   3584  FALL       1
I__193/O                                    LocalMux                     309              3230   3584  FALL       1
I__196/I                                    InMux                          0              3230   3584  FALL       1
I__196/O                                    InMux                        217              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/in3                LogicCell40_SEQ_MODE_0000      0              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3584  FALL       1
I__107/I                                    Odrv4                          0              3735   3584  FALL       1
I__107/O                                    Odrv4                        372              4107   3584  FALL       1
I__108/I                                    Span4Mux_s0_h                  0              4107   3584  FALL       1
I__108/O                                    Span4Mux_s0_h                140              4247   3584  FALL       1
I__109/I                                    LocalMux                       0              4247   3584  FALL       1
I__109/O                                    LocalMux                     309              4556   3584  FALL       1
I__110/I                                    IoInMux                        0              4556   3584  FALL       1
I__110/O                                    IoInMux                      217              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5334   3584  FALL      24
I__420/I                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__420/O                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__421/I                                    GlobalMux                      0              5334   3584  FALL       1
I__421/O                                    GlobalMux                     77              5411   3584  FALL       1
I__422/I                                    CEMux                          0              5411   3584  FALL       1
I__422/O                                    CEMux                        554              5965   3584  FALL       1
value_cnt_19_LC_5_7_2/ce                    LogicCell40_SEQ_MODE_1010      0              5965   3584  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_19_LC_5_7_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_22_LC_5_7_1/ce
Capture Clock    : value_cnt_22_LC_5_7_1/clk
Hold Constraint  : 0p
Path slack       : 3584p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3044
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5965
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__193/I                                    LocalMux                       0              2921   3584  FALL       1
I__193/O                                    LocalMux                     309              3230   3584  FALL       1
I__196/I                                    InMux                          0              3230   3584  FALL       1
I__196/O                                    InMux                        217              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/in3                LogicCell40_SEQ_MODE_0000      0              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3584  FALL       1
I__107/I                                    Odrv4                          0              3735   3584  FALL       1
I__107/O                                    Odrv4                        372              4107   3584  FALL       1
I__108/I                                    Span4Mux_s0_h                  0              4107   3584  FALL       1
I__108/O                                    Span4Mux_s0_h                140              4247   3584  FALL       1
I__109/I                                    LocalMux                       0              4247   3584  FALL       1
I__109/O                                    LocalMux                     309              4556   3584  FALL       1
I__110/I                                    IoInMux                        0              4556   3584  FALL       1
I__110/O                                    IoInMux                      217              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5334   3584  FALL      24
I__420/I                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__420/O                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__421/I                                    GlobalMux                      0              5334   3584  FALL       1
I__421/O                                    GlobalMux                     77              5411   3584  FALL       1
I__422/I                                    CEMux                          0              5411   3584  FALL       1
I__422/O                                    CEMux                        554              5965   3584  FALL       1
value_cnt_22_LC_5_7_1/ce                    LogicCell40_SEQ_MODE_1010      0              5965   3584  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_22_LC_5_7_1/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_18_LC_5_7_0/ce
Capture Clock    : value_cnt_18_LC_5_7_0/clk
Hold Constraint  : 0p
Path slack       : 3584p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3044
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5965
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__193/I                                    LocalMux                       0              2921   3584  FALL       1
I__193/O                                    LocalMux                     309              3230   3584  FALL       1
I__196/I                                    InMux                          0              3230   3584  FALL       1
I__196/O                                    InMux                        217              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/in3                LogicCell40_SEQ_MODE_0000      0              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3584  FALL       1
I__107/I                                    Odrv4                          0              3735   3584  FALL       1
I__107/O                                    Odrv4                        372              4107   3584  FALL       1
I__108/I                                    Span4Mux_s0_h                  0              4107   3584  FALL       1
I__108/O                                    Span4Mux_s0_h                140              4247   3584  FALL       1
I__109/I                                    LocalMux                       0              4247   3584  FALL       1
I__109/O                                    LocalMux                     309              4556   3584  FALL       1
I__110/I                                    IoInMux                        0              4556   3584  FALL       1
I__110/O                                    IoInMux                      217              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5334   3584  FALL      24
I__420/I                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__420/O                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__421/I                                    GlobalMux                      0              5334   3584  FALL       1
I__421/O                                    GlobalMux                     77              5411   3584  FALL       1
I__422/I                                    CEMux                          0              5411   3584  FALL       1
I__422/O                                    CEMux                        554              5965   3584  FALL       1
value_cnt_18_LC_5_7_0/ce                    LogicCell40_SEQ_MODE_1011      0              5965   3584  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_18_LC_5_7_0/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_15_LC_5_6_7/ce
Capture Clock    : value_cnt_15_LC_5_6_7/clk
Hold Constraint  : 0p
Path slack       : 3584p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3044
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5965
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__193/I                                    LocalMux                       0              2921   3584  FALL       1
I__193/O                                    LocalMux                     309              3230   3584  FALL       1
I__196/I                                    InMux                          0              3230   3584  FALL       1
I__196/O                                    InMux                        217              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/in3                LogicCell40_SEQ_MODE_0000      0              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3584  FALL       1
I__107/I                                    Odrv4                          0              3735   3584  FALL       1
I__107/O                                    Odrv4                        372              4107   3584  FALL       1
I__108/I                                    Span4Mux_s0_h                  0              4107   3584  FALL       1
I__108/O                                    Span4Mux_s0_h                140              4247   3584  FALL       1
I__109/I                                    LocalMux                       0              4247   3584  FALL       1
I__109/O                                    LocalMux                     309              4556   3584  FALL       1
I__110/I                                    IoInMux                        0              4556   3584  FALL       1
I__110/O                                    IoInMux                      217              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5334   3584  FALL      24
I__420/I                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__420/O                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__421/I                                    GlobalMux                      0              5334   3584  FALL       1
I__421/O                                    GlobalMux                     77              5411   3584  FALL       1
I__423/I                                    CEMux                          0              5411   3584  FALL       1
I__423/O                                    CEMux                        554              5965   3584  FALL       1
value_cnt_15_LC_5_6_7/ce                    LogicCell40_SEQ_MODE_1010      0              5965   3584  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_15_LC_5_6_7/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_12_LC_5_6_6/ce
Capture Clock    : value_cnt_12_LC_5_6_6/clk
Hold Constraint  : 0p
Path slack       : 3584p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3044
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5965
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__193/I                                    LocalMux                       0              2921   3584  FALL       1
I__193/O                                    LocalMux                     309              3230   3584  FALL       1
I__196/I                                    InMux                          0              3230   3584  FALL       1
I__196/O                                    InMux                        217              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/in3                LogicCell40_SEQ_MODE_0000      0              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3584  FALL       1
I__107/I                                    Odrv4                          0              3735   3584  FALL       1
I__107/O                                    Odrv4                        372              4107   3584  FALL       1
I__108/I                                    Span4Mux_s0_h                  0              4107   3584  FALL       1
I__108/O                                    Span4Mux_s0_h                140              4247   3584  FALL       1
I__109/I                                    LocalMux                       0              4247   3584  FALL       1
I__109/O                                    LocalMux                     309              4556   3584  FALL       1
I__110/I                                    IoInMux                        0              4556   3584  FALL       1
I__110/O                                    IoInMux                      217              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5334   3584  FALL      24
I__420/I                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__420/O                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__421/I                                    GlobalMux                      0              5334   3584  FALL       1
I__421/O                                    GlobalMux                     77              5411   3584  FALL       1
I__423/I                                    CEMux                          0              5411   3584  FALL       1
I__423/O                                    CEMux                        554              5965   3584  FALL       1
value_cnt_12_LC_5_6_6/ce                    LogicCell40_SEQ_MODE_1011      0              5965   3584  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_12_LC_5_6_6/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_13_LC_5_6_5/ce
Capture Clock    : value_cnt_13_LC_5_6_5/clk
Hold Constraint  : 0p
Path slack       : 3584p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3044
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5965
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__193/I                                    LocalMux                       0              2921   3584  FALL       1
I__193/O                                    LocalMux                     309              3230   3584  FALL       1
I__196/I                                    InMux                          0              3230   3584  FALL       1
I__196/O                                    InMux                        217              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/in3                LogicCell40_SEQ_MODE_0000      0              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3584  FALL       1
I__107/I                                    Odrv4                          0              3735   3584  FALL       1
I__107/O                                    Odrv4                        372              4107   3584  FALL       1
I__108/I                                    Span4Mux_s0_h                  0              4107   3584  FALL       1
I__108/O                                    Span4Mux_s0_h                140              4247   3584  FALL       1
I__109/I                                    LocalMux                       0              4247   3584  FALL       1
I__109/O                                    LocalMux                     309              4556   3584  FALL       1
I__110/I                                    IoInMux                        0              4556   3584  FALL       1
I__110/O                                    IoInMux                      217              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5334   3584  FALL      24
I__420/I                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__420/O                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__421/I                                    GlobalMux                      0              5334   3584  FALL       1
I__421/O                                    GlobalMux                     77              5411   3584  FALL       1
I__423/I                                    CEMux                          0              5411   3584  FALL       1
I__423/O                                    CEMux                        554              5965   3584  FALL       1
value_cnt_13_LC_5_6_5/ce                    LogicCell40_SEQ_MODE_1010      0              5965   3584  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_13_LC_5_6_5/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_8_LC_5_6_4/ce
Capture Clock    : value_cnt_8_LC_5_6_4/clk
Hold Constraint  : 0p
Path slack       : 3584p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3044
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5965
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__193/I                                    LocalMux                       0              2921   3584  FALL       1
I__193/O                                    LocalMux                     309              3230   3584  FALL       1
I__196/I                                    InMux                          0              3230   3584  FALL       1
I__196/O                                    InMux                        217              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/in3                LogicCell40_SEQ_MODE_0000      0              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3584  FALL       1
I__107/I                                    Odrv4                          0              3735   3584  FALL       1
I__107/O                                    Odrv4                        372              4107   3584  FALL       1
I__108/I                                    Span4Mux_s0_h                  0              4107   3584  FALL       1
I__108/O                                    Span4Mux_s0_h                140              4247   3584  FALL       1
I__109/I                                    LocalMux                       0              4247   3584  FALL       1
I__109/O                                    LocalMux                     309              4556   3584  FALL       1
I__110/I                                    IoInMux                        0              4556   3584  FALL       1
I__110/O                                    IoInMux                      217              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5334   3584  FALL      24
I__420/I                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__420/O                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__421/I                                    GlobalMux                      0              5334   3584  FALL       1
I__421/O                                    GlobalMux                     77              5411   3584  FALL       1
I__423/I                                    CEMux                          0              5411   3584  FALL       1
I__423/O                                    CEMux                        554              5965   3584  FALL       1
value_cnt_8_LC_5_6_4/ce                     LogicCell40_SEQ_MODE_1011      0              5965   3584  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_8_LC_5_6_4/clk                          LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_0_LC_5_6_3/ce
Capture Clock    : value_cnt_0_LC_5_6_3/clk
Hold Constraint  : 0p
Path slack       : 3584p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3044
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5965
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__193/I                                    LocalMux                       0              2921   3584  FALL       1
I__193/O                                    LocalMux                     309              3230   3584  FALL       1
I__196/I                                    InMux                          0              3230   3584  FALL       1
I__196/O                                    InMux                        217              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/in3                LogicCell40_SEQ_MODE_0000      0              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3584  FALL       1
I__107/I                                    Odrv4                          0              3735   3584  FALL       1
I__107/O                                    Odrv4                        372              4107   3584  FALL       1
I__108/I                                    Span4Mux_s0_h                  0              4107   3584  FALL       1
I__108/O                                    Span4Mux_s0_h                140              4247   3584  FALL       1
I__109/I                                    LocalMux                       0              4247   3584  FALL       1
I__109/O                                    LocalMux                     309              4556   3584  FALL       1
I__110/I                                    IoInMux                        0              4556   3584  FALL       1
I__110/O                                    IoInMux                      217              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5334   3584  FALL      24
I__420/I                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__420/O                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__421/I                                    GlobalMux                      0              5334   3584  FALL       1
I__421/O                                    GlobalMux                     77              5411   3584  FALL       1
I__423/I                                    CEMux                          0              5411   3584  FALL       1
I__423/O                                    CEMux                        554              5965   3584  FALL       1
value_cnt_0_LC_5_6_3/ce                     LogicCell40_SEQ_MODE_1010      0              5965   3584  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_0_LC_5_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_10_LC_5_6_2/ce
Capture Clock    : value_cnt_10_LC_5_6_2/clk
Hold Constraint  : 0p
Path slack       : 3584p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3044
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5965
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__193/I                                    LocalMux                       0              2921   3584  FALL       1
I__193/O                                    LocalMux                     309              3230   3584  FALL       1
I__196/I                                    InMux                          0              3230   3584  FALL       1
I__196/O                                    InMux                        217              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/in3                LogicCell40_SEQ_MODE_0000      0              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3584  FALL       1
I__107/I                                    Odrv4                          0              3735   3584  FALL       1
I__107/O                                    Odrv4                        372              4107   3584  FALL       1
I__108/I                                    Span4Mux_s0_h                  0              4107   3584  FALL       1
I__108/O                                    Span4Mux_s0_h                140              4247   3584  FALL       1
I__109/I                                    LocalMux                       0              4247   3584  FALL       1
I__109/O                                    LocalMux                     309              4556   3584  FALL       1
I__110/I                                    IoInMux                        0              4556   3584  FALL       1
I__110/O                                    IoInMux                      217              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5334   3584  FALL      24
I__420/I                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__420/O                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__421/I                                    GlobalMux                      0              5334   3584  FALL       1
I__421/O                                    GlobalMux                     77              5411   3584  FALL       1
I__423/I                                    CEMux                          0              5411   3584  FALL       1
I__423/O                                    CEMux                        554              5965   3584  FALL       1
value_cnt_10_LC_5_6_2/ce                    LogicCell40_SEQ_MODE_1010      0              5965   3584  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_10_LC_5_6_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_14_LC_5_6_0/ce
Capture Clock    : value_cnt_14_LC_5_6_0/clk
Hold Constraint  : 0p
Path slack       : 3584p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3044
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5965
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__193/I                                    LocalMux                       0              2921   3584  FALL       1
I__193/O                                    LocalMux                     309              3230   3584  FALL       1
I__196/I                                    InMux                          0              3230   3584  FALL       1
I__196/O                                    InMux                        217              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/in3                LogicCell40_SEQ_MODE_0000      0              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3584  FALL       1
I__107/I                                    Odrv4                          0              3735   3584  FALL       1
I__107/O                                    Odrv4                        372              4107   3584  FALL       1
I__108/I                                    Span4Mux_s0_h                  0              4107   3584  FALL       1
I__108/O                                    Span4Mux_s0_h                140              4247   3584  FALL       1
I__109/I                                    LocalMux                       0              4247   3584  FALL       1
I__109/O                                    LocalMux                     309              4556   3584  FALL       1
I__110/I                                    IoInMux                        0              4556   3584  FALL       1
I__110/O                                    IoInMux                      217              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5334   3584  FALL      24
I__420/I                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__420/O                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__421/I                                    GlobalMux                      0              5334   3584  FALL       1
I__421/O                                    GlobalMux                     77              5411   3584  FALL       1
I__423/I                                    CEMux                          0              5411   3584  FALL       1
I__423/O                                    CEMux                        554              5965   3584  FALL       1
value_cnt_14_LC_5_6_0/ce                    LogicCell40_SEQ_MODE_1010      0              5965   3584  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_14_LC_5_6_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_23_LC_6_7_7/ce
Capture Clock    : value_cnt_23_LC_6_7_7/clk
Hold Constraint  : 0p
Path slack       : 3584p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3044
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5965
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__193/I                                    LocalMux                       0              2921   3584  FALL       1
I__193/O                                    LocalMux                     309              3230   3584  FALL       1
I__196/I                                    InMux                          0              3230   3584  FALL       1
I__196/O                                    InMux                        217              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/in3                LogicCell40_SEQ_MODE_0000      0              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3584  FALL       1
I__107/I                                    Odrv4                          0              3735   3584  FALL       1
I__107/O                                    Odrv4                        372              4107   3584  FALL       1
I__108/I                                    Span4Mux_s0_h                  0              4107   3584  FALL       1
I__108/O                                    Span4Mux_s0_h                140              4247   3584  FALL       1
I__109/I                                    LocalMux                       0              4247   3584  FALL       1
I__109/O                                    LocalMux                     309              4556   3584  FALL       1
I__110/I                                    IoInMux                        0              4556   3584  FALL       1
I__110/O                                    IoInMux                      217              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5334   3584  FALL      24
I__420/I                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__420/O                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__421/I                                    GlobalMux                      0              5334   3584  FALL       1
I__421/O                                    GlobalMux                     77              5411   3584  FALL       1
I__424/I                                    CEMux                          0              5411   3584  FALL       1
I__424/O                                    CEMux                        554              5965   3584  FALL       1
value_cnt_23_LC_6_7_7/ce                    LogicCell40_SEQ_MODE_1011      0              5965   3584  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__434/I                                          ClkMux                         0              2073  RISE       1
I__434/O                                          ClkMux                       309              2381  RISE       1
value_cnt_23_LC_6_7_7/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_5_LC_5_5_7/ce
Capture Clock    : value_cnt_5_LC_5_5_7/clk
Hold Constraint  : 0p
Path slack       : 3584p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3044
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5965
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__193/I                                    LocalMux                       0              2921   3584  FALL       1
I__193/O                                    LocalMux                     309              3230   3584  FALL       1
I__196/I                                    InMux                          0              3230   3584  FALL       1
I__196/O                                    InMux                        217              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/in3                LogicCell40_SEQ_MODE_0000      0              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3584  FALL       1
I__107/I                                    Odrv4                          0              3735   3584  FALL       1
I__107/O                                    Odrv4                        372              4107   3584  FALL       1
I__108/I                                    Span4Mux_s0_h                  0              4107   3584  FALL       1
I__108/O                                    Span4Mux_s0_h                140              4247   3584  FALL       1
I__109/I                                    LocalMux                       0              4247   3584  FALL       1
I__109/O                                    LocalMux                     309              4556   3584  FALL       1
I__110/I                                    IoInMux                        0              4556   3584  FALL       1
I__110/O                                    IoInMux                      217              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5334   3584  FALL      24
I__420/I                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__420/O                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__421/I                                    GlobalMux                      0              5334   3584  FALL       1
I__421/O                                    GlobalMux                     77              5411   3584  FALL       1
I__425/I                                    CEMux                          0              5411   3584  FALL       1
I__425/O                                    CEMux                        554              5965   3584  FALL       1
value_cnt_5_LC_5_5_7/ce                     LogicCell40_SEQ_MODE_1010      0              5965   3584  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_5_LC_5_5_7/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_2_LC_5_5_6/ce
Capture Clock    : value_cnt_2_LC_5_5_6/clk
Hold Constraint  : 0p
Path slack       : 3584p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3044
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5965
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__193/I                                    LocalMux                       0              2921   3584  FALL       1
I__193/O                                    LocalMux                     309              3230   3584  FALL       1
I__196/I                                    InMux                          0              3230   3584  FALL       1
I__196/O                                    InMux                        217              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/in3                LogicCell40_SEQ_MODE_0000      0              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3584  FALL       1
I__107/I                                    Odrv4                          0              3735   3584  FALL       1
I__107/O                                    Odrv4                        372              4107   3584  FALL       1
I__108/I                                    Span4Mux_s0_h                  0              4107   3584  FALL       1
I__108/O                                    Span4Mux_s0_h                140              4247   3584  FALL       1
I__109/I                                    LocalMux                       0              4247   3584  FALL       1
I__109/O                                    LocalMux                     309              4556   3584  FALL       1
I__110/I                                    IoInMux                        0              4556   3584  FALL       1
I__110/O                                    IoInMux                      217              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5334   3584  FALL      24
I__420/I                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__420/O                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__421/I                                    GlobalMux                      0              5334   3584  FALL       1
I__421/O                                    GlobalMux                     77              5411   3584  FALL       1
I__425/I                                    CEMux                          0              5411   3584  FALL       1
I__425/O                                    CEMux                        554              5965   3584  FALL       1
value_cnt_2_LC_5_5_6/ce                     LogicCell40_SEQ_MODE_1010      0              5965   3584  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_2_LC_5_5_6/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_3_LC_5_5_5/ce
Capture Clock    : value_cnt_3_LC_5_5_5/clk
Hold Constraint  : 0p
Path slack       : 3584p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3044
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5965
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__193/I                                    LocalMux                       0              2921   3584  FALL       1
I__193/O                                    LocalMux                     309              3230   3584  FALL       1
I__196/I                                    InMux                          0              3230   3584  FALL       1
I__196/O                                    InMux                        217              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/in3                LogicCell40_SEQ_MODE_0000      0              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3584  FALL       1
I__107/I                                    Odrv4                          0              3735   3584  FALL       1
I__107/O                                    Odrv4                        372              4107   3584  FALL       1
I__108/I                                    Span4Mux_s0_h                  0              4107   3584  FALL       1
I__108/O                                    Span4Mux_s0_h                140              4247   3584  FALL       1
I__109/I                                    LocalMux                       0              4247   3584  FALL       1
I__109/O                                    LocalMux                     309              4556   3584  FALL       1
I__110/I                                    IoInMux                        0              4556   3584  FALL       1
I__110/O                                    IoInMux                      217              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5334   3584  FALL      24
I__420/I                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__420/O                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__421/I                                    GlobalMux                      0              5334   3584  FALL       1
I__421/O                                    GlobalMux                     77              5411   3584  FALL       1
I__425/I                                    CEMux                          0              5411   3584  FALL       1
I__425/O                                    CEMux                        554              5965   3584  FALL       1
value_cnt_3_LC_5_5_5/ce                     LogicCell40_SEQ_MODE_1010      0              5965   3584  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_3_LC_5_5_5/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_4_LC_5_5_4/ce
Capture Clock    : value_cnt_4_LC_5_5_4/clk
Hold Constraint  : 0p
Path slack       : 3584p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3044
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5965
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__193/I                                    LocalMux                       0              2921   3584  FALL       1
I__193/O                                    LocalMux                     309              3230   3584  FALL       1
I__196/I                                    InMux                          0              3230   3584  FALL       1
I__196/O                                    InMux                        217              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/in3                LogicCell40_SEQ_MODE_0000      0              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3584  FALL       1
I__107/I                                    Odrv4                          0              3735   3584  FALL       1
I__107/O                                    Odrv4                        372              4107   3584  FALL       1
I__108/I                                    Span4Mux_s0_h                  0              4107   3584  FALL       1
I__108/O                                    Span4Mux_s0_h                140              4247   3584  FALL       1
I__109/I                                    LocalMux                       0              4247   3584  FALL       1
I__109/O                                    LocalMux                     309              4556   3584  FALL       1
I__110/I                                    IoInMux                        0              4556   3584  FALL       1
I__110/O                                    IoInMux                      217              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5334   3584  FALL      24
I__420/I                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__420/O                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__421/I                                    GlobalMux                      0              5334   3584  FALL       1
I__421/O                                    GlobalMux                     77              5411   3584  FALL       1
I__425/I                                    CEMux                          0              5411   3584  FALL       1
I__425/O                                    CEMux                        554              5965   3584  FALL       1
value_cnt_4_LC_5_5_4/ce                     LogicCell40_SEQ_MODE_1010      0              5965   3584  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_4_LC_5_5_4/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_7_LC_5_5_3/ce
Capture Clock    : value_cnt_7_LC_5_5_3/clk
Hold Constraint  : 0p
Path slack       : 3584p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3044
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5965
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__193/I                                    LocalMux                       0              2921   3584  FALL       1
I__193/O                                    LocalMux                     309              3230   3584  FALL       1
I__196/I                                    InMux                          0              3230   3584  FALL       1
I__196/O                                    InMux                        217              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/in3                LogicCell40_SEQ_MODE_0000      0              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3584  FALL       1
I__107/I                                    Odrv4                          0              3735   3584  FALL       1
I__107/O                                    Odrv4                        372              4107   3584  FALL       1
I__108/I                                    Span4Mux_s0_h                  0              4107   3584  FALL       1
I__108/O                                    Span4Mux_s0_h                140              4247   3584  FALL       1
I__109/I                                    LocalMux                       0              4247   3584  FALL       1
I__109/O                                    LocalMux                     309              4556   3584  FALL       1
I__110/I                                    IoInMux                        0              4556   3584  FALL       1
I__110/O                                    IoInMux                      217              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5334   3584  FALL      24
I__420/I                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__420/O                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__421/I                                    GlobalMux                      0              5334   3584  FALL       1
I__421/O                                    GlobalMux                     77              5411   3584  FALL       1
I__425/I                                    CEMux                          0              5411   3584  FALL       1
I__425/O                                    CEMux                        554              5965   3584  FALL       1
value_cnt_7_LC_5_5_3/ce                     LogicCell40_SEQ_MODE_1010      0              5965   3584  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_7_LC_5_5_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_6_LC_5_5_2/ce
Capture Clock    : value_cnt_6_LC_5_5_2/clk
Hold Constraint  : 0p
Path slack       : 3584p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3044
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5965
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__193/I                                    LocalMux                       0              2921   3584  FALL       1
I__193/O                                    LocalMux                     309              3230   3584  FALL       1
I__196/I                                    InMux                          0              3230   3584  FALL       1
I__196/O                                    InMux                        217              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/in3                LogicCell40_SEQ_MODE_0000      0              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3584  FALL       1
I__107/I                                    Odrv4                          0              3735   3584  FALL       1
I__107/O                                    Odrv4                        372              4107   3584  FALL       1
I__108/I                                    Span4Mux_s0_h                  0              4107   3584  FALL       1
I__108/O                                    Span4Mux_s0_h                140              4247   3584  FALL       1
I__109/I                                    LocalMux                       0              4247   3584  FALL       1
I__109/O                                    LocalMux                     309              4556   3584  FALL       1
I__110/I                                    IoInMux                        0              4556   3584  FALL       1
I__110/O                                    IoInMux                      217              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5334   3584  FALL      24
I__420/I                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__420/O                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__421/I                                    GlobalMux                      0              5334   3584  FALL       1
I__421/O                                    GlobalMux                     77              5411   3584  FALL       1
I__425/I                                    CEMux                          0              5411   3584  FALL       1
I__425/O                                    CEMux                        554              5965   3584  FALL       1
value_cnt_6_LC_5_5_2/ce                     LogicCell40_SEQ_MODE_1010      0              5965   3584  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_6_LC_5_5_2/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_1_LC_5_5_1/ce
Capture Clock    : value_cnt_1_LC_5_5_1/clk
Hold Constraint  : 0p
Path slack       : 3584p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3044
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5965
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__193/I                                    LocalMux                       0              2921   3584  FALL       1
I__193/O                                    LocalMux                     309              3230   3584  FALL       1
I__196/I                                    InMux                          0              3230   3584  FALL       1
I__196/O                                    InMux                        217              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/in3                LogicCell40_SEQ_MODE_0000      0              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3584  FALL       1
I__107/I                                    Odrv4                          0              3735   3584  FALL       1
I__107/O                                    Odrv4                        372              4107   3584  FALL       1
I__108/I                                    Span4Mux_s0_h                  0              4107   3584  FALL       1
I__108/O                                    Span4Mux_s0_h                140              4247   3584  FALL       1
I__109/I                                    LocalMux                       0              4247   3584  FALL       1
I__109/O                                    LocalMux                     309              4556   3584  FALL       1
I__110/I                                    IoInMux                        0              4556   3584  FALL       1
I__110/O                                    IoInMux                      217              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5334   3584  FALL      24
I__420/I                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__420/O                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__421/I                                    GlobalMux                      0              5334   3584  FALL       1
I__421/O                                    GlobalMux                     77              5411   3584  FALL       1
I__425/I                                    CEMux                          0              5411   3584  FALL       1
I__425/O                                    CEMux                        554              5965   3584  FALL       1
value_cnt_1_LC_5_5_1/ce                     LogicCell40_SEQ_MODE_1010      0              5965   3584  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_1_LC_5_5_1/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_9_LC_7_6_2/ce
Capture Clock    : value_cnt_9_LC_7_6_2/clk
Hold Constraint  : 0p
Path slack       : 3584p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3044
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5965
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__193/I                                    LocalMux                       0              2921   3584  FALL       1
I__193/O                                    LocalMux                     309              3230   3584  FALL       1
I__196/I                                    InMux                          0              3230   3584  FALL       1
I__196/O                                    InMux                        217              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/in3                LogicCell40_SEQ_MODE_0000      0              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3584  FALL       1
I__107/I                                    Odrv4                          0              3735   3584  FALL       1
I__107/O                                    Odrv4                        372              4107   3584  FALL       1
I__108/I                                    Span4Mux_s0_h                  0              4107   3584  FALL       1
I__108/O                                    Span4Mux_s0_h                140              4247   3584  FALL       1
I__109/I                                    LocalMux                       0              4247   3584  FALL       1
I__109/O                                    LocalMux                     309              4556   3584  FALL       1
I__110/I                                    IoInMux                        0              4556   3584  FALL       1
I__110/O                                    IoInMux                      217              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5334   3584  FALL      24
I__420/I                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__420/O                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__421/I                                    GlobalMux                      0              5334   3584  FALL       1
I__421/O                                    GlobalMux                     77              5411   3584  FALL       1
I__426/I                                    CEMux                          0              5411   3584  FALL       1
I__426/O                                    CEMux                        554              5965   3584  FALL       1
value_cnt_9_LC_7_6_2/ce                     LogicCell40_SEQ_MODE_1011      0              5965   3584  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__437/I                                          ClkMux                         0              2073  RISE       1
I__437/O                                          ClkMux                       309              2381  RISE       1
value_cnt_9_LC_7_6_2/clk                          LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : UC.ep_7_LC_5_9_7/lcout
Path End         : value_cnt_11_LC_7_6_0/ce
Capture Clock    : value_cnt_11_LC_7_6_0/clk
Hold Constraint  : 0p
Path slack       : 3584p

Capture Clock Arrival Time (incremental|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2381

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 3044
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5965
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
UC.ep_7_LC_5_9_7/lcout                      LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__193/I                                    LocalMux                       0              2921   3584  FALL       1
I__193/O                                    LocalMux                     309              3230   3584  FALL       1
I__196/I                                    InMux                          0              3230   3584  FALL       1
I__196/O                                    InMux                        217              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/in3                LogicCell40_SEQ_MODE_0000      0              3447   3584  FALL       1
UC.ep_RNI0P1C_3_LC_4_9_2/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3584  FALL       1
I__107/I                                    Odrv4                          0              3735   3584  FALL       1
I__107/O                                    Odrv4                        372              4107   3584  FALL       1
I__108/I                                    Span4Mux_s0_h                  0              4107   3584  FALL       1
I__108/O                                    Span4Mux_s0_h                140              4247   3584  FALL       1
I__109/I                                    LocalMux                       0              4247   3584  FALL       1
I__109/O                                    LocalMux                     309              4556   3584  FALL       1
I__110/I                                    IoInMux                        0              4556   3584  FALL       1
I__110/O                                    IoInMux                      217              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4773   3584  FALL       1
UC.ep_RNI0P1C_0_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5334   3584  FALL      24
I__420/I                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__420/O                                    gio2CtrlBuf                    0              5334   3584  FALL       1
I__421/I                                    GlobalMux                      0              5334   3584  FALL       1
I__421/O                                    GlobalMux                     77              5411   3584  FALL       1
I__426/I                                    CEMux                          0              5411   3584  FALL       1
I__426/O                                    CEMux                        554              5965   3584  FALL       1
value_cnt_11_LC_7_6_0/ce                    LogicCell40_SEQ_MODE_1011      0              5965   3584  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__437/I                                          ClkMux                         0              2073  RISE       1
I__437/O                                          ClkMux                       309              2381  RISE       1
value_cnt_11_LC_7_6_0/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_5_LC_5_5_7/sr
Capture Clock    : value_cnt_5_LC_5_5_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__411/I                                            SRMux                          0              2073   +INF  RISE       1
I__411/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_5_LC_5_5_7/sr                             LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_5_LC_5_5_7/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_2_LC_5_5_6/sr
Capture Clock    : value_cnt_2_LC_5_5_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2149
---------------------------------------   ---- 
End-of-path arrival time (ps)             2149
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  FALL       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460   +INF  FALL       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460   +INF  FALL       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1254              1714   +INF  FALL       1
I__409/I                                            gio2CtrlBuf                    0              1714   +INF  FALL       1
I__409/O                                            gio2CtrlBuf                    0              1714   +INF  FALL       1
I__410/I                                            GlobalMux                      0              1714   +INF  FALL       1
I__410/O                                            GlobalMux                     77              1791   +INF  FALL       1
I__411/I                                            SRMux                          0              1791   +INF  FALL       1
I__411/O                                            SRMux                        358              2149   +INF  FALL       1
value_cnt_2_LC_5_5_6/sr                             LogicCell40_SEQ_MODE_1010      0              2149   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_2_LC_5_5_6/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_8_LC_6_9_6/lcout
Path End         : leds[7]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 6135
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9056
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_8_LC_6_9_6/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_8_LC_6_9_6/lcout       LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       3
I__534/I                          Odrv4                          0              2921   +INF  RISE       1
I__534/O                          Odrv4                        351              3272   +INF  RISE       1
I__537/I                          Span4Mux_v                     0              3272   +INF  RISE       1
I__537/O                          Span4Mux_v                   351              3623   +INF  RISE       1
I__539/I                          Span4Mux_s3_h                  0              3623   +INF  RISE       1
I__539/O                          Span4Mux_s3_h                231              3854   +INF  RISE       1
I__540/I                          IoSpan4Mux                     0              3854   +INF  RISE       1
I__540/O                          IoSpan4Mux                   288              4142   +INF  RISE       1
I__541/I                          LocalMux                       0              4142   +INF  RISE       1
I__541/O                          LocalMux                     330              4471   +INF  RISE       1
I__542/I                          IoInMux                        0              4471   +INF  RISE       1
I__542/O                          IoInMux                      259              4731   +INF  RISE       1
leds_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4731   +INF  RISE       1
leds_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6968   +INF  FALL       1
leds_obuf_7_iopad/DIN             IO_PAD                         0              6968   +INF  FALL       1
leds_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                      2088              9056   +INF  FALL       1
leds[7]                           incremental                    0              9056   +INF  FALL       1


++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_7_LC_6_9_4/lcout
Path End         : leds[6]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 5658
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8579
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_7_LC_6_9_4/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_7_LC_6_9_4/lcout       LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       3
I__544/I                          Odrv12                         0              2921   +INF  RISE       1
I__544/O                          Odrv12                       491              3412   +INF  RISE       1
I__547/I                          Span12Mux_s6_h                 0              3412   +INF  RISE       1
I__547/O                          Span12Mux_s6_h               252              3665   +INF  RISE       1
I__548/I                          LocalMux                       0              3665   +INF  RISE       1
I__548/O                          LocalMux                     330              3994   +INF  RISE       1
I__549/I                          IoInMux                        0              3994   +INF  RISE       1
I__549/O                          IoInMux                      259              4254   +INF  RISE       1
leds_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4254   +INF  RISE       1
leds_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6491   +INF  FALL       1
leds_obuf_6_iopad/DIN             IO_PAD                         0              6491   +INF  FALL       1
leds_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                      2088              8579   +INF  FALL       1
leds[6]                           incremental                    0              8579   +INF  FALL       1


++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_5_LC_6_9_3/lcout
Path End         : leds[4]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 5658
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8579
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_5_LC_6_9_3/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_5_LC_6_9_3/lcout       LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       3
I__583/I                          Odrv12                         0              2921   +INF  RISE       1
I__583/O                          Odrv12                       491              3412   +INF  RISE       1
I__586/I                          Span12Mux_s6_h                 0              3412   +INF  RISE       1
I__586/O                          Span12Mux_s6_h               252              3665   +INF  RISE       1
I__588/I                          LocalMux                       0              3665   +INF  RISE       1
I__588/O                          LocalMux                     330              3994   +INF  RISE       1
I__589/I                          IoInMux                        0              3994   +INF  RISE       1
I__589/O                          IoInMux                      259              4254   +INF  RISE       1
leds_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4254   +INF  RISE       1
leds_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6491   +INF  FALL       1
leds_obuf_4_iopad/DIN             IO_PAD                         0              6491   +INF  FALL       1
leds_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                      2088              8579   +INF  FALL       1
leds[4]                           incremental                    0              8579   +INF  FALL       1


++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_4_LC_6_9_2/lcout
Path End         : leds[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 5784
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8705
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_4_LC_6_9_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_4_LC_6_9_2/lcout       LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       3
I__591/I                          Odrv4                          0              2921   +INF  RISE       1
I__591/O                          Odrv4                        351              3272   +INF  RISE       1
I__594/I                          Span4Mux_s3_h                  0              3272   +INF  RISE       1
I__594/O                          Span4Mux_s3_h                231              3503   +INF  RISE       1
I__596/I                          IoSpan4Mux                     0              3503   +INF  RISE       1
I__596/O                          IoSpan4Mux                   288              3791   +INF  RISE       1
I__597/I                          LocalMux                       0              3791   +INF  RISE       1
I__597/O                          LocalMux                     330              4121   +INF  RISE       1
I__598/I                          IoInMux                        0              4121   +INF  RISE       1
I__598/O                          IoInMux                      259              4380   +INF  RISE       1
leds_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4380   +INF  RISE       1
leds_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6617   +INF  FALL       1
leds_obuf_3_iopad/DIN             IO_PAD                         0              6617   +INF  FALL       1
leds_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                      2088              8705   +INF  FALL       1
leds[3]                           incremental                    0              8705   +INF  FALL       1


++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_6_LC_6_9_1/lcout
Path End         : leds[5]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 5848
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8769
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_6_LC_6_9_1/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_6_LC_6_9_1/lcout       LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       3
I__575/I                          Odrv4                          0              2921   +INF  RISE       1
I__575/O                          Odrv4                        351              3272   +INF  RISE       1
I__578/I                          Span4Mux_v                     0              3272   +INF  RISE       1
I__578/O                          Span4Mux_v                   351              3623   +INF  RISE       1
I__579/I                          Span4Mux_s3_h                  0              3623   +INF  RISE       1
I__579/O                          Span4Mux_s3_h                231              3854   +INF  RISE       1
I__580/I                          LocalMux                       0              3854   +INF  RISE       1
I__580/O                          LocalMux                     330              4184   +INF  RISE       1
I__581/I                          IoInMux                        0              4184   +INF  RISE       1
I__581/O                          IoInMux                      259              4443   +INF  RISE       1
leds_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4443   +INF  RISE       1
leds_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6681   +INF  FALL       1
leds_obuf_5_iopad/DIN             IO_PAD                         0              6681   +INF  FALL       1
leds_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                      2088              8769   +INF  FALL       1
leds[5]                           incremental                    0              8769   +INF  FALL       1


++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_3_LC_6_9_0/lcout
Path End         : leds[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 5770
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8691
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_3_LC_6_9_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_3_LC_6_9_0/lcout       LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       3
I__355/I                          Odrv4                          0              2921   +INF  RISE       1
I__355/O                          Odrv4                        351              3272   +INF  RISE       1
I__358/I                          Span4Mux_h                     0              3272   +INF  RISE       1
I__358/O                          Span4Mux_h                   302              3574   +INF  RISE       1
I__359/I                          Span4Mux_s2_h                  0              3574   +INF  RISE       1
I__359/O                          Span4Mux_s2_h                203              3777   +INF  RISE       1
I__360/I                          LocalMux                       0              3777   +INF  RISE       1
I__360/O                          LocalMux                     330              4107   +INF  RISE       1
I__361/I                          IoInMux                        0              4107   +INF  RISE       1
I__361/O                          IoInMux                      259              4366   +INF  RISE       1
leds_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4366   +INF  RISE       1
leds_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6603   +INF  FALL       1
leds_obuf_2_iopad/DIN             IO_PAD                         0              6603   +INF  FALL       1
leds_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                      2088              8691   +INF  FALL       1
leds[2]                           incremental                    0              8691   +INF  FALL       1


++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_2_LC_6_8_3/lcout
Path End         : leds[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 5658
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8579
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_2_LC_6_8_3/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_2_LC_6_8_3/lcout       LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       3
I__364/I                          Odrv12                         0              2921   +INF  RISE       1
I__364/O                          Odrv12                       491              3412   +INF  RISE       1
I__367/I                          Span12Mux_s6_h                 0              3412   +INF  RISE       1
I__367/O                          Span12Mux_s6_h               252              3665   +INF  RISE       1
I__368/I                          LocalMux                       0              3665   +INF  RISE       1
I__368/O                          LocalMux                     330              3994   +INF  RISE       1
I__369/I                          IoInMux                        0              3994   +INF  RISE       1
I__369/O                          IoInMux                      259              4254   +INF  RISE       1
leds_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4254   +INF  RISE       1
leds_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6491   +INF  FALL       1
leds_obuf_1_iopad/DIN             IO_PAD                         0              6491   +INF  FALL       1
leds_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                      2088              8579   +INF  FALL       1
leds[1]                           incremental                    0              8579   +INF  FALL       1


++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : register10_1_LC_6_8_0/lcout
Path End         : leds[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (incremental|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2381
+ Clock To Q                                       540
+ Data Path Delay                                 5770
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8691
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_1_LC_6_8_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
register10_1_LC_6_8_0/lcout       LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       3
I__377/I                          Odrv4                          0              2921   +INF  RISE       1
I__377/O                          Odrv4                        351              3272   +INF  RISE       1
I__380/I                          Span4Mux_h                     0              3272   +INF  RISE       1
I__380/O                          Span4Mux_h                   302              3574   +INF  RISE       1
I__381/I                          Span4Mux_s2_h                  0              3574   +INF  RISE       1
I__381/O                          Span4Mux_s2_h                203              3777   +INF  RISE       1
I__382/I                          LocalMux                       0              3777   +INF  RISE       1
I__382/O                          LocalMux                     330              4107   +INF  RISE       1
I__383/I                          IoInMux                        0              4107   +INF  RISE       1
I__383/O                          IoInMux                      259              4366   +INF  RISE       1
leds_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4366   +INF  RISE       1
leds_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6603   +INF  FALL       1
leds_obuf_0_iopad/DIN             IO_PAD                         0              6603   +INF  FALL       1
leds_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                      2088              8691   +INF  FALL       1
leds[0]                           incremental                    0              8691   +INF  FALL       1


++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_3_LC_5_5_5/sr
Capture Clock    : value_cnt_3_LC_5_5_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__411/I                                            SRMux                          0              2073   +INF  RISE       1
I__411/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_3_LC_5_5_5/sr                             LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_3_LC_5_5_5/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_4_LC_5_5_4/sr
Capture Clock    : value_cnt_4_LC_5_5_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__411/I                                            SRMux                          0              2073   +INF  RISE       1
I__411/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_4_LC_5_5_4/sr                             LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_4_LC_5_5_4/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_7_LC_5_5_3/sr
Capture Clock    : value_cnt_7_LC_5_5_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__411/I                                            SRMux                          0              2073   +INF  RISE       1
I__411/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_7_LC_5_5_3/sr                             LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_7_LC_5_5_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_6_LC_5_5_2/sr
Capture Clock    : value_cnt_6_LC_5_5_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__411/I                                            SRMux                          0              2073   +INF  RISE       1
I__411/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_6_LC_5_5_2/sr                             LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_6_LC_5_5_2/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_1_LC_5_5_1/sr
Capture Clock    : value_cnt_1_LC_5_5_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__411/I                                            SRMux                          0              2073   +INF  RISE       1
I__411/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_1_LC_5_5_1/sr                             LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__436/I                                          ClkMux                         0              2073  RISE       1
I__436/O                                          ClkMux                       309              2381  RISE       1
value_cnt_1_LC_5_5_1/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_23_LC_6_7_7/sr
Capture Clock    : value_cnt_23_LC_6_7_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__412/I                                            SRMux                          0              2073   +INF  RISE       1
I__412/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_23_LC_6_7_7/sr                            LogicCell40_SEQ_MODE_1011      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__434/I                                          ClkMux                         0              2073  RISE       1
I__434/O                                          ClkMux                       309              2381  RISE       1
value_cnt_23_LC_6_7_7/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_15_LC_5_6_7/sr
Capture Clock    : value_cnt_15_LC_5_6_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__413/I                                            SRMux                          0              2073   +INF  RISE       1
I__413/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_15_LC_5_6_7/sr                            LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_15_LC_5_6_7/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_12_LC_5_6_6/sr
Capture Clock    : value_cnt_12_LC_5_6_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__413/I                                            SRMux                          0              2073   +INF  RISE       1
I__413/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_12_LC_5_6_6/sr                            LogicCell40_SEQ_MODE_1011      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_12_LC_5_6_6/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_13_LC_5_6_5/sr
Capture Clock    : value_cnt_13_LC_5_6_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__413/I                                            SRMux                          0              2073   +INF  RISE       1
I__413/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_13_LC_5_6_5/sr                            LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_13_LC_5_6_5/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_8_LC_5_6_4/sr
Capture Clock    : value_cnt_8_LC_5_6_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__413/I                                            SRMux                          0              2073   +INF  RISE       1
I__413/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_8_LC_5_6_4/sr                             LogicCell40_SEQ_MODE_1011      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_8_LC_5_6_4/clk                          LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_0_LC_5_6_3/sr
Capture Clock    : value_cnt_0_LC_5_6_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__413/I                                            SRMux                          0              2073   +INF  RISE       1
I__413/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_0_LC_5_6_3/sr                             LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_0_LC_5_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_10_LC_5_6_2/sr
Capture Clock    : value_cnt_10_LC_5_6_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__413/I                                            SRMux                          0              2073   +INF  RISE       1
I__413/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_10_LC_5_6_2/sr                            LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_10_LC_5_6_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_14_LC_5_6_0/sr
Capture Clock    : value_cnt_14_LC_5_6_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__413/I                                            SRMux                          0              2073   +INF  RISE       1
I__413/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_14_LC_5_6_0/sr                            LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__433/I                                          ClkMux                         0              2073  RISE       1
I__433/O                                          ClkMux                       309              2381  RISE       1
value_cnt_14_LC_5_6_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_9_LC_7_6_2/sr
Capture Clock    : value_cnt_9_LC_7_6_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__414/I                                            SRMux                          0              2073   +INF  RISE       1
I__414/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_9_LC_7_6_2/sr                             LogicCell40_SEQ_MODE_1011      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__437/I                                          ClkMux                         0              2073  RISE       1
I__437/O                                          ClkMux                       309              2381  RISE       1
value_cnt_9_LC_7_6_2/clk                          LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_11_LC_7_6_0/sr
Capture Clock    : value_cnt_11_LC_7_6_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__414/I                                            SRMux                          0              2073   +INF  RISE       1
I__414/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_11_LC_7_6_0/sr                            LogicCell40_SEQ_MODE_1011      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__437/I                                          ClkMux                         0              2073  RISE       1
I__437/O                                          ClkMux                       309              2381  RISE       1
value_cnt_11_LC_7_6_0/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : register10_0_LC_6_8_5/sr
Capture Clock    : register10_0_LC_6_8_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__415/I                                            SRMux                          0              2073   +INF  RISE       1
I__415/O                                            SRMux                        463              2536   +INF  RISE       1
register10_0_LC_6_8_5/sr                            LogicCell40_SEQ_MODE_1011      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_0_LC_6_8_5/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : register10_2_LC_6_8_3/sr
Capture Clock    : register10_2_LC_6_8_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__415/I                                            SRMux                          0              2073   +INF  RISE       1
I__415/O                                            SRMux                        463              2536   +INF  RISE       1
register10_2_LC_6_8_3/sr                            LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_2_LC_6_8_3/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : register10_1_LC_6_8_0/sr
Capture Clock    : register10_1_LC_6_8_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__415/I                                            SRMux                          0              2073   +INF  RISE       1
I__415/O                                            SRMux                        463              2536   +INF  RISE       1
register10_1_LC_6_8_0/sr                            LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__430/I                                          ClkMux                         0              2073  RISE       1
I__430/O                                          ClkMux                       309              2381  RISE       1
register10_1_LC_6_8_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_21_LC_5_7_7/sr
Capture Clock    : value_cnt_21_LC_5_7_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__416/I                                            SRMux                          0              2073   +INF  RISE       1
I__416/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_21_LC_5_7_7/sr                            LogicCell40_SEQ_MODE_1011      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_21_LC_5_7_7/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_16_LC_5_7_6/sr
Capture Clock    : value_cnt_16_LC_5_7_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__416/I                                            SRMux                          0              2073   +INF  RISE       1
I__416/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_16_LC_5_7_6/sr                            LogicCell40_SEQ_MODE_1011      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_16_LC_5_7_6/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_17_LC_5_7_5/sr
Capture Clock    : value_cnt_17_LC_5_7_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__416/I                                            SRMux                          0              2073   +INF  RISE       1
I__416/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_17_LC_5_7_5/sr                            LogicCell40_SEQ_MODE_1011      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_17_LC_5_7_5/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_20_LC_5_7_4/sr
Capture Clock    : value_cnt_20_LC_5_7_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__416/I                                            SRMux                          0              2073   +INF  RISE       1
I__416/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_20_LC_5_7_4/sr                            LogicCell40_SEQ_MODE_1011      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_20_LC_5_7_4/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_19_LC_5_7_2/sr
Capture Clock    : value_cnt_19_LC_5_7_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__416/I                                            SRMux                          0              2073   +INF  RISE       1
I__416/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_19_LC_5_7_2/sr                            LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_19_LC_5_7_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_22_LC_5_7_1/sr
Capture Clock    : value_cnt_22_LC_5_7_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__416/I                                            SRMux                          0              2073   +INF  RISE       1
I__416/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_22_LC_5_7_1/sr                            LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_22_LC_5_7_1/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : value_cnt_18_LC_5_7_0/sr
Capture Clock    : value_cnt_18_LC_5_7_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__416/I                                            SRMux                          0              2073   +INF  RISE       1
I__416/O                                            SRMux                        463              2536   +INF  RISE       1
value_cnt_18_LC_5_7_0/sr                            LogicCell40_SEQ_MODE_1011      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__431/I                                          ClkMux                         0              2073  RISE       1
I__431/O                                          ClkMux                       309              2381  RISE       1
value_cnt_18_LC_5_7_0/clk                         LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : register10_8_LC_6_9_6/sr
Capture Clock    : register10_8_LC_6_9_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__417/I                                            SRMux                          0              2073   +INF  RISE       1
I__417/O                                            SRMux                        463              2536   +INF  RISE       1
register10_8_LC_6_9_6/sr                            LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_8_LC_6_9_6/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : register10_9_LC_6_9_5/sr
Capture Clock    : register10_9_LC_6_9_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__417/I                                            SRMux                          0              2073   +INF  RISE       1
I__417/O                                            SRMux                        463              2536   +INF  RISE       1
register10_9_LC_6_9_5/sr                            LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_9_LC_6_9_5/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : register10_7_LC_6_9_4/sr
Capture Clock    : register10_7_LC_6_9_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__417/I                                            SRMux                          0              2073   +INF  RISE       1
I__417/O                                            SRMux                        463              2536   +INF  RISE       1
register10_7_LC_6_9_4/sr                            LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_7_LC_6_9_4/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : register10_5_LC_6_9_3/sr
Capture Clock    : register10_5_LC_6_9_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__417/I                                            SRMux                          0              2073   +INF  RISE       1
I__417/O                                            SRMux                        463              2536   +INF  RISE       1
register10_5_LC_6_9_3/sr                            LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_5_LC_6_9_3/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : register10_4_LC_6_9_2/sr
Capture Clock    : register10_4_LC_6_9_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__417/I                                            SRMux                          0              2073   +INF  RISE       1
I__417/O                                            SRMux                        463              2536   +INF  RISE       1
register10_4_LC_6_9_2/sr                            LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_4_LC_6_9_2/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : register10_6_LC_6_9_1/sr
Capture Clock    : register10_6_LC_6_9_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__417/I                                            SRMux                          0              2073   +INF  RISE       1
I__417/O                                            SRMux                        463              2536   +INF  RISE       1
register10_6_LC_6_9_1/sr                            LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_6_LC_6_9_1/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : register10_3_LC_6_9_0/sr
Capture Clock    : register10_3_LC_6_9_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__417/I                                            SRMux                          0              2073   +INF  RISE       1
I__417/O                                            SRMux                        463              2536   +INF  RISE       1
register10_3_LC_6_9_0/sr                            LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__435/I                                          ClkMux                         0              2073  RISE       1
I__435/O                                          ClkMux                       309              2381  RISE       1
register10_3_LC_6_9_0/clk                         LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : UC.ep_5_LC_4_8_4/sr
Capture Clock    : UC.ep_5_LC_4_8_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__418/I                                            SRMux                          0              2073   +INF  RISE       1
I__418/O                                            SRMux                        463              2536   +INF  RISE       1
UC.ep_5_LC_4_8_4/sr                                 LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_5_LC_4_8_4/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : UC.ep_2_LC_4_8_3/sr
Capture Clock    : UC.ep_2_LC_4_8_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__418/I                                            SRMux                          0              2073   +INF  RISE       1
I__418/O                                            SRMux                        463              2536   +INF  RISE       1
UC.ep_2_LC_4_8_3/sr                                 LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_2_LC_4_8_3/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : UC.ep_6_LC_4_8_1/sr
Capture Clock    : UC.ep_6_LC_4_8_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__418/I                                            SRMux                          0              2073   +INF  RISE       1
I__418/O                                            SRMux                        463              2536   +INF  RISE       1
UC.ep_6_LC_4_8_1/sr                                 LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_6_LC_4_8_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : UC.ep_3_LC_4_8_0/sr
Capture Clock    : UC.ep_3_LC_4_8_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__418/I                                            SRMux                          0              2073   +INF  RISE       1
I__418/O                                            SRMux                        463              2536   +INF  RISE       1
UC.ep_3_LC_4_8_0/sr                                 LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__429/I                                          ClkMux                         0              2073  RISE       1
I__429/O                                          ClkMux                       309              2381  RISE       1
UC.ep_3_LC_4_8_0/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : UC.ep_7_LC_5_9_7/sr
Capture Clock    : UC.ep_7_LC_5_9_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__419/I                                            SRMux                          0              2073   +INF  RISE       1
I__419/O                                            SRMux                        463              2536   +INF  RISE       1
UC.ep_7_LC_5_9_7/sr                                 LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_7_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : UC.ep_1_LC_5_9_6/sr
Capture Clock    : UC.ep_1_LC_5_9_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__419/I                                            SRMux                          0              2073   +INF  RISE       1
I__419/O                                            SRMux                        463              2536   +INF  RISE       1
UC.ep_1_LC_5_9_6/sr                                 LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_1_LC_5_9_6/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : UC.ep_8_LC_5_9_4/sr
Capture Clock    : UC.ep_8_LC_5_9_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__419/I                                            SRMux                          0              2073   +INF  RISE       1
I__419/O                                            SRMux                        463              2536   +INF  RISE       1
UC.ep_8_LC_5_9_4/sr                                 LogicCell40_SEQ_MODE_1011      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_8_LC_5_9_4/clk                              LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : UC.ep_0_LC_5_9_3/sr
Capture Clock    : UC.ep_0_LC_5_9_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__419/I                                            SRMux                          0              2073   +INF  RISE       1
I__419/O                                            SRMux                        463              2536   +INF  RISE       1
UC.ep_0_LC_5_9_3/sr                                 LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_0_LC_5_9_3/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : UC.ep_4_LC_5_9_1/sr
Capture Clock    : UC.ep_4_LC_5_9_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (incremental|clk:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2381
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2536
---------------------------------------   ---- 
End-of-path arrival time (ps)             2536
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                               incremental                    0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510   +INF  RISE       1
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918   +INF  RISE       1
I__409/I                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__409/O                                            gio2CtrlBuf                    0              1918   +INF  RISE       1
I__410/I                                            GlobalMux                      0              1918   +INF  RISE       1
I__410/O                                            GlobalMux                    154              2073   +INF  RISE       1
I__419/I                                            SRMux                          0              2073   +INF  RISE       1
I__419/O                                            SRMux                        463              2536   +INF  RISE       1
UC.ep_4_LC_5_9_1/sr                                 LogicCell40_SEQ_MODE_1010      0              2536   +INF  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               incremental                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__427/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__427/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__428/I                                          GlobalMux                      0              1918  RISE       1
I__428/O                                          GlobalMux                    154              2073  RISE       1
I__432/I                                          ClkMux                         0              2073  RISE       1
I__432/O                                          ClkMux                       309              2381  RISE       1
UC.ep_4_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1010      0              2381  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

