Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Feb 28 02:44:56 2025
| Host         : DESKTOP-V4CC4PR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (180)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (405)
5. checking no_input_delay (11)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (180)
--------------------------
 There are 180 register/latch pins with no clock driven by root clock pin: IO_VITA_CAM_clk_out_p (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (405)
--------------------------------------------------
 There are 395 pins that are not constrained for maximum delay. (HIGH)

 There are 10 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.889   -18474.717                   4210                41910        0.050        0.000                      0                41802        0.264        0.000                       0                 16478  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 6.499}        12.999          76.929          
clk_fpga_1                         {0.000 3.500}        7.000           142.857         
clk_fpga_2                         {0.000 2.500}        5.000           200.000         
video_clk                          {0.000 3.367}        6.734           148.500         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 3.367}        6.734           148.500         
    vita_clk_1                     {0.000 13.468}       26.936          37.125          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 3.367}        6.734           148.500         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                               2.819        0.000                      0                 9413        0.058        0.000                      0                 9413        5.249        0.000                       0                  4116  
clk_fpga_1                              -0.039       -0.039                      1                20534        0.050        0.000                      0                20534        2.250        0.000                       0                  7012  
clk_fpga_2                                                                                                                                                                           0.264        0.000                       0                     2  
video_clk                                                                                                                                                                            1.367        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       -8.107    -3237.638                   1147                 6188        0.050        0.000                      0                 6188        2.387        0.000                       0                  3392  
    vita_clk_1                          16.794        0.000                      0                 3212        0.074        0.000                      0                 3212       12.488        0.000                       0                  1952  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                    4.579        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0_1  clk_fpga_0                             5.126        0.000                      0                   34                                                                        
vita_clk_1                       clk_fpga_0                            -5.474    -2223.031                    584                  584        0.483        0.000                      0                  584  
clk_fpga_0                       clk_out1_design_1_clk_wiz_0_0_1      -10.889     -467.796                     45                   87        1.608        0.000                      0                   45  
vita_clk_1                       clk_out1_design_1_clk_wiz_0_0_1       25.128        0.000                      0                   16                                                                        
clk_fpga_0                       vita_clk_1                            -7.648    -5829.833                   1062                 1062        0.483        0.000                      0                 1062  
clk_out1_design_1_clk_wiz_0_0_1  vita_clk_1                             3.728        0.000                      0                   24        0.429        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                clk_fpga_0                       clk_fpga_0                             6.867        0.000                      0                  146        0.485        0.000                      0                  146  
**async_default**                clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0_1        2.175        0.000                      0                   47        0.770        0.000                      0                   47  
**async_default**                clk_fpga_0                       vita_clk_1                            -5.460    -6716.381                   1371                 1371        0.776        0.000                      0                 1371  
**async_default**                clk_out1_design_1_clk_wiz_0_0_1  vita_clk_1                             4.715        0.000                      0                   18        0.150        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.249ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.777ns  (logic 1.450ns (14.830%)  route 8.327ns (85.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns = ( 15.768 - 12.999 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[21])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[21]
                         net (fo=30, routed)          8.327    12.808    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wdata[21]
    SLICE_X90Y76         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.590    15.768    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X90Y76         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[21]/C
                         clock pessimism              0.129    15.897    
                         clock uncertainty           -0.198    15.699    
    SLICE_X90Y76         FDRE (Setup_fdre_C_D)       -0.071    15.628    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[21]
  -------------------------------------------------------------------
                         required time                         15.628    
                         arrival time                         -12.808    
  -------------------------------------------------------------------
                         slack                                  2.819    

Slack (MET) :             2.967ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg30_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.564ns  (logic 1.450ns (15.161%)  route 8.114ns (84.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 15.712 - 12.999 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[20])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[20]
                         net (fo=30, routed)          8.114    12.595    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wdata[20]
    SLICE_X81Y79         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg30_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.534    15.712    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y79         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg30_reg[20]/C
                         clock pessimism              0.129    15.841    
                         clock uncertainty           -0.198    15.643    
    SLICE_X81Y79         FDRE (Setup_fdre_C_D)       -0.081    15.562    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg30_reg[20]
  -------------------------------------------------------------------
                         required time                         15.562    
                         arrival time                         -12.595    
  -------------------------------------------------------------------
                         slack                                  2.967    

Slack (MET) :             3.174ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg28_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.372ns  (logic 1.450ns (15.472%)  route 7.922ns (84.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 15.713 - 12.999 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[20])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[20]
                         net (fo=30, routed)          7.922    12.403    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wdata[20]
    SLICE_X85Y80         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg28_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.535    15.713    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y80         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg28_reg[20]/C
                         clock pessimism              0.129    15.842    
                         clock uncertainty           -0.198    15.644    
    SLICE_X85Y80         FDRE (Setup_fdre_C_D)       -0.067    15.577    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg28_reg[20]
  -------------------------------------------------------------------
                         required time                         15.577    
                         arrival time                         -12.403    
  -------------------------------------------------------------------
                         slack                                  3.174    

Slack (MET) :             3.289ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 1.450ns (15.552%)  route 7.873ns (84.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 15.772 - 12.999 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[21])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[21]
                         net (fo=30, routed)          7.873    12.354    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wdata[21]
    SLICE_X90Y79         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.594    15.772    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X90Y79         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[21]/C
                         clock pessimism              0.129    15.901    
                         clock uncertainty           -0.198    15.703    
    SLICE_X90Y79         FDRE (Setup_fdre_C_D)       -0.059    15.644    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[21]
  -------------------------------------------------------------------
                         required time                         15.644    
                         arrival time                         -12.354    
  -------------------------------------------------------------------
                         slack                                  3.289    

Slack (MET) :             3.372ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg31_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.182ns  (logic 1.450ns (15.791%)  route 7.732ns (84.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 15.713 - 12.999 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[20])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[20]
                         net (fo=30, routed)          7.732    12.213    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wdata[20]
    SLICE_X85Y79         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg31_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.535    15.713    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y79         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg31_reg[20]/C
                         clock pessimism              0.129    15.842    
                         clock uncertainty           -0.198    15.644    
    SLICE_X85Y79         FDRE (Setup_fdre_C_D)       -0.058    15.586    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg31_reg[20]
  -------------------------------------------------------------------
                         required time                         15.586    
                         arrival time                         -12.213    
  -------------------------------------------------------------------
                         slack                                  3.372    

Slack (MET) :             3.379ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.149ns  (logic 1.450ns (15.849%)  route 7.699ns (84.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 15.720 - 12.999 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[25])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[25]
                         net (fo=30, routed)          7.699    12.180    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_wdata[25]
    SLICE_X67Y51         FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.542    15.720    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X67Y51         FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[25]/C
                         clock pessimism              0.129    15.849    
                         clock uncertainty           -0.198    15.651    
    SLICE_X67Y51         FDRE (Setup_fdre_C_D)       -0.092    15.559    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[25]
  -------------------------------------------------------------------
                         required time                         15.559    
                         arrival time                         -12.180    
  -------------------------------------------------------------------
                         slack                                  3.379    

Slack (MET) :             3.570ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg27_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.985ns  (logic 1.450ns (16.138%)  route 7.535ns (83.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 15.713 - 12.999 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[20])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[20]
                         net (fo=30, routed)          7.535    12.016    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wdata[20]
    SLICE_X84Y79         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg27_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.535    15.713    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X84Y79         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg27_reg[20]/C
                         clock pessimism              0.129    15.842    
                         clock uncertainty           -0.198    15.644    
    SLICE_X84Y79         FDRE (Setup_fdre_C_D)       -0.058    15.586    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg27_reg[20]
  -------------------------------------------------------------------
                         required time                         15.586    
                         arrival time                         -12.016    
  -------------------------------------------------------------------
                         slack                                  3.570    

Slack (MET) :             3.571ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.995ns  (logic 1.450ns (16.120%)  route 7.545ns (83.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 15.712 - 12.999 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[20])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[20]
                         net (fo=30, routed)          7.545    12.026    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wdata[20]
    SLICE_X86Y78         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.534    15.712    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X86Y78         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23_reg[20]/C
                         clock pessimism              0.129    15.841    
                         clock uncertainty           -0.198    15.643    
    SLICE_X86Y78         FDRE (Setup_fdre_C_D)       -0.045    15.598    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23_reg[20]
  -------------------------------------------------------------------
                         required time                         15.598    
                         arrival time                         -12.026    
  -------------------------------------------------------------------
                         slack                                  3.571    

Slack (MET) :             3.682ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.907ns  (logic 1.450ns (16.280%)  route 7.457ns (83.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 15.717 - 12.999 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[24])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[24]
                         net (fo=30, routed)          7.457    11.938    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wdata[24]
    SLICE_X86Y83         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.539    15.717    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X86Y83         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23_reg[24]/C
                         clock pessimism              0.129    15.846    
                         clock uncertainty           -0.198    15.648    
    SLICE_X86Y83         FDRE (Setup_fdre_C_D)       -0.028    15.620    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23_reg[24]
  -------------------------------------------------------------------
                         required time                         15.620    
                         arrival time                         -11.938    
  -------------------------------------------------------------------
                         slack                                  3.682    

Slack (MET) :             3.740ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.523ns  (logic 2.092ns (24.546%)  route 6.431ns (75.454%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 15.772 - 12.999 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.249     5.614    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X43Y93         LUT5 (Prop_lut5_I1_O)        0.124     5.738 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[6]_INST_0/O
                         net (fo=5, routed)           0.821     6.559    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wvalid
    SLICE_X45Y92         LUT2 (Prop_lut2_I1_O)        0.152     6.711 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg3[0]_i_4/O
                         net (fo=4, routed)           0.964     7.675    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg3[0]_i_4_n_0
    SLICE_X45Y91         LUT6 (Prop_lut6_I2_O)        0.332     8.007 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24[31]_i_2/O
                         net (fo=28, routed)          2.583    10.590    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24[31]_i_2_n_0
    SLICE_X86Y76         LUT5 (Prop_lut5_I0_O)        0.150    10.740 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25[23]_i_1/O
                         net (fo=8, routed)           0.814    11.554    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25[23]_i_1_n_0
    SLICE_X93Y78         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.594    15.772    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X93Y78         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[16]/C
                         clock pessimism              0.129    15.901    
                         clock uncertainty           -0.198    15.703    
    SLICE_X93Y78         FDRE (Setup_fdre_C_CE)      -0.409    15.294    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[16]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                         -11.554    
  -------------------------------------------------------------------
                         slack                                  3.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.246%)  route 0.313ns (62.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[27]/Q
                         net (fo=1, routed)           0.313     1.367    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[27]
    SLICE_X28Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.412 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[27]_i_1__0/O
                         net (fo=1, routed)           0.000     1.412    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[27]_i_1__0_n_0
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[27]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.092     1.354    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg60_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger1high_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.712%)  route 0.243ns (63.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.638     0.974    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y103        FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg60_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg60_reg[18]/Q
                         net (fo=2, routed)           0.243     1.358    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg60_reg_n_0_[18]
    SLICE_X50Y102        FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger1high_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.907     1.273    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y102        FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger1high_reg[18]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X50Y102        FDRE (Hold_fdre_C_D)         0.059     1.293    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger1high_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.635     0.971    design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X38Y112        FDRE                                         r  design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y112        FDRE (Prop_fdre_C_Q)         0.164     1.135 r  design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/Q
                         net (fo=1, routed)           0.099     1.234    design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/READ_FIFO_I/s_axi_rdata_i[7]_i_3[0]
    SLICE_X36Y112        SRL16E                                       r  design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.906     1.272    design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X36Y112        SRL16E                                       r  design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism             -0.286     0.986    
    SLICE_X36Y112        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.169    design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.311%)  route 0.247ns (63.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.546     0.882    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X37Y72         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=53, routed)          0.247     1.270    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/ADDRD1
    SLICE_X38Y71         RAMD32                                       r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.812     1.178    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/WCLK
    SLICE_X38Y71         RAMD32                                       r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMA/CLK
                         clock pessimism             -0.282     0.896    
    SLICE_X38Y71         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.205    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.311%)  route 0.247ns (63.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.546     0.882    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X37Y72         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=53, routed)          0.247     1.270    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/ADDRD1
    SLICE_X38Y71         RAMD32                                       r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.812     1.178    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/WCLK
    SLICE_X38Y71         RAMD32                                       r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMA_D1/CLK
                         clock pessimism             -0.282     0.896    
    SLICE_X38Y71         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.205    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.311%)  route 0.247ns (63.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.546     0.882    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X37Y72         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=53, routed)          0.247     1.270    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/ADDRD1
    SLICE_X38Y71         RAMD32                                       r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.812     1.178    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/WCLK
    SLICE_X38Y71         RAMD32                                       r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMB/CLK
                         clock pessimism             -0.282     0.896    
    SLICE_X38Y71         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.205    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.311%)  route 0.247ns (63.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.546     0.882    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X37Y72         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=53, routed)          0.247     1.270    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/ADDRD1
    SLICE_X38Y71         RAMD32                                       r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.812     1.178    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/WCLK
    SLICE_X38Y71         RAMD32                                       r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMB_D1/CLK
                         clock pessimism             -0.282     0.896    
    SLICE_X38Y71         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.205    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.311%)  route 0.247ns (63.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.546     0.882    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X37Y72         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=53, routed)          0.247     1.270    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/ADDRD1
    SLICE_X38Y71         RAMD32                                       r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.812     1.178    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/WCLK
    SLICE_X38Y71         RAMD32                                       r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMC/CLK
                         clock pessimism             -0.282     0.896    
    SLICE_X38Y71         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.205    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.311%)  route 0.247ns (63.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.546     0.882    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X37Y72         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=53, routed)          0.247     1.270    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/ADDRD1
    SLICE_X38Y71         RAMD32                                       r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.812     1.178    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/WCLK
    SLICE_X38Y71         RAMD32                                       r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMC_D1/CLK
                         clock pessimism             -0.282     0.896    
    SLICE_X38Y71         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.205    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.311%)  route 0.247ns (63.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.546     0.882    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X37Y72         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=53, routed)          0.247     1.270    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/ADDRD1
    SLICE_X38Y71         RAMS32                                       r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.812     1.178    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/WCLK
    SLICE_X38Y71         RAMS32                                       r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMD/CLK
                         clock pessimism             -0.282     0.896    
    SLICE_X38Y71         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.205    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMD
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 6.499 }
Period(ns):         12.999
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         12.999      10.844     BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X31Y113   design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/IIC_CONTROL_I/sda_setup_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X40Y113   design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/IIC_CONTROL_I/shift_reg_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X41Y116   design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/IIC_CONTROL_I/shift_reg_ld_d1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X42Y114   design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/IIC_CONTROL_I/shift_reg_ld_reg/C
Min Period        n/a     FDSE/C      n/a            1.000         12.999      11.999     SLICE_X39Y113   design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/IIC_CONTROL_I/slave_sda_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X40Y114   design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/IIC_CONTROL_I/sm_stop_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X39Y114   design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/IIC_CONTROL_I/srw_i_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         12.999      11.999     SLICE_X32Y73    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X28Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[36]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X32Y74    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X32Y74    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X32Y74    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X32Y74    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X32Y74    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X32Y74    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         6.499       5.249      SLICE_X32Y74    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         6.499       5.249      SLICE_X32Y74    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X32Y75    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X32Y75    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X32Y74    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X32Y74    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X32Y74    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X32Y74    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X32Y74    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X32Y74    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         6.499       5.249      SLICE_X32Y74    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         6.499       5.249      SLICE_X32Y74    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X32Y75    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X32Y75    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            1  Failing Endpoint ,  Worst Slack       -0.039ns,  Total Violation       -0.039ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.039ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.897ns  (logic 2.883ns (41.801%)  route 4.014ns (58.199%))
  Logic Levels:           11  (CARRY4=6 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 9.665 - 7.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        1.661     2.955    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X41Y15         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     3.411 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[0]/Q
                         net (fo=4, routed)           0.978     4.389    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_0_[0]
    SLICE_X42Y15         LUT4 (Prop_lut4_I2_O)        0.124     4.513 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.513    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_5_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.026 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.026    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.143 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=22, routed)          1.161     6.304    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X43Y14         LUT4 (Prop_lut4_I2_O)        0.124     6.428 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.428    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.960 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.960    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.074 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.074    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.188    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.427 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/O[2]
                         net (fo=1, routed)           0.411     7.838    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[14]
    SLICE_X43Y18         LUT4 (Prop_lut4_I3_O)        0.302     8.140 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[14]_i_1/O
                         net (fo=3, routed)           1.014     9.154    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[14]
    SLICE_X44Y17         LUT6 (Prop_lut6_I2_O)        0.124     9.278 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_4/O
                         net (fo=1, routed)           0.450     9.728    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_eq_0_reg_3
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.852 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.000     9.852    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO_n_5
    SLICE_X45Y17         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        1.486     9.665    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X45Y17         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism              0.230     9.895    
                         clock uncertainty           -0.111     9.784    
    SLICE_X45Y17         FDRE (Setup_fdre_C_D)        0.029     9.813    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                          9.813    
                         arrival time                          -9.852    
  -------------------------------------------------------------------
                         slack                                 -0.039    

Slack (MET) :             0.052ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 1.374ns (20.747%)  route 5.249ns (79.253%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 9.747 - 7.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        1.830     3.124    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/s_sc_aclk
    SLICE_X4Y34          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.518     3.642 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state_reg[1]/Q
                         net (fo=15, routed)          1.037     4.679    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_axis_arb_tvalid
    SLICE_X6Y32          LUT4 (Prop_lut4_I0_O)        0.153     4.832 f  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[1]_INST_0/O
                         net (fo=85, routed)          1.134     5.966    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/m_sc_recv[0]
    SLICE_X13Y30         LUT4 (Prop_lut4_I2_O)        0.331     6.297 r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_mem_rep[0].inst_xpm_memory_i_1/O
                         net (fo=89, routed)          0.806     7.103    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/rd_addrb_incr
    SLICE_X19Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.227 r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_i_4/O
                         net (fo=2, routed)           1.121     8.347    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_reg_1
    SLICE_X21Y28         LUT6 (Prop_lut6_I4_O)        0.124     8.471 f  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_rd.fifo_empty_r_i_2__0/O
                         net (fo=2, routed)           0.583     9.054    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_rd.fifo_empty_r_i_2__0_n_0
    SLICE_X22Y29         LUT6 (Prop_lut6_I4_O)        0.124     9.178 r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.full_r_inv_i_1__0/O
                         net (fo=1, routed)           0.568     9.747    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1_n_2
    SLICE_X23Y29         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        1.567     9.747    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X23Y29         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                         clock pessimism              0.230     9.976    
                         clock uncertainty           -0.111     9.865    
    SLICE_X23Y29         FDRE (Setup_fdre_C_D)       -0.067     9.798    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -9.747    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.996ns  (logic 1.418ns (23.648%)  route 4.578ns (76.352%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 9.740 - 7.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        1.655     2.949    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X32Y21         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.518     3.467 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[2]/Q
                         net (fo=1, routed)           0.671     4.138    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_n_4
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     4.262 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[15]_i_5/O
                         net (fo=1, routed)           0.611     4.873    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[15]_i_5_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.997 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[15]_i_4/O
                         net (fo=7, routed)           0.862     5.859    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_packer_full_reg_0
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.152     6.011 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INFERRED_GEN.cnt_i[4]_i_4/O
                         net (fo=31, routed)          0.782     6.793    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]
    SLICE_X30Y22         LUT6 (Prop_lut6_I5_O)        0.348     7.141 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_burst_dbeat_cntr[2]_i_2/O
                         net (fo=24, routed)          1.164     8.305    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]
    SLICE_X25Y20         LUT2 (Prop_lut2_I1_O)        0.152     8.457 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][10]_i_1/O
                         net (fo=1, routed)           0.488     8.945    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][15]_0[10]
    SLICE_X25Y21         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        1.560     9.740    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X25Y21         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][10]/C
                         clock pessimism              0.230     9.969    
                         clock uncertainty           -0.111     9.858    
    SLICE_X25Y21         FDRE (Setup_fdre_C_D)       -0.303     9.555    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][10]
  -------------------------------------------------------------------
                         required time                          9.555    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.922ns  (logic 1.419ns (23.963%)  route 4.503ns (76.037%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 9.736 - 7.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        1.655     2.949    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X32Y21         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.518     3.467 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[2]/Q
                         net (fo=1, routed)           0.671     4.138    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_n_4
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     4.262 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[15]_i_5/O
                         net (fo=1, routed)           0.611     4.873    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[15]_i_5_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.997 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[15]_i_4/O
                         net (fo=7, routed)           0.862     5.859    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_packer_full_reg_0
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.152     6.011 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INFERRED_GEN.cnt_i[4]_i_4/O
                         net (fo=31, routed)          0.782     6.793    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]
    SLICE_X30Y22         LUT6 (Prop_lut6_I5_O)        0.348     7.141 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_burst_dbeat_cntr[2]_i_2/O
                         net (fo=24, routed)          0.891     8.033    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][0]
    SLICE_X28Y21         LUT3 (Prop_lut3_I2_O)        0.153     8.186 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg[3][1]_i_1/O
                         net (fo=18, routed)          0.685     8.871    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_flag_slice_reg[3]_3
    SLICE_X26Y23         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        1.557     9.736    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X26Y23         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][11]/C
                         clock pessimism              0.230     9.966    
                         clock uncertainty           -0.111     9.855    
    SLICE_X26Y23         FDRE (Setup_fdre_C_CE)      -0.372     9.483    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][11]
  -------------------------------------------------------------------
                         required time                          9.483    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.922ns  (logic 1.419ns (23.963%)  route 4.503ns (76.037%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 9.736 - 7.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        1.655     2.949    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X32Y21         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.518     3.467 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[2]/Q
                         net (fo=1, routed)           0.671     4.138    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_n_4
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     4.262 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[15]_i_5/O
                         net (fo=1, routed)           0.611     4.873    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[15]_i_5_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.997 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[15]_i_4/O
                         net (fo=7, routed)           0.862     5.859    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_packer_full_reg_0
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.152     6.011 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INFERRED_GEN.cnt_i[4]_i_4/O
                         net (fo=31, routed)          0.782     6.793    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]
    SLICE_X30Y22         LUT6 (Prop_lut6_I5_O)        0.348     7.141 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_burst_dbeat_cntr[2]_i_2/O
                         net (fo=24, routed)          0.891     8.033    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][0]
    SLICE_X28Y21         LUT3 (Prop_lut3_I2_O)        0.153     8.186 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg[3][1]_i_1/O
                         net (fo=18, routed)          0.685     8.871    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_flag_slice_reg[3]_3
    SLICE_X26Y23         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        1.557     9.736    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X26Y23         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][13]/C
                         clock pessimism              0.230     9.966    
                         clock uncertainty           -0.111     9.855    
    SLICE_X26Y23         FDRE (Setup_fdre_C_CE)      -0.372     9.483    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][13]
  -------------------------------------------------------------------
                         required time                          9.483    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.922ns  (logic 1.419ns (23.963%)  route 4.503ns (76.037%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 9.736 - 7.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        1.655     2.949    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X32Y21         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.518     3.467 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[2]/Q
                         net (fo=1, routed)           0.671     4.138    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_n_4
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     4.262 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[15]_i_5/O
                         net (fo=1, routed)           0.611     4.873    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[15]_i_5_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.997 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[15]_i_4/O
                         net (fo=7, routed)           0.862     5.859    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_packer_full_reg_0
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.152     6.011 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INFERRED_GEN.cnt_i[4]_i_4/O
                         net (fo=31, routed)          0.782     6.793    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]
    SLICE_X30Y22         LUT6 (Prop_lut6_I5_O)        0.348     7.141 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_burst_dbeat_cntr[2]_i_2/O
                         net (fo=24, routed)          0.891     8.033    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][0]
    SLICE_X28Y21         LUT3 (Prop_lut3_I2_O)        0.153     8.186 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg[3][1]_i_1/O
                         net (fo=18, routed)          0.685     8.871    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_flag_slice_reg[3]_3
    SLICE_X26Y23         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        1.557     9.736    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X26Y23         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][14]/C
                         clock pessimism              0.230     9.966    
                         clock uncertainty           -0.111     9.855    
    SLICE_X26Y23         FDRE (Setup_fdre_C_CE)      -0.372     9.483    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][14]
  -------------------------------------------------------------------
                         required time                          9.483    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.922ns  (logic 1.419ns (23.963%)  route 4.503ns (76.037%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 9.736 - 7.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        1.655     2.949    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X32Y21         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.518     3.467 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[2]/Q
                         net (fo=1, routed)           0.671     4.138    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_n_4
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     4.262 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[15]_i_5/O
                         net (fo=1, routed)           0.611     4.873    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[15]_i_5_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.997 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[15]_i_4/O
                         net (fo=7, routed)           0.862     5.859    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_packer_full_reg_0
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.152     6.011 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INFERRED_GEN.cnt_i[4]_i_4/O
                         net (fo=31, routed)          0.782     6.793    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]
    SLICE_X30Y22         LUT6 (Prop_lut6_I5_O)        0.348     7.141 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_burst_dbeat_cntr[2]_i_2/O
                         net (fo=24, routed)          0.891     8.033    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][0]
    SLICE_X28Y21         LUT3 (Prop_lut3_I2_O)        0.153     8.186 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg[3][1]_i_1/O
                         net (fo=18, routed)          0.685     8.871    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_flag_slice_reg[3]_3
    SLICE_X26Y23         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        1.557     9.736    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X26Y23         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][15]/C
                         clock pessimism              0.230     9.966    
                         clock uncertainty           -0.111     9.855    
    SLICE_X26Y23         FDRE (Setup_fdre_C_CE)      -0.372     9.483    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][15]
  -------------------------------------------------------------------
                         required time                          9.483    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.922ns  (logic 1.419ns (23.963%)  route 4.503ns (76.037%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 9.736 - 7.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        1.655     2.949    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X32Y21         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.518     3.467 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[2]/Q
                         net (fo=1, routed)           0.671     4.138    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_n_4
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     4.262 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[15]_i_5/O
                         net (fo=1, routed)           0.611     4.873    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[15]_i_5_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.997 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[15]_i_4/O
                         net (fo=7, routed)           0.862     5.859    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_packer_full_reg_0
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.152     6.011 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INFERRED_GEN.cnt_i[4]_i_4/O
                         net (fo=31, routed)          0.782     6.793    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]
    SLICE_X30Y22         LUT6 (Prop_lut6_I5_O)        0.348     7.141 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_burst_dbeat_cntr[2]_i_2/O
                         net (fo=24, routed)          0.891     8.033    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][0]
    SLICE_X28Y21         LUT3 (Prop_lut3_I2_O)        0.153     8.186 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg[3][1]_i_1/O
                         net (fo=18, routed)          0.685     8.871    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_flag_slice_reg[3]_3
    SLICE_X26Y23         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        1.557     9.736    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X26Y23         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][1]/C
                         clock pessimism              0.230     9.966    
                         clock uncertainty           -0.111     9.855    
    SLICE_X26Y23         FDRE (Setup_fdre_C_CE)      -0.372     9.483    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][1]
  -------------------------------------------------------------------
                         required time                          9.483    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.922ns  (logic 1.419ns (23.963%)  route 4.503ns (76.037%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 9.736 - 7.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        1.655     2.949    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X32Y21         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.518     3.467 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[2]/Q
                         net (fo=1, routed)           0.671     4.138    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_n_4
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     4.262 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[15]_i_5/O
                         net (fo=1, routed)           0.611     4.873    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[15]_i_5_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.997 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[15]_i_4/O
                         net (fo=7, routed)           0.862     5.859    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_packer_full_reg_0
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.152     6.011 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INFERRED_GEN.cnt_i[4]_i_4/O
                         net (fo=31, routed)          0.782     6.793    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]
    SLICE_X30Y22         LUT6 (Prop_lut6_I5_O)        0.348     7.141 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_burst_dbeat_cntr[2]_i_2/O
                         net (fo=24, routed)          0.891     8.033    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][0]
    SLICE_X28Y21         LUT3 (Prop_lut3_I2_O)        0.153     8.186 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg[3][1]_i_1/O
                         net (fo=18, routed)          0.685     8.871    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_flag_slice_reg[3]_3
    SLICE_X26Y23         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        1.557     9.736    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X26Y23         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][3]/C
                         clock pessimism              0.230     9.966    
                         clock uncertainty           -0.111     9.855    
    SLICE_X26Y23         FDRE (Setup_fdre_C_CE)      -0.372     9.483    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][3]
  -------------------------------------------------------------------
                         required time                          9.483    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.922ns  (logic 1.419ns (23.963%)  route 4.503ns (76.037%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 9.736 - 7.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        1.655     2.949    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X32Y21         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.518     3.467 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[2]/Q
                         net (fo=1, routed)           0.671     4.138    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_n_4
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     4.262 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[15]_i_5/O
                         net (fo=1, routed)           0.611     4.873    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[15]_i_5_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.997 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[15]_i_4/O
                         net (fo=7, routed)           0.862     5.859    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_packer_full_reg_0
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.152     6.011 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INFERRED_GEN.cnt_i[4]_i_4/O
                         net (fo=31, routed)          0.782     6.793    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]
    SLICE_X30Y22         LUT6 (Prop_lut6_I5_O)        0.348     7.141 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_burst_dbeat_cntr[2]_i_2/O
                         net (fo=24, routed)          0.891     8.033    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][0]
    SLICE_X28Y21         LUT3 (Prop_lut3_I2_O)        0.153     8.186 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg[3][1]_i_1/O
                         net (fo=18, routed)          0.685     8.871    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_flag_slice_reg[3]_3
    SLICE_X26Y23         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        1.557     9.736    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X26Y23         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][5]/C
                         clock pessimism              0.230     9.966    
                         clock uncertainty           -0.111     9.855    
    SLICE_X26Y23         FDRE (Setup_fdre_C_CE)      -0.372     9.483    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][5]
  -------------------------------------------------------------------
                         required time                          9.483    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                  0.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1121]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.292%)  route 0.253ns (60.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        0.563     0.899    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X34Y42         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1121]/Q
                         net (fo=1, routed)           0.253     1.316    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[62]
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        0.867     1.233    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.263     0.970    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[30])
                                                      0.296     1.266    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.500%)  route 0.256ns (64.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        0.580     0.916    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/m_axi_mm2s_aclk
    SLICE_X60Y50         FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/Q
                         net (fo=1, routed)           0.256     1.313    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/srst_d4
    SLICE_X61Y49         FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        0.854     1.220    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/m_axi_mm2s_aclk
    SLICE_X61Y49         FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/C
                         clock pessimism             -0.030     1.190    
    SLICE_X61Y49         FDRE (Hold_fdre_C_D)         0.070     1.260    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1075]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.012%)  route 0.256ns (60.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        0.563     0.899    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X34Y40         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1075]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1075]/Q
                         net (fo=1, routed)           0.256     1.319    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[16]
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        0.867     1.233    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.263     0.970    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[16])
                                                      0.296     1.266    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        0.554     0.890    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X43Y19         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[9]/Q
                         net (fo=1, routed)           0.110     1.141    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[9]
    SLICE_X42Y18         SRL16E                                       r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        0.820     1.186    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y18         SRL16E                                       r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4/CLK
                         clock pessimism             -0.281     0.905    
    SLICE_X42Y18         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.088    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1083]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.879%)  route 0.258ns (61.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        0.562     0.897    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X34Y39         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1083]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1083]/Q
                         net (fo=1, routed)           0.258     1.319    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[24]
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        0.867     1.233    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.263     0.970    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[24])
                                                      0.296     1.266    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1087]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1087]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.148ns (44.299%)  route 0.186ns (55.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        0.559     0.895    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X50Y49         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1087]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1087]/Q
                         net (fo=2, routed)           0.186     1.229    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1144]_0[29]
    SLICE_X51Y50         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1087]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        0.821     1.187    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X51Y50         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1087]/C
                         clock pessimism             -0.030     1.157    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.018     1.175    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1087]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.519%)  route 0.127ns (47.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        0.550     0.886    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/m_axi_s2mm_aclk
    SLICE_X45Y26         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg/Q
                         net (fo=2, routed)           0.127     1.154    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[1]
    SLICE_X42Y26         SRL16E                                       r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        0.814     1.180    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y26         SRL16E                                       r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4/CLK
                         clock pessimism             -0.263     0.916    
    SLICE_X42Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.099    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.148ns (40.281%)  route 0.219ns (59.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        0.545     0.881    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/m_axi_s2mm_aclk
    SLICE_X50Y24         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.148     1.029 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[9]/Q
                         net (fo=1, routed)           0.219     1.248    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_input_addr_reg_reg[31]_0[9]
    SLICE_X46Y24         SRL16E                                       r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        0.813     1.179    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X46Y24         SRL16E                                       r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4/CLK
                         clock pessimism             -0.035     1.144    
    SLICE_X46Y24         SRL16E (Hold_srl16e_CLK_D)
                                                      0.049     1.193    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.arsplit_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1072]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.596%)  route 0.221ns (51.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        0.577     0.913    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aclk
    SLICE_X30Y50         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.arsplit_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.arsplit_addr_reg[11]/Q
                         net (fo=3, routed)           0.221     1.298    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.arsplit_addr_reg[4]
    SLICE_X31Y49         LUT5 (Prop_lut5_I1_O)        0.045     1.343 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1072]_i_1/O
                         net (fo=1, routed)           0.000     1.343    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1072]_i_1_n_0
    SLICE_X31Y49         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1072]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        0.859     1.225    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/aclk
    SLICE_X31Y49         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1072]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.092     1.287    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1072]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.148ns (38.825%)  route 0.233ns (61.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        0.545     0.881    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/m_axi_s2mm_aclk
    SLICE_X50Y24         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.148     1.029 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[12]/Q
                         net (fo=1, routed)           0.233     1.262    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_input_addr_reg_reg[31]_0[12]
    SLICE_X46Y23         SRL16E                                       r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=7012, routed)        0.814     1.180    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X46Y23         SRL16E                                       r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4/CLK
                         clock pessimism             -0.035     1.145    
    SLICE_X46Y23         SRL16E (Hold_srl16e_CLK_D)
                                                      0.061     1.206    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.000       4.424      RAMB36_X1Y4     design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         7.000       4.424      RAMB36_X1Y4     design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         7.000       4.424      RAMB36_X2Y4     design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         7.000       4.424      RAMB36_X2Y3     design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.000       4.424      RAMB36_X2Y7     design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         7.000       4.424      RAMB36_X2Y7     design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         7.000       4.424      RAMB36_X3Y8     design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         7.000       4.424      RAMB36_X3Y7     design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         7.000       4.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         7.000       6.000      SLICE_X44Y52    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r_reg/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X38Y49    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X38Y49    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X38Y49    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X38Y49    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.500       2.250      SLICE_X38Y49    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.500       2.250      SLICE_X38Y49    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X38Y47    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X38Y47    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X38Y47    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X38Y47    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X16Y29    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X16Y29    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X16Y29    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.500       2.250      SLICE_X16Y29    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.500       2.250      SLICE_X16Y29    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X14Y25    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X14Y25    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X14Y25    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X14Y25    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X14Y25    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_idelay.serdesidelayrefclk/IDELAYCTRL_INST[0].u_idelayctrl/REFCLK
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y19   design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_idelay.serdesidelayrefclk/IDELAYCTRL_INST[0].u_idelayctrl/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  video_clk
  To Clock:  video_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         video_clk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { fmc_imageon_vclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.734       93.266     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         3.367       1.367      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         3.367       1.367      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         3.367       1.367      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         3.367       1.367      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :         1147  Failing Endpoints,  Worst Slack       -8.107ns,  Total Violation    -3237.638ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.107ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.323ns  (logic 0.642ns (4.482%)  route 13.681ns (95.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 5.061 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.181ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.643    -1.181    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X46Y66         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.663 f  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          1.050     0.386    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X37Y66         LUT1 (Prop_lut1_I0_O)        0.124     0.510 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1006, routed)       12.632    13.142    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X91Y55         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.605     5.061    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X91Y55         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][16]/C
                         clock pessimism              0.467     5.528    
                         clock uncertainty           -0.064     5.464    
    SLICE_X91Y55         FDRE (Setup_fdre_C_R)       -0.429     5.035    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][16]
  -------------------------------------------------------------------
                         required time                          5.035    
                         arrival time                         -13.142    
  -------------------------------------------------------------------
                         slack                                 -8.107    

Slack (VIOLATED) :        -8.107ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.323ns  (logic 0.642ns (4.482%)  route 13.681ns (95.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 5.061 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.181ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.643    -1.181    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X46Y66         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.663 f  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          1.050     0.386    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X37Y66         LUT1 (Prop_lut1_I0_O)        0.124     0.510 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1006, routed)       12.632    13.142    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X91Y55         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.605     5.061    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X91Y55         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][4]/C
                         clock pessimism              0.467     5.528    
                         clock uncertainty           -0.064     5.464    
    SLICE_X91Y55         FDRE (Setup_fdre_C_R)       -0.429     5.035    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][4]
  -------------------------------------------------------------------
                         required time                          5.035    
                         arrival time                         -13.142    
  -------------------------------------------------------------------
                         slack                                 -8.107    

Slack (VIOLATED) :        -8.012ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.134ns  (logic 0.642ns (4.542%)  route 13.492ns (95.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.672ns = ( 5.062 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.181ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.643    -1.181    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X46Y66         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.663 f  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          1.050     0.386    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X37Y66         LUT1 (Prop_lut1_I0_O)        0.124     0.510 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1006, routed)       12.443    12.953    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X92Y56         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.606     5.062    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X92Y56         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][16]/C
                         clock pessimism              0.467     5.529    
                         clock uncertainty           -0.064     5.465    
    SLICE_X92Y56         FDRE (Setup_fdre_C_R)       -0.524     4.941    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][16]
  -------------------------------------------------------------------
                         required time                          4.941    
                         arrival time                         -12.953    
  -------------------------------------------------------------------
                         slack                                 -8.012    

Slack (VIOLATED) :        -8.012ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.134ns  (logic 0.642ns (4.542%)  route 13.492ns (95.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.672ns = ( 5.062 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.181ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.643    -1.181    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X46Y66         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.663 f  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          1.050     0.386    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X37Y66         LUT1 (Prop_lut1_I0_O)        0.124     0.510 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1006, routed)       12.443    12.953    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X92Y56         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.606     5.062    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X92Y56         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][4]/C
                         clock pessimism              0.467     5.529    
                         clock uncertainty           -0.064     5.465    
    SLICE_X92Y56         FDRE (Setup_fdre_C_R)       -0.524     4.941    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][4]
  -------------------------------------------------------------------
                         required time                          4.941    
                         arrival time                         -12.953    
  -------------------------------------------------------------------
                         slack                                 -8.012    

Slack (VIOLATED) :        -7.958ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.176ns  (logic 0.642ns (4.529%)  route 13.534ns (95.471%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.672ns = ( 5.062 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.181ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.643    -1.181    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X46Y66         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.663 f  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          1.050     0.386    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X37Y66         LUT1 (Prop_lut1_I0_O)        0.124     0.510 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1006, routed)       12.484    12.995    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X93Y55         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.606     5.062    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X93Y55         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][16]/C
                         clock pessimism              0.467     5.529    
                         clock uncertainty           -0.064     5.465    
    SLICE_X93Y55         FDRE (Setup_fdre_C_R)       -0.429     5.036    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][16]
  -------------------------------------------------------------------
                         required time                          5.036    
                         arrival time                         -12.995    
  -------------------------------------------------------------------
                         slack                                 -7.958    

Slack (VIOLATED) :        -7.958ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.176ns  (logic 0.642ns (4.529%)  route 13.534ns (95.471%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.672ns = ( 5.062 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.181ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.643    -1.181    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X46Y66         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.663 f  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          1.050     0.386    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X37Y66         LUT1 (Prop_lut1_I0_O)        0.124     0.510 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1006, routed)       12.484    12.995    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X93Y55         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.606     5.062    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X93Y55         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][4]/C
                         clock pessimism              0.467     5.529    
                         clock uncertainty           -0.064     5.465    
    SLICE_X93Y55         FDRE (Setup_fdre_C_R)       -0.429     5.036    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][4]
  -------------------------------------------------------------------
                         required time                          5.036    
                         arrival time                         -12.995    
  -------------------------------------------------------------------
                         slack                                 -7.958    

Slack (VIOLATED) :        -7.917ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.134ns  (logic 0.642ns (4.542%)  route 13.492ns (95.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.672ns = ( 5.062 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.181ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.643    -1.181    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X46Y66         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.663 f  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          1.050     0.386    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X37Y66         LUT1 (Prop_lut1_I0_O)        0.124     0.510 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1006, routed)       12.443    12.953    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X93Y56         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.606     5.062    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X93Y56         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][16]/C
                         clock pessimism              0.467     5.529    
                         clock uncertainty           -0.064     5.465    
    SLICE_X93Y56         FDRE (Setup_fdre_C_R)       -0.429     5.036    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][16]
  -------------------------------------------------------------------
                         required time                          5.036    
                         arrival time                         -12.953    
  -------------------------------------------------------------------
                         slack                                 -7.917    

Slack (VIOLATED) :        -7.917ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.134ns  (logic 0.642ns (4.542%)  route 13.492ns (95.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.672ns = ( 5.062 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.181ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.643    -1.181    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X46Y66         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.663 f  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          1.050     0.386    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X37Y66         LUT1 (Prop_lut1_I0_O)        0.124     0.510 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1006, routed)       12.443    12.953    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X93Y56         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.606     5.062    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X93Y56         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][4]/C
                         clock pessimism              0.467     5.529    
                         clock uncertainty           -0.064     5.465    
    SLICE_X93Y56         FDRE (Setup_fdre_C_R)       -0.429     5.036    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][4]
  -------------------------------------------------------------------
                         required time                          5.036    
                         arrival time                         -12.953    
  -------------------------------------------------------------------
                         slack                                 -7.917    

Slack (VIOLATED) :        -7.707ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.828ns  (logic 0.642ns (4.643%)  route 13.186ns (95.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 5.061 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.181ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.643    -1.181    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X46Y66         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.663 f  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          1.050     0.386    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X37Y66         LUT1 (Prop_lut1_I0_O)        0.124     0.510 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1006, routed)       12.137    12.647    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X92Y57         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.605     5.061    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X92Y57         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][16]/C
                         clock pessimism              0.467     5.528    
                         clock uncertainty           -0.064     5.464    
    SLICE_X92Y57         FDRE (Setup_fdre_C_R)       -0.524     4.940    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][16]
  -------------------------------------------------------------------
                         required time                          4.940    
                         arrival time                         -12.647    
  -------------------------------------------------------------------
                         slack                                 -7.707    

Slack (VIOLATED) :        -7.707ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.828ns  (logic 0.642ns (4.643%)  route 13.186ns (95.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 5.061 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.181ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.643    -1.181    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X46Y66         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.663 f  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          1.050     0.386    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X37Y66         LUT1 (Prop_lut1_I0_O)        0.124     0.510 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1006, routed)       12.137    12.647    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X92Y57         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.605     5.061    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X92Y57         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][4]/C
                         clock pessimism              0.467     5.528    
                         clock uncertainty           -0.064     5.464    
    SLICE_X92Y57         FDRE (Setup_fdre_C_R)       -0.524     4.940    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][4]
  -------------------------------------------------------------------
                         required time                          4.940    
                         arrival time                         -12.647    
  -------------------------------------------------------------------
                         slack                                 -7.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.251ns (59.654%)  route 0.170ns (40.346%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.617ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.548    -0.517    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X52Y64         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][23]/Q
                         net (fo=1, routed)           0.170    -0.206    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.core_regs_reg[163]
    SLICE_X48Y65         LUT6 (Prop_lut6_I1_O)        0.045    -0.161 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_3/O
                         net (fo=1, routed)           0.000    -0.161    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_3_n_0
    SLICE_X48Y65         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.096 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][23]_i_1/O
                         net (fo=1, routed)           0.000    -0.096    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][23]_0
    SLICE_X48Y65         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.818    -0.617    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X48Y65         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][23]/C
                         clock pessimism              0.365    -0.252    
    SLICE_X48Y65         FDRE (Hold_fdre_C_D)         0.105    -0.147    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][23]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.702%)  route 0.195ns (54.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.617ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.554    -0.511    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X46Y60         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][26]/Q
                         net (fo=2, routed)           0.195    -0.152    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_regs_reg[26]
    SLICE_X53Y61         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.818    -0.617    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X53Y61         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][26]/C
                         clock pessimism              0.365    -0.252    
    SLICE_X53Y61         FDRE (Hold_fdre_C_D)         0.047    -0.205    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][26]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][25]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][25]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.576%)  route 0.234ns (62.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.617ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.554    -0.511    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X45Y61         FDSE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDSE (Prop_fdse_C_Q)         0.141    -0.370 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][25]/Q
                         net (fo=2, routed)           0.234    -0.136    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/genr_regs[1081]
    SLICE_X50Y60         FDSE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.818    -0.617    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y60         FDSE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][25]/C
                         clock pessimism              0.365    -0.252    
    SLICE_X50Y60         FDSE (Hold_fdse_C_D)         0.063    -0.189    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][25]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (50.019%)  route 0.209ns (49.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.611ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.551    -0.514    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y58         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][12]/Q
                         net (fo=1, routed)           0.209    -0.141    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/genr_regs[145]
    SLICE_X47Y56         LUT3 (Prop_lut3_I0_O)        0.045    -0.096 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][12]_i_1/O
                         net (fo=1, routed)           0.000    -0.096    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][12]_0
    SLICE_X47Y56         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.824    -0.611    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][12]/C
                         clock pessimism              0.365    -0.246    
    SLICE_X47Y56         FDRE (Hold_fdre_C_D)         0.092    -0.154    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][12]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.728%)  route 0.239ns (59.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.616ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.554    -0.511    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X46Y60         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][3]/Q
                         net (fo=2, routed)           0.239    -0.108    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_regs_reg[3]
    SLICE_X50Y59         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.819    -0.616    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y59         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][3]/C
                         clock pessimism              0.365    -0.251    
    SLICE_X50Y59         FDRE (Hold_fdre_C_D)         0.075    -0.176    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.661%)  route 0.233ns (62.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.617ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.554    -0.511    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X44Y61         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][26]/Q
                         net (fo=2, routed)           0.233    -0.137    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/genr_regs[1018]
    SLICE_X53Y61         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.818    -0.617    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X53Y61         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][26]/C
                         clock pessimism              0.365    -0.252    
    SLICE_X53Y61         FDRE (Hold_fdre_C_D)         0.047    -0.205    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][26]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_set_d_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.002%)  route 0.262ns (64.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.612ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.550    -0.515    design_1_i/v_tc_0/U0/U_TC_TOP/clk
    SLICE_X52Y60         FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  design_1_i/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[12]/Q
                         net (fo=3, routed)           0.262    -0.112    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/genr_status_regs[1][12]
    SLICE_X45Y58         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_set_d_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.823    -0.612    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X45Y58         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_set_d_reg[12]/C
                         clock pessimism              0.365    -0.247    
    SLICE_X45Y58         FDRE (Hold_fdre_C_D)         0.066    -0.181    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_set_d_reg[12]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.729%)  route 0.265ns (65.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.617ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.554    -0.511    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X45Y61         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][26]/Q
                         net (fo=2, routed)           0.265    -0.105    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/genr_regs[1082]
    SLICE_X51Y60         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.818    -0.617    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X51Y60         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][26]/C
                         clock pessimism              0.365    -0.252    
    SLICE_X51Y60         FDRE (Hold_fdre_C_D)         0.078    -0.174    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][26]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.248ns (53.418%)  route 0.216ns (46.582%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.548    -0.517    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X48Y68         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][23]/Q
                         net (fo=1, routed)           0.216    -0.160    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21[23]
    SLICE_X50Y65         LUT5 (Prop_lut5_I4_O)        0.045    -0.115 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.ipif_RdData[23]_i_2/O
                         net (fo=1, routed)           0.000    -0.115    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]
    SLICE_X50Y65         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.053 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.053    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_648
    SLICE_X50Y65         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.814    -0.621    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y65         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/C
                         clock pessimism              0.365    -0.256    
    SLICE_X50Y65         FDRE (Hold_fdre_C_D)         0.134    -0.122    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.145%)  route 0.260ns (64.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.617ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.553    -0.512    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X48Y61         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][23]/Q
                         net (fo=2, routed)           0.260    -0.111    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/genr_regs[1047]
    SLICE_X53Y61         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.818    -0.617    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X53Y61         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][23]/C
                         clock pessimism              0.365    -0.252    
    SLICE_X53Y61         FDRE (Hold_fdre_C_D)         0.071    -0.181    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][23]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X3Y4      design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB18_X3Y6      design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X3Y13     design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X3Y15     design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X3Y4      design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB18_X3Y6      design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X4Y8      design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X4Y8      design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         6.734       4.158      RAMB36_X2Y4      design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X4Y7      design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X104Y100   design_1_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[15]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X104Y100   design_1_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[15]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X102Y123   design_1_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[7]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X100Y84    design_1_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X100Y85    design_1_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X100Y85    design_1_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X100Y85    design_1_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X100Y85    design_1_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X100Y85    design_1_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[12]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X100Y85    design_1_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X104Y100   design_1_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[15]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X104Y100   design_1_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[15]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X102Y123   design_1_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[7]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X102Y123   design_1_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[7]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X100Y84    design_1_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X100Y84    design_1_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X100Y85    design_1_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X100Y85    design_1_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X100Y85    design_1_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X100Y85    design_1_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[11]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vita_clk_1
  To Clock:  vita_clk_1

Setup :            0  Failing Endpoints,  Worst Slack       16.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.488ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.794ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/Maxcount_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vita_clk_1 rise@26.936ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        9.832ns  (logic 1.786ns (18.166%)  route 8.046ns (81.834%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.365ns = ( 27.301 - 26.936 ) 
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.804ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        2.033    -0.792    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     0.239 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.971     1.210    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/vita_clk
    SLICE_X81Y94         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y94         FDCE (Prop_fdce_C_Q)         0.456     1.666 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[9]/Q
                         net (fo=9, routed)           3.459     5.125    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/data_init_reg[9]_1[9]
    SLICE_X67Y107        LUT2 (Prop_lut2_I1_O)        0.124     5.249 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_13/O
                         net (fo=1, routed)           0.000     5.249    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_13_n_0
    SLICE_X67Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.650 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[3]_i_6/CO[3]
                         net (fo=8, routed)           1.357     7.008    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/eqOp0_out
    SLICE_X61Y109        LUT4 (Prop_lut4_I0_O)        0.119     7.127 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/windowcount[9]_i_7/O
                         net (fo=1, routed)           0.810     7.937    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/windowcount[9]_i_7_n_0
    SLICE_X61Y108        LUT5 (Prop_lut5_I4_O)        0.360     8.297 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/windowcount[9]_i_4/O
                         net (fo=2, routed)           0.960     9.257    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/windowcount[9]_i_4_n_0
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326     9.583 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/Maxcount[10]_i_1/O
                         net (fo=11, routed)          1.459    11.042    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/Maxcount
    SLICE_X57Y87         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/Maxcount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.906    27.301    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/vita_clk
    SLICE_X57Y87         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/Maxcount_reg[4]/C
                         clock pessimism              0.804    28.105    
                         clock uncertainty           -0.064    28.041    
    SLICE_X57Y87         FDPE (Setup_fdpe_C_CE)      -0.205    27.836    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/Maxcount_reg[4]
  -------------------------------------------------------------------
                         required time                         27.836    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 16.794    

Slack (MET) :             16.794ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/Maxcount_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vita_clk_1 rise@26.936ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        9.832ns  (logic 1.786ns (18.166%)  route 8.046ns (81.834%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.365ns = ( 27.301 - 26.936 ) 
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.804ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        2.033    -0.792    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     0.239 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.971     1.210    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/vita_clk
    SLICE_X81Y94         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y94         FDCE (Prop_fdce_C_Q)         0.456     1.666 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[9]/Q
                         net (fo=9, routed)           3.459     5.125    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/data_init_reg[9]_1[9]
    SLICE_X67Y107        LUT2 (Prop_lut2_I1_O)        0.124     5.249 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_13/O
                         net (fo=1, routed)           0.000     5.249    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_13_n_0
    SLICE_X67Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.650 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[3]_i_6/CO[3]
                         net (fo=8, routed)           1.357     7.008    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/eqOp0_out
    SLICE_X61Y109        LUT4 (Prop_lut4_I0_O)        0.119     7.127 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/windowcount[9]_i_7/O
                         net (fo=1, routed)           0.810     7.937    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/windowcount[9]_i_7_n_0
    SLICE_X61Y108        LUT5 (Prop_lut5_I4_O)        0.360     8.297 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/windowcount[9]_i_4/O
                         net (fo=2, routed)           0.960     9.257    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/windowcount[9]_i_4_n_0
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326     9.583 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/Maxcount[10]_i_1/O
                         net (fo=11, routed)          1.459    11.042    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/Maxcount
    SLICE_X57Y87         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/Maxcount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.906    27.301    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/vita_clk
    SLICE_X57Y87         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/Maxcount_reg[5]/C
                         clock pessimism              0.804    28.105    
                         clock uncertainty           -0.064    28.041    
    SLICE_X57Y87         FDPE (Setup_fdpe_C_CE)      -0.205    27.836    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/Maxcount_reg[5]
  -------------------------------------------------------------------
                         required time                         27.836    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 16.794    

Slack (MET) :             16.813ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[8]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vita_clk_1 rise@26.936ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        9.853ns  (logic 1.328ns (13.479%)  route 8.525ns (86.521%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.369ns = ( 27.305 - 26.936 ) 
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.804ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        2.033    -0.792    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     0.239 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.971     1.210    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/vita_clk
    SLICE_X81Y94         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y94         FDCE (Prop_fdce_C_Q)         0.456     1.666 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[9]/Q
                         net (fo=9, routed)           3.490     5.156    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/data_init_reg[9]_1[9]
    SLICE_X66Y107        LUT2 (Prop_lut2_I1_O)        0.124     5.280 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_17/O
                         net (fo=1, routed)           0.000     5.280    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_17_n_0
    SLICE_X66Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.656 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[3]_i_7/CO[3]
                         net (fo=13, routed)          2.181     7.837    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/eqOp2_out
    SLICE_X59Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.961 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_9/O
                         net (fo=1, routed)           0.806     8.767    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_9_n_0
    SLICE_X59Y94         LUT4 (Prop_lut4_I0_O)        0.124     8.891 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_5/O
                         net (fo=1, routed)           1.199    10.091    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_5_n_0
    SLICE_X59Y100        LUT5 (Prop_lut5_I4_O)        0.124    10.215 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_1/O
                         net (fo=16, routed)          0.848    11.063    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr
    SLICE_X58Y96         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.910    27.305    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/vita_clk
    SLICE_X58Y96         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[8]/C
                         clock pessimism              0.804    28.109    
                         clock uncertainty           -0.064    28.045    
    SLICE_X58Y96         FDPE (Setup_fdpe_C_CE)      -0.169    27.876    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[8]
  -------------------------------------------------------------------
                         required time                         27.876    
                         arrival time                         -11.063    
  -------------------------------------------------------------------
                         slack                                 16.813    

Slack (MET) :             16.863ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vita_clk_1 rise@26.936ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        9.768ns  (logic 1.328ns (13.595%)  route 8.440ns (86.405%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.370ns = ( 27.306 - 26.936 ) 
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.804ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        2.033    -0.792    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     0.239 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.971     1.210    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/vita_clk
    SLICE_X81Y94         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y94         FDCE (Prop_fdce_C_Q)         0.456     1.666 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[9]/Q
                         net (fo=9, routed)           3.490     5.156    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/data_init_reg[9]_1[9]
    SLICE_X66Y107        LUT2 (Prop_lut2_I1_O)        0.124     5.280 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_17/O
                         net (fo=1, routed)           0.000     5.280    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_17_n_0
    SLICE_X66Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.656 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[3]_i_7/CO[3]
                         net (fo=13, routed)          2.181     7.837    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/eqOp2_out
    SLICE_X59Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.961 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_9/O
                         net (fo=1, routed)           0.806     8.767    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_9_n_0
    SLICE_X59Y94         LUT4 (Prop_lut4_I0_O)        0.124     8.891 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_5/O
                         net (fo=1, routed)           1.199    10.091    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_5_n_0
    SLICE_X59Y100        LUT5 (Prop_lut5_I4_O)        0.124    10.215 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_1/O
                         net (fo=16, routed)          0.764    10.978    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr
    SLICE_X57Y97         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.911    27.306    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/vita_clk
    SLICE_X57Y97         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[0]/C
                         clock pessimism              0.804    28.110    
                         clock uncertainty           -0.064    28.046    
    SLICE_X57Y97         FDPE (Setup_fdpe_C_CE)      -0.205    27.841    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[0]
  -------------------------------------------------------------------
                         required time                         27.841    
                         arrival time                         -10.978    
  -------------------------------------------------------------------
                         slack                                 16.863    

Slack (MET) :             16.863ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[10]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vita_clk_1 rise@26.936ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        9.768ns  (logic 1.328ns (13.595%)  route 8.440ns (86.405%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.370ns = ( 27.306 - 26.936 ) 
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.804ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        2.033    -0.792    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     0.239 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.971     1.210    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/vita_clk
    SLICE_X81Y94         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y94         FDCE (Prop_fdce_C_Q)         0.456     1.666 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[9]/Q
                         net (fo=9, routed)           3.490     5.156    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/data_init_reg[9]_1[9]
    SLICE_X66Y107        LUT2 (Prop_lut2_I1_O)        0.124     5.280 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_17/O
                         net (fo=1, routed)           0.000     5.280    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_17_n_0
    SLICE_X66Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.656 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[3]_i_7/CO[3]
                         net (fo=13, routed)          2.181     7.837    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/eqOp2_out
    SLICE_X59Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.961 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_9/O
                         net (fo=1, routed)           0.806     8.767    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_9_n_0
    SLICE_X59Y94         LUT4 (Prop_lut4_I0_O)        0.124     8.891 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_5/O
                         net (fo=1, routed)           1.199    10.091    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_5_n_0
    SLICE_X59Y100        LUT5 (Prop_lut5_I4_O)        0.124    10.215 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_1/O
                         net (fo=16, routed)          0.764    10.978    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr
    SLICE_X57Y97         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.911    27.306    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/vita_clk
    SLICE_X57Y97         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[10]/C
                         clock pessimism              0.804    28.110    
                         clock uncertainty           -0.064    28.046    
    SLICE_X57Y97         FDPE (Setup_fdpe_C_CE)      -0.205    27.841    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[10]
  -------------------------------------------------------------------
                         required time                         27.841    
                         arrival time                         -10.978    
  -------------------------------------------------------------------
                         slack                                 16.863    

Slack (MET) :             16.863ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[11]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vita_clk_1 rise@26.936ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        9.768ns  (logic 1.328ns (13.595%)  route 8.440ns (86.405%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.370ns = ( 27.306 - 26.936 ) 
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.804ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        2.033    -0.792    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     0.239 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.971     1.210    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/vita_clk
    SLICE_X81Y94         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y94         FDCE (Prop_fdce_C_Q)         0.456     1.666 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[9]/Q
                         net (fo=9, routed)           3.490     5.156    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/data_init_reg[9]_1[9]
    SLICE_X66Y107        LUT2 (Prop_lut2_I1_O)        0.124     5.280 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_17/O
                         net (fo=1, routed)           0.000     5.280    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_17_n_0
    SLICE_X66Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.656 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[3]_i_7/CO[3]
                         net (fo=13, routed)          2.181     7.837    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/eqOp2_out
    SLICE_X59Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.961 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_9/O
                         net (fo=1, routed)           0.806     8.767    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_9_n_0
    SLICE_X59Y94         LUT4 (Prop_lut4_I0_O)        0.124     8.891 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_5/O
                         net (fo=1, routed)           1.199    10.091    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_5_n_0
    SLICE_X59Y100        LUT5 (Prop_lut5_I4_O)        0.124    10.215 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_1/O
                         net (fo=16, routed)          0.764    10.978    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr
    SLICE_X57Y97         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.911    27.306    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/vita_clk
    SLICE_X57Y97         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[11]/C
                         clock pessimism              0.804    28.110    
                         clock uncertainty           -0.064    28.046    
    SLICE_X57Y97         FDPE (Setup_fdpe_C_CE)      -0.205    27.841    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[11]
  -------------------------------------------------------------------
                         required time                         27.841    
                         arrival time                         -10.978    
  -------------------------------------------------------------------
                         slack                                 16.863    

Slack (MET) :             16.863ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[12]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vita_clk_1 rise@26.936ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        9.768ns  (logic 1.328ns (13.595%)  route 8.440ns (86.405%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.370ns = ( 27.306 - 26.936 ) 
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.804ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        2.033    -0.792    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     0.239 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.971     1.210    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/vita_clk
    SLICE_X81Y94         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y94         FDCE (Prop_fdce_C_Q)         0.456     1.666 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[9]/Q
                         net (fo=9, routed)           3.490     5.156    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/data_init_reg[9]_1[9]
    SLICE_X66Y107        LUT2 (Prop_lut2_I1_O)        0.124     5.280 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_17/O
                         net (fo=1, routed)           0.000     5.280    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_17_n_0
    SLICE_X66Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.656 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[3]_i_7/CO[3]
                         net (fo=13, routed)          2.181     7.837    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/eqOp2_out
    SLICE_X59Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.961 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_9/O
                         net (fo=1, routed)           0.806     8.767    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_9_n_0
    SLICE_X59Y94         LUT4 (Prop_lut4_I0_O)        0.124     8.891 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_5/O
                         net (fo=1, routed)           1.199    10.091    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_5_n_0
    SLICE_X59Y100        LUT5 (Prop_lut5_I4_O)        0.124    10.215 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_1/O
                         net (fo=16, routed)          0.764    10.978    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr
    SLICE_X57Y97         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.911    27.306    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/vita_clk
    SLICE_X57Y97         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[12]/C
                         clock pessimism              0.804    28.110    
                         clock uncertainty           -0.064    28.046    
    SLICE_X57Y97         FDPE (Setup_fdpe_C_CE)      -0.205    27.841    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[12]
  -------------------------------------------------------------------
                         required time                         27.841    
                         arrival time                         -10.978    
  -------------------------------------------------------------------
                         slack                                 16.863    

Slack (MET) :             16.863ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[13]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vita_clk_1 rise@26.936ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        9.768ns  (logic 1.328ns (13.595%)  route 8.440ns (86.405%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.370ns = ( 27.306 - 26.936 ) 
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.804ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        2.033    -0.792    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     0.239 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.971     1.210    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/vita_clk
    SLICE_X81Y94         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y94         FDCE (Prop_fdce_C_Q)         0.456     1.666 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[9]/Q
                         net (fo=9, routed)           3.490     5.156    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/data_init_reg[9]_1[9]
    SLICE_X66Y107        LUT2 (Prop_lut2_I1_O)        0.124     5.280 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_17/O
                         net (fo=1, routed)           0.000     5.280    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_17_n_0
    SLICE_X66Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.656 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[3]_i_7/CO[3]
                         net (fo=13, routed)          2.181     7.837    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/eqOp2_out
    SLICE_X59Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.961 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_9/O
                         net (fo=1, routed)           0.806     8.767    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_9_n_0
    SLICE_X59Y94         LUT4 (Prop_lut4_I0_O)        0.124     8.891 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_5/O
                         net (fo=1, routed)           1.199    10.091    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_5_n_0
    SLICE_X59Y100        LUT5 (Prop_lut5_I4_O)        0.124    10.215 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_1/O
                         net (fo=16, routed)          0.764    10.978    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr
    SLICE_X57Y97         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.911    27.306    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/vita_clk
    SLICE_X57Y97         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[13]/C
                         clock pessimism              0.804    28.110    
                         clock uncertainty           -0.064    28.046    
    SLICE_X57Y97         FDPE (Setup_fdpe_C_CE)      -0.205    27.841    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[13]
  -------------------------------------------------------------------
                         required time                         27.841    
                         arrival time                         -10.978    
  -------------------------------------------------------------------
                         slack                                 16.863    

Slack (MET) :             16.863ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vita_clk_1 rise@26.936ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        9.768ns  (logic 1.328ns (13.595%)  route 8.440ns (86.405%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.370ns = ( 27.306 - 26.936 ) 
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.804ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        2.033    -0.792    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     0.239 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.971     1.210    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/vita_clk
    SLICE_X81Y94         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y94         FDCE (Prop_fdce_C_Q)         0.456     1.666 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[9]/Q
                         net (fo=9, routed)           3.490     5.156    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/data_init_reg[9]_1[9]
    SLICE_X66Y107        LUT2 (Prop_lut2_I1_O)        0.124     5.280 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_17/O
                         net (fo=1, routed)           0.000     5.280    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_17_n_0
    SLICE_X66Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.656 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[3]_i_7/CO[3]
                         net (fo=13, routed)          2.181     7.837    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/eqOp2_out
    SLICE_X59Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.961 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_9/O
                         net (fo=1, routed)           0.806     8.767    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_9_n_0
    SLICE_X59Y94         LUT4 (Prop_lut4_I0_O)        0.124     8.891 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_5/O
                         net (fo=1, routed)           1.199    10.091    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_5_n_0
    SLICE_X59Y100        LUT5 (Prop_lut5_I4_O)        0.124    10.215 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_1/O
                         net (fo=16, routed)          0.764    10.978    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr
    SLICE_X57Y97         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.911    27.306    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/vita_clk
    SLICE_X57Y97         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[4]/C
                         clock pessimism              0.804    28.110    
                         clock uncertainty           -0.064    28.046    
    SLICE_X57Y97         FDPE (Setup_fdpe_C_CE)      -0.205    27.841    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[4]
  -------------------------------------------------------------------
                         required time                         27.841    
                         arrival time                         -10.978    
  -------------------------------------------------------------------
                         slack                                 16.863    

Slack (MET) :             16.955ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vita_clk_1 rise@26.936ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        9.712ns  (logic 1.328ns (13.674%)  route 8.384ns (86.326%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.370ns = ( 27.306 - 26.936 ) 
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.804ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        2.033    -0.792    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     0.239 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.971     1.210    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/vita_clk
    SLICE_X81Y94         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y94         FDCE (Prop_fdce_C_Q)         0.456     1.666 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[9]/Q
                         net (fo=9, routed)           3.490     5.156    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/data_init_reg[9]_1[9]
    SLICE_X66Y107        LUT2 (Prop_lut2_I1_O)        0.124     5.280 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_17/O
                         net (fo=1, routed)           0.000     5.280    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_17_n_0
    SLICE_X66Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.656 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[3]_i_7/CO[3]
                         net (fo=13, routed)          2.181     7.837    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/eqOp2_out
    SLICE_X59Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.961 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_9/O
                         net (fo=1, routed)           0.806     8.767    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_9_n_0
    SLICE_X59Y94         LUT4 (Prop_lut4_I0_O)        0.124     8.891 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_5/O
                         net (fo=1, routed)           1.199    10.091    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_5_n_0
    SLICE_X59Y100        LUT5 (Prop_lut5_I4_O)        0.124    10.215 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_1/O
                         net (fo=16, routed)          0.707    10.922    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr
    SLICE_X58Y97         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.911    27.306    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/vita_clk
    SLICE_X58Y97         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[1]/C
                         clock pessimism              0.804    28.110    
                         clock uncertainty           -0.064    28.046    
    SLICE_X58Y97         FDPE (Setup_fdpe_C_CE)      -0.169    27.877    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[1]
  -------------------------------------------------------------------
                         required time                         27.877    
                         arrival time                         -10.922    
  -------------------------------------------------------------------
                         slack                                 16.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.351%)  route 0.170ns (54.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.347ns
    Source Clock Delay      (SCD):    0.201ns
    Clock Pessimism Removal (CPR):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.683    -0.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    -0.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.312     0.201    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X55Y71         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.141     0.342 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/Q
                         net (fo=7, routed)           0.170     0.512    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[10]
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.388     0.347    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_1/CLKARDCLK
                         clock pessimism             -0.093     0.254    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.437    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -0.437    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_4/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.798%)  route 0.251ns (66.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.350ns
    Source Clock Delay      (SCD):    0.205ns
    Clock Pessimism Removal (CPR):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.683    -0.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    -0.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.316     0.205    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/vita_clk
    SLICE_X57Y82         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDCE (Prop_fdce_C_Q)         0.128     0.333 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[29]/Q
                         net (fo=1, routed)           0.251     0.583    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[41]
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_4/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.391     0.350    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_4/CLKARDCLK
                         clock pessimism             -0.085     0.265    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.243     0.508    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_4
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.583    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_4/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.619%)  route 0.253ns (66.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.350ns
    Source Clock Delay      (SCD):    0.203ns
    Clock Pessimism Removal (CPR):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.683    -0.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    -0.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.314     0.203    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/vita_clk
    SLICE_X60Y81         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y81         FDCE (Prop_fdce_C_Q)         0.128     0.331 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[39]/Q
                         net (fo=1, routed)           0.253     0.583    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[57]
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_4/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.391     0.350    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_4/CLKARDCLK
                         clock pessimism             -0.085     0.265    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.243     0.508    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_4
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.583    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_1/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.108%)  route 0.327ns (69.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.347ns
    Source Clock Delay      (SCD):    0.205ns
    Clock Pessimism Removal (CPR):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.683    -0.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    -0.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.316     0.205    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/vita_clk
    SLICE_X57Y82         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDCE (Prop_fdce_C_Q)         0.141     0.346 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[12]/Q
                         net (fo=1, routed)           0.327     0.673    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[18]
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.388     0.347    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_1/CLKARDCLK
                         clock pessimism             -0.085     0.262    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.558    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.310ns
    Source Clock Delay      (SCD):    0.203ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.683    -0.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    -0.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.314     0.203    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/vita_clk
    SLICE_X59Y80         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.141     0.344 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[8]/Q
                         net (fo=1, routed)           0.056     0.400    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[39]_0[8]
    SLICE_X59Y80         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.351     0.310    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/vita_clk
    SLICE_X59Y80         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[8]/C
                         clock pessimism             -0.107     0.203    
    SLICE_X59Y80         FDRE (Hold_fdre_C_D)         0.078     0.281    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.281    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINOTHERBIT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/DELAY_WREN_r_reg/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.314ns
    Source Clock Delay      (SCD):    0.207ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.683    -0.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    -0.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.318     0.207    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/vita_clk
    SLICE_X63Y87         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINOTHERBIT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDCE (Prop_fdce_C_Q)         0.141     0.348 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINOTHERBIT_reg[0]/Q
                         net (fo=2, routed)           0.067     0.415    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/DELAY_WREN_r_reg_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I1_O)        0.045     0.460 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/DELAY_WREN_r_i_1/O
                         net (fo=1, routed)           0.000     0.460    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/DELAY_WREN_r_reg_0
    SLICE_X62Y87         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/DELAY_WREN_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.355     0.314    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/vita_clk
    SLICE_X62Y87         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/DELAY_WREN_r_reg/C
                         clock pessimism             -0.094     0.220    
    SLICE_X62Y87         FDCE (Hold_fdce_C_D)         0.120     0.340    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/DELAY_WREN_r_reg
  -------------------------------------------------------------------
                         required time                         -0.340    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.310ns
    Source Clock Delay      (SCD):    0.203ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.683    -0.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    -0.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.314     0.203    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/vita_clk
    SLICE_X59Y80         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.141     0.344 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[6]/Q
                         net (fo=1, routed)           0.056     0.400    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[39]_0[6]
    SLICE_X59Y80         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.351     0.310    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/vita_clk
    SLICE_X59Y80         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[6]/C
                         clock pessimism             -0.107     0.203    
    SLICE_X59Y80         FDRE (Hold_fdre_C_D)         0.076     0.279    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.279    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.311ns
    Source Clock Delay      (SCD):    0.204ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.683    -0.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    -0.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.315     0.204    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/vita_clk
    SLICE_X57Y81         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.141     0.345 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[9]/Q
                         net (fo=1, routed)           0.056     0.401    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[39]_0[9]
    SLICE_X57Y81         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.352     0.311    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/vita_clk
    SLICE_X57Y81         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[9]/C
                         clock pessimism             -0.107     0.204    
    SLICE_X57Y81         FDRE (Hold_fdre_C_D)         0.076     0.280    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.280    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.336ns
    Source Clock Delay      (SCD):    0.226ns
    Clock Pessimism Removal (CPR):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.683    -0.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    -0.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.337     0.226    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y89         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.141     0.367 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     0.423    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X53Y89         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.377     0.336    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y89         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.110     0.226    
    SLICE_X53Y89         FDRE (Hold_fdre_C_D)         0.075     0.301    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.301    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.311ns
    Source Clock Delay      (SCD):    0.204ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.683    -0.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    -0.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.315     0.204    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/vita_clk
    SLICE_X57Y81         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.141     0.345 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[15]/Q
                         net (fo=1, routed)           0.056     0.401    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[39]_0[15]
    SLICE_X57Y81         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.352     0.311    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/vita_clk
    SLICE_X57Y81         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[15]/C
                         clock pessimism             -0.107     0.204    
    SLICE_X57Y81         FDRE (Hold_fdre_C_D)         0.075     0.279    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.279    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vita_clk_1
Waveform(ns):       { 0.000 13.468 }
Period(ns):         26.936
Sources:            { design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.936      24.360     RAMB36_X3Y13  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.936      24.360     RAMB36_X3Y15  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_4/CLKARDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         26.936      24.360     RAMB18_X3Y34  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         26.936      24.360     RAMB18_X4Y36  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         26.936      24.360     RAMB18_X4Y32  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         26.936      24.360     RAMB18_X3Y36  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.936      24.360     RAMB36_X3Y14  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.936      24.360     RAMB36_X3Y16  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_2/CLKARDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         26.936      24.360     RAMB18_X4Y34  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     ODDR/C              n/a            1.474         26.936      25.462     OLOGIC_X1Y92  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/V6_GEN.ODDR_vita_clk_pll_o/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X50Y82  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/enpipe_reg[13]_srl9_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X50Y82  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/VIDEO_SYNC_r2_reg[0]_srl2_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X54Y82  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X54Y81  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X54Y81  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X54Y81  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X54Y81  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X54Y81  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X54Y81  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][15]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X54Y83  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X50Y82  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/enpipe_reg[13]_srl9_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X50Y82  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/VIDEO_SYNC_r2_reg[0]_srl2_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X54Y82  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X54Y81  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X54Y81  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X54Y81  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X54Y81  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X54Y81  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X54Y81  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X54Y83  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][16]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         6.734       4.579      BUFGCTRL_X0Y20   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.734       93.266     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.126ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.126ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.513ns  (logic 0.456ns (30.141%)  route 1.057ns (69.859%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y59                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/C
    SLICE_X84Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/Q
                         net (fo=1, routed)           1.057     1.513    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[4]
    SLICE_X67Y63         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X67Y63         FDRE (Setup_fdre_C_D)       -0.095     6.639    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.639    
                         arrival time                          -1.513    
  -------------------------------------------------------------------
                         slack                                  5.126    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.444ns  (logic 0.518ns (35.863%)  route 0.926ns (64.137%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y53                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/C
    SLICE_X66Y53         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/Q
                         net (fo=1, routed)           0.926     1.444    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[19]
    SLICE_X64Y63         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X64Y63         FDRE (Setup_fdre_C_D)       -0.093     6.641    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]
  -------------------------------------------------------------------
                         required time                          6.641    
                         arrival time                          -1.444    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.290ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.351ns  (logic 0.518ns (38.354%)  route 0.833ns (61.646%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/C
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/Q
                         net (fo=1, routed)           0.833     1.351    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[20]
    SLICE_X56Y62         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X56Y62         FDRE (Setup_fdre_C_D)       -0.093     6.641    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]
  -------------------------------------------------------------------
                         required time                          6.641    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  5.290    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.326ns  (logic 0.456ns (34.380%)  route 0.870ns (65.620%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y56                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
    SLICE_X81Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/Q
                         net (fo=1, routed)           0.870     1.326    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[21]
    SLICE_X66Y58         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X66Y58         FDRE (Setup_fdre_C_D)       -0.043     6.691    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -1.326    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.398ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.233ns  (logic 0.456ns (36.974%)  route 0.777ns (63.026%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/C
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/Q
                         net (fo=1, routed)           0.777     1.233    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[0]
    SLICE_X43Y61         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X43Y61         FDRE (Setup_fdre_C_D)       -0.103     6.631    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.631    
                         arrival time                          -1.233    
  -------------------------------------------------------------------
                         slack                                  5.398    

Slack (MET) :             5.450ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.016ns  (logic 0.419ns (41.248%)  route 0.597ns (58.752%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_reg/C
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_reg/Q
                         net (fo=2, routed)           0.597     1.016    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[33]
    SLICE_X43Y73         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][33]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X43Y73         FDRE (Setup_fdre_C_D)       -0.268     6.466    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][33]
  -------------------------------------------------------------------
                         required time                          6.466    
                         arrival time                          -1.016    
  -------------------------------------------------------------------
                         slack                                  5.450    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.181ns  (logic 0.456ns (38.604%)  route 0.725ns (61.396%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/C
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/Q
                         net (fo=1, routed)           0.725     1.181    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[12]
    SLICE_X41Y60         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X41Y60         FDRE (Setup_fdre_C_D)       -0.095     6.639    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][12]
  -------------------------------------------------------------------
                         required time                          6.639    
                         arrival time                          -1.181    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.181ns  (logic 0.518ns (43.875%)  route 0.663ns (56.125%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y54                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/C
    SLICE_X66Y54         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/Q
                         net (fo=1, routed)           0.663     1.181    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[5]
    SLICE_X60Y61         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X60Y61         FDRE (Setup_fdre_C_D)       -0.093     6.641    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.641    
                         arrival time                          -1.181    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.179ns  (logic 0.456ns (38.678%)  route 0.723ns (61.322%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y59                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/C
    SLICE_X84Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/Q
                         net (fo=1, routed)           0.723     1.179    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[6]
    SLICE_X67Y63         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X67Y63         FDRE (Setup_fdre_C_D)       -0.093     6.641    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.641    
                         arrival time                          -1.179    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.148ns  (logic 0.518ns (45.106%)  route 0.630ns (54.894%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/C
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/Q
                         net (fo=1, routed)           0.630     1.148    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[23]
    SLICE_X49Y62         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X49Y62         FDRE (Setup_fdre_C_D)       -0.095     6.639    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][23]
  -------------------------------------------------------------------
                         required time                          6.639    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                  5.491    





---------------------------------------------------------------------------------------------------
From Clock:  vita_clk_1
  To Clock:  clk_fpga_0

Setup :          584  Failing Endpoints,  Worst Slack       -5.474ns,  Total Violation    -2223.031ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.483ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.474ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[0].the_crc_comp/STATUS_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_0 rise@2612.799ns - vita_clk_1 rise@2612.792ns)
  Data Path Delay:        6.658ns  (logic 1.207ns (18.128%)  route 5.451ns (81.872%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 2615.443 - 2612.799 ) 
    Source Clock Delay      (SCD):    1.197ns = ( 2613.989 - 2612.792 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                   2612.792  2612.792 r  
    L18                                               0.000  2612.792 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  2612.792    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307  2614.099 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2615.384    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406  2607.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  2609.866    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101  2609.968 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        2.033  2612.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031  2613.031 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.958  2613.989    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[0].the_crc_comp/vita_clk
    SLICE_X60Y76         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[0].the_crc_comp/STATUS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDPE (Prop_fdpe_C_Q)         0.456  2614.445 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[0].the_crc_comp/STATUS_reg/Q
                         net (fo=2, routed)           1.894  2616.339    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_crc_status[0]
    SLICE_X61Y71         LUT6 (Prop_lut6_I3_O)        0.124  2616.463 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata[0]_i_15/O
                         net (fo=1, routed)           0.000  2616.463    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata[0]_i_15_n_0
    SLICE_X61Y71         MUXF7 (Prop_muxf7_I1_O)      0.217  2616.680 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[0]_i_10/O
                         net (fo=1, routed)           0.000  2616.680    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[0]_i_10_n_0
    SLICE_X61Y71         MUXF8 (Prop_muxf8_I1_O)      0.094  2616.774 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[0]_i_3/O
                         net (fo=1, routed)           3.557  2620.331    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[0].the_crc_comp/axi_rdata_reg[0]_1
    SLICE_X49Y71         LUT6 (Prop_lut6_I3_O)        0.316  2620.647 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[0].the_crc_comp/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000  2620.647    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst_n_224
    SLICE_X49Y71         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   2612.799  2612.799 r  
    PS7_X0Y0             PS7                          0.000  2612.799 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  2613.887    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  2613.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.465  2615.443    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y71         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000  2615.443    
                         clock uncertainty           -0.298  2615.145    
    SLICE_X49Y71         FDRE (Setup_fdre_C_D)        0.029  2615.174    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                       2615.174    
                         arrival time                       -2620.648    
  -------------------------------------------------------------------
                         slack                                 -5.474    

Slack (VIOLATED) :        -5.178ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[3].the_crc_comp/STATUS_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_0 rise@2612.799ns - vita_clk_1 rise@2612.792ns)
  Data Path Delay:        6.356ns  (logic 1.201ns (18.897%)  route 5.155ns (81.103%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 2615.443 - 2612.799 ) 
    Source Clock Delay      (SCD):    1.206ns = ( 2613.998 - 2612.792 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                   2612.792  2612.792 r  
    L18                                               0.000  2612.792 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  2612.792    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307  2614.099 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2615.384    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406  2607.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  2609.866    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101  2609.968 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        2.033  2612.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031  2613.031 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.967  2613.998    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[3].the_crc_comp/vita_clk
    SLICE_X55Y82         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[3].the_crc_comp/STATUS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDPE (Prop_fdpe_C_Q)         0.456  2614.454 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[3].the_crc_comp/STATUS_reg/Q
                         net (fo=2, routed)           2.031  2616.486    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_crc_status[3]
    SLICE_X66Y70         LUT6 (Prop_lut6_I3_O)        0.124  2616.610 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata[3]_i_14/O
                         net (fo=1, routed)           0.000  2616.610    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata[3]_i_14_n_0
    SLICE_X66Y70         MUXF7 (Prop_muxf7_I1_O)      0.214  2616.824 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[3]_i_9/O
                         net (fo=1, routed)           0.000  2616.824    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[3]_i_9_n_0
    SLICE_X66Y70         MUXF8 (Prop_muxf8_I1_O)      0.088  2616.912 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[3]_i_3/O
                         net (fo=1, routed)           3.123  2620.035    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[3].the_crc_comp/axi_rdata_reg[3]_1
    SLICE_X49Y71         LUT6 (Prop_lut6_I2_O)        0.319  2620.354 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[3].the_crc_comp/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000  2620.354    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst_n_222
    SLICE_X49Y71         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   2612.799  2612.799 r  
    PS7_X0Y0             PS7                          0.000  2612.799 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  2613.887    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  2613.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.465  2615.443    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y71         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000  2615.443    
                         clock uncertainty           -0.298  2615.145    
    SLICE_X49Y71         FDRE (Setup_fdre_C_D)        0.031  2615.176    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                       2615.176    
                         arrival time                       -2620.354    
  -------------------------------------------------------------------
                         slack                                 -5.178    

Slack (VIOLATED) :        -5.148ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[2].the_crc_comp/STATUS_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_0 rise@2612.799ns - vita_clk_1 rise@2612.792ns)
  Data Path Delay:        6.281ns  (logic 1.263ns (20.107%)  route 5.018ns (79.893%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 2615.443 - 2612.799 ) 
    Source Clock Delay      (SCD):    1.250ns = ( 2614.042 - 2612.792 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                   2612.792  2612.792 r  
    L18                                               0.000  2612.792 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  2612.792    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307  2614.099 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2615.384    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406  2607.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  2609.866    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101  2609.968 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        2.033  2612.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031  2613.031 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        1.011  2614.042    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[2].the_crc_comp/vita_clk
    SLICE_X50Y69         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[2].the_crc_comp/STATUS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDPE (Prop_fdpe_C_Q)         0.518  2614.560 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[2].the_crc_comp/STATUS_reg/Q
                         net (fo=2, routed)           1.797  2616.357    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_crc_status[2]
    SLICE_X66Y69         LUT6 (Prop_lut6_I3_O)        0.124  2616.481 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata[2]_i_14/O
                         net (fo=1, routed)           0.000  2616.481    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata[2]_i_14_n_0
    SLICE_X66Y69         MUXF7 (Prop_muxf7_I1_O)      0.214  2616.695 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[2]_i_9/O
                         net (fo=1, routed)           0.000  2616.695    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[2]_i_9_n_0
    SLICE_X66Y69         MUXF8 (Prop_muxf8_I1_O)      0.088  2616.783 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[2]_i_3/O
                         net (fo=1, routed)           3.222  2620.004    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[2].the_crc_comp/axi_rdata_reg[2]_1
    SLICE_X49Y71         LUT6 (Prop_lut6_I2_O)        0.319  2620.323 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[2].the_crc_comp/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000  2620.323    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst_n_223
    SLICE_X49Y71         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   2612.799  2612.799 r  
    PS7_X0Y0             PS7                          0.000  2612.799 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  2613.887    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  2613.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.465  2615.443    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y71         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000  2615.443    
                         clock uncertainty           -0.298  2615.145    
    SLICE_X49Y71         FDRE (Setup_fdre_C_D)        0.031  2615.176    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                       2615.176    
                         arrival time                       -2620.323    
  -------------------------------------------------------------------
                         slack                                 -5.148    

Slack (VIOLATED) :        -5.058ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/ALIGN_BUSY_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_0 rise@2612.799ns - vita_clk_1 rise@2612.792ns)
  Data Path Delay:        6.284ns  (logic 1.014ns (16.135%)  route 5.270ns (83.865%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 2615.453 - 2612.799 ) 
    Source Clock Delay      (SCD):    1.213ns = ( 2614.005 - 2612.792 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                   2612.792  2612.792 r  
    L18                                               0.000  2612.792 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  2612.792    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307  2614.099 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2615.384    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406  2607.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  2609.866    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101  2609.968 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        2.033  2612.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031  2613.031 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.974  2614.005    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/vita_clk
    SLICE_X58Y88         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/ALIGN_BUSY_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDCE (Prop_fdce_C_Q)         0.518  2614.523 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/ALIGN_BUSY_reg/Q
                         net (fo=2, routed)           1.441  2615.965    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/ALIGN_BUSY3_in
    SLICE_X58Y89         LUT5 (Prop_lut5_I0_O)        0.124  2616.089 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/ALIGN_BUSY0/O
                         net (fo=1, routed)           0.996  2617.085    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_iserdes_align_busy
    SLICE_X59Y89         LUT6 (Prop_lut6_I5_O)        0.124  2617.209 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata[9]_i_6/O
                         net (fo=1, routed)           1.844  2619.053    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata[9]_i_6_n_0
    SLICE_X47Y89         LUT6 (Prop_lut6_I2_O)        0.124  2619.177 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata[9]_i_2/O
                         net (fo=1, routed)           0.989  2620.166    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/axi_rdata_reg[9]_0
    SLICE_X46Y88         LUT6 (Prop_lut6_I1_O)        0.124  2620.290 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000  2620.290    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst_n_217
    SLICE_X46Y88         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   2612.799  2612.799 r  
    PS7_X0Y0             PS7                          0.000  2612.799 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  2613.887    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  2613.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.475  2615.453    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y88         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.000  2615.453    
                         clock uncertainty           -0.298  2615.155    
    SLICE_X46Y88         FDRE (Setup_fdre_C_D)        0.077  2615.232    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                       2615.232    
                         arrival time                       -2620.290    
  -------------------------------------------------------------------
                         slack                                 -5.058    

Slack (VIOLATED) :        -4.921ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[1].the_crc_comp/STATUS_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_0 rise@2612.799ns - vita_clk_1 rise@2612.792ns)
  Data Path Delay:        6.099ns  (logic 1.269ns (20.806%)  route 4.830ns (79.195%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 2615.442 - 2612.799 ) 
    Source Clock Delay      (SCD):    1.202ns = ( 2613.994 - 2612.792 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                   2612.792  2612.792 r  
    L18                                               0.000  2612.792 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  2612.792    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307  2614.099 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2615.384    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406  2607.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  2609.866    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101  2609.968 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        2.033  2612.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031  2613.031 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.963  2613.994    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[1].the_crc_comp/vita_clk
    SLICE_X54Y70         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[1].the_crc_comp/STATUS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDPE (Prop_fdpe_C_Q)         0.518  2614.512 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[1].the_crc_comp/STATUS_reg/Q
                         net (fo=2, routed)           1.475  2615.987    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_crc_status[1]
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.124  2616.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata[1]_i_15/O
                         net (fo=1, routed)           0.000  2616.111    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata[1]_i_15_n_0
    SLICE_X60Y70         MUXF7 (Prop_muxf7_I1_O)      0.217  2616.328 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[1]_i_8/O
                         net (fo=1, routed)           0.000  2616.328    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[1]_i_8_n_0
    SLICE_X60Y70         MUXF8 (Prop_muxf8_I1_O)      0.094  2616.422 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[1]_i_3/O
                         net (fo=1, routed)           3.355  2619.777    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[1].the_crc_comp/axi_rdata_reg[1]_1
    SLICE_X44Y72         LUT6 (Prop_lut6_I3_O)        0.316  2620.093 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[1].the_crc_comp/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000  2620.093    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst_n_221
    SLICE_X44Y72         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   2612.799  2612.799 r  
    PS7_X0Y0             PS7                          0.000  2612.799 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  2613.887    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  2613.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.464  2615.442    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y72         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000  2615.442    
                         clock uncertainty           -0.298  2615.144    
    SLICE_X44Y72         FDRE (Setup_fdre_C_D)        0.029  2615.173    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                       2615.173    
                         arrival time                       -2620.094    
  -------------------------------------------------------------------
                         slack                                 -4.921    

Slack (VIOLATED) :        -4.557ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgPixelCntr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg17_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_0 rise@2612.799ns - vita_clk_1 rise@2612.792ns)
  Data Path Delay:        5.709ns  (logic 0.518ns (9.074%)  route 5.191ns (90.926%))
  Logic Levels:           0  
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 2615.500 - 2612.799 ) 
    Source Clock Delay      (SCD):    1.196ns = ( 2613.988 - 2612.792 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                   2612.792  2612.792 r  
    L18                                               0.000  2612.792 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  2612.792    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307  2614.099 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2615.384    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406  2607.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  2609.866    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101  2609.968 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        2.033  2612.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031  2613.031 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.957  2613.988    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X58Y75         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgPixelCntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDCE (Prop_fdce_C_Q)         0.518  2614.506 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgPixelCntr_reg[4]/Q
                         net (fo=2, routed)           5.191  2619.697    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_image_pixels[4]
    SLICE_X59Y73         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg17_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   2612.799  2612.799 r  
    PS7_X0Y0             PS7                          0.000  2612.799 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  2613.887    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  2613.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.522  2615.500    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y73         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg17_r1_reg[4]/C
                         clock pessimism              0.000  2615.500    
                         clock uncertainty           -0.298  2615.202    
    SLICE_X59Y73         FDRE (Setup_fdre_C_D)       -0.062  2615.140    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg17_r1_reg[4]
  -------------------------------------------------------------------
                         required time                       2615.140    
                         arrival time                       -2619.697    
  -------------------------------------------------------------------
                         slack                                 -4.557    

Slack (VIOLATED) :        -4.535ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgLinesCntr_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg15_r1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_0 rise@2612.799ns - vita_clk_1 rise@2612.792ns)
  Data Path Delay:        5.581ns  (logic 0.518ns (9.281%)  route 5.063ns (90.719%))
  Logic Levels:           0  
  Clock Path Skew:        1.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 2615.443 - 2612.799 ) 
    Source Clock Delay      (SCD):    1.245ns = ( 2614.037 - 2612.792 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                   2612.792  2612.792 r  
    L18                                               0.000  2612.792 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  2612.792    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307  2614.099 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2615.384    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406  2607.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  2609.866    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101  2609.968 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        2.033  2612.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031  2613.031 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        1.006  2614.037    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X50Y77         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgLinesCntr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDCE (Prop_fdce_C_Q)         0.518  2614.555 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgLinesCntr_reg[17]/Q
                         net (fo=2, routed)           5.063  2619.618    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_image_lines[17]
    SLICE_X48Y78         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg15_r1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   2612.799  2612.799 r  
    PS7_X0Y0             PS7                          0.000  2612.799 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  2613.887    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  2613.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.465  2615.443    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y78         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg15_r1_reg[17]/C
                         clock pessimism              0.000  2615.443    
                         clock uncertainty           -0.298  2615.145    
    SLICE_X48Y78         FDRE (Setup_fdre_C_D)       -0.061  2615.084    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg15_r1_reg[17]
  -------------------------------------------------------------------
                         required time                       2615.084    
                         arrival time                       -2619.618    
  -------------------------------------------------------------------
                         slack                                 -4.535    

Slack (VIOLATED) :        -4.465ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/multiplier_status_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_0 rise@2612.799ns - vita_clk_1 rise@2612.792ns)
  Data Path Delay:        5.645ns  (logic 0.890ns (15.765%)  route 4.755ns (84.235%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 2615.449 - 2612.799 ) 
    Source Clock Delay      (SCD):    1.257ns = ( 2614.049 - 2612.792 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                   2612.792  2612.792 r  
    L18                                               0.000  2612.792 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  2612.792    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307  2614.099 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2615.384    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406  2607.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  2609.866    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101  2609.968 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        2.033  2612.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031  2613.031 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        1.018  2614.049    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/vita_clk
    SLICE_X50Y85         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/multiplier_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.518  2614.567 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/multiplier_status_reg/Q
                         net (fo=3, routed)           1.783  2616.350    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_iserdes_clk_status[0]
    SLICE_X51Y83         LUT6 (Prop_lut6_I5_O)        0.124  2616.474 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata[16]_i_6/O
                         net (fo=1, routed)           1.667  2618.141    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata[16]_i_6_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I2_O)        0.124  2618.265 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata[16]_i_2/O
                         net (fo=1, routed)           1.305  2619.571    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/axi_rdata_reg[16]_0
    SLICE_X46Y83         LUT6 (Prop_lut6_I1_O)        0.124  2619.695 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000  2619.695    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst_n_219
    SLICE_X46Y83         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   2612.799  2612.799 r  
    PS7_X0Y0             PS7                          0.000  2612.799 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  2613.887    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  2613.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.471  2615.449    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y83         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.000  2615.449    
                         clock uncertainty           -0.298  2615.151    
    SLICE_X46Y83         FDRE (Setup_fdre_C_D)        0.079  2615.230    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                       2615.230    
                         arrival time                       -2619.695    
  -------------------------------------------------------------------
                         slack                                 -4.465    

Slack (VIOLATED) :        -4.462ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_0 rise@2612.799ns - vita_clk_1 rise@2612.792ns)
  Data Path Delay:        5.612ns  (logic 0.456ns (8.126%)  route 5.156ns (91.874%))
  Logic Levels:           0  
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 2615.502 - 2612.799 ) 
    Source Clock Delay      (SCD):    1.195ns = ( 2613.987 - 2612.792 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                   2612.792  2612.792 r  
    L18                                               0.000  2612.792 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  2612.792    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307  2614.099 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2615.384    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406  2607.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  2609.866    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101  2609.968 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        2.033  2612.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031  2613.031 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.956  2613.987    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X64Y74         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.456  2614.443 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[4]/Q
                         net (fo=1, routed)           5.156  2619.599    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_clocks[4]
    SLICE_X64Y75         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   2612.799  2612.799 r  
    PS7_X0Y0             PS7                          0.000  2612.799 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  2613.887    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  2613.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.524  2615.502    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y75         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[4]/C
                         clock pessimism              0.000  2615.502    
                         clock uncertainty           -0.298  2615.204    
    SLICE_X64Y75         FDRE (Setup_fdre_C_D)       -0.067  2615.137    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[4]
  -------------------------------------------------------------------
                         required time                       2615.137    
                         arrival time                       -2619.599    
  -------------------------------------------------------------------
                         slack                                 -4.462    

Slack (VIOLATED) :        -4.433ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/EndLineCntr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg22_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_0 rise@2612.799ns - vita_clk_1 rise@2612.792ns)
  Data Path Delay:        5.588ns  (logic 0.456ns (8.161%)  route 5.132ns (91.839%))
  Logic Levels:           0  
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 2615.502 - 2612.799 ) 
    Source Clock Delay      (SCD):    1.195ns = ( 2613.987 - 2612.792 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                   2612.792  2612.792 r  
    L18                                               0.000  2612.792 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  2612.792    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307  2614.099 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2615.384    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406  2607.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  2609.866    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101  2609.968 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        2.033  2612.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031  2613.031 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.956  2613.987    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X63Y75         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/EndLineCntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDCE (Prop_fdce_C_Q)         0.456  2614.443 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/EndLineCntr_reg[7]/Q
                         net (fo=2, routed)           5.132  2619.575    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_end_lines[7]
    SLICE_X65Y74         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg22_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   2612.799  2612.799 r  
    PS7_X0Y0             PS7                          0.000  2612.799 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  2613.887    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  2613.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.524  2615.502    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y74         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg22_r1_reg[7]/C
                         clock pessimism              0.000  2615.502    
                         clock uncertainty           -0.298  2615.204    
    SLICE_X65Y74         FDRE (Setup_fdre_C_D)       -0.062  2615.142    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg22_r1_reg[7]
  -------------------------------------------------------------------
                         required time                       2615.142    
                         arrival time                       -2619.575    
  -------------------------------------------------------------------
                         slack                                 -4.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/EndLineCntr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg22_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.367ns (10.021%)  route 3.295ns (89.979%))
  Logic Levels:           0  
  Clock Path Skew:        2.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.998ns
    Source Clock Delay      (SCD):    0.353ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     1.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.406    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -5.093 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.368    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.277 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818    -1.459    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    -0.541 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.894     0.353    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X63Y76         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/EndLineCntr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDCE (Prop_fdce_C_Q)         0.367     0.720 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/EndLineCntr_reg[8]/Q
                         net (fo=2, routed)           3.295     4.015    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_end_lines[8]
    SLICE_X82Y72         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg22_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.704     2.998    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X82Y72         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg22_r1_reg[8]/C
                         clock pessimism              0.000     2.998    
                         clock uncertainty            0.298     3.296    
    SLICE_X82Y72         FDRE (Hold_fdre_C_D)         0.236     3.532    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg22_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.532    
                         arrival time                           4.015    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/WindowsCntr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg19_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.337ns (9.610%)  route 3.170ns (90.390%))
  Logic Levels:           0  
  Clock Path Skew:        2.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.998ns
    Source Clock Delay      (SCD):    0.353ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     1.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.406    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -5.093 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.368    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.277 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818    -1.459    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    -0.541 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.894     0.353    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X65Y76         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/WindowsCntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.337     0.690 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/WindowsCntr_reg[9]/Q
                         net (fo=2, routed)           3.170     3.860    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_windows[9]
    SLICE_X80Y72         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg19_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.704     2.998    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y72         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg19_r1_reg[9]/C
                         clock pessimism              0.000     2.998    
                         clock uncertainty            0.298     3.296    
    SLICE_X80Y72         FDRE (Hold_fdre_C_D)         0.058     3.354    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg19_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.354    
                         arrival time                           3.860    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/EndLineCntr_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg22_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.367ns (10.045%)  route 3.286ns (89.955%))
  Logic Levels:           0  
  Clock Path Skew:        2.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.997ns
    Source Clock Delay      (SCD):    0.356ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     1.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.406    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -5.093 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.368    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.277 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818    -1.459    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    -0.541 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.897     0.356    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X63Y78         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/EndLineCntr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDCE (Prop_fdce_C_Q)         0.367     0.723 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/EndLineCntr_reg[16]/Q
                         net (fo=2, routed)           3.286     4.009    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_end_lines[16]
    SLICE_X80Y76         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg22_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.703     2.997    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y76         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg22_r1_reg[16]/C
                         clock pessimism              0.000     2.997    
                         clock uncertainty            0.298     3.295    
    SLICE_X80Y76         FDRE (Hold_fdre_C_D)         0.197     3.492    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg22_r1_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.492    
                         arrival time                           4.009    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/BlackPixelCntr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg16_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.367ns (10.095%)  route 3.269ns (89.905%))
  Logic Levels:           0  
  Clock Path Skew:        2.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.995ns
    Source Clock Delay      (SCD):    0.352ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     1.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.406    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -5.093 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.368    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.277 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818    -1.459    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    -0.541 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.893     0.352    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X56Y75         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/BlackPixelCntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDCE (Prop_fdce_C_Q)         0.367     0.719 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/BlackPixelCntr_reg[9]/Q
                         net (fo=2, routed)           3.269     3.987    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_black_pixels[9]
    SLICE_X80Y74         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg16_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.701     2.995    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y74         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg16_r1_reg[9]/C
                         clock pessimism              0.000     2.995    
                         clock uncertainty            0.298     3.293    
    SLICE_X80Y74         FDRE (Hold_fdre_C_D)         0.170     3.463    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg16_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.463    
                         arrival time                           3.987    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 0.418ns (11.300%)  route 3.281ns (88.700%))
  Logic Levels:           0  
  Clock Path Skew:        2.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.001ns
    Source Clock Delay      (SCD):    0.357ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     1.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.406    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -5.093 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.368    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.277 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818    -1.459    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    -0.541 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.898     0.357    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X66Y80         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y80         FDCE (Prop_fdce_C_Q)         0.418     0.775 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[21]/Q
                         net (fo=1, routed)           3.281     4.056    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_clocks[21]
    SLICE_X83Y78         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.707     3.001    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X83Y78         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[21]/C
                         clock pessimism              0.000     3.001    
                         clock uncertainty            0.298     3.299    
    SLICE_X83Y78         FDRE (Hold_fdre_C_D)         0.199     3.498    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.498    
                         arrival time                           4.056    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/StartLineCntr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg21_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.418ns (11.148%)  route 3.331ns (88.852%))
  Logic Levels:           0  
  Clock Path Skew:        2.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.998ns
    Source Clock Delay      (SCD):    0.353ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     1.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.406    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -5.093 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.368    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.277 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818    -1.459    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    -0.541 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.894     0.353    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X62Y76         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/StartLineCntr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDCE (Prop_fdce_C_Q)         0.418     0.771 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/StartLineCntr_reg[8]/Q
                         net (fo=2, routed)           3.331     4.102    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_start_lines[8]
    SLICE_X82Y72         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg21_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.704     2.998    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X82Y72         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg21_r1_reg[8]/C
                         clock pessimism              0.000     2.998    
                         clock uncertainty            0.298     3.296    
    SLICE_X82Y72         FDRE (Hold_fdre_C_D)         0.223     3.519    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg21_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.519    
                         arrival time                           4.102    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgPixelCntr_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg17_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.418ns (11.097%)  route 3.349ns (88.903%))
  Logic Levels:           0  
  Clock Path Skew:        2.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.997ns
    Source Clock Delay      (SCD):    0.357ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     1.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.406    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -5.093 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.368    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.277 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818    -1.459    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    -0.541 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.898     0.357    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X58Y78         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgPixelCntr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDCE (Prop_fdce_C_Q)         0.418     0.775 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgPixelCntr_reg[16]/Q
                         net (fo=2, routed)           3.349     4.124    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_image_pixels[16]
    SLICE_X82Y76         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg17_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.703     2.997    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X82Y76         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg17_r1_reg[16]/C
                         clock pessimism              0.000     2.997    
                         clock uncertainty            0.298     3.295    
    SLICE_X82Y76         FDRE (Hold_fdre_C_D)         0.243     3.538    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg17_r1_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.538    
                         arrival time                           4.124    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/FramesCntr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg18_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 0.367ns (9.835%)  route 3.365ns (90.165%))
  Logic Levels:           0  
  Clock Path Skew:        2.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.998ns
    Source Clock Delay      (SCD):    0.353ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     1.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.406    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -5.093 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.368    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.277 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818    -1.459    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    -0.541 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.894     0.353    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X67Y76         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/FramesCntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDCE (Prop_fdce_C_Q)         0.367     0.720 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/FramesCntr_reg[9]/Q
                         net (fo=2, routed)           3.365     4.085    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_frames[9]
    SLICE_X80Y72         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg18_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.704     2.998    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y72         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg18_r1_reg[9]/C
                         clock pessimism              0.000     2.998    
                         clock uncertainty            0.298     3.296    
    SLICE_X80Y72         FDRE (Hold_fdre_C_D)         0.196     3.492    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg18_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.492    
                         arrival time                           4.085    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/EndLineCntr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg22_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 0.367ns (9.723%)  route 3.408ns (90.277%))
  Logic Levels:           0  
  Clock Path Skew:        2.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.998ns
    Source Clock Delay      (SCD):    0.353ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     1.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.406    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -5.093 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.368    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.277 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818    -1.459    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    -0.541 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.894     0.353    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X63Y76         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/EndLineCntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDCE (Prop_fdce_C_Q)         0.367     0.720 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/EndLineCntr_reg[10]/Q
                         net (fo=2, routed)           3.408     4.128    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_end_lines[10]
    SLICE_X82Y72         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg22_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.704     2.998    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X82Y72         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg22_r1_reg[10]/C
                         clock pessimism              0.000     2.998    
                         clock uncertainty            0.298     3.296    
    SLICE_X82Y72         FDRE (Hold_fdre_C_D)         0.236     3.532    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg22_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.532    
                         arrival time                           4.128    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/BlackLinesCntr_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg14_r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.418ns (11.440%)  route 3.236ns (88.560%))
  Logic Levels:           0  
  Clock Path Skew:        2.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    0.351ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     1.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.406    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -5.093 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.368    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.277 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818    -1.459    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    -0.541 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.892     0.351    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X54Y74         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/BlackLinesCntr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDCE (Prop_fdce_C_Q)         0.418     0.769 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/BlackLinesCntr_reg[23]/Q
                         net (fo=2, routed)           3.236     4.005    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_black_lines[23]
    SLICE_X49Y78         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg14_r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.636     2.930    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y78         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg14_r1_reg[23]/C
                         clock pessimism              0.000     2.930    
                         clock uncertainty            0.298     3.228    
    SLICE_X49Y78         FDRE (Hold_fdre_C_D)         0.180     3.408    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg14_r1_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.408    
                         arrival time                           4.005    
  -------------------------------------------------------------------
                         slack                                  0.597    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :           45  Failing Endpoints,  Worst Slack      -10.889ns,  Total Violation     -467.796ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.889ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@4666.662ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        5.846ns  (logic 3.069ns (52.502%)  route 2.777ns (47.498%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.743ns = ( 4664.919 - 4666.662 ) 
    Source Clock Delay      (SCD):    3.055ns = ( 4669.696 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.761  4669.696    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X90Y74         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y74         FDRE (Prop_fdre_C_Q)         0.518  4670.214 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[18]/Q
                         net (fo=3, routed)           0.645  4670.859    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_syncgen_hfporch[2]
    SLICE_X91Y75         LUT1 (Prop_lut1_I0_O)        0.124  4670.983 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_i_40/O
                         net (fo=1, routed)           0.000  4670.983    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_i_40_n_0
    SLICE_X91Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  4671.533 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000  4671.533    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_reg_i_26_n_0
    SLICE_X91Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313  4671.846 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_reg_i_25/O[3]
                         net (fo=2, routed)           0.813  4672.658    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/minusOp[7]
    SLICE_X92Y78         LUT4 (Prop_lut4_I2_O)        0.306  4672.964 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_i_14/O
                         net (fo=1, routed)           0.000  4672.964    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_i_14_n_0
    SLICE_X92Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  4673.478 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000  4673.478    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_3_n_0
    SLICE_X92Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  4673.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_2/CO[0]
                         net (fo=3, routed)           0.677  4674.408    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_2_n_3
    SLICE_X88Y80         LUT3 (Prop_lut3_I2_O)        0.367  4674.775 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s[0]_i_2/O
                         net (fo=1, routed)           0.642  4675.417    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s[0]_i_2_n_0
    SLICE_X88Y80         LUT6 (Prop_lut6_I0_O)        0.124  4675.542 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s[0]_i_1/O
                         net (fo=1, routed)           0.000  4675.542    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s[0]_i_1_n_0
    SLICE_X88Y80         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                   4666.662  4666.662 r  
    L18                                               0.000  4666.662 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  4666.662    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244  4667.907 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4669.069    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500  4661.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  4663.294    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  4663.385 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.535  4664.919    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X88Y80         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s_reg[0]/C
                         clock pessimism              0.000  4664.919    
                         clock uncertainty           -0.298  4664.622    
    SLICE_X88Y80         FDCE (Setup_fdce_C_D)        0.031  4664.652    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s_reg[0]
  -------------------------------------------------------------------
                         required time                       4664.652    
                         arrival time                       -4675.542    
  -------------------------------------------------------------------
                         slack                                -10.889    

Slack (VIOLATED) :        -10.816ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg27_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@4666.662ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        5.882ns  (logic 3.323ns (56.494%)  route 2.559ns (43.506%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -4.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.686ns = ( 4664.977 - 4666.662 ) 
    Source Clock Delay      (SCD):    3.004ns = ( 4669.645 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.710  4669.645    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X89Y69         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg27_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y69         FDRE (Prop_fdre_C_Q)         0.456  4670.101 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg27_reg[2]/Q
                         net (fo=3, routed)           0.417  4670.518    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg27_reg_n_0_[2]
    SLICE_X89Y70         LUT1 (Prop_lut1_I0_O)        0.124  4670.642 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/v_VSyncCount_s[17]_i_42/O
                         net (fo=1, routed)           0.000  4670.642    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/v_VSyncCount_s[17]_i_42_n_0
    SLICE_X89Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  4671.192 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/v_VSyncCount_s_reg[17]_i_29/CO[3]
                         net (fo=1, routed)           0.000  4671.192    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/v_VSyncCount_s_reg[17]_i_29_n_0
    SLICE_X89Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  4671.306 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/v_VSyncCount_s_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000  4671.306    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/v_VSyncCount_s_reg[17]_i_28_n_0
    SLICE_X89Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  4671.640 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/v_VSyncCount_s_reg[17]_i_27/O[1]
                         net (fo=2, routed)           0.578  4672.217    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[17]_i_6_1[1]
    SLICE_X88Y73         LUT4 (Prop_lut4_I2_O)        0.303  4672.521 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_16/O
                         net (fo=1, routed)           0.000  4672.521    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_16_n_0
    SLICE_X88Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  4673.070 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000  4673.070    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[17]_i_6_n_0
    SLICE_X88Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  4673.341 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[17]_i_5/CO[0]
                         net (fo=3, routed)           0.584  4673.925    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[17]_i_5_n_3
    SLICE_X90Y74         LUT5 (Prop_lut5_I2_O)        0.373  4674.298 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s[1]_i_3/O
                         net (fo=1, routed)           0.571  4674.869    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s[1]_i_3_n_0
    SLICE_X91Y72         LUT6 (Prop_lut6_I0_O)        0.124  4674.993 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s[1]_i_2/O
                         net (fo=2, routed)           0.409  4675.402    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s[1]_i_2_n_0
    SLICE_X93Y72         LUT4 (Prop_lut4_I2_O)        0.124  4675.526 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s[0]_i_1/O
                         net (fo=1, routed)           0.000  4675.526    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s[0]_i_1_n_0
    SLICE_X93Y72         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                   4666.662  4666.662 r  
    L18                                               0.000  4666.662 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  4666.662    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244  4667.907 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4669.069    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500  4661.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  4663.294    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  4663.385 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.592  4664.977    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X93Y72         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s_reg[0]/C
                         clock pessimism              0.000  4664.977    
                         clock uncertainty           -0.298  4664.679    
    SLICE_X93Y72         FDCE (Setup_fdce_C_D)        0.032  4664.711    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s_reg[0]
  -------------------------------------------------------------------
                         required time                       4664.710    
                         arrival time                       -4675.527    
  -------------------------------------------------------------------
                         slack                                -10.816    

Slack (VIOLATED) :        -10.766ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg27_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@4666.662ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        5.875ns  (logic 3.316ns (56.442%)  route 2.559ns (43.558%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -4.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.686ns = ( 4664.977 - 4666.662 ) 
    Source Clock Delay      (SCD):    3.004ns = ( 4669.645 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.710  4669.645    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X89Y69         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg27_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y69         FDRE (Prop_fdre_C_Q)         0.456  4670.101 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg27_reg[2]/Q
                         net (fo=3, routed)           0.417  4670.518    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg27_reg_n_0_[2]
    SLICE_X89Y70         LUT1 (Prop_lut1_I0_O)        0.124  4670.642 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/v_VSyncCount_s[17]_i_42/O
                         net (fo=1, routed)           0.000  4670.642    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/v_VSyncCount_s[17]_i_42_n_0
    SLICE_X89Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  4671.192 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/v_VSyncCount_s_reg[17]_i_29/CO[3]
                         net (fo=1, routed)           0.000  4671.192    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/v_VSyncCount_s_reg[17]_i_29_n_0
    SLICE_X89Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  4671.306 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/v_VSyncCount_s_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000  4671.306    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/v_VSyncCount_s_reg[17]_i_28_n_0
    SLICE_X89Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  4671.640 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/v_VSyncCount_s_reg[17]_i_27/O[1]
                         net (fo=2, routed)           0.578  4672.217    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[17]_i_6_1[1]
    SLICE_X88Y73         LUT4 (Prop_lut4_I2_O)        0.303  4672.521 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_16/O
                         net (fo=1, routed)           0.000  4672.521    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_16_n_0
    SLICE_X88Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  4673.070 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000  4673.070    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[17]_i_6_n_0
    SLICE_X88Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  4673.341 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[17]_i_5/CO[0]
                         net (fo=3, routed)           0.584  4673.925    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[17]_i_5_n_3
    SLICE_X90Y74         LUT5 (Prop_lut5_I2_O)        0.373  4674.298 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s[1]_i_3/O
                         net (fo=1, routed)           0.571  4674.869    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s[1]_i_3_n_0
    SLICE_X91Y72         LUT6 (Prop_lut6_I0_O)        0.124  4674.993 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s[1]_i_2/O
                         net (fo=2, routed)           0.409  4675.402    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s[1]_i_2_n_0
    SLICE_X93Y72         LUT4 (Prop_lut4_I2_O)        0.117  4675.520 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s[1]_i_1/O
                         net (fo=1, routed)           0.000  4675.520    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s[1]_i_1_n_0
    SLICE_X93Y72         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                   4666.662  4666.662 r  
    L18                                               0.000  4666.662 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  4666.662    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244  4667.907 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4669.069    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500  4661.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  4663.294    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  4663.385 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.592  4664.977    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X93Y72         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s_reg[1]/C
                         clock pessimism              0.000  4664.977    
                         clock uncertainty           -0.298  4664.679    
    SLICE_X93Y72         FDCE (Setup_fdce_C_D)        0.075  4664.754    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s_reg[1]
  -------------------------------------------------------------------
                         required time                       4664.754    
                         arrival time                       -4675.520    
  -------------------------------------------------------------------
                         slack                                -10.766    

Slack (VIOLATED) :        -10.761ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@4666.662ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        5.829ns  (logic 3.069ns (52.648%)  route 2.760ns (47.352%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -4.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.682ns = ( 4664.980 - 4666.662 ) 
    Source Clock Delay      (SCD):    3.055ns = ( 4669.696 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.761  4669.696    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X90Y74         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y74         FDRE (Prop_fdre_C_Q)         0.518  4670.214 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[18]/Q
                         net (fo=3, routed)           0.645  4670.859    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_syncgen_hfporch[2]
    SLICE_X91Y75         LUT1 (Prop_lut1_I0_O)        0.124  4670.983 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_i_40/O
                         net (fo=1, routed)           0.000  4670.983    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_i_40_n_0
    SLICE_X91Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  4671.533 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000  4671.533    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_reg_i_26_n_0
    SLICE_X91Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313  4671.846 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_reg_i_25/O[3]
                         net (fo=2, routed)           0.813  4672.658    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/minusOp[7]
    SLICE_X92Y78         LUT4 (Prop_lut4_I2_O)        0.306  4672.964 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_i_14/O
                         net (fo=1, routed)           0.000  4672.964    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_i_14_n_0
    SLICE_X92Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  4673.478 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000  4673.478    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_3_n_0
    SLICE_X92Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  4673.731 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_2/CO[0]
                         net (fo=3, routed)           0.618  4674.350    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_2_n_3
    SLICE_X92Y80         LUT6 (Prop_lut6_I0_O)        0.367  4674.717 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2/O
                         net (fo=18, routed)          0.684  4675.401    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2_n_0
    SLICE_X92Y81         LUT3 (Prop_lut3_I0_O)        0.124  4675.525 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[14]_i_1/O
                         net (fo=1, routed)           0.000  4675.525    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[14]_i_1_n_0
    SLICE_X92Y81         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                   4666.662  4666.662 r  
    L18                                               0.000  4666.662 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  4666.662    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244  4667.907 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4669.069    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500  4661.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  4663.294    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  4663.385 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.596  4664.980    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X92Y81         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[14]/C
                         clock pessimism              0.000  4664.980    
                         clock uncertainty           -0.298  4664.683    
    SLICE_X92Y81         FDCE (Setup_fdce_C_D)        0.081  4664.764    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[14]
  -------------------------------------------------------------------
                         required time                       4664.764    
                         arrival time                       -4675.525    
  -------------------------------------------------------------------
                         slack                                -10.761    

Slack (VIOLATED) :        -10.754ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@4666.662ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        5.818ns  (logic 3.069ns (52.748%)  route 2.749ns (47.252%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -4.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.682ns = ( 4664.980 - 4666.662 ) 
    Source Clock Delay      (SCD):    3.055ns = ( 4669.696 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.761  4669.696    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X90Y74         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y74         FDRE (Prop_fdre_C_Q)         0.518  4670.214 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[18]/Q
                         net (fo=3, routed)           0.645  4670.859    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_syncgen_hfporch[2]
    SLICE_X91Y75         LUT1 (Prop_lut1_I0_O)        0.124  4670.983 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_i_40/O
                         net (fo=1, routed)           0.000  4670.983    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_i_40_n_0
    SLICE_X91Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  4671.533 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000  4671.533    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_reg_i_26_n_0
    SLICE_X91Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313  4671.846 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_reg_i_25/O[3]
                         net (fo=2, routed)           0.813  4672.658    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/minusOp[7]
    SLICE_X92Y78         LUT4 (Prop_lut4_I2_O)        0.306  4672.964 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_i_14/O
                         net (fo=1, routed)           0.000  4672.964    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_i_14_n_0
    SLICE_X92Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  4673.478 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000  4673.478    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_3_n_0
    SLICE_X92Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  4673.731 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_2/CO[0]
                         net (fo=3, routed)           0.618  4674.350    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_2_n_3
    SLICE_X92Y80         LUT6 (Prop_lut6_I0_O)        0.367  4674.717 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2/O
                         net (fo=18, routed)          0.673  4675.390    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2_n_0
    SLICE_X92Y81         LUT3 (Prop_lut3_I0_O)        0.124  4675.514 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[6]_i_1/O
                         net (fo=1, routed)           0.000  4675.514    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[6]_i_1_n_0
    SLICE_X92Y81         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                   4666.662  4666.662 r  
    L18                                               0.000  4666.662 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  4666.662    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244  4667.907 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4669.069    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500  4661.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  4663.294    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  4663.385 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.596  4664.980    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X92Y81         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[6]/C
                         clock pessimism              0.000  4664.980    
                         clock uncertainty           -0.298  4664.683    
    SLICE_X92Y81         FDCE (Setup_fdce_C_D)        0.077  4664.760    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[6]
  -------------------------------------------------------------------
                         required time                       4664.760    
                         arrival time                       -4675.514    
  -------------------------------------------------------------------
                         slack                                -10.754    

Slack (VIOLATED) :        -10.738ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@4666.662ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        5.757ns  (logic 3.069ns (53.307%)  route 2.688ns (46.693%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -4.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.681ns = ( 4664.981 - 4666.662 ) 
    Source Clock Delay      (SCD):    3.055ns = ( 4669.696 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.761  4669.696    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X90Y74         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y74         FDRE (Prop_fdre_C_Q)         0.518  4670.214 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[18]/Q
                         net (fo=3, routed)           0.645  4670.859    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_syncgen_hfporch[2]
    SLICE_X91Y75         LUT1 (Prop_lut1_I0_O)        0.124  4670.983 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_i_40/O
                         net (fo=1, routed)           0.000  4670.983    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_i_40_n_0
    SLICE_X91Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  4671.533 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000  4671.533    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_reg_i_26_n_0
    SLICE_X91Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313  4671.846 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_reg_i_25/O[3]
                         net (fo=2, routed)           0.813  4672.658    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/minusOp[7]
    SLICE_X92Y78         LUT4 (Prop_lut4_I2_O)        0.306  4672.964 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_i_14/O
                         net (fo=1, routed)           0.000  4672.964    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_i_14_n_0
    SLICE_X92Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  4673.478 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000  4673.478    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_3_n_0
    SLICE_X92Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  4673.731 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_2/CO[0]
                         net (fo=3, routed)           0.618  4674.350    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_2_n_3
    SLICE_X92Y80         LUT6 (Prop_lut6_I0_O)        0.367  4674.717 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2/O
                         net (fo=18, routed)          0.612  4675.329    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2_n_0
    SLICE_X91Y82         LUT3 (Prop_lut3_I0_O)        0.124  4675.453 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[2]_i_1/O
                         net (fo=1, routed)           0.000  4675.453    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[2]_i_1_n_0
    SLICE_X91Y82         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                   4666.662  4666.662 r  
    L18                                               0.000  4666.662 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  4666.662    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244  4667.907 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4669.069    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500  4661.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  4663.294    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  4663.385 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.597  4664.981    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X91Y82         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[2]/C
                         clock pessimism              0.000  4664.981    
                         clock uncertainty           -0.298  4664.684    
    SLICE_X91Y82         FDCE (Setup_fdce_C_D)        0.031  4664.714    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[2]
  -------------------------------------------------------------------
                         required time                       4664.715    
                         arrival time                       -4675.453    
  -------------------------------------------------------------------
                         slack                                -10.738    

Slack (VIOLATED) :        -10.736ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@4666.662ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        5.756ns  (logic 3.069ns (53.316%)  route 2.687ns (46.684%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -4.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.681ns = ( 4664.981 - 4666.662 ) 
    Source Clock Delay      (SCD):    3.055ns = ( 4669.696 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.761  4669.696    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X90Y74         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y74         FDRE (Prop_fdre_C_Q)         0.518  4670.214 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[18]/Q
                         net (fo=3, routed)           0.645  4670.859    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_syncgen_hfporch[2]
    SLICE_X91Y75         LUT1 (Prop_lut1_I0_O)        0.124  4670.983 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_i_40/O
                         net (fo=1, routed)           0.000  4670.983    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_i_40_n_0
    SLICE_X91Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  4671.533 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000  4671.533    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_reg_i_26_n_0
    SLICE_X91Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313  4671.846 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_reg_i_25/O[3]
                         net (fo=2, routed)           0.813  4672.658    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/minusOp[7]
    SLICE_X92Y78         LUT4 (Prop_lut4_I2_O)        0.306  4672.964 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_i_14/O
                         net (fo=1, routed)           0.000  4672.964    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_i_14_n_0
    SLICE_X92Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  4673.478 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000  4673.478    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_3_n_0
    SLICE_X92Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  4673.731 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_2/CO[0]
                         net (fo=3, routed)           0.618  4674.350    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_2_n_3
    SLICE_X92Y80         LUT6 (Prop_lut6_I0_O)        0.367  4674.717 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2/O
                         net (fo=18, routed)          0.611  4675.328    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2_n_0
    SLICE_X91Y82         LUT3 (Prop_lut3_I0_O)        0.124  4675.452 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[16]_i_1/O
                         net (fo=1, routed)           0.000  4675.452    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[16]_i_1_n_0
    SLICE_X91Y82         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                   4666.662  4666.662 r  
    L18                                               0.000  4666.662 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  4666.662    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244  4667.907 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4669.069    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500  4661.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  4663.294    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  4663.385 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.597  4664.981    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X91Y82         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[16]/C
                         clock pessimism              0.000  4664.981    
                         clock uncertainty           -0.298  4664.684    
    SLICE_X91Y82         FDCE (Setup_fdce_C_D)        0.032  4664.716    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[16]
  -------------------------------------------------------------------
                         required time                       4664.715    
                         arrival time                       -4675.452    
  -------------------------------------------------------------------
                         slack                                -10.736    

Slack (VIOLATED) :        -10.727ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@4666.662ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        5.748ns  (logic 3.069ns (53.397%)  route 2.679ns (46.603%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -4.735ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 4664.982 - 4666.662 ) 
    Source Clock Delay      (SCD):    3.055ns = ( 4669.696 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.761  4669.696    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X90Y74         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y74         FDRE (Prop_fdre_C_Q)         0.518  4670.214 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[18]/Q
                         net (fo=3, routed)           0.645  4670.859    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_syncgen_hfporch[2]
    SLICE_X91Y75         LUT1 (Prop_lut1_I0_O)        0.124  4670.983 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_i_40/O
                         net (fo=1, routed)           0.000  4670.983    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_i_40_n_0
    SLICE_X91Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  4671.533 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000  4671.533    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_reg_i_26_n_0
    SLICE_X91Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313  4671.846 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_reg_i_25/O[3]
                         net (fo=2, routed)           0.813  4672.658    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/minusOp[7]
    SLICE_X92Y78         LUT4 (Prop_lut4_I2_O)        0.306  4672.964 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_i_14/O
                         net (fo=1, routed)           0.000  4672.964    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_i_14_n_0
    SLICE_X92Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  4673.478 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000  4673.478    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_3_n_0
    SLICE_X92Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  4673.731 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_2/CO[0]
                         net (fo=3, routed)           0.618  4674.350    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_2_n_3
    SLICE_X92Y80         LUT6 (Prop_lut6_I0_O)        0.367  4674.717 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2/O
                         net (fo=18, routed)          0.603  4675.319    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2_n_0
    SLICE_X93Y82         LUT3 (Prop_lut3_I0_O)        0.124  4675.443 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[8]_i_1/O
                         net (fo=1, routed)           0.000  4675.443    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[8]_i_1_n_0
    SLICE_X93Y82         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                   4666.662  4666.662 r  
    L18                                               0.000  4666.662 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  4666.662    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244  4667.907 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4669.069    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500  4661.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  4663.294    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  4663.385 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.598  4664.982    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X93Y82         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]/C
                         clock pessimism              0.000  4664.982    
                         clock uncertainty           -0.298  4664.685    
    SLICE_X93Y82         FDCE (Setup_fdce_C_D)        0.031  4664.715    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]
  -------------------------------------------------------------------
                         required time                       4664.715    
                         arrival time                       -4675.443    
  -------------------------------------------------------------------
                         slack                                -10.727    

Slack (VIOLATED) :        -10.727ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@4666.662ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        5.744ns  (logic 3.069ns (53.429%)  route 2.675ns (46.571%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -4.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.681ns = ( 4664.981 - 4666.662 ) 
    Source Clock Delay      (SCD):    3.055ns = ( 4669.696 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.761  4669.696    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X90Y74         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y74         FDRE (Prop_fdre_C_Q)         0.518  4670.214 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[18]/Q
                         net (fo=3, routed)           0.645  4670.859    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_syncgen_hfporch[2]
    SLICE_X91Y75         LUT1 (Prop_lut1_I0_O)        0.124  4670.983 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_i_40/O
                         net (fo=1, routed)           0.000  4670.983    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_i_40_n_0
    SLICE_X91Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  4671.533 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000  4671.533    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_reg_i_26_n_0
    SLICE_X91Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313  4671.846 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_reg_i_25/O[3]
                         net (fo=2, routed)           0.813  4672.658    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/minusOp[7]
    SLICE_X92Y78         LUT4 (Prop_lut4_I2_O)        0.306  4672.964 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_i_14/O
                         net (fo=1, routed)           0.000  4672.964    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_i_14_n_0
    SLICE_X92Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  4673.478 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000  4673.478    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_3_n_0
    SLICE_X92Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  4673.731 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_2/CO[0]
                         net (fo=3, routed)           0.618  4674.350    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_2_n_3
    SLICE_X92Y80         LUT6 (Prop_lut6_I0_O)        0.367  4674.717 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2/O
                         net (fo=18, routed)          0.599  4675.316    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2_n_0
    SLICE_X95Y80         LUT3 (Prop_lut3_I0_O)        0.124  4675.440 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[0]_i_1/O
                         net (fo=1, routed)           0.000  4675.440    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[0]_i_1_n_0
    SLICE_X95Y80         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                   4666.662  4666.662 r  
    L18                                               0.000  4666.662 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  4666.662    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244  4667.907 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4669.069    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500  4661.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  4663.294    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  4663.385 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.597  4664.981    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X95Y80         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[0]/C
                         clock pessimism              0.000  4664.981    
                         clock uncertainty           -0.298  4664.684    
    SLICE_X95Y80         FDCE (Setup_fdce_C_D)        0.029  4664.712    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[0]
  -------------------------------------------------------------------
                         required time                       4664.712    
                         arrival time                       -4675.439    
  -------------------------------------------------------------------
                         slack                                -10.727    

Slack (VIOLATED) :        -10.726ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@4666.662ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        5.744ns  (logic 3.069ns (53.434%)  route 2.675ns (46.566%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -4.735ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 4664.982 - 4666.662 ) 
    Source Clock Delay      (SCD):    3.055ns = ( 4669.696 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.761  4669.696    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X90Y74         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y74         FDRE (Prop_fdre_C_Q)         0.518  4670.214 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[18]/Q
                         net (fo=3, routed)           0.645  4670.859    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_syncgen_hfporch[2]
    SLICE_X91Y75         LUT1 (Prop_lut1_I0_O)        0.124  4670.983 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_i_40/O
                         net (fo=1, routed)           0.000  4670.983    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_i_40_n_0
    SLICE_X91Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  4671.533 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000  4671.533    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_reg_i_26_n_0
    SLICE_X91Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313  4671.846 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/HSyncDone_s_reg_i_25/O[3]
                         net (fo=2, routed)           0.813  4672.658    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/minusOp[7]
    SLICE_X92Y78         LUT4 (Prop_lut4_I2_O)        0.306  4672.964 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_i_14/O
                         net (fo=1, routed)           0.000  4672.964    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_i_14_n_0
    SLICE_X92Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  4673.478 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000  4673.478    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_3_n_0
    SLICE_X92Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  4673.731 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_2/CO[0]
                         net (fo=3, routed)           0.618  4674.350    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_2_n_3
    SLICE_X92Y80         LUT6 (Prop_lut6_I0_O)        0.367  4674.717 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2/O
                         net (fo=18, routed)          0.599  4675.315    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2_n_0
    SLICE_X95Y81         LUT3 (Prop_lut3_I0_O)        0.124  4675.439 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[10]_i_1/O
                         net (fo=1, routed)           0.000  4675.439    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[10]_i_1_n_0
    SLICE_X95Y81         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                   4666.662  4666.662 r  
    L18                                               0.000  4666.662 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  4666.662    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244  4667.907 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4669.069    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500  4661.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  4663.294    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  4663.385 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.598  4664.982    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X95Y81         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[10]/C
                         clock pessimism              0.000  4664.982    
                         clock uncertainty           -0.298  4664.685    
    SLICE_X95Y81         FDCE (Setup_fdce_C_D)        0.029  4664.713    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[10]
  -------------------------------------------------------------------
                         required time                       4664.714    
                         arrival time                       -4675.439    
  -------------------------------------------------------------------
                         slack                                -10.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.608ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg27_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSync_s_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.663%)  route 0.308ns (62.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.596ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.573     0.909    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X89Y72         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg27_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg27_reg[15]/Q
                         net (fo=3, routed)           0.308     1.357    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSync_s_reg_0[1]
    SLICE_X85Y72         LUT3 (Prop_lut3_I2_O)        0.045     1.402 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSync_s_i_1/O
                         net (fo=1, routed)           0.000     1.402    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSync_s_i_1_n_0
    SLICE_X85Y72         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSync_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.839    -0.596    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X85Y72         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSync_s_reg/C
                         clock pessimism              0.000    -0.596    
                         clock uncertainty            0.298    -0.298    
    SLICE_X85Y72         FDCE (Hold_fdce_C_D)         0.092    -0.206    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSync_s_reg
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.647ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg27_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncA1_s_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.186ns (33.567%)  route 0.368ns (66.433%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.573     0.909    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X89Y72         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg27_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg27_reg[15]/Q
                         net (fo=3, routed)           0.368     1.418    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSync_s_reg_0[1]
    SLICE_X93Y73         LUT5 (Prop_lut5_I2_O)        0.045     1.463 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncA1_s_i_1/O
                         net (fo=1, routed)           0.000     1.463    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncA1_s_i_1_n_0
    SLICE_X93Y73         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncA1_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.861    -0.574    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X93Y73         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncA1_s_reg/C
                         clock pessimism              0.000    -0.574    
                         clock uncertainty            0.298    -0.276    
    SLICE_X93Y73         FDCE (Hold_fdce_C_D)         0.092    -0.184    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncA1_s_reg
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  1.647    

Slack (MET) :             2.051ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/DeA1_s_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.562ns (57.911%)  route 0.408ns (42.089%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.568ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.596     0.932    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X93Y78         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y78         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[16]/Q
                         net (fo=4, routed)           0.221     1.294    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s_reg[0]_i_24_0[16]
    SLICE_X91Y79         LUT4 (Prop_lut4_I2_O)        0.048     1.342 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s[0]_i_19/O
                         net (fo=1, routed)           0.000     1.342    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s[0]_i_19_n_0
    SLICE_X91Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.474 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.474    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s_reg[0]_i_7_n_0
    SLICE_X91Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.513 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.513    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s_reg[0]_i_4_n_0
    SLICE_X91Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     1.589 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s_reg[0]_i_3/CO[0]
                         net (fo=4, routed)           0.187     1.776    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/p_0_in5_in
    SLICE_X92Y81         LUT5 (Prop_lut5_I1_O)        0.126     1.902 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/DeA1_s_i_1/O
                         net (fo=1, routed)           0.000     1.902    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/DeA1_s_i_1_n_0
    SLICE_X92Y81         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/DeA1_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.867    -0.568    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X92Y81         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/DeA1_s_reg/C
                         clock pessimism              0.000    -0.568    
                         clock uncertainty            0.298    -0.270    
    SLICE_X92Y81         FDCE (Hold_fdce_C_D)         0.121    -0.149    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/DeA1_s_reg
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.056ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.553ns (58.889%)  route 0.386ns (41.111%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.572ns
    Source Clock Delay      (SCD):    0.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.599     0.935    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X93Y68         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y68         FDRE (Prop_fdre_C_Q)         0.141     1.076 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[0]/Q
                         net (fo=4, routed)           0.221     1.296    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s_reg[1]_i_8_0[0]
    SLICE_X90Y69         LUT4 (Prop_lut4_I3_O)        0.048     1.344 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_18/O
                         net (fo=1, routed)           0.000     1.344    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_18_n_0
    SLICE_X90Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.471 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.471    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_6_n_0
    SLICE_X90Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.511 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.511    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3_n_0
    SLICE_X90Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     1.584 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_2/CO[0]
                         net (fo=3, routed)           0.165     1.750    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s1
    SLICE_X91Y72         LUT6 (Prop_lut6_I2_O)        0.124     1.874 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_1/O
                         net (fo=1, routed)           0.000     1.874    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_1_n_0
    SLICE_X91Y72         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.863    -0.572    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X91Y72         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg/C
                         clock pessimism              0.000    -0.572    
                         clock uncertainty            0.298    -0.274    
    SLICE_X91Y72         FDCE (Hold_fdce_C_D)         0.092    -0.182    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  2.056    

Slack (MET) :             2.080ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.553ns (55.281%)  route 0.447ns (44.719%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -1.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.569ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.593     0.929    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y74         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y74         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[16]/Q
                         net (fo=4, routed)           0.307     1.377    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_6_0[1]
    SLICE_X92Y77         LUT4 (Prop_lut4_I1_O)        0.048     1.425 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_i_18/O
                         net (fo=1, routed)           0.000     1.425    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_i_18_n_0
    SLICE_X92Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.552 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.552    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_6_n_0
    SLICE_X92Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.592 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.592    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_3_n_0
    SLICE_X92Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     1.665 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_2/CO[0]
                         net (fo=3, routed)           0.140     1.805    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_2_n_3
    SLICE_X92Y80         LUT3 (Prop_lut3_I2_O)        0.124     1.929 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_i_1/O
                         net (fo=1, routed)           0.000     1.929    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s
    SLICE_X92Y80         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.866    -0.569    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X92Y80         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg/C
                         clock pessimism              0.000    -0.569    
                         clock uncertainty            0.298    -0.271    
    SLICE_X92Y80         FDCE (Hold_fdce_C_D)         0.120    -0.151    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  2.080    

Slack (MET) :             2.101ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.562ns (56.599%)  route 0.431ns (43.401%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.592ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.570     0.906    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X88Y75         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[0]/Q
                         net (fo=4, routed)           0.267     1.313    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s_reg[0]_i_24_0[0]
    SLICE_X88Y77         LUT4 (Prop_lut4_I1_O)        0.048     1.361 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s[1]_i_31/O
                         net (fo=1, routed)           0.000     1.361    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s[1]_i_31_n_0
    SLICE_X88Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.493    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s_reg[1]_i_10_n_0
    SLICE_X88Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.532 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.532    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s_reg[1]_i_4_n_0
    SLICE_X88Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     1.608 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s_reg[1]_i_2/CO[0]
                         net (fo=3, routed)           0.164     1.773    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s_reg[1]_i_2_n_3
    SLICE_X89Y80         LUT5 (Prop_lut5_I3_O)        0.126     1.899 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s[1]_i_1/O
                         net (fo=1, routed)           0.000     1.899    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s[1]_i_1_n_0
    SLICE_X89Y80         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.843    -0.592    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X89Y80         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s_reg[1]/C
                         clock pessimism              0.000    -0.592    
                         clock uncertainty            0.298    -0.294    
    SLICE_X89Y80         FDCE (Hold_fdce_C_D)         0.091    -0.203    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s_reg[1]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.190ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.562ns (53.205%)  route 0.494ns (46.795%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.592ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.596     0.932    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X93Y78         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y78         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[16]/Q
                         net (fo=4, routed)           0.221     1.294    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s_reg[0]_i_24_0[16]
    SLICE_X91Y79         LUT4 (Prop_lut4_I2_O)        0.048     1.342 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s[0]_i_19/O
                         net (fo=1, routed)           0.000     1.342    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s[0]_i_19_n_0
    SLICE_X91Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.474 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.474    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s_reg[0]_i_7_n_0
    SLICE_X91Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.513 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.513    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s_reg[0]_i_4_n_0
    SLICE_X91Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     1.589 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s_reg[0]_i_3/CO[0]
                         net (fo=4, routed)           0.273     1.862    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/p_0_in5_in
    SLICE_X88Y80         LUT6 (Prop_lut6_I3_O)        0.126     1.988 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s[0]_i_1/O
                         net (fo=1, routed)           0.000     1.988    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s[0]_i_1_n_0
    SLICE_X88Y80         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.843    -0.592    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X88Y80         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s_reg[0]/C
                         clock pessimism              0.000    -0.592    
                         clock uncertainty            0.298    -0.294    
    SLICE_X88Y80         FDCE (Hold_fdce_C_D)         0.092    -0.202    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s_reg[0]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  2.190    

Slack (MET) :             2.199ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.602ns (54.862%)  route 0.495ns (45.138%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -1.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.572ns
    Source Clock Delay      (SCD):    0.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.599     0.935    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X93Y68         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y68         FDRE (Prop_fdre_C_Q)         0.141     1.076 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[0]/Q
                         net (fo=4, routed)           0.221     1.296    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s_reg[1]_i_8_0[0]
    SLICE_X90Y69         LUT4 (Prop_lut4_I3_O)        0.048     1.344 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_18/O
                         net (fo=1, routed)           0.000     1.344    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_18_n_0
    SLICE_X90Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.471 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.471    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_6_n_0
    SLICE_X90Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.511 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.511    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3_n_0
    SLICE_X90Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     1.584 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_2/CO[0]
                         net (fo=3, routed)           0.131     1.716    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s1
    SLICE_X91Y72         LUT6 (Prop_lut6_I4_O)        0.124     1.840 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s[1]_i_2/O
                         net (fo=2, routed)           0.143     1.983    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s[1]_i_2_n_0
    SLICE_X93Y72         LUT4 (Prop_lut4_I2_O)        0.049     2.032 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s[1]_i_1/O
                         net (fo=1, routed)           0.000     2.032    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s[1]_i_1_n_0
    SLICE_X93Y72         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.863    -0.572    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X93Y72         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s_reg[1]/C
                         clock pessimism              0.000    -0.572    
                         clock uncertainty            0.298    -0.274    
    SLICE_X93Y72         FDCE (Hold_fdce_C_D)         0.107    -0.167    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s_reg[1]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  2.199    

Slack (MET) :             2.210ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.598ns (54.697%)  route 0.495ns (45.303%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -1.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.572ns
    Source Clock Delay      (SCD):    0.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.599     0.935    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X93Y68         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y68         FDRE (Prop_fdre_C_Q)         0.141     1.076 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[0]/Q
                         net (fo=4, routed)           0.221     1.296    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s_reg[1]_i_8_0[0]
    SLICE_X90Y69         LUT4 (Prop_lut4_I3_O)        0.048     1.344 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_18/O
                         net (fo=1, routed)           0.000     1.344    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_18_n_0
    SLICE_X90Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.471 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.471    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_6_n_0
    SLICE_X90Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.511 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.511    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3_n_0
    SLICE_X90Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     1.584 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_2/CO[0]
                         net (fo=3, routed)           0.131     1.716    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s1
    SLICE_X91Y72         LUT6 (Prop_lut6_I4_O)        0.124     1.840 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s[1]_i_2/O
                         net (fo=2, routed)           0.143     1.983    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s[1]_i_2_n_0
    SLICE_X93Y72         LUT4 (Prop_lut4_I2_O)        0.045     2.028 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s[0]_i_1/O
                         net (fo=1, routed)           0.000     2.028    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s[0]_i_1_n_0
    SLICE_X93Y72         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.863    -0.572    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X93Y72         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s_reg[0]/C
                         clock pessimism              0.000    -0.572    
                         clock uncertainty            0.298    -0.274    
    SLICE_X93Y72         FDCE (Hold_fdce_C_D)         0.092    -0.182    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s_reg[0]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  2.210    

Slack (MET) :             2.239ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.611ns (53.707%)  route 0.527ns (46.293%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.595ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.576     0.912    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X87Y68         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[16]/Q
                         net (fo=4, routed)           0.211     1.264    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s_reg[1]_i_8_0[1]
    SLICE_X88Y69         LUT4 (Prop_lut4_I3_O)        0.046     1.310 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s[1]_i_20/O
                         net (fo=1, routed)           0.000     1.310    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s[1]_i_20_n_0
    SLICE_X88Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.442 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.442    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s_reg[1]_i_8_n_0
    SLICE_X88Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.481 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.481    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s_reg[1]_i_5_n_0
    SLICE_X88Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     1.557 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s_reg[1]_i_4/CO[0]
                         net (fo=3, routed)           0.185     1.742    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_VSyncState_s_reg[1]_i_4_n_3
    SLICE_X87Y72         LUT6 (Prop_lut6_I3_O)        0.126     1.868 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3/O
                         net (fo=18, routed)          0.130     1.998    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3_n_0
    SLICE_X87Y72         LUT2 (Prop_lut2_I0_O)        0.051     2.049 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[3]_i_1/O
                         net (fo=1, routed)           0.000     2.049    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/p_1_in[3]
    SLICE_X87Y72         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.840    -0.595    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X87Y72         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]/C
                         clock pessimism              0.000    -0.595    
                         clock uncertainty            0.298    -0.297    
    SLICE_X87Y72         FDCE (Hold_fdce_C_D)         0.107    -0.190    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  2.239    





---------------------------------------------------------------------------------------------------
From Clock:  vita_clk_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       25.128ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.128ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (MaxDelay Path 26.936ns)
  Data Path Delay:        1.592ns  (logic 0.419ns (26.312%)  route 1.173ns (73.688%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 26.936ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89                                      0.000     0.000 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           1.173     1.592    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X50Y108        FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   26.936    26.936    
    SLICE_X50Y108        FDRE (Setup_fdre_C_D)       -0.216    26.720    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         26.720    
                         arrival time                          -1.592    
  -------------------------------------------------------------------
                         slack                                 25.128    

Slack (MET) :             25.330ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (MaxDelay Path 26.936ns)
  Data Path Delay:        1.561ns  (logic 0.456ns (29.213%)  route 1.105ns (70.787%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 26.936ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89                                      0.000     0.000 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           1.105     1.561    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X50Y108        FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   26.936    26.936    
    SLICE_X50Y108        FDRE (Setup_fdre_C_D)       -0.045    26.891    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         26.891    
                         arrival time                          -1.561    
  -------------------------------------------------------------------
                         slack                                 25.330    

Slack (MET) :             25.393ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (MaxDelay Path 26.936ns)
  Data Path Delay:        1.498ns  (logic 0.456ns (30.436%)  route 1.042ns (69.564%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 26.936ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92                                      0.000     0.000 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           1.042     1.498    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X50Y108        FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   26.936    26.936    
    SLICE_X50Y108        FDRE (Setup_fdre_C_D)       -0.045    26.891    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         26.891    
                         arrival time                          -1.498    
  -------------------------------------------------------------------
                         slack                                 25.393    

Slack (MET) :             25.513ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (MaxDelay Path 26.936ns)
  Data Path Delay:        1.376ns  (logic 0.456ns (33.148%)  route 0.920ns (66.852%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 26.936ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89                                      0.000     0.000 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.920     1.376    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X50Y108        FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   26.936    26.936    
    SLICE_X50Y108        FDRE (Setup_fdre_C_D)       -0.047    26.889    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         26.889    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                                 25.513    

Slack (MET) :             25.605ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (MaxDelay Path 26.936ns)
  Data Path Delay:        1.067ns  (logic 0.478ns (44.813%)  route 0.589ns (55.187%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 26.936ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67                                      0.000     0.000 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.589     1.067    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X55Y67         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   26.936    26.936    
    SLICE_X55Y67         FDRE (Setup_fdre_C_D)       -0.264    26.672    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         26.672    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                 25.605    

Slack (MET) :             25.621ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (MaxDelay Path 26.936ns)
  Data Path Delay:        1.046ns  (logic 0.478ns (45.701%)  route 0.568ns (54.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 26.936ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67                                      0.000     0.000 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.568     1.046    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X55Y67         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   26.936    26.936    
    SLICE_X55Y67         FDRE (Setup_fdre_C_D)       -0.269    26.667    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         26.667    
                         arrival time                          -1.046    
  -------------------------------------------------------------------
                         slack                                 25.621    

Slack (MET) :             25.675ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (MaxDelay Path 26.936ns)
  Data Path Delay:        0.991ns  (logic 0.478ns (48.226%)  route 0.513ns (51.774%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 26.936ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65                                      0.000     0.000 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.513     0.991    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X53Y65         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   26.936    26.936    
    SLICE_X53Y65         FDRE (Setup_fdre_C_D)       -0.270    26.666    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         26.666    
                         arrival time                          -0.991    
  -------------------------------------------------------------------
                         slack                                 25.675    

Slack (MET) :             25.698ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (MaxDelay Path 26.936ns)
  Data Path Delay:        1.021ns  (logic 0.478ns (46.829%)  route 0.543ns (53.171%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 26.936ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65                                      0.000     0.000 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.543     1.021    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X54Y64         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   26.936    26.936    
    SLICE_X54Y64         FDRE (Setup_fdre_C_D)       -0.217    26.719    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         26.719    
                         arrival time                          -1.021    
  -------------------------------------------------------------------
                         slack                                 25.698    

Slack (MET) :             25.743ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (MaxDelay Path 26.936ns)
  Data Path Delay:        1.146ns  (logic 0.518ns (45.215%)  route 0.628ns (54.785%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 26.936ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65                                      0.000     0.000 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.628     1.146    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X54Y64         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   26.936    26.936    
    SLICE_X54Y64         FDRE (Setup_fdre_C_D)       -0.047    26.889    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         26.889    
                         arrival time                          -1.146    
  -------------------------------------------------------------------
                         slack                                 25.743    

Slack (MET) :             25.748ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (MaxDelay Path 26.936ns)
  Data Path Delay:        1.095ns  (logic 0.518ns (47.298%)  route 0.577ns (52.702%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 26.936ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67                                      0.000     0.000 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.577     1.095    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X55Y67         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   26.936    26.936    
    SLICE_X55Y67         FDRE (Setup_fdre_C_D)       -0.093    26.843    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         26.843    
                         arrival time                          -1.095    
  -------------------------------------------------------------------
                         slack                                 25.748    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  vita_clk_1

Setup :         1062  Failing Endpoints,  Worst Slack       -7.648ns,  Total Violation    -5829.832ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.483ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.648ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/start_handshake_reg/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        4.520ns  (logic 1.288ns (28.499%)  route 3.232ns (71.501%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -2.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.369ns = ( 10828.642 - 10828.272 ) 
    Source Clock Delay      (SCD):    3.202ns = ( 10831.369 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.908 10831.369    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y102        FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y102        FDRE (Prop_fdre_C_Q)         0.518 10831.887 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[8]/Q
                         net (fo=7, routed)           0.852 10832.738    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/alignstate_reg[2]_i_3__1_0[8]
    SLICE_X64Y103        LUT6 (Prop_lut6_I4_O)        0.124 10832.862 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/alignstate[2]_i_6__1/O
                         net (fo=1, routed)           0.000 10832.862    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/alignstate[2]_i_6__1_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398 10833.261 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/alignstate_reg[2]_i_3__1/CO[3]
                         net (fo=9, routed)           1.007 10834.268    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CO[0]
    SLICE_X65Y103        LUT6 (Prop_lut6_I2_O)        0.124 10834.392 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/start_handshake_i_2__1/O
                         net (fo=1, routed)           0.596 10834.988    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/start_handshake_i_2__1_n_0
    SLICE_X63Y102        LUT3 (Prop_lut3_I0_O)        0.124 10835.112 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/start_handshake_i_1__1/O
                         net (fo=1, routed)           0.777 10835.889    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/start_handshake
    SLICE_X63Y99         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/start_handshake_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.910 10828.642    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/vita_clk
    SLICE_X63Y99         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/start_handshake_reg/C
                         clock pessimism              0.000 10828.642    
                         clock uncertainty           -0.298 10828.344    
    SLICE_X63Y99         FDCE (Setup_fdce_C_D)       -0.103 10828.241    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/start_handshake_reg
  -------------------------------------------------------------------
                         required time                      10828.240    
                         arrival time                       -10835.888    
  -------------------------------------------------------------------
                         slack                                 -7.648    

Slack (VIOLATED) :        -7.583ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        4.355ns  (logic 1.378ns (31.643%)  route 2.977ns (68.357%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.370ns = ( 10828.643 - 10828.272 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 10831.368 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.907 10831.368    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y103        FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDRE (Prop_fdre_C_Q)         0.456 10831.824 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/Q
                         net (fo=7, routed)           0.858 10832.683    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/alignstate_reg[2]_i_3__3_0[3]
    SLICE_X67Y102        LUT6 (Prop_lut6_I5_O)        0.124 10832.807 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/alignstate[2]_i_7__3/O
                         net (fo=1, routed)           0.000 10832.807    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/alignstate[2]_i_7__3_n_0
    SLICE_X67Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550 10833.356 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/alignstate_reg[2]_i_3__3/CO[3]
                         net (fo=9, routed)           0.925 10834.281    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CO[0]
    SLICE_X63Y102        LUT5 (Prop_lut5_I3_O)        0.124 10834.405 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_4__3/O
                         net (fo=1, routed)           0.564 10834.970    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_4__3_n_0
    SLICE_X61Y102        LUT6 (Prop_lut6_I1_O)        0.124 10835.094 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_1__3/O
                         net (fo=4, routed)           0.629 10835.723    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate
    SLICE_X56Y99         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.911 10828.643    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/vita_clk
    SLICE_X56Y99         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[0]/C
                         clock pessimism              0.000 10828.643    
                         clock uncertainty           -0.298 10828.345    
    SLICE_X56Y99         FDCE (Setup_fdce_C_CE)      -0.205 10828.140    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[0]
  -------------------------------------------------------------------
                         required time                      10828.140    
                         arrival time                       -10835.723    
  -------------------------------------------------------------------
                         slack                                 -7.583    

Slack (VIOLATED) :        -7.583ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        4.355ns  (logic 1.378ns (31.643%)  route 2.977ns (68.357%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.370ns = ( 10828.643 - 10828.272 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 10831.368 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.907 10831.368    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y103        FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDRE (Prop_fdre_C_Q)         0.456 10831.824 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/Q
                         net (fo=7, routed)           0.858 10832.683    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/alignstate_reg[2]_i_3__3_0[3]
    SLICE_X67Y102        LUT6 (Prop_lut6_I5_O)        0.124 10832.807 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/alignstate[2]_i_7__3/O
                         net (fo=1, routed)           0.000 10832.807    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/alignstate[2]_i_7__3_n_0
    SLICE_X67Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550 10833.356 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/alignstate_reg[2]_i_3__3/CO[3]
                         net (fo=9, routed)           0.925 10834.281    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CO[0]
    SLICE_X63Y102        LUT5 (Prop_lut5_I3_O)        0.124 10834.405 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_4__3/O
                         net (fo=1, routed)           0.564 10834.970    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_4__3_n_0
    SLICE_X61Y102        LUT6 (Prop_lut6_I1_O)        0.124 10835.094 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_1__3/O
                         net (fo=4, routed)           0.629 10835.723    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate
    SLICE_X56Y99         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.911 10828.643    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/vita_clk
    SLICE_X56Y99         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[1]/C
                         clock pessimism              0.000 10828.643    
                         clock uncertainty           -0.298 10828.345    
    SLICE_X56Y99         FDCE (Setup_fdce_C_CE)      -0.205 10828.140    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[1]
  -------------------------------------------------------------------
                         required time                      10828.140    
                         arrival time                       -10835.723    
  -------------------------------------------------------------------
                         slack                                 -7.583    

Slack (VIOLATED) :        -7.583ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        4.355ns  (logic 1.378ns (31.643%)  route 2.977ns (68.357%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.370ns = ( 10828.643 - 10828.272 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 10831.368 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.907 10831.368    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y103        FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDRE (Prop_fdre_C_Q)         0.456 10831.824 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/Q
                         net (fo=7, routed)           0.858 10832.683    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/alignstate_reg[2]_i_3__3_0[3]
    SLICE_X67Y102        LUT6 (Prop_lut6_I5_O)        0.124 10832.807 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/alignstate[2]_i_7__3/O
                         net (fo=1, routed)           0.000 10832.807    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/alignstate[2]_i_7__3_n_0
    SLICE_X67Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550 10833.356 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/alignstate_reg[2]_i_3__3/CO[3]
                         net (fo=9, routed)           0.925 10834.281    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CO[0]
    SLICE_X63Y102        LUT5 (Prop_lut5_I3_O)        0.124 10834.405 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_4__3/O
                         net (fo=1, routed)           0.564 10834.970    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_4__3_n_0
    SLICE_X61Y102        LUT6 (Prop_lut6_I1_O)        0.124 10835.094 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_1__3/O
                         net (fo=4, routed)           0.629 10835.723    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate
    SLICE_X56Y99         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.911 10828.643    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/vita_clk
    SLICE_X56Y99         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[2]/C
                         clock pessimism              0.000 10828.643    
                         clock uncertainty           -0.298 10828.345    
    SLICE_X56Y99         FDCE (Setup_fdce_C_CE)      -0.205 10828.140    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[2]
  -------------------------------------------------------------------
                         required time                      10828.140    
                         arrival time                       -10835.723    
  -------------------------------------------------------------------
                         slack                                 -7.583    

Slack (VIOLATED) :        -7.583ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        4.355ns  (logic 1.378ns (31.643%)  route 2.977ns (68.357%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.370ns = ( 10828.643 - 10828.272 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 10831.368 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.907 10831.368    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y103        FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDRE (Prop_fdre_C_Q)         0.456 10831.824 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/Q
                         net (fo=7, routed)           0.858 10832.683    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/alignstate_reg[2]_i_3__3_0[3]
    SLICE_X67Y102        LUT6 (Prop_lut6_I5_O)        0.124 10832.807 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/alignstate[2]_i_7__3/O
                         net (fo=1, routed)           0.000 10832.807    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/alignstate[2]_i_7__3_n_0
    SLICE_X67Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550 10833.356 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/alignstate_reg[2]_i_3__3/CO[3]
                         net (fo=9, routed)           0.925 10834.281    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CO[0]
    SLICE_X63Y102        LUT5 (Prop_lut5_I3_O)        0.124 10834.405 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_4__3/O
                         net (fo=1, routed)           0.564 10834.970    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_4__3_n_0
    SLICE_X61Y102        LUT6 (Prop_lut6_I1_O)        0.124 10835.094 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_1__3/O
                         net (fo=4, routed)           0.629 10835.723    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate
    SLICE_X56Y99         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.911 10828.643    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/vita_clk
    SLICE_X56Y99         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[3]/C
                         clock pessimism              0.000 10828.643    
                         clock uncertainty           -0.298 10828.345    
    SLICE_X56Y99         FDCE (Setup_fdce_C_CE)      -0.205 10828.140    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[3]
  -------------------------------------------------------------------
                         required time                      10828.140    
                         arrival time                       -10835.723    
  -------------------------------------------------------------------
                         slack                                 -7.583    

Slack (VIOLATED) :        -7.546ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        4.789ns  (logic 2.668ns (55.707%)  route 2.121ns (44.293%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.354ns = ( 10828.626 - 10828.272 ) 
    Source Clock Delay      (SCD):    2.995ns = ( 10831.162 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.701 10831.162    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y70         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.419 10831.581 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23_reg[5]/Q
                         net (fo=3, routed)           0.679 10832.261    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23_reg_n_0_[5]
    SLICE_X64Y71         LUT1 (Prop_lut1_I0_O)        0.296 10832.557 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/framestart2_i_24/O
                         net (fo=1, routed)           0.000 10832.557    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/framestart2_i_24_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532 10833.089 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/framestart2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000 10833.089    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/framestart2_reg_i_12_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 10833.203 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/framestart2_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000 10833.203    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/framestart2_reg_i_11_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222 10833.425 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/framestart2_reg_i_10/O[0]
                         net (fo=1, routed)           0.832 10834.257    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/R[12]
    SLICE_X63Y72         LUT6 (Prop_lut6_I4_O)        0.299 10834.556 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_i_5/O
                         net (fo=1, routed)           0.000 10834.556    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_i_5_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457 10835.013 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg_i_2/CO[1]
                         net (fo=2, routed)           0.610 10835.623    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/eqOp
    SLICE_X62Y72         LUT2 (Prop_lut2_I1_O)        0.329 10835.952 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_i_1/O
                         net (fo=1, routed)           0.000 10835.952    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2
    SLICE_X62Y72         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.895 10828.626    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X62Y72         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg/C
                         clock pessimism              0.000 10828.626    
                         clock uncertainty           -0.298 10828.328    
    SLICE_X62Y72         FDCE (Setup_fdce_C_D)        0.077 10828.405    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg
  -------------------------------------------------------------------
                         required time                      10828.405    
                         arrival time                       -10835.951    
  -------------------------------------------------------------------
                         slack                                 -7.546    

Slack (VIOLATED) :        -7.528ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[9]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        4.300ns  (logic 1.422ns (33.070%)  route 2.878ns (66.930%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -2.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.370ns = ( 10828.643 - 10828.272 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 10831.368 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.907 10831.368    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y103        FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDRE (Prop_fdre_C_Q)         0.518 10831.886 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[1]/Q
                         net (fo=7, routed)           0.805 10832.691    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/alignstate_reg[2]_i_3__0_0[1]
    SLICE_X61Y101        LUT6 (Prop_lut6_I0_O)        0.124 10832.815 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/alignstate[2]_i_8__0/O
                         net (fo=1, routed)           0.000 10832.815    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/alignstate[2]_i_8__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532 10833.348 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/alignstate_reg[2]_i_3__0/CO[3]
                         net (fo=9, routed)           0.939 10834.287    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[1]_3[0]
    SLICE_X59Y101        LUT5 (Prop_lut5_I0_O)        0.124 10834.411 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_4__0/O
                         net (fo=1, routed)           0.575 10834.986    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_4__0_n_0
    SLICE_X58Y98         LUT5 (Prop_lut5_I3_O)        0.124 10835.110 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_1__0/O
                         net (fo=16, routed)          0.559 10835.669    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr
    SLICE_X56Y97         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.911 10828.643    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/vita_clk
    SLICE_X56Y97         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[9]/C
                         clock pessimism              0.000 10828.643    
                         clock uncertainty           -0.298 10828.345    
    SLICE_X56Y97         FDPE (Setup_fdpe_C_CE)      -0.205 10828.140    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[9]
  -------------------------------------------------------------------
                         required time                      10828.140    
                         arrival time                       -10835.667    
  -------------------------------------------------------------------
                         slack                                 -7.528    

Slack (VIOLATED) :        -7.497ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_active_reg/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        4.781ns  (logic 2.660ns (55.633%)  route 2.121ns (44.367%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -2.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.354ns = ( 10828.626 - 10828.272 ) 
    Source Clock Delay      (SCD):    2.995ns = ( 10831.162 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.701 10831.162    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y70         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.419 10831.581 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23_reg[5]/Q
                         net (fo=3, routed)           0.679 10832.261    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23_reg_n_0_[5]
    SLICE_X64Y71         LUT1 (Prop_lut1_I0_O)        0.296 10832.557 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/framestart2_i_24/O
                         net (fo=1, routed)           0.000 10832.557    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/framestart2_i_24_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532 10833.089 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/framestart2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000 10833.089    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/framestart2_reg_i_12_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 10833.203 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/framestart2_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000 10833.203    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/framestart2_reg_i_11_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222 10833.425 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/framestart2_reg_i_10/O[0]
                         net (fo=1, routed)           0.832 10834.257    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/R[12]
    SLICE_X63Y72         LUT6 (Prop_lut6_I4_O)        0.299 10834.556 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_i_5/O
                         net (fo=1, routed)           0.000 10834.556    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_i_5_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457 10835.013 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg_i_2/CO[1]
                         net (fo=2, routed)           0.610 10835.623    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/CO[0]
    SLICE_X62Y72         LUT3 (Prop_lut3_I0_O)        0.321 10835.944 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/framestart_active_i_1/O
                         net (fo=1, routed)           0.000 10835.944    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder_n_197
    SLICE_X62Y72         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.895 10828.626    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X62Y72         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_active_reg/C
                         clock pessimism              0.000 10828.626    
                         clock uncertainty           -0.298 10828.328    
    SLICE_X62Y72         FDCE (Setup_fdce_C_D)        0.118 10828.446    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_active_reg
  -------------------------------------------------------------------
                         required time                      10828.446    
                         arrival time                       -10835.942    
  -------------------------------------------------------------------
                         slack                                 -7.497    

Slack (VIOLATED) :        -7.479ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[10]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        4.251ns  (logic 1.422ns (33.454%)  route 2.829ns (66.546%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -2.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.370ns = ( 10828.643 - 10828.272 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 10831.368 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.907 10831.368    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y103        FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDRE (Prop_fdre_C_Q)         0.518 10831.886 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[1]/Q
                         net (fo=7, routed)           0.805 10832.691    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/alignstate_reg[2]_i_3__0_0[1]
    SLICE_X61Y101        LUT6 (Prop_lut6_I0_O)        0.124 10832.815 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/alignstate[2]_i_8__0/O
                         net (fo=1, routed)           0.000 10832.815    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/alignstate[2]_i_8__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532 10833.348 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/alignstate_reg[2]_i_3__0/CO[3]
                         net (fo=9, routed)           0.939 10834.287    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[1]_3[0]
    SLICE_X59Y101        LUT5 (Prop_lut5_I0_O)        0.124 10834.411 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_4__0/O
                         net (fo=1, routed)           0.575 10834.986    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_4__0_n_0
    SLICE_X58Y98         LUT5 (Prop_lut5_I3_O)        0.124 10835.110 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_1__0/O
                         net (fo=16, routed)          0.510 10835.620    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr
    SLICE_X57Y98         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.911 10828.643    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/vita_clk
    SLICE_X57Y98         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[10]/C
                         clock pessimism              0.000 10828.643    
                         clock uncertainty           -0.298 10828.345    
    SLICE_X57Y98         FDPE (Setup_fdpe_C_CE)      -0.205 10828.140    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[10]
  -------------------------------------------------------------------
                         required time                      10828.140    
                         arrival time                       -10835.618    
  -------------------------------------------------------------------
                         slack                                 -7.479    

Slack (VIOLATED) :        -7.479ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[11]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        4.251ns  (logic 1.422ns (33.454%)  route 2.829ns (66.546%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -2.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.370ns = ( 10828.643 - 10828.272 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 10831.368 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.907 10831.368    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y103        FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDRE (Prop_fdre_C_Q)         0.518 10831.886 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[1]/Q
                         net (fo=7, routed)           0.805 10832.691    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/alignstate_reg[2]_i_3__0_0[1]
    SLICE_X61Y101        LUT6 (Prop_lut6_I0_O)        0.124 10832.815 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/alignstate[2]_i_8__0/O
                         net (fo=1, routed)           0.000 10832.815    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/alignstate[2]_i_8__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532 10833.348 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/alignstate_reg[2]_i_3__0/CO[3]
                         net (fo=9, routed)           0.939 10834.287    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[1]_3[0]
    SLICE_X59Y101        LUT5 (Prop_lut5_I0_O)        0.124 10834.411 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_4__0/O
                         net (fo=1, routed)           0.575 10834.986    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_4__0_n_0
    SLICE_X58Y98         LUT5 (Prop_lut5_I3_O)        0.124 10835.110 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_1__0/O
                         net (fo=16, routed)          0.510 10835.620    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr
    SLICE_X57Y98         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.911 10828.643    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/vita_clk
    SLICE_X57Y98         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[11]/C
                         clock pessimism              0.000 10828.643    
                         clock uncertainty           -0.298 10828.345    
    SLICE_X57Y98         FDPE (Setup_fdpe_C_CE)      -0.205 10828.140    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[11]
  -------------------------------------------------------------------
                         required time                      10828.140    
                         arrival time                       -10835.618    
  -------------------------------------------------------------------
                         slack                                 -7.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[29]/D
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.567%)  route 0.137ns (42.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.338ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.552     0.888    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y95         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57_reg[29]/Q
                         net (fo=2, routed)           0.137     1.166    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[31]_0[29]
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.045     1.211 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter[29]_i_1/O
                         net (fo=1, routed)           0.000     1.211    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/p_0_in__0[29]
    SLICE_X51Y95         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.379     0.338    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/vita_clk
    SLICE_X51Y95         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[29]/C
                         clock pessimism              0.000     0.338    
                         clock uncertainty            0.298     0.636    
    SLICE_X51Y95         FDPE (Hold_fdpe_C_D)         0.092     0.728    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[27]/D
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.623%)  route 0.125ns (37.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.338ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.552     0.888    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y96         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57_reg[27]/Q
                         net (fo=2, routed)           0.125     1.176    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[31]_0[27]
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.045     1.221 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter[27]_i_1/O
                         net (fo=1, routed)           0.000     1.221    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/p_0_in__0[27]
    SLICE_X51Y95         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.379     0.338    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/vita_clk
    SLICE_X51Y95         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[27]/C
                         clock pessimism              0.000     0.338    
                         clock uncertainty            0.298     0.636    
    SLICE_X51Y95         FDPE (Hold_fdpe_C_D)         0.092     0.728    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg56_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/trigger_2_reg/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.585%)  route 0.149ns (44.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.339ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.553     0.889    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y98         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg56_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg56_reg[2]/Q
                         net (fo=5, routed)           0.149     1.178    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/ext_trigger_deb_reg_0[2]
    SLICE_X53Y97         LUT6 (Prop_lut6_I3_O)        0.045     1.223 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/trigger_2_i_1/O
                         net (fo=1, routed)           0.000     1.223    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/trigger_2_i_1_n_0
    SLICE_X53Y97         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/trigger_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.380     0.339    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/vita_clk
    SLICE_X53Y97         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/trigger_2_reg/C
                         clock pessimism              0.000     0.339    
                         clock uncertainty            0.298     0.637    
    SLICE_X53Y97         FDCE (Hold_fdce_C_D)         0.092     0.729    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/trigger_2_reg
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[28]/D
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.011%)  route 0.158ns (45.989%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.338ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.552     0.888    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y95         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57_reg[28]/Q
                         net (fo=2, routed)           0.158     1.187    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[31]_0[28]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.045     1.232 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter[28]_i_1/O
                         net (fo=1, routed)           0.000     1.232    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/p_0_in__0[28]
    SLICE_X52Y95         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.379     0.338    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/vita_clk
    SLICE_X52Y95         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[28]/C
                         clock pessimism              0.000     0.338    
                         clock uncertainty            0.298     0.636    
    SLICE_X52Y95         FDPE (Hold_fdpe_C_D)         0.091     0.727    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[24]/D
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.469%)  route 0.162ns (46.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.338ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.552     0.888    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y94         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57_reg[24]/Q
                         net (fo=2, routed)           0.162     1.190    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[31]_0[24]
    SLICE_X52Y93         LUT6 (Prop_lut6_I3_O)        0.045     1.235 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter[24]_i_1/O
                         net (fo=1, routed)           0.000     1.235    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/p_0_in__0[24]
    SLICE_X52Y93         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.379     0.338    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/vita_clk
    SLICE_X52Y93         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[24]/C
                         clock pessimism              0.000     0.338    
                         clock uncertainty            0.298     0.636    
    SLICE_X52Y93         FDPE (Hold_fdpe_C_D)         0.092     0.728    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.033%)  route 0.165ns (46.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.337ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.555     0.891    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y93         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57_reg[14]/Q
                         net (fo=2, routed)           0.165     1.196    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[31]_0[14]
    SLICE_X51Y92         LUT6 (Prop_lut6_I3_O)        0.045     1.241 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter[14]_i_1/O
                         net (fo=1, routed)           0.000     1.241    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/p_0_in__0[14]
    SLICE_X51Y92         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.378     0.337    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/vita_clk
    SLICE_X51Y92         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[14]/C
                         clock pessimism              0.000     0.337    
                         clock uncertainty            0.298     0.635    
    SLICE_X51Y92         FDPE (Hold_fdpe_C_D)         0.091     0.726    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.130%)  route 0.151ns (41.870%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.338ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.552     0.888    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y94         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57_reg[17]/Q
                         net (fo=2, routed)           0.151     1.202    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[31]_0[17]
    SLICE_X51Y93         LUT6 (Prop_lut6_I3_O)        0.045     1.247 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter[17]_i_1/O
                         net (fo=1, routed)           0.000     1.247    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/p_0_in__0[17]
    SLICE_X51Y93         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.379     0.338    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/vita_clk
    SLICE_X51Y93         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[17]/C
                         clock pessimism              0.000     0.338    
                         clock uncertainty            0.298     0.636    
    SLICE_X51Y93         FDPE (Hold_fdpe_C_D)         0.091     0.727    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg56_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FSM_sequential_TriggerState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.189%)  route 0.200ns (51.811%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.339ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.553     0.889    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y98         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg56_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg56_reg[1]/Q
                         net (fo=5, routed)           0.200     1.230    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/ext_trigger_deb_reg_0[1]
    SLICE_X53Y98         LUT5 (Prop_lut5_I1_O)        0.045     1.275 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FSM_sequential_TriggerState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.275    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FSM_sequential_TriggerState[1]_i_1_n_0
    SLICE_X53Y98         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FSM_sequential_TriggerState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.380     0.339    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/vita_clk
    SLICE_X53Y98         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FSM_sequential_TriggerState_reg[1]/C
                         clock pessimism              0.000     0.339    
                         clock uncertainty            0.298     0.637    
    SLICE_X53Y98         FDCE (Hold_fdce_C_D)         0.091     0.728    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FSM_sequential_TriggerState_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.902%)  route 0.238ns (56.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.336ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.555     0.891    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y93         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57_reg[6]/Q
                         net (fo=2, routed)           0.238     1.269    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[31]_0[6]
    SLICE_X50Y88         LUT6 (Prop_lut6_I3_O)        0.045     1.314 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.314    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/p_0_in__0[6]
    SLICE_X50Y88         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.377     0.336    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/vita_clk
    SLICE_X50Y88         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[6]/C
                         clock pessimism              0.000     0.336    
                         clock uncertainty            0.298     0.634    
    SLICE_X50Y88         FDPE (Hold_fdpe_C_D)         0.121     0.755    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[31]/D
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.092%)  route 0.218ns (53.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.338ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.552     0.888    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y95         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57_reg[31]/Q
                         net (fo=2, routed)           0.218     1.246    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[31]_0[31]
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.045     1.291 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter[31]_i_1/O
                         net (fo=1, routed)           0.000     1.291    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/p_0_in__0[31]
    SLICE_X51Y95         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.379     0.338    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/vita_clk
    SLICE_X51Y95         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[31]/C
                         clock pessimism              0.000     0.338    
                         clock uncertainty            0.298     0.636    
    SLICE_X51Y95         FDPE (Hold_fdpe_C_D)         0.092     0.728    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.563    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  vita_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        3.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.429ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vita_clk_1 rise@26.936ns - clk_out1_design_1_clk_wiz_0_0_1 rise@20.202ns)
  Data Path Delay:        4.942ns  (logic 0.704ns (14.244%)  route 4.238ns (85.756%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.414ns = ( 27.350 - 26.936 ) 
    Source Clock Delay      (SCD):    -1.102ns = ( 19.100 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.202    20.202 r  
    L18                                               0.000    20.202 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    20.202    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.509 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.794    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    15.388 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.277    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.378 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.722    19.100    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.456    19.556 r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          3.571    23.127    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X52Y94         LUT6 (Prop_lut6_I2_O)        0.124    23.251 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2/O
                         net (fo=1, routed)           0.667    23.918    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0
    SLICE_X52Y94         LUT5 (Prop_lut5_I0_O)        0.124    24.042 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1/O
                         net (fo=1, routed)           0.000    24.042    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0
    SLICE_X52Y94         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.955    27.350    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X52Y94         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/C
                         clock pessimism              0.453    27.803    
                         clock uncertainty           -0.064    27.739    
    SLICE_X52Y94         FDRE (Setup_fdre_C_D)        0.031    27.770    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]
  -------------------------------------------------------------------
                         required time                         27.770    
                         arrival time                         -24.042    
  -------------------------------------------------------------------
                         slack                                  3.728    

Slack (MET) :             3.886ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vita_clk_1 rise@26.936ns - clk_out1_design_1_clk_wiz_0_0_1 rise@20.202ns)
  Data Path Delay:        4.488ns  (logic 0.574ns (12.790%)  route 3.914ns (87.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.412ns = ( 27.348 - 26.936 ) 
    Source Clock Delay      (SCD):    -1.102ns = ( 19.100 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.202    20.202 r  
    L18                                               0.000    20.202 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    20.202    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.509 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.794    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    15.388 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.277    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.378 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.722    19.100    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.456    19.556 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          3.107    22.663    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.118    22.781 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_i_1/O
                         net (fo=1, routed)           0.807    23.587    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_i_1_n_0
    SLICE_X50Y90         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.953    27.348    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X50Y90         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg/C
                         clock pessimism              0.453    27.801    
                         clock uncertainty           -0.064    27.737    
    SLICE_X50Y90         FDRE (Setup_fdre_C_D)       -0.263    27.474    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg
  -------------------------------------------------------------------
                         required time                         27.474    
                         arrival time                         -23.587    
  -------------------------------------------------------------------
                         slack                                  3.886    

Slack (MET) :             4.320ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vita_clk_1 rise@26.936ns - clk_out1_design_1_clk_wiz_0_0_1 rise@20.202ns)
  Data Path Delay:        4.348ns  (logic 0.704ns (16.191%)  route 3.644ns (83.809%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.412ns = ( 27.348 - 26.936 ) 
    Source Clock Delay      (SCD):    -1.102ns = ( 19.100 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.202    20.202 r  
    L18                                               0.000    20.202 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    20.202    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.509 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.794    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    15.388 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.277    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.378 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.722    19.100    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.456    19.556 r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          3.107    22.663    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X53Y90         LUT2 (Prop_lut2_I1_O)        0.124    22.787 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_2/O
                         net (fo=1, routed)           0.537    23.324    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i__0
    SLICE_X51Y90         LUT6 (Prop_lut6_I2_O)        0.124    23.448 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_1/O
                         net (fo=1, routed)           0.000    23.448    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_1_n_0
    SLICE_X51Y90         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.953    27.348    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X51Y90         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                         clock pessimism              0.453    27.801    
                         clock uncertainty           -0.064    27.737    
    SLICE_X51Y90         FDRE (Setup_fdre_C_D)        0.031    27.768    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         27.768    
                         arrival time                         -23.448    
  -------------------------------------------------------------------
                         slack                                  4.320    

Slack (MET) :             4.446ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vita_clk_1 rise@26.936ns - clk_out1_design_1_clk_wiz_0_0_1 rise@20.202ns)
  Data Path Delay:        4.224ns  (logic 0.580ns (13.731%)  route 3.644ns (86.269%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.414ns = ( 27.350 - 26.936 ) 
    Source Clock Delay      (SCD):    -1.102ns = ( 19.100 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.202    20.202 r  
    L18                                               0.000    20.202 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    20.202    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.509 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.794    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    15.388 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.277    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.378 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.722    19.100    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.456    19.556 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          3.644    23.200    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X52Y94         LUT4 (Prop_lut4_I2_O)        0.124    23.324 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1/O
                         net (fo=1, routed)           0.000    23.324    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0
    SLICE_X52Y94         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.955    27.350    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X52Y94         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/C
                         clock pessimism              0.453    27.803    
                         clock uncertainty           -0.064    27.739    
    SLICE_X52Y94         FDRE (Setup_fdre_C_D)        0.031    27.770    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]
  -------------------------------------------------------------------
                         required time                         27.770    
                         arrival time                         -23.324    
  -------------------------------------------------------------------
                         slack                                  4.446    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vita_clk_1 rise@26.936ns - clk_out1_design_1_clk_wiz_0_0_1 rise@20.202ns)
  Data Path Delay:        4.216ns  (logic 0.580ns (13.757%)  route 3.636ns (86.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.412ns = ( 27.348 - 26.936 ) 
    Source Clock Delay      (SCD):    -1.102ns = ( 19.100 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.202    20.202 r  
    L18                                               0.000    20.202 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    20.202    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.509 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.794    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    15.388 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.277    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.378 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.722    19.100    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.456    19.556 r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          3.636    23.192    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X51Y90         LUT5 (Prop_lut5_I0_O)        0.124    23.316 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_i_1/O
                         net (fo=1, routed)           0.000    23.316    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_i_1_n_0
    SLICE_X51Y90         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.953    27.348    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X51Y90         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                         clock pessimism              0.453    27.801    
                         clock uncertainty           -0.064    27.737    
    SLICE_X51Y90         FDRE (Setup_fdre_C_D)        0.032    27.769    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg
  -------------------------------------------------------------------
                         required time                         27.769    
                         arrival time                         -23.316    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.496ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vita_clk_1 rise@26.936ns - clk_out1_design_1_clk_wiz_0_0_1 rise@20.202ns)
  Data Path Delay:        4.173ns  (logic 0.580ns (13.900%)  route 3.593ns (86.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.414ns = ( 27.350 - 26.936 ) 
    Source Clock Delay      (SCD):    -1.102ns = ( 19.100 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.202    20.202 r  
    L18                                               0.000    20.202 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    20.202    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.509 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.794    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    15.388 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.277    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.378 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.722    19.100    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.456    19.556 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          3.593    23.148    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X52Y94         LUT5 (Prop_lut5_I2_O)        0.124    23.272 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1/O
                         net (fo=1, routed)           0.000    23.272    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0
    SLICE_X52Y94         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.955    27.350    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X52Y94         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/C
                         clock pessimism              0.453    27.803    
                         clock uncertainty           -0.064    27.739    
    SLICE_X52Y94         FDRE (Setup_fdre_C_D)        0.029    27.768    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]
  -------------------------------------------------------------------
                         required time                         27.768    
                         arrival time                         -23.272    
  -------------------------------------------------------------------
                         slack                                  4.496    

Slack (MET) :             4.614ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vita_clk_1 rise@26.936ns - clk_out1_design_1_clk_wiz_0_0_1 rise@20.202ns)
  Data Path Delay:        4.054ns  (logic 0.580ns (14.306%)  route 3.474ns (85.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.412ns = ( 27.348 - 26.936 ) 
    Source Clock Delay      (SCD):    -1.102ns = ( 19.100 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.202    20.202 r  
    L18                                               0.000    20.202 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    20.202    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.509 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.794    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    15.388 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.277    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.378 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.722    19.100    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.456    19.556 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          3.474    23.030    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X51Y90         LUT6 (Prop_lut6_I2_O)        0.124    23.154 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1/O
                         net (fo=1, routed)           0.000    23.154    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0
    SLICE_X51Y90         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.953    27.348    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X51Y90         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/C
                         clock pessimism              0.453    27.801    
                         clock uncertainty           -0.064    27.737    
    SLICE_X51Y90         FDRE (Setup_fdre_C_D)        0.031    27.768    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]
  -------------------------------------------------------------------
                         required time                         27.768    
                         arrival time                         -23.154    
  -------------------------------------------------------------------
                         slack                                  4.614    

Slack (MET) :             4.734ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vita_clk_1 rise@26.936ns - clk_out1_design_1_clk_wiz_0_0_1 rise@20.202ns)
  Data Path Delay:        3.932ns  (logic 0.580ns (14.751%)  route 3.352ns (85.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.412ns = ( 27.348 - 26.936 ) 
    Source Clock Delay      (SCD):    -1.102ns = ( 19.100 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.202    20.202 r  
    L18                                               0.000    20.202 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    20.202    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.509 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.794    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    15.388 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.277    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.378 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.722    19.100    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.456    19.556 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          3.352    22.908    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.124    23.032 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2/O
                         net (fo=1, routed)           0.000    23.032    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0
    SLICE_X52Y90         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.953    27.348    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X52Y90         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/C
                         clock pessimism              0.453    27.801    
                         clock uncertainty           -0.064    27.737    
    SLICE_X52Y90         FDRE (Setup_fdre_C_D)        0.029    27.766    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]
  -------------------------------------------------------------------
                         required time                         27.766    
                         arrival time                         -23.032    
  -------------------------------------------------------------------
                         slack                                  4.734    

Slack (MET) :             4.818ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.648ns  (logic 0.419ns (25.429%)  route 1.229ns (74.571%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107                                     0.000     0.000 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X52Y107        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           1.229     1.648    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X53Y89         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X53Y89         FDRE (Setup_fdre_C_D)       -0.268     6.466    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.466    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                  4.818    

Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.820ns  (logic 0.456ns (25.058%)  route 1.364ns (74.942%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107                                     0.000     0.000 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X52Y107        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           1.364     1.820    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X53Y89         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X53Y89         FDRE (Setup_fdre_C_D)       -0.095     6.639    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.639    
                         arrival time                          -1.820    
  -------------------------------------------------------------------
                         slack                                  4.819    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.186ns (10.885%)  route 1.523ns (89.115%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.337ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.583    -0.482    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.341 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          1.523     1.182    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.045     1.227 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2/O
                         net (fo=1, routed)           0.000     1.227    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0
    SLICE_X52Y90         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.378     0.337    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X52Y90         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/C
                         clock pessimism              0.370     0.707    
    SLICE_X52Y90         FDRE (Hold_fdre_C_D)         0.091     0.798    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.186ns (10.751%)  route 1.544ns (89.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.337ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.583    -0.482    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.341 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          1.544     1.203    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X51Y90         LUT6 (Prop_lut6_I2_O)        0.045     1.248 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.248    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0
    SLICE_X51Y90         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.378     0.337    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X51Y90         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/C
                         clock pessimism              0.370     0.707    
    SLICE_X51Y90         FDRE (Hold_fdre_C_D)         0.092     0.799    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 0.186ns (10.311%)  route 1.618ns (89.689%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.337ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.583    -0.482    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          1.618     1.277    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X51Y90         LUT5 (Prop_lut5_I0_O)        0.045     1.322 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_i_1/O
                         net (fo=1, routed)           0.000     1.322    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_i_1_n_0
    SLICE_X51Y90         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.378     0.337    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X51Y90         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                         clock pessimism              0.370     0.707    
    SLICE_X51Y90         FDRE (Hold_fdre_C_D)         0.092     0.799    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 0.186ns (10.194%)  route 1.639ns (89.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.338ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.583    -0.482    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.341 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          1.639     1.298    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X52Y94         LUT5 (Prop_lut5_I2_O)        0.045     1.343 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.343    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0
    SLICE_X52Y94         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.379     0.338    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X52Y94         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/C
                         clock pessimism              0.370     0.708    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.091     0.799    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.231ns (12.513%)  route 1.615ns (87.487%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.337ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.583    -0.482    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          1.436     1.095    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X53Y90         LUT2 (Prop_lut2_I1_O)        0.045     1.140 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_2/O
                         net (fo=1, routed)           0.179     1.319    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i__0
    SLICE_X51Y90         LUT6 (Prop_lut6_I2_O)        0.045     1.364 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_1/O
                         net (fo=1, routed)           0.000     1.364    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_1_n_0
    SLICE_X51Y90         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.378     0.337    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X51Y90         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                         clock pessimism              0.370     0.707    
    SLICE_X51Y90         FDRE (Hold_fdre_C_D)         0.092     0.799    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.859ns  (logic 0.186ns (10.004%)  route 1.673ns (89.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.338ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.583    -0.482    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.341 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          1.673     1.332    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X52Y94         LUT4 (Prop_lut4_I2_O)        0.045     1.377 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.377    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0
    SLICE_X52Y94         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.379     0.338    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X52Y94         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/C
                         clock pessimism              0.370     0.708    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.092     0.800    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.186ns (9.783%)  route 1.715ns (90.217%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.338ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.583    -0.482    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          1.715     1.374    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X52Y94         LUT5 (Prop_lut5_I3_O)        0.045     1.419 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.419    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0
    SLICE_X52Y94         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.379     0.338    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X52Y94         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/C
                         clock pessimism              0.370     0.708    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.092     0.800    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.189ns (9.959%)  route 1.709ns (90.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.337ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.583    -0.482    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.341 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          1.436     1.095    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.048     1.143 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_i_1/O
                         net (fo=1, routed)           0.273     1.416    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_i_1_n_0
    SLICE_X50Y90         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.378     0.337    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X50Y90         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg/C
                         clock pessimism              0.370     0.707    
    SLICE_X50Y90         FDRE (Hold_fdre_C_D)         0.026     0.733    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.683    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.867ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.867ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxIndex_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.392ns  (logic 0.478ns (8.865%)  route 4.914ns (91.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 15.692 - 12.999 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.638     2.932    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y78         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.478     3.410 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=165, routed)         4.914     8.324    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X30Y70         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxIndex_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.514    15.692    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X30Y70         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxIndex_reg[3]/C
                         clock pessimism              0.229    15.921    
                         clock uncertainty           -0.198    15.723    
    SLICE_X30Y70         FDCE (Recov_fdce_C_CLR)     -0.532    15.191    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxIndex_reg[3]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  6.867    

Slack (MET) :             6.909ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxIndex_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.392ns  (logic 0.478ns (8.865%)  route 4.914ns (91.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 15.692 - 12.999 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.638     2.932    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y78         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.478     3.410 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=165, routed)         4.914     8.324    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X30Y70         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxIndex_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.514    15.692    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X30Y70         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxIndex_reg[2]/C
                         clock pessimism              0.229    15.921    
                         clock uncertainty           -0.198    15.723    
    SLICE_X30Y70         FDCE (Recov_fdce_C_CLR)     -0.490    15.233    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxIndex_reg[2]
  -------------------------------------------------------------------
                         required time                         15.233    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  6.909    

Slack (MET) :             6.909ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxIndex_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.392ns  (logic 0.478ns (8.865%)  route 4.914ns (91.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 15.692 - 12.999 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.638     2.932    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y78         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.478     3.410 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=165, routed)         4.914     8.324    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X30Y70         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxIndex_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.514    15.692    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X30Y70         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxIndex_reg[4]/C
                         clock pessimism              0.229    15.921    
                         clock uncertainty           -0.198    15.723    
    SLICE_X30Y70         FDCE (Recov_fdce_C_CLR)     -0.490    15.233    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxIndex_reg[4]
  -------------------------------------------------------------------
                         required time                         15.233    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  6.909    

Slack (MET) :             7.030ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 0.478ns (9.221%)  route 4.706ns (90.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 15.691 - 12.999 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.638     2.932    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y78         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.478     3.410 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=165, routed)         4.706     8.116    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X31Y71         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.513    15.691    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X31Y71         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[12]/C
                         clock pessimism              0.229    15.920    
                         clock uncertainty           -0.198    15.722    
    SLICE_X31Y71         FDCE (Recov_fdce_C_CLR)     -0.576    15.146    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[12]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -8.116    
  -------------------------------------------------------------------
                         slack                                  7.030    

Slack (MET) :             7.030ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 0.478ns (9.221%)  route 4.706ns (90.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 15.691 - 12.999 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.638     2.932    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y78         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.478     3.410 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=165, routed)         4.706     8.116    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X31Y71         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.513    15.691    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X31Y71         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[17]/C
                         clock pessimism              0.229    15.920    
                         clock uncertainty           -0.198    15.722    
    SLICE_X31Y71         FDCE (Recov_fdce_C_CLR)     -0.576    15.146    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[17]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -8.116    
  -------------------------------------------------------------------
                         slack                                  7.030    

Slack (MET) :             7.030ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 0.478ns (9.221%)  route 4.706ns (90.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 15.691 - 12.999 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.638     2.932    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y78         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.478     3.410 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=165, routed)         4.706     8.116    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X31Y71         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.513    15.691    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X31Y71         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[21]/C
                         clock pessimism              0.229    15.920    
                         clock uncertainty           -0.198    15.722    
    SLICE_X31Y71         FDCE (Recov_fdce_C_CLR)     -0.576    15.146    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[21]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -8.116    
  -------------------------------------------------------------------
                         slack                                  7.030    

Slack (MET) :             7.116ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 0.478ns (9.221%)  route 4.706ns (90.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 15.691 - 12.999 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.638     2.932    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y78         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.478     3.410 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=165, routed)         4.706     8.116    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X30Y71         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.513    15.691    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X30Y71         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[13]/C
                         clock pessimism              0.229    15.920    
                         clock uncertainty           -0.198    15.722    
    SLICE_X30Y71         FDCE (Recov_fdce_C_CLR)     -0.490    15.232    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[13]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                          -8.116    
  -------------------------------------------------------------------
                         slack                                  7.116    

Slack (MET) :             7.116ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 0.478ns (9.221%)  route 4.706ns (90.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 15.691 - 12.999 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.638     2.932    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y78         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.478     3.410 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=165, routed)         4.706     8.116    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X30Y71         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.513    15.691    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X30Y71         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[19]/C
                         clock pessimism              0.229    15.920    
                         clock uncertainty           -0.198    15.722    
    SLICE_X30Y71         FDCE (Recov_fdce_C_CLR)     -0.490    15.232    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[19]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                          -8.116    
  -------------------------------------------------------------------
                         slack                                  7.116    

Slack (MET) :             7.116ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 0.478ns (9.221%)  route 4.706ns (90.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 15.691 - 12.999 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.638     2.932    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y78         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.478     3.410 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=165, routed)         4.706     8.116    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X30Y71         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.513    15.691    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X30Y71         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[22]/C
                         clock pessimism              0.229    15.920    
                         clock uncertainty           -0.198    15.722    
    SLICE_X30Y71         FDCE (Recov_fdce_C_CLR)     -0.490    15.232    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[22]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                          -8.116    
  -------------------------------------------------------------------
                         slack                                  7.116    

Slack (MET) :             8.133ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.478ns (11.727%)  route 3.598ns (88.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 15.686 - 12.999 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.638     2.932    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y78         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.478     3.410 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=165, routed)         3.598     7.008    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/AR[0]
    SLICE_X31Y74         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.508    15.686    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/s00_axi_aclk
    SLICE_X31Y74         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[10]/C
                         clock pessimism              0.229    15.915    
                         clock uncertainty           -0.198    15.717    
    SLICE_X31Y74         FDCE (Recov_fdce_C_CLR)     -0.576    15.141    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[10]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -7.008    
  -------------------------------------------------------------------
                         slack                                  8.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.148ns (40.252%)  route 0.220ns (59.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.546     0.882    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y78         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.148     1.030 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=165, routed)         0.220     1.249    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X40Y74         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.808     1.174    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X40Y74         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[0]/C
                         clock pessimism             -0.264     0.910    
    SLICE_X40Y74         FDCE (Remov_fdce_C_CLR)     -0.145     0.765    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.148ns (40.252%)  route 0.220ns (59.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.546     0.882    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y78         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.148     1.030 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=165, routed)         0.220     1.249    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X40Y74         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.808     1.174    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X40Y74         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[1]/C
                         clock pessimism             -0.264     0.910    
    SLICE_X40Y74         FDCE (Remov_fdce_C_CLR)     -0.145     0.765    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.148ns (40.252%)  route 0.220ns (59.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.546     0.882    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y78         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.148     1.030 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=165, routed)         0.220     1.249    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X40Y74         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.808     1.174    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X40Y74         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[2]/C
                         clock pessimism             -0.264     0.910    
    SLICE_X40Y74         FDCE (Remov_fdce_C_CLR)     -0.145     0.765    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.148ns (40.252%)  route 0.220ns (59.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.546     0.882    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y78         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.148     1.030 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=165, routed)         0.220     1.249    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X40Y74         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.808     1.174    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X40Y74         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[3]/C
                         clock pessimism             -0.264     0.910    
    SLICE_X40Y74         FDCE (Remov_fdce_C_CLR)     -0.145     0.765    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.148ns (38.347%)  route 0.238ns (61.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.546     0.882    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y78         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.148     1.030 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=165, routed)         0.238     1.268    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X40Y76         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.809     1.175    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X40Y76         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[10]/C
                         clock pessimism             -0.264     0.911    
    SLICE_X40Y76         FDCE (Remov_fdce_C_CLR)     -0.145     0.766    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.148ns (38.347%)  route 0.238ns (61.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.546     0.882    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y78         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.148     1.030 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=165, routed)         0.238     1.268    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X40Y76         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.809     1.175    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X40Y76         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[11]/C
                         clock pessimism             -0.264     0.911    
    SLICE_X40Y76         FDCE (Remov_fdce_C_CLR)     -0.145     0.766    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.148ns (38.347%)  route 0.238ns (61.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.546     0.882    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y78         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.148     1.030 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=165, routed)         0.238     1.268    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X40Y76         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.809     1.175    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X40Y76         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[8]/C
                         clock pessimism             -0.264     0.911    
    SLICE_X40Y76         FDCE (Remov_fdce_C_CLR)     -0.145     0.766    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.148ns (38.347%)  route 0.238ns (61.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.546     0.882    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y78         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.148     1.030 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=165, routed)         0.238     1.268    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X40Y76         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.809     1.175    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X40Y76         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[9]/C
                         clock pessimism             -0.264     0.911    
    SLICE_X40Y76         FDCE (Remov_fdce_C_CLR)     -0.145     0.766    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.148ns (32.945%)  route 0.301ns (67.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.546     0.882    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y78         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.148     1.030 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=165, routed)         0.301     1.331    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X40Y77         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.811     1.177    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X40Y77         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[12]/C
                         clock pessimism             -0.264     0.913    
    SLICE_X40Y77         FDCE (Remov_fdce_C_CLR)     -0.145     0.768    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.148ns (32.945%)  route 0.301ns (67.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.546     0.882    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y78         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.148     1.030 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=165, routed)         0.301     1.331    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X40Y77         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.811     1.177    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X40Y77         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[13]/C
                         clock pessimism             -0.264     0.913    
    SLICE_X40Y77         FDCE (Remov_fdce_C_CLR)     -0.145     0.768    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.563    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.770ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.175ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 0.456ns (11.353%)  route 3.560ns (88.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.743ns = ( 4.991 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.102ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.722    -1.102    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.646 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          3.560     2.914    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X88Y80         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.535     4.991    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X88Y80         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s_reg[0]/C
                         clock pessimism              0.567     5.559    
                         clock uncertainty           -0.064     5.495    
    SLICE_X88Y80         FDCE (Recov_fdce_C_CLR)     -0.405     5.090    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s_reg[0]
  -------------------------------------------------------------------
                         required time                          5.090    
                         arrival time                          -2.914    
  -------------------------------------------------------------------
                         slack                                  2.175    

Slack (MET) :             2.180ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.456ns (11.366%)  route 3.556ns (88.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.743ns = ( 4.991 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.102ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.722    -1.102    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.646 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          3.556     2.910    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X89Y80         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.535     4.991    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X89Y80         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s_reg[1]/C
                         clock pessimism              0.567     5.559    
                         clock uncertainty           -0.064     5.495    
    SLICE_X89Y80         FDCE (Recov_fdce_C_CLR)     -0.405     5.090    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/FSM_sequential_HSyncState_s_reg[1]
  -------------------------------------------------------------------
                         required time                          5.090    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             2.772ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.456ns (13.097%)  route 3.026ns (86.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.681ns = ( 5.053 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.102ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.722    -1.102    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.646 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          3.026     2.379    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X91Y82         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.597     5.053    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X91Y82         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[16]/C
                         clock pessimism              0.567     5.621    
                         clock uncertainty           -0.064     5.557    
    SLICE_X91Y82         FDCE (Recov_fdce_C_CLR)     -0.405     5.152    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[16]
  -------------------------------------------------------------------
                         required time                          5.152    
                         arrival time                          -2.379    
  -------------------------------------------------------------------
                         slack                                  2.772    

Slack (MET) :             2.772ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.456ns (13.097%)  route 3.026ns (86.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.681ns = ( 5.053 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.102ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.722    -1.102    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.646 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          3.026     2.379    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X91Y82         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.597     5.053    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X91Y82         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[17]/C
                         clock pessimism              0.567     5.621    
                         clock uncertainty           -0.064     5.557    
    SLICE_X91Y82         FDCE (Recov_fdce_C_CLR)     -0.405     5.152    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[17]
  -------------------------------------------------------------------
                         required time                          5.152    
                         arrival time                          -2.379    
  -------------------------------------------------------------------
                         slack                                  2.772    

Slack (MET) :             2.772ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.456ns (13.097%)  route 3.026ns (86.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.681ns = ( 5.053 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.102ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.722    -1.102    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.646 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          3.026     2.379    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X91Y82         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.597     5.053    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X91Y82         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[2]/C
                         clock pessimism              0.567     5.621    
                         clock uncertainty           -0.064     5.557    
    SLICE_X91Y82         FDCE (Recov_fdce_C_CLR)     -0.405     5.152    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[2]
  -------------------------------------------------------------------
                         required time                          5.152    
                         arrival time                          -2.379    
  -------------------------------------------------------------------
                         slack                                  2.772    

Slack (MET) :             2.772ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.456ns (13.097%)  route 3.026ns (86.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.681ns = ( 5.053 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.102ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.722    -1.102    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.646 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          3.026     2.379    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X91Y82         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.597     5.053    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X91Y82         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[3]/C
                         clock pessimism              0.567     5.621    
                         clock uncertainty           -0.064     5.557    
    SLICE_X91Y82         FDCE (Recov_fdce_C_CLR)     -0.405     5.152    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[3]
  -------------------------------------------------------------------
                         required time                          5.152    
                         arrival time                          -2.379    
  -------------------------------------------------------------------
                         slack                                  2.772    

Slack (MET) :             2.806ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.456ns (13.226%)  route 2.992ns (86.774%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.681ns = ( 5.053 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.102ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.722    -1.102    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.646 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          2.992     2.346    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X95Y80         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.597     5.053    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X95Y80         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[0]/C
                         clock pessimism              0.567     5.621    
                         clock uncertainty           -0.064     5.557    
    SLICE_X95Y80         FDCE (Recov_fdce_C_CLR)     -0.405     5.152    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[0]
  -------------------------------------------------------------------
                         required time                          5.152    
                         arrival time                          -2.346    
  -------------------------------------------------------------------
                         slack                                  2.806    

Slack (MET) :             2.806ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.456ns (13.226%)  route 2.992ns (86.774%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.681ns = ( 5.053 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.102ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.722    -1.102    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.646 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          2.992     2.346    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X95Y80         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.597     5.053    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X95Y80         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[1]/C
                         clock pessimism              0.567     5.621    
                         clock uncertainty           -0.064     5.557    
    SLICE_X95Y80         FDCE (Recov_fdce_C_CLR)     -0.405     5.152    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[1]
  -------------------------------------------------------------------
                         required time                          5.152    
                         arrival time                          -2.346    
  -------------------------------------------------------------------
                         slack                                  2.806    

Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.456ns (13.789%)  route 2.851ns (86.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 5.054 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.102ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.722    -1.102    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.646 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          2.851     2.205    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X95Y81         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.598     5.054    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X95Y81         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[10]/C
                         clock pessimism              0.567     5.622    
                         clock uncertainty           -0.064     5.558    
    SLICE_X95Y81         FDCE (Recov_fdce_C_CLR)     -0.405     5.153    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[10]
  -------------------------------------------------------------------
                         required time                          5.153    
                         arrival time                          -2.205    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.456ns (13.789%)  route 2.851ns (86.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 5.054 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.102ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.722    -1.102    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.646 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          2.851     2.205    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X95Y81         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.598     5.054    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X95Y81         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[11]/C
                         clock pessimism              0.567     5.622    
                         clock uncertainty           -0.064     5.558    
    SLICE_X95Y81         FDCE (Recov_fdce_C_CLR)     -0.405     5.153    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[11]
  -------------------------------------------------------------------
                         required time                          5.153    
                         arrival time                          -2.205    
  -------------------------------------------------------------------
                         slack                                  2.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.141ns (20.121%)  route 0.560ns (79.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.595ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.583    -0.482    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.341 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          0.560     0.219    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X85Y71         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.840    -0.595    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X85Y71         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[10]/C
                         clock pessimism              0.136    -0.459    
    SLICE_X85Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[10]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.141ns (20.121%)  route 0.560ns (79.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.595ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.583    -0.482    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.341 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          0.560     0.219    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X85Y71         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.840    -0.595    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X85Y71         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[11]/C
                         clock pessimism              0.136    -0.459    
    SLICE_X85Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[11]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.141ns (20.121%)  route 0.560ns (79.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.595ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.583    -0.482    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.341 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          0.560     0.219    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X85Y71         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.840    -0.595    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X85Y71         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[12]/C
                         clock pessimism              0.136    -0.459    
    SLICE_X85Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[12]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.141ns (20.121%)  route 0.560ns (79.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.595ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.583    -0.482    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.341 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          0.560     0.219    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X85Y71         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.840    -0.595    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X85Y71         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[13]/C
                         clock pessimism              0.136    -0.459    
    SLICE_X85Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[13]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSync_s_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.141ns (16.652%)  route 0.706ns (83.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.596ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.583    -0.482    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.341 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          0.706     0.365    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X85Y72         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSync_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.839    -0.596    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X85Y72         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSync_s_reg/C
                         clock pessimism              0.136    -0.460    
    SLICE_X85Y72         FDCE (Remov_fdce_C_CLR)     -0.092    -0.552    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSync_s_reg
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.141ns (15.477%)  route 0.770ns (84.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.598ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.583    -0.482    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.341 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          0.770     0.429    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X85Y73         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.837    -0.598    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X85Y73         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[0]/C
                         clock pessimism              0.136    -0.462    
    SLICE_X85Y73         FDCE (Remov_fdce_C_CLR)     -0.092    -0.554    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[0]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.141ns (15.477%)  route 0.770ns (84.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.598ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.583    -0.482    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.341 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          0.770     0.429    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X85Y73         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.837    -0.598    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X85Y73         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[1]/C
                         clock pessimism              0.136    -0.462    
    SLICE_X85Y73         FDCE (Remov_fdce_C_CLR)     -0.092    -0.554    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[1]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.141ns (15.477%)  route 0.770ns (84.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.598ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.583    -0.482    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.341 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          0.770     0.429    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X85Y73         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.837    -0.598    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X85Y73         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[4]/C
                         clock pessimism              0.136    -0.462    
    SLICE_X85Y73         FDCE (Remov_fdce_C_CLR)     -0.092    -0.554    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[4]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.141ns (15.477%)  route 0.770ns (84.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.598ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.583    -0.482    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.341 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          0.770     0.429    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X85Y73         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.837    -0.598    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X85Y73         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[5]/C
                         clock pessimism              0.136    -0.462    
    SLICE_X85Y73         FDCE (Remov_fdce_C_CLR)     -0.092    -0.554    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[5]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlank_s_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.686%)  route 0.819ns (85.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.583    -0.482    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.341 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          0.819     0.478    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X90Y73         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlank_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.861    -0.574    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X90Y73         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlank_s_reg/C
                         clock pessimism              0.136    -0.438    
    SLICE_X90Y73         FDCE (Remov_fdce_C_CLR)     -0.067    -0.505    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlank_s_reg
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  0.983    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  vita_clk_1

Setup :         1371  Failing Endpoints,  Worst Slack       -5.460ns,  Total Violation    -6716.381ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.776ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.460ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_DATA_reg[0]/CLR
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        2.023ns  (logic 0.456ns (22.537%)  route 1.567ns (77.463%))
  Logic Levels:           0  
  Clock Path Skew:        -2.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.362ns = ( 10828.635 - 10828.272 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 10831.368 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.907 10831.368    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y100        FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.456 10831.824 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/Q
                         net (fo=979, routed)         1.567 10833.392    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/Q[0]
    SLICE_X83Y91         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_DATA_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.903 10828.635    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/vita_clk
    SLICE_X83Y91         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_DATA_reg[0]/C
                         clock pessimism              0.000 10828.635    
                         clock uncertainty           -0.298 10828.337    
    SLICE_X83Y91         FDCE (Recov_fdce_C_CLR)     -0.405 10827.932    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_DATA_reg[0]
  -------------------------------------------------------------------
                         required time                      10827.931    
                         arrival time                       -10833.391    
  -------------------------------------------------------------------
                         slack                                 -5.460    

Slack (VIOLATED) :        -5.446ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/divider_lock_r2_reg/CLR
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        2.055ns  (logic 0.456ns (22.187%)  route 1.599ns (77.813%))
  Logic Levels:           0  
  Clock Path Skew:        -2.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.408ns = ( 10828.681 - 10828.272 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 10831.368 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.907 10831.368    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y100        FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.456 10831.824 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/Q
                         net (fo=979, routed)         1.599 10833.424    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/Q[0]
    SLICE_X52Y84         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/divider_lock_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.949 10828.681    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/vita_clk
    SLICE_X52Y84         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/divider_lock_r2_reg/C
                         clock pessimism              0.000 10828.681    
                         clock uncertainty           -0.298 10828.383    
    SLICE_X52Y84         FDCE (Recov_fdce_C_CLR)     -0.405 10827.978    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/divider_lock_r2_reg
  -------------------------------------------------------------------
                         required time                      10827.978    
                         arrival time                       -10833.423    
  -------------------------------------------------------------------
                         slack                                 -5.446    

Slack (VIOLATED) :        -5.446ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/divider_lock_r_reg/CLR
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        2.055ns  (logic 0.456ns (22.187%)  route 1.599ns (77.813%))
  Logic Levels:           0  
  Clock Path Skew:        -2.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.408ns = ( 10828.681 - 10828.272 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 10831.368 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.907 10831.368    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y100        FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.456 10831.824 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/Q
                         net (fo=979, routed)         1.599 10833.424    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/Q[0]
    SLICE_X52Y84         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/divider_lock_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.949 10828.681    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/vita_clk
    SLICE_X52Y84         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/divider_lock_r_reg/C
                         clock pessimism              0.000 10828.681    
                         clock uncertainty           -0.298 10828.383    
    SLICE_X52Y84         FDCE (Recov_fdce_C_CLR)     -0.405 10827.978    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/divider_lock_r_reg
  -------------------------------------------------------------------
                         required time                      10827.978    
                         arrival time                       -10833.423    
  -------------------------------------------------------------------
                         slack                                 -5.446    

Slack (VIOLATED) :        -5.442ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FSM_sequential_syncdatastate_reg[0]/CLR
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        2.004ns  (logic 0.456ns (22.750%)  route 1.548ns (77.250%))
  Logic Levels:           0  
  Clock Path Skew:        -2.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.361ns = ( 10828.634 - 10828.272 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 10831.368 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.907 10831.368    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y100        FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.456 10831.824 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/Q
                         net (fo=979, routed)         1.548 10833.373    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/Q[0]
    SLICE_X83Y90         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FSM_sequential_syncdatastate_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.902 10828.634    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/vita_clk
    SLICE_X83Y90         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FSM_sequential_syncdatastate_reg[0]/C
                         clock pessimism              0.000 10828.634    
                         clock uncertainty           -0.298 10828.336    
    SLICE_X83Y90         FDCE (Recov_fdce_C_CLR)     -0.405 10827.931    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FSM_sequential_syncdatastate_reg[0]
  -------------------------------------------------------------------
                         required time                      10827.930    
                         arrival time                       -10833.371    
  -------------------------------------------------------------------
                         slack                                 -5.442    

Slack (VIOLATED) :        -5.437ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/Cntr_reg[0]/PRE
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        2.092ns  (logic 0.456ns (21.802%)  route 1.636ns (78.198%))
  Logic Levels:           0  
  Clock Path Skew:        -2.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.407ns = ( 10828.680 - 10828.272 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 10831.368 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.907 10831.368    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y100        FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.456 10831.824 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/Q
                         net (fo=979, routed)         1.636 10833.460    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/Q[0]
    SLICE_X51Y83         FDPE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/Cntr_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.948 10828.680    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/vita_clk
    SLICE_X51Y83         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/Cntr_reg[0]/C
                         clock pessimism              0.000 10828.680    
                         clock uncertainty           -0.298 10828.382    
    SLICE_X51Y83         FDPE (Recov_fdpe_C_PRE)     -0.359 10828.022    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/Cntr_reg[0]
  -------------------------------------------------------------------
                         required time                      10828.021    
                         arrival time                       -10833.459    
  -------------------------------------------------------------------
                         slack                                 -5.437    

Slack (VIOLATED) :        -5.430ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[1]/CLR
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        1.995ns  (logic 0.456ns (22.861%)  route 1.539ns (77.139%))
  Logic Levels:           0  
  Clock Path Skew:        -2.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.363ns = ( 10828.636 - 10828.272 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 10831.368 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.907 10831.368    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y100        FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.456 10831.824 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/Q
                         net (fo=979, routed)         1.539 10833.363    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Q[0]
    SLICE_X83Y93         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.904 10828.636    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/vita_clk
    SLICE_X83Y93         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[1]/C
                         clock pessimism              0.000 10828.636    
                         clock uncertainty           -0.298 10828.338    
    SLICE_X83Y93         FDCE (Recov_fdce_C_CLR)     -0.405 10827.933    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[1]
  -------------------------------------------------------------------
                         required time                      10827.932    
                         arrival time                       -10833.362    
  -------------------------------------------------------------------
                         slack                                 -5.430    

Slack (VIOLATED) :        -5.430ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[5]/CLR
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        1.995ns  (logic 0.456ns (22.861%)  route 1.539ns (77.139%))
  Logic Levels:           0  
  Clock Path Skew:        -2.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.363ns = ( 10828.636 - 10828.272 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 10831.368 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.907 10831.368    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y100        FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.456 10831.824 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/Q
                         net (fo=979, routed)         1.539 10833.363    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Q[0]
    SLICE_X83Y93         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.904 10828.636    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/vita_clk
    SLICE_X83Y93         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[5]/C
                         clock pessimism              0.000 10828.636    
                         clock uncertainty           -0.298 10828.338    
    SLICE_X83Y93         FDCE (Recov_fdce_C_CLR)     -0.405 10827.933    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[5]
  -------------------------------------------------------------------
                         required time                      10827.932    
                         arrival time                       -10833.362    
  -------------------------------------------------------------------
                         slack                                 -5.430    

Slack (VIOLATED) :        -5.395ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/Cntr_reg[5]/PRE
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        2.051ns  (logic 0.456ns (22.234%)  route 1.595ns (77.766%))
  Logic Levels:           0  
  Clock Path Skew:        -2.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.408ns = ( 10828.681 - 10828.272 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 10831.368 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.907 10831.368    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y100        FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.456 10831.824 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/Q
                         net (fo=979, routed)         1.595 10833.419    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/Q[0]
    SLICE_X53Y84         FDPE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/Cntr_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.949 10828.681    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/vita_clk
    SLICE_X53Y84         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/Cntr_reg[5]/C
                         clock pessimism              0.000 10828.681    
                         clock uncertainty           -0.298 10828.383    
    SLICE_X53Y84         FDPE (Recov_fdpe_C_PRE)     -0.359 10828.023    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/Cntr_reg[5]
  -------------------------------------------------------------------
                         required time                      10828.022    
                         arrival time                       -10833.419    
  -------------------------------------------------------------------
                         slack                                 -5.395    

Slack (VIOLATED) :        -5.395ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/Cntr_reg[6]/PRE
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        2.051ns  (logic 0.456ns (22.234%)  route 1.595ns (77.766%))
  Logic Levels:           0  
  Clock Path Skew:        -2.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.408ns = ( 10828.681 - 10828.272 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 10831.368 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.907 10831.368    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y100        FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.456 10831.824 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/Q
                         net (fo=979, routed)         1.595 10833.419    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/Q[0]
    SLICE_X53Y84         FDPE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/Cntr_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.949 10828.681    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/vita_clk
    SLICE_X53Y84         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/Cntr_reg[6]/C
                         clock pessimism              0.000 10828.681    
                         clock uncertainty           -0.298 10828.383    
    SLICE_X53Y84         FDPE (Recov_fdpe_C_PRE)     -0.359 10828.023    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/Cntr_reg[6]
  -------------------------------------------------------------------
                         required time                      10828.022    
                         arrival time                       -10833.419    
  -------------------------------------------------------------------
                         slack                                 -5.395    

Slack (VIOLATED) :        -5.395ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/Cntr_reg[7]/PRE
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        2.051ns  (logic 0.456ns (22.234%)  route 1.595ns (77.766%))
  Logic Levels:           0  
  Clock Path Skew:        -2.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.408ns = ( 10828.681 - 10828.272 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 10831.368 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        1.907 10831.368    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y100        FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.456 10831.824 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/Q
                         net (fo=979, routed)         1.595 10833.419    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/Q[0]
    SLICE_X53Y84         FDPE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/Cntr_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.949 10828.681    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/vita_clk
    SLICE_X53Y84         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/Cntr_reg[7]/C
                         clock pessimism              0.000 10828.681    
                         clock uncertainty           -0.298 10828.383    
    SLICE_X53Y84         FDPE (Recov_fdpe_C_PRE)     -0.359 10828.023    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/Cntr_reg[7]
  -------------------------------------------------------------------
                         required time                      10828.022    
                         arrival time                       -10833.419    
  -------------------------------------------------------------------
                         slack                                 -5.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/imgdatavalid_reg/CLR
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.752%)  route 0.290ns (67.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.329ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.545     0.881    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y81         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.141     1.022 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]/Q
                         net (fo=555, routed)         0.290     1.311    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/enpipe_reg[0]_0[0]
    SLICE_X53Y81         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/imgdatavalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.370     0.329    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X53Y81         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/imgdatavalid_reg/C
                         clock pessimism              0.000     0.329    
                         clock uncertainty            0.298     0.627    
    SLICE_X53Y81         FDCE (Remov_fdce_C_CLR)     -0.092     0.535    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/imgdatavalid_reg
  -------------------------------------------------------------------
                         required time                         -0.535    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startblackline_reg/CLR
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.752%)  route 0.290ns (67.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.329ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.545     0.881    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y81         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.141     1.022 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]/Q
                         net (fo=555, routed)         0.290     1.311    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/enpipe_reg[0]_0[0]
    SLICE_X53Y81         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startblackline_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.370     0.329    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X53Y81         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startblackline_reg/C
                         clock pessimism              0.000     0.329    
                         clock uncertainty            0.298     0.627    
    SLICE_X53Y81         FDCE (Remov_fdce_C_CLR)     -0.092     0.535    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startblackline_reg
  -------------------------------------------------------------------
                         required time                         -0.535    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startline_reg/CLR
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.752%)  route 0.290ns (67.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.329ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.545     0.881    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y81         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.141     1.022 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]/Q
                         net (fo=555, routed)         0.290     1.311    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/enpipe_reg[0]_0[0]
    SLICE_X53Y81         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startline_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.370     0.329    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X53Y81         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startline_reg/C
                         clock pessimism              0.000     0.329    
                         clock uncertainty            0.298     0.627    
    SLICE_X53Y81         FDCE (Remov_fdce_C_CLR)     -0.092     0.535    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startline_reg
  -------------------------------------------------------------------
                         required time                         -0.535    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgLinesCntr_reg[24]/CLR
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.900%)  route 0.364ns (72.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.327ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.545     0.881    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y81         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.141     1.022 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]/Q
                         net (fo=555, routed)         0.364     1.386    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/enpipe_reg[0]_0[0]
    SLICE_X50Y79         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgLinesCntr_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.368     0.327    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X50Y79         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgLinesCntr_reg[24]/C
                         clock pessimism              0.000     0.327    
                         clock uncertainty            0.298     0.625    
    SLICE_X50Y79         FDCE (Remov_fdce_C_CLR)     -0.067     0.558    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgLinesCntr_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgLinesCntr_reg[25]/CLR
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.900%)  route 0.364ns (72.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.327ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.545     0.881    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y81         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.141     1.022 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]/Q
                         net (fo=555, routed)         0.364     1.386    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/enpipe_reg[0]_0[0]
    SLICE_X50Y79         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgLinesCntr_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.368     0.327    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X50Y79         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgLinesCntr_reg[25]/C
                         clock pessimism              0.000     0.327    
                         clock uncertainty            0.298     0.625    
    SLICE_X50Y79         FDCE (Remov_fdce_C_CLR)     -0.067     0.558    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgLinesCntr_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgLinesCntr_reg[26]/CLR
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.900%)  route 0.364ns (72.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.327ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.545     0.881    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y81         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.141     1.022 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]/Q
                         net (fo=555, routed)         0.364     1.386    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/enpipe_reg[0]_0[0]
    SLICE_X50Y79         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgLinesCntr_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.368     0.327    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X50Y79         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgLinesCntr_reg[26]/C
                         clock pessimism              0.000     0.327    
                         clock uncertainty            0.298     0.625    
    SLICE_X50Y79         FDCE (Remov_fdce_C_CLR)     -0.067     0.558    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgLinesCntr_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgLinesCntr_reg[27]/CLR
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.900%)  route 0.364ns (72.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.327ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.545     0.881    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y81         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.141     1.022 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]/Q
                         net (fo=555, routed)         0.364     1.386    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/enpipe_reg[0]_0[0]
    SLICE_X50Y79         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgLinesCntr_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.368     0.327    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X50Y79         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgLinesCntr_reg[27]/C
                         clock pessimism              0.000     0.327    
                         clock uncertainty            0.298     0.625    
    SLICE_X50Y79         FDCE (Remov_fdce_C_CLR)     -0.067     0.558    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgLinesCntr_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgLinesCntr_reg[20]/CLR
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.141ns (26.898%)  route 0.383ns (73.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.326ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.545     0.881    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y81         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.141     1.022 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]/Q
                         net (fo=555, routed)         0.383     1.405    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/enpipe_reg[0]_0[0]
    SLICE_X50Y78         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgLinesCntr_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.367     0.326    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X50Y78         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgLinesCntr_reg[20]/C
                         clock pessimism              0.000     0.326    
                         clock uncertainty            0.298     0.624    
    SLICE_X50Y78         FDCE (Remov_fdce_C_CLR)     -0.067     0.557    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgLinesCntr_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.557    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgLinesCntr_reg[21]/CLR
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.141ns (26.898%)  route 0.383ns (73.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.326ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.545     0.881    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y81         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.141     1.022 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]/Q
                         net (fo=555, routed)         0.383     1.405    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/enpipe_reg[0]_0[0]
    SLICE_X50Y78         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgLinesCntr_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.367     0.326    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X50Y78         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgLinesCntr_reg[21]/C
                         clock pessimism              0.000     0.326    
                         clock uncertainty            0.298     0.624    
    SLICE_X50Y78         FDCE (Remov_fdce_C_CLR)     -0.067     0.557    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgLinesCntr_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.557    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgLinesCntr_reg[22]/CLR
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.141ns (26.898%)  route 0.383ns (73.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.326ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4116, routed)        0.545     0.881    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y81         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.141     1.022 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]/Q
                         net (fo=555, routed)         0.383     1.405    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/enpipe_reg[0]_0[0]
    SLICE_X50Y78         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgLinesCntr_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.367     0.326    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X50Y78         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgLinesCntr_reg[22]/C
                         clock pessimism              0.000     0.326    
                         clock uncertainty            0.298     0.624    
    SLICE_X50Y78         FDCE (Remov_fdce_C_CLR)     -0.067     0.557    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgLinesCntr_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.557    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.848    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  vita_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        4.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_active_reg/CLR
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (vita_clk_1 rise@26.936ns - clk_out1_design_1_clk_wiz_0_0_1 rise@20.202ns)
  Data Path Delay:        3.503ns  (logic 0.456ns (13.019%)  route 3.047ns (86.981%))
  Logic Levels:           0  
  Clock Path Skew:        1.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.354ns = ( 27.290 - 26.936 ) 
    Source Clock Delay      (SCD):    -1.102ns = ( 19.100 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.202    20.202 r  
    L18                                               0.000    20.202 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    20.202    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.509 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.794    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    15.388 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.277    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.378 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.722    19.100    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.456    19.556 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          3.047    22.602    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X62Y72         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_active_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.895    27.290    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X62Y72         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_active_reg/C
                         clock pessimism              0.453    27.743    
                         clock uncertainty           -0.064    27.679    
    SLICE_X62Y72         FDCE (Recov_fdce_C_CLR)     -0.361    27.318    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_active_reg
  -------------------------------------------------------------------
                         required time                         27.318    
                         arrival time                         -22.602    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.728ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (vita_clk_1 rise@26.936ns - clk_out1_design_1_clk_wiz_0_0_1 rise@20.202ns)
  Data Path Delay:        3.445ns  (logic 0.456ns (13.235%)  route 2.989ns (86.765%))
  Logic Levels:           0  
  Clock Path Skew:        1.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.353ns = ( 27.289 - 26.936 ) 
    Source Clock Delay      (SCD):    -1.102ns = ( 19.100 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.202    20.202 r  
    L18                                               0.000    20.202 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    20.202    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.509 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.794    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    15.388 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.277    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.378 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.722    19.100    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.456    19.556 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          2.989    22.545    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X65Y73         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.894    27.289    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X65Y73         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[12]/C
                         clock pessimism              0.453    27.742    
                         clock uncertainty           -0.064    27.678    
    SLICE_X65Y73         FDCE (Recov_fdce_C_CLR)     -0.405    27.273    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         27.273    
                         arrival time                         -22.545    
  -------------------------------------------------------------------
                         slack                                  4.728    

Slack (MET) :             4.728ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (vita_clk_1 rise@26.936ns - clk_out1_design_1_clk_wiz_0_0_1 rise@20.202ns)
  Data Path Delay:        3.445ns  (logic 0.456ns (13.235%)  route 2.989ns (86.765%))
  Logic Levels:           0  
  Clock Path Skew:        1.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.353ns = ( 27.289 - 26.936 ) 
    Source Clock Delay      (SCD):    -1.102ns = ( 19.100 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.202    20.202 r  
    L18                                               0.000    20.202 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    20.202    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.509 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.794    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    15.388 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.277    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.378 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.722    19.100    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.456    19.556 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          2.989    22.545    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X65Y73         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.894    27.289    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X65Y73         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[13]/C
                         clock pessimism              0.453    27.742    
                         clock uncertainty           -0.064    27.678    
    SLICE_X65Y73         FDCE (Recov_fdce_C_CLR)     -0.405    27.273    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         27.273    
                         arrival time                         -22.545    
  -------------------------------------------------------------------
                         slack                                  4.728    

Slack (MET) :             4.728ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (vita_clk_1 rise@26.936ns - clk_out1_design_1_clk_wiz_0_0_1 rise@20.202ns)
  Data Path Delay:        3.445ns  (logic 0.456ns (13.235%)  route 2.989ns (86.765%))
  Logic Levels:           0  
  Clock Path Skew:        1.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.353ns = ( 27.289 - 26.936 ) 
    Source Clock Delay      (SCD):    -1.102ns = ( 19.100 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.202    20.202 r  
    L18                                               0.000    20.202 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    20.202    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.509 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.794    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    15.388 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.277    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.378 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.722    19.100    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.456    19.556 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          2.989    22.545    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X65Y73         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.894    27.289    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X65Y73         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[14]/C
                         clock pessimism              0.453    27.742    
                         clock uncertainty           -0.064    27.678    
    SLICE_X65Y73         FDCE (Recov_fdce_C_CLR)     -0.405    27.273    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         27.273    
                         arrival time                         -22.545    
  -------------------------------------------------------------------
                         slack                                  4.728    

Slack (MET) :             4.728ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[15]/CLR
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (vita_clk_1 rise@26.936ns - clk_out1_design_1_clk_wiz_0_0_1 rise@20.202ns)
  Data Path Delay:        3.445ns  (logic 0.456ns (13.235%)  route 2.989ns (86.765%))
  Logic Levels:           0  
  Clock Path Skew:        1.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.353ns = ( 27.289 - 26.936 ) 
    Source Clock Delay      (SCD):    -1.102ns = ( 19.100 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.202    20.202 r  
    L18                                               0.000    20.202 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    20.202    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.509 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.794    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    15.388 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.277    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.378 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.722    19.100    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.456    19.556 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          2.989    22.545    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X65Y73         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.894    27.289    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X65Y73         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[15]/C
                         clock pessimism              0.453    27.742    
                         clock uncertainty           -0.064    27.678    
    SLICE_X65Y73         FDCE (Recov_fdce_C_CLR)     -0.405    27.273    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         27.273    
                         arrival time                         -22.545    
  -------------------------------------------------------------------
                         slack                                  4.728    

Slack (MET) :             4.757ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg/CLR
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (vita_clk_1 rise@26.936ns - clk_out1_design_1_clk_wiz_0_0_1 rise@20.202ns)
  Data Path Delay:        3.503ns  (logic 0.456ns (13.019%)  route 3.047ns (86.981%))
  Logic Levels:           0  
  Clock Path Skew:        1.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.354ns = ( 27.290 - 26.936 ) 
    Source Clock Delay      (SCD):    -1.102ns = ( 19.100 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.202    20.202 r  
    L18                                               0.000    20.202 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    20.202    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.509 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.794    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    15.388 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.277    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.378 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.722    19.100    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.456    19.556 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          3.047    22.602    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X62Y72         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.895    27.290    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X62Y72         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg/C
                         clock pessimism              0.453    27.743    
                         clock uncertainty           -0.064    27.679    
    SLICE_X62Y72         FDCE (Recov_fdce_C_CLR)     -0.319    27.360    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg
  -------------------------------------------------------------------
                         required time                         27.360    
                         arrival time                         -22.602    
  -------------------------------------------------------------------
                         slack                                  4.757    

Slack (MET) :             5.063ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (vita_clk_1 rise@26.936ns - clk_out1_design_1_clk_wiz_0_0_1 rise@20.202ns)
  Data Path Delay:        3.111ns  (logic 0.456ns (14.658%)  route 2.655ns (85.342%))
  Logic Levels:           0  
  Clock Path Skew:        1.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.354ns = ( 27.290 - 26.936 ) 
    Source Clock Delay      (SCD):    -1.102ns = ( 19.100 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.202    20.202 r  
    L18                                               0.000    20.202 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    20.202    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.509 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.794    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    15.388 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.277    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.378 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.722    19.100    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.456    19.556 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          2.655    22.211    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X65Y72         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.895    27.290    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X65Y72         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]/C
                         clock pessimism              0.453    27.743    
                         clock uncertainty           -0.064    27.679    
    SLICE_X65Y72         FDCE (Recov_fdce_C_CLR)     -0.405    27.274    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         27.274    
                         arrival time                         -22.211    
  -------------------------------------------------------------------
                         slack                                  5.063    

Slack (MET) :             5.063ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (vita_clk_1 rise@26.936ns - clk_out1_design_1_clk_wiz_0_0_1 rise@20.202ns)
  Data Path Delay:        3.111ns  (logic 0.456ns (14.658%)  route 2.655ns (85.342%))
  Logic Levels:           0  
  Clock Path Skew:        1.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.354ns = ( 27.290 - 26.936 ) 
    Source Clock Delay      (SCD):    -1.102ns = ( 19.100 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.202    20.202 r  
    L18                                               0.000    20.202 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    20.202    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.509 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.794    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    15.388 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.277    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.378 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.722    19.100    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.456    19.556 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          2.655    22.211    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X65Y72         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.895    27.290    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X65Y72         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]/C
                         clock pessimism              0.453    27.743    
                         clock uncertainty           -0.064    27.679    
    SLICE_X65Y72         FDCE (Recov_fdce_C_CLR)     -0.405    27.274    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         27.274    
                         arrival time                         -22.211    
  -------------------------------------------------------------------
                         slack                                  5.063    

Slack (MET) :             5.063ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (vita_clk_1 rise@26.936ns - clk_out1_design_1_clk_wiz_0_0_1 rise@20.202ns)
  Data Path Delay:        3.111ns  (logic 0.456ns (14.658%)  route 2.655ns (85.342%))
  Logic Levels:           0  
  Clock Path Skew:        1.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.354ns = ( 27.290 - 26.936 ) 
    Source Clock Delay      (SCD):    -1.102ns = ( 19.100 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.202    20.202 r  
    L18                                               0.000    20.202 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    20.202    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.509 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.794    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    15.388 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.277    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.378 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.722    19.100    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.456    19.556 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          2.655    22.211    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X65Y72         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.895    27.290    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X65Y72         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[8]/C
                         clock pessimism              0.453    27.743    
                         clock uncertainty           -0.064    27.679    
    SLICE_X65Y72         FDCE (Recov_fdce_C_CLR)     -0.405    27.274    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         27.274    
                         arrival time                         -22.211    
  -------------------------------------------------------------------
                         slack                                  5.063    

Slack (MET) :             5.063ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (vita_clk_1 rise@26.936ns - clk_out1_design_1_clk_wiz_0_0_1 rise@20.202ns)
  Data Path Delay:        3.111ns  (logic 0.456ns (14.658%)  route 2.655ns (85.342%))
  Logic Levels:           0  
  Clock Path Skew:        1.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.354ns = ( 27.290 - 26.936 ) 
    Source Clock Delay      (SCD):    -1.102ns = ( 19.100 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.202    20.202 r  
    L18                                               0.000    20.202 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    20.202    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.509 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.794    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    15.388 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.277    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.378 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.722    19.100    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.456    19.556 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          2.655    22.211    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X65Y72         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.895    27.290    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X65Y72         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[9]/C
                         clock pessimism              0.453    27.743    
                         clock uncertainty           -0.064    27.679    
    SLICE_X65Y72         FDCE (Recov_fdce_C_CLR)     -0.405    27.274    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         27.274    
                         arrival time                         -22.211    
  -------------------------------------------------------------------
                         slack                                  5.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]/CLR
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.141ns (11.596%)  route 1.075ns (88.404%))
  Logic Levels:           0  
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.306ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.583    -0.482    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.341 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          1.075     0.734    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X65Y71         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.347     0.306    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X65Y71         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]/C
                         clock pessimism              0.370     0.676    
    SLICE_X65Y71         FDCE (Remov_fdce_C_CLR)     -0.092     0.584    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.584    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[5]/CLR
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.141ns (11.596%)  route 1.075ns (88.404%))
  Logic Levels:           0  
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.306ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.583    -0.482    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.341 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          1.075     0.734    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X65Y71         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.347     0.306    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X65Y71         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[5]/C
                         clock pessimism              0.370     0.676    
    SLICE_X65Y71         FDCE (Remov_fdce_C_CLR)     -0.092     0.584    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.584    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[6]/CLR
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.141ns (11.596%)  route 1.075ns (88.404%))
  Logic Levels:           0  
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.306ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.583    -0.482    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.341 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          1.075     0.734    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X65Y71         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.347     0.306    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X65Y71         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[6]/C
                         clock pessimism              0.370     0.676    
    SLICE_X65Y71         FDCE (Remov_fdce_C_CLR)     -0.092     0.584    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.584    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[7]/CLR
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.141ns (11.596%)  route 1.075ns (88.404%))
  Logic Levels:           0  
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.306ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.583    -0.482    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.341 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          1.075     0.734    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X65Y71         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.347     0.306    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X65Y71         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[7]/C
                         clock pessimism              0.370     0.676    
    SLICE_X65Y71         FDCE (Remov_fdce_C_CLR)     -0.092     0.584    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.584    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]/CLR
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.141ns (11.155%)  route 1.123ns (88.845%))
  Logic Levels:           0  
  Clock Path Skew:        1.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.305ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.583    -0.482    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.341 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          1.123     0.782    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X65Y72         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.346     0.305    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X65Y72         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]/C
                         clock pessimism              0.370     0.675    
    SLICE_X65Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.583    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.583    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]/CLR
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.141ns (11.155%)  route 1.123ns (88.845%))
  Logic Levels:           0  
  Clock Path Skew:        1.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.305ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.583    -0.482    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.341 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          1.123     0.782    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X65Y72         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.346     0.305    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X65Y72         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]/C
                         clock pessimism              0.370     0.675    
    SLICE_X65Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.583    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.583    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[8]/CLR
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.141ns (11.155%)  route 1.123ns (88.845%))
  Logic Levels:           0  
  Clock Path Skew:        1.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.305ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.583    -0.482    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.341 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          1.123     0.782    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X65Y72         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.346     0.305    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X65Y72         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[8]/C
                         clock pessimism              0.370     0.675    
    SLICE_X65Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.583    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.583    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[9]/CLR
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.141ns (11.155%)  route 1.123ns (88.845%))
  Logic Levels:           0  
  Clock Path Skew:        1.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.305ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.583    -0.482    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.341 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          1.123     0.782    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X65Y72         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.346     0.305    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X65Y72         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[9]/C
                         clock pessimism              0.370     0.675    
    SLICE_X65Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.583    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.583    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[0]/CLR
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.141ns (11.016%)  route 1.139ns (88.984%))
  Logic Levels:           0  
  Clock Path Skew:        1.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.307ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.583    -0.482    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.341 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          1.139     0.798    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X65Y70         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.348     0.307    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X65Y70         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[0]/C
                         clock pessimism              0.370     0.677    
    SLICE_X65Y70         FDCE (Remov_fdce_C_CLR)     -0.092     0.585    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.585    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[1]/CLR
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.141ns (11.016%)  route 1.139ns (88.984%))
  Logic Levels:           0  
  Clock Path Skew:        1.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.307ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.583    -0.482    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.341 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=90, routed)          1.139     0.798    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X65Y70         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3390, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1952, routed)        0.348     0.307    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X65Y70         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[1]/C
                         clock pessimism              0.370     0.677    
    SLICE_X65Y70         FDCE (Remov_fdce_C_CLR)     -0.092     0.585    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.585    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.213    





