[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_000,             30041106
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac: in_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fdivSqrt: in_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_001,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac: in_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fdivSqrt: in_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_010,                  671
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fdivSqrt: out_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_011,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac: out_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fdivSqrt: out_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_100,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac: out_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_101,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac: in_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac: fma_partial_issue_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_110,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename.fpFreeList: utilization,           4806677543
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.tagArray.array_0: part_tag_read_counter,             12292335
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.directory: dirRead_cnt,              1978615
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename.fpFreeList: allocation_blocked,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.tagArray.array_1: part_tag_read_counter,             10468683
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac: fma_mid_result_in_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac: in_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac: in_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.directory: choose_busy_way,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename.fpFreeList: can_alloc_wrong,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.directory: dirRead_cnt,              1889649
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_target_diff,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.waittable: wait_table_bit_set,             12365038
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.directory: choose_busy_way,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_branch_num_diff,                51843
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.add_pipe: in_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2.wrbypass: wrbypass_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: same_cycle_update_pf_flag,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac: out_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac: in_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_111,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac: out_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac: out_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: nuke_rollback,                24555
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac: out_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: nack_rollabck,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac: fma_partial_issue_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_0: part_data_read_counter,             40814112
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_direction_diff,               262422
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: utilization,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac: fma_mid_result_in_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac: fma_partial_issue_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_sum,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2.wrbypass: wrbypass_miss,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: fake_tag_read_conflict,             29593408
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.add_pipe: in_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3.wrbypass: wrbypass_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: useless_prefetch,               729792
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb: wb_req,              1164090
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_dispatch_bypass_0,              2297074
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_override_0,              2216081
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access0,              9571331
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_cfi_idx_diff,              1702696
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_1: part_data_read_counter,              8311404
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_mean,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.directory: dirRead_cnt,              1840048
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac: fma_mid_result_in_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.directory: choose_busy_way,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac: in_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac: in_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_0_1,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac: out_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_same_as_selected_0,               948749
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_dispatch_bypass_1,              3151685
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_fallThroughError,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_2: part_data_read_counter,             14844980
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac: out_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_7: part_data_read_counter,              6215240
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_taken,              1815340
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac: fma_partial_issue_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac: fma_mid_result_in_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_not_taken,               149864
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.refillUnit: sinkD_from_L3_zero,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_not_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access0,             11675298
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_dispatch_bypass_2,              3333286
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_same_as_selected_1,              2346419
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_br_taken,               294932
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3.wrbypass: wrbypass_miss,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: useful_prefetch,                  391
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4.wrbypass: wrbypass_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.add_pipe: out_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: late_prefetch_hit,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4.wrbypass: wrbypass_miss,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.add_pipe: out_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: late_load_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.prefetch: l2tlb_prefetch_input_count,                24732
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss0,                39650
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_override_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss0,                51052
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_select_0,              3290846
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_same_as_selected_2,              2910842
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.prefetch: l2tlb_prefetch_valid_count,                12634
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: miss_queue_fire,              2501669
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_jalr_target,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.refillUnit: sinkD_from_L3_all,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_others,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access1,              5857595
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_override_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_select_1,              3733651
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access1,              9796679
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_same_as_selected_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_select_2,              1858041
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss1,                30440
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_oldest,              2216081
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.dataStorage: DS_1_stacks_used,              1696168
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect,              1965204
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.dataStorage: DS_2_stacks_used,                88353
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_same_as_selected_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_oldest_override_select_0,              2213359
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_override_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss1,                56408
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_same_as_selected_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_A_req,               435847
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_A_hit,                69267
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_oldest_override_select_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access2,              2893384
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_override_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_fire_0,              9450276
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: miss_queue_muti_fire,               839326
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.prefetch: l2tlb_prefetch_output_count,                12469
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.dataStorage: DS_1_stacks_used,              1669963
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect,               294170
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: miss_queue_has_enq_req,              3679296
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2: ittage_table_bank_conflict,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_same_as_selected_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_valid_0,              9453831
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access2,              6145858
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: srcState_ready_0,             18937687
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.dataStorage: DS_2_stacks_used,                84680
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s1_not_valid,               462142
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss2,                15563
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_fire_1,              7897203
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: miss_queue_has_muti_enq_req,              1994966
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2: ittage_table_updates,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss2,                34689
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_valid_1,              7897203
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.dataStorage: DS_1_stacks_used,              1726455
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: miss_queue_has_muti_enq_but_not_fire,               438291
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2: ittage_table_hits,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: num_loads,             29593408
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3: ittage_table_bank_conflict,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: access_early_replace,                 6209
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3: ittage_table_updates,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_B_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.dataStorage: DS_2_stacks_used,                92448
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3: ittage_table_hits,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: srcState_ready_1,             22145455
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_fire_2,              5316260
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.dataStorage: DS_1_stacks_used,              1631990
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div: in_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.dataStorage: DS_2_stacks_used,                78880
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div: in_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb: trigger_burst,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div: out_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_B_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_C_req,               431743
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div: out_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb: trigger_check,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_read_hits,             16578824
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4: ittage_table_bank_conflict,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_valid_2,              5333627
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access3,                25832
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: srcState_ready_2,             26020486
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div.div: in_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_0_1: wrbypass_hit,                 5441
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_fire_0,              7637682
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_valid_0,              7637682
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div.div: in_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_0_1: wrbypass_miss,                  300
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4: ittage_table_updates,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_read_misses,              4943250
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4: ittage_table_hits,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_commit_hits,              5259059
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss3,                 8966
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_fire_1,              6717019
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_commit_misses,                   37
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_12_13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_C_hit,                57006
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_13_14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_dirty,                61746
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_update_req,              5259096
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_req_primary,                 5284
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div.div: out_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_1_0: wrbypass_hit,               310295
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_req_merged,                 4205
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div.div: out_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_1_0: wrbypass_miss,               551064
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use,              1153296
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_14_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_TIP,               399596
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_valid_1,              6717019
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: ptw_resp_count,                19076
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_fire_2,              5074819
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_1_1: wrbypass_hit,                 1338
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: main_pipe_penalty,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_1_1: wrbypass_miss,                 8692
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.fdpMonitor: io_refill,              1165038
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_update_ignored,              5259012
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: penalty_blocked_by_channel_A,                 3787
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_2_0: wrbypass_hit,               150856
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_valid_2,              5074819
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: ptw_resp_pf_count,                  783
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_15_16,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_BRANCH,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.fdpMonitor: total_prefetch_en,                  391
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_updated,                   84
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_in_valid,              7433119
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_0,              1435396
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.fdpMonitor: useful_prefetch_en,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_req_primary,                 2860
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: penalty_waiting_for_channel_D,              1134581
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_TRUNK,               435226
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_16_17,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_in_fire,              7433119
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_0,              1405246
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_2_0: wrbypass_miss,               103623
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_req_merged,                 2273
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.fdpMonitor: late_prefetch_en,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_17_18,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_INVALID,                32768
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_0_0,              1102658
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_in_fire_first_issue,              7250635
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_1,              1512762
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: penalty_waiting_for_channel_E,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use,               681206
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_2_1: wrbypass_hit,                  783
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ras.RASStack: ras_top_mismatch,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.fdpMonitor: demand_miss_en,              2082518
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: utilization,             62012211
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.fdpMonitor: cache_pollution_en,                92674
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_sum,             62012211
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_18_19,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: utilization,            496607675
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_mean,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_addr_spec_success,              7399947
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_1,              1474539
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_addr_spec_failed,                33172
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_19_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher: prefetch_req_fromSMS,              2682146
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: full,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_1_0,               926290
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_addr_spec_success_once,              7219045
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_2,              1411118
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: main_pipe_penalty,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_2_1: wrbypass_miss,                 6782
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: penalty_from_grant_to_refill,                10573
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher: prefetch_req_fromBOP,               839110
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: exHalf,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_sum,            496607625
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_addr_spec_failed_once,                31590
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_2,              1382285
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: empty,             30041777
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher: prefetch_req_fromTP,               896839
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: prefetch_req_primary,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: penalty_blocked_by_channel_A,                 2036
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: prefetch_req_merged,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_3_0: wrbypass_hit,               183369
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_2_0,              1021081
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s2_in_valid,              7163376
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_3,              1394134
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: penalty_waiting_for_channel_D,               671100
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_3_0: wrbypass_miss,                86910
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_sum,             30036492
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s2_in_fire,              6829175
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_3,              1354077
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s2_in_fire_first_issue,              6815106
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_3_0,               764033
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: penalty_waiting_for_channel_E,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_1_1: wrbypass_hit,                  160
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s2_tlb_miss,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_4,              1306984
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_mean,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_sampled,             28882226
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: penalty_from_grant_to_refill,                 5721
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_1_1: wrbypass_miss,                 4550
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_4,              1287105
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s2_tlb_miss_first_issue,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_4_0,               903441
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2f: in_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: prefetch_req_primary,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2f: in_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: mmioCycle,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher: prefetch_req_SMS_other_overlapped,               262694
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: mmioCnt,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_overflow,                  671
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_0_1,             16228768
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: mmio_writeback_success,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_5,              1415273
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_in_valid,              7536343
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_5,              1386785
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_1_2,              2149185
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_0_1,              3560475
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: mmio_writeback_blocked,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_in_fire,              7536343
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_5_0,               610691
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: uncache_full_rollback,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_2_3,              1589139
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_6,              1333494
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_in_fire_first_issue,              7324930
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_6,              1306686
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: enq,             17086775
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: prefetch_req_merged,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2f: out_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: deq,              2488869
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_3_4,              2035548
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_1_2,               546182
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2f: out_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_overflow,                 3631
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_sum,             30038916
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_2_3,               694506
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_4_5,              2035975
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: deq_block,               749995
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler: allocate_valid,            109028892
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_full,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler: allocate_fire,            102639815
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2i: in_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_1_2,             28876942
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2i: in_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_sampled,             29357160
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2i: out_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_rar_nack,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler: issue_valid,             96593096
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_raw_nack,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler: issue_fire,             90569260
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_3_4,               633153
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_5_6,              1733994
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_4_5,               780388
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_6_7,              1819649
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_5_6,               758720
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2i: out_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: utilization,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_nuke,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_overflow,                 2098
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_addr_spec_success,              7514926
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_6_0,               735172
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_sum,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_mem_amb,               437641
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_addr_spec_failed,                21417
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_7,              1005587
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_1_2,             29354300
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_conflict,                70833
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_wrbypass_enq_0,               253734
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_wrbypass_hit_0,               326773
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_wrbypass_enq_0,               551064
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_6_7,              1678163
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_7_8,               824765
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_7_8,              2626799
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_8_9,               637385
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_8_9,              1860927
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_7,               981485
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_addr_spec_success_once,              7306275
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_7_0,               322172
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_wrbypass_hit_0,               310295
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_wrbypass_enq_0,                22156
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_9_10,               337842
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_9_10,              1534188
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_tlb_miss,                75672
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_mean,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_10_11,               171033
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_10_11,              1086805
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_11_12,               129545
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_wrbypass_hit_0,               219480
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_11_12,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_bank_conflict,               162465
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_dcache_replay,               149447
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_12_13,                76558
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_11_12,               869361
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_wrbypass_enq_0,               335345
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_12_13,                 1279
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_wrbypass_hit_0,               399325
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_13_14,                  145
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_wrbypass_enq_1,                15476
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_14_15,                   93
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_wrbypass_hit_1,                29276
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_12_13,                  589
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_forward_fail,                   22
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_0_1,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_dcache_miss,              1825642
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_hint_wakeup,               784377
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_13_14,                63205
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_12_13,               753352
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_8,               755486
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_addr_spec_failed_once,                18655
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_8,               735019
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_13_14,               690648
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_14_15,                54062
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_14_15,               619777
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_15_16,                41038
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_15_16,               575287
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_13_14,                   59
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_wrbypass_enq_1,                 2765
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s2_in_valid,              7279866
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_8_0,               483752
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_has_invalid_way_but_select_valid_way,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s2_in_fire,              6926084
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_9,               577204
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s2_in_fire_first_issue,              6910109
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_14_15,                   44
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_wrbypass_hit_1,                10974
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_15_16,                   70
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_15_16,                   37
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_16_17,                30497
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_16_17,               539822
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_wrbypass_enq_1,                 3876
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_16_17,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_16_17,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_using_replacement,              2049855
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_17_18,                18265
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_17_18,               466193
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_18_19,                 8070
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_18_19,               397852
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_17_18,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_17_18,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_wrbypass_hit_1,                21877
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_18_19,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_18_19,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_19_20,                 5195
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_19_20,               389056
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s2_tlb_miss,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_9,               565095
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: dcache_read_bank_conflict,              2637140
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_9_0,               161052
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s2_tlb_miss_first_issue,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_10,               540023
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: dcache_read_from_prefetched_line,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: dcache_first_read_from_prefetched_line,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_recv_req,              2359339
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_10,               528190
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_hit,              1485681
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_10_0,               279333
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: s3_pf_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_11,               337790
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_tlb_req,               266192
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_19_20,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_wrbypass_enq_1,                 1308
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_19_20,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_sum,             30036492
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_wrbypass_hit_1,                 7657
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: s3_pf_hit_filter,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_tlb_resp_miss,               214395
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_11,               329075
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_20_21,                 4454
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_20_21,               356731
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_0,               114409
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_11_0,                96787
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_req,              6832390
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_12,               322851
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_1,               114016
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_12,               312564
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_sum,             30038916
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_sampled,             28882226
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_2,               113760
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_12_0,               156526
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_s1_kill,               300671
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_12_13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_sampled,             29357160
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_real_updates,                81205
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_underflow,             29355062
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_underflow,             28878595
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_silent_updates_eliminated,               504840
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_overflow,                 1899
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_13_14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_hit_way,              4782535
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_21_22,               437223
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_21_22,                 4059
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_22_23,               416733
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_22_23,                 2970
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_13,               189546
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_3,               115131
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_13,               183103
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_14_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_replay,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_4,               115287
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_13_0,                72297
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_23_24,                 2488
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_23_24,               358473
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_replay_for_dcache_data_nack,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_15_16,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_replay_for_dcache_no_mshr,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: full,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_5,               114529
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_14,               195864
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_20_30,                   24
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_real_updates,               106936
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_overflow,                 3338
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_silent_updates_eliminated,               757083
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_30_40,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_real_updates,                39261
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_40_50,                   31
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_silent_updates_eliminated,               217019
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_20_30,                   41
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_50_60,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_real_updates,                49025
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_30_40,                   50
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_60_70,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_silent_updates_eliminated,               688310
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_40_50,                   39
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_replay_for_dcache_conflict,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: exHalf,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_24_25,               347593
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_24_25,                 2586
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_6,               115317
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_14,               189049
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_replay_for_dcache_wpu_pred_fail,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: empty,             30041777
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_hit,              4663997
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_25_26,                 6027
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_25_26,               314674
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_26_27,                 1432
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_26_27,               251515
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_27_28,                 1552
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_27_28,               251768
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_28_29,                 1408
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_50_60,                   33
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_70_80,                   30
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_60_70,                   31
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: in,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_miss,              1867722
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_29_30,                  893
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_28_29,               242334
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: out,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_succeed,              4663997
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: out_try,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_miss_or_conflict,              1867722
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: fake_block,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: actual_ld_fast_wakeup,              2347866
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_70_80,                   32
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_80_90,                   19
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_hits,             21530819
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_80_90,                   35
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_90_100,                 1929
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_update_req,               586045
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_90_100,                 3370
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_sum,               684071
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_br_li_0_updated,                53051
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_sum,              1158587
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_mean,                  239
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_br_pi_0_updated,                17687
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_mean,                  219
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_sampled,                 2856
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_br_li_1_updated,                14953
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_sampled,                 5276
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: utilization,             50538766
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: ideal_ld_fast_wakeup,              4273550
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_sum,             50538762
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_14_0,               114826
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_7,               114332
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_has_invalid_way_but_select_valid_way,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_using_replacement,              2956997
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_br_pi_1_updated,                50317
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_update_req,               864019
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_overflow,                 2096
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_overflow,                 3627
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_br_li_0_updated,                91923
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_8,               114718
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_15,               162990
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: dcache_read_bank_conflict,              3216396
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: dcache_read_from_prefetched_line,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_9,               114009
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_15,               158883
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: dcache_first_read_from_prefetched_line,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_30_31,                  559
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_29_30,               216373
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_15_0,                59046
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_10,               114392
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_16,               211528
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_0_1,             15898737
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: s3_pf_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_1_2,              2402063
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: s3_pf_hit_filter,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_2_3,              1433140
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_16,               206602
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_11,               114190
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_16_0,                87033
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_br_pi_0_updated,                17929
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_br_li_1_updated,                 5585
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_br_pi_1_updated,                79579
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_update_req,               256280
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_req,             10468683
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_3_4,              2028863
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_31_32,                 2912
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_30_31,               197907
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_17,                91183
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_s1_kill,               601485
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_17,                89309
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_12,               115263
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_17_0,                50229
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_32_33,                  717
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_31_32,               216542
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_br_li_0_updated,                15239
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_hit_way,              7511686
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_4_5,              3789805
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_13,               114182
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_18,               118194
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_14,               114942
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_33_34,                 3288
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_32_33,               180499
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_18,               114678
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_15,               113554
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_18_0,                65374
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_5_6,              3462533
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_l2_req,              2654410
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_19,                86235
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_dcache_data_nack,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_6_7,               806977
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_19,                84766
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_33_34,               158950
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_34_35,                  621
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_34_35,               156721
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_19_0,                42529
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_35_36,                  878
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_35_36,               201315
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_dcache_no_mshr,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_7_8,                69849
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_20,               131988
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_36_37,                  485
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_36_37,               154293
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_37_38,                  457
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_br_pi_0_updated,                14846
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_br_li_1_updated,                10356
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_20,               129452
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_38_39,                 1928
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_37_38,               143771
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_dcache_conflict,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_8_9,                56867
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_dcache_wpu_pred_fail,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_9_10,                33351
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_20_0,                55696
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_br_pi_1_updated,                10749
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_update_req,               737335
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_br_li_0_updated,                36419
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_21,                64103
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_39_40,                  402
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_38_39,               177231
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_21,                61972
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_hit,              7296530
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_10_11,                32052
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_miss,              2570668
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_21_0,                33471
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_40_41,                  234
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_39_40,               148588
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_41_42,                 2955
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_40_41,               126716
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_42_43,                  731
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_41_42,               140089
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_43_44,                  123
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_succeed,              7296530
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_11_12,                25141
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_br_pi_0_updated,                 9297
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_miss_or_conflict,              2570668
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_12_13,                 2200
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_22,               112007
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_42_43,               241728
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_44_45,                  305
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_43_44,               130140
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_45_46,                  120
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_22,               109979
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_13_14,                  198
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: actual_ld_fast_wakeup,              4793563
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_14_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_22_0,                48024
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_46_47,                 1043
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_44_45,               111896
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_23,                41771
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_15_16,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: ideal_ld_fast_wakeup,              6559516
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_23,                40695
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_access0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_23_0,                29461
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_has_invalid_way_but_select_valid_way,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: full,               120979
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_47_48,                  558
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_45_46,               221509
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: exHalf,                92942
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_using_replacement,              2873481
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: empty,             15898737
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_br_li_1_updated,                 5475
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_12_13,                  588
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_br_pi_1_updated,                32597
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_11_12,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_13_14,                   59
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_conflict,                 6627
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_12_13,                 1277
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_14_15,                   43
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_wrbypass_enq_0,                 1533
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_13_14,                  146
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: dcache_read_bank_conflict,              1570494
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: in,             36610247
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_48_49,                  720
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_46_47,               145846
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_49_50,                 2697
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_wrbypass_hit_0,                60512
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_15_16,                   37
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_14_15,                   91
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_wrbypass_enq_0,                 4996
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_16_17,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_15_16,                   69
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_wrbypass_hit_0,               257807
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_16_17,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_17_18,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_wrbypass_enq_0,                  611
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_17_18,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_18_19,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_wrbypass_hit_0,                 9929
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_18_19,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: out,             36411804
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: dcache_read_from_prefetched_line,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: out_try,             39426898
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_19_20,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_wrbypass_enq_0,                  404
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_47_48,               117788
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_50_51,                   45
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access0,             29164583
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_24,                58834
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: dcache_first_read_from_prefetched_line,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: fake_block,                13908
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_sum,              1158587
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_wrbypass_hit_0,                46282
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_19_20,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_mean,                  219
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_wrbypass_enq_1,                  300
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_sum,               684071
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_sampled,                 5276
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_wrbypass_hit_1,                 5441
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_mean,                  239
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_underflow,                 1649
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_wrbypass_enq_1,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_sampled,                 2856
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_overflow,                 3335
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_wrbypass_hit_1,                  155
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_underflow,                  760
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_20_30,                   41
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_overflow,                 1897
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_wrbypass_enq_1,                   25
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_48_49,               143183
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_51_52,                   33
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: utilization,            179055169
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: s3_pf_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_49_50,               462445
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_52_53,                  131
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_50_51,               190126
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_53_54,                   37
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_51_52,               243176
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_54_55,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_52_53,               540100
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_wrbypass_hit_1,                 1148
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_20_30,                   24
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_30_40,                   50
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_wrbypass_enq_1,                  101
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: s3_pf_hit_filter,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_sum,            179055164
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_miss0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_24,                57359
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_53_54,               203326
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_55_56,                  291
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_54_55,               122692
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_30_40,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_wrbypass_hit_1,                 1066
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_40_50,                   39
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_40_50,                   31
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_req,             12292335
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_mean,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_56_57,                   23
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_55_56,               140702
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_57_58,                   87
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_56_57,                67961
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_58_59,                   44
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_57_58,               101984
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_59_60,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_58_59,               165962
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_60_61,                   61
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_24_0,                42311
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss0,                  761
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_25,                28394
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_61_62,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_59_60,                34980
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_62_63,                   94
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_60_61,                50943
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_63_64,                 1556
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_real_updates,                10934
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_50_60,                   32
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_50_60,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_silent_updates_eliminated,                56161
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_60_70,                   31
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_60_70,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_real_updates,                 9009
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_access1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_25,                28146
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access1,             12042231
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_61_62,                43006
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: full,                 1650
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_62_63,                20099
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_s1_kill,               714938
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_silent_updates_eliminated,               253932
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_70_80,                   30
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_real_updates,                 5628
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_80_90,                   19
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_70_80,                   32
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_90_100,                 1927
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_80_90,                   35
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_silent_updates_eliminated,                 5655
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_hit_way,              9418854
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_63_64,                23500
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: exHalf,                20001
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_real_updates,                10179
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_90_100,                 3367
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_silent_updates_eliminated,                36992
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_sum,               676820
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_sum,              1145149
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_mean,                  236
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_hits,             20667076
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_mean,                  216
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_sampled,                 2860
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_sampled,                 5284
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_update_req,                67095
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_overflow,                 2087
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_overflow,                 3608
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_br_li_0_updated,                 2802
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_miss1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_25_0,                 5552
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_overflow,               251971
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_0_1,              4878955
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_br_pi_0_updated,                 2195
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: empty,             16228769
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_64_65,                43548
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_26,                55823
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss1,                  737
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_26,                54955
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_65_66,                24485
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: enqs,             13268649
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_66_67,                25909
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_1_2,              1109108
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_dcache_data_nack,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: stld_rollback,                24555
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_67_68,                19068
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_26_0,                31089
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_access2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_br_li_1_updated,                 2077
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_in_valid,              8497764
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_68_69,                16651
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access2,              5621154
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_27,                 4892
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_br_pi_1_updated,                 2684
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_dcache_no_mshr,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_2_3,              3964530
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_in_block,              2640148
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_69_70,                22177
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_in_fire_first_issue,              5857616
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_70_71,                20239
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_3_4,              2899733
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_dcache_conflict,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_update_req,               262941
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_lsq_fire_first_issue,               828521
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_71_72,                23551
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_miss2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_27,                 4803
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_dcache_wpu_pred_fail,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_4_5,              1746593
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_hit,              9137201
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_5_6,              1677089
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_27_0,                 1961
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss2,                   56
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_72_73,                14315
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_ldu_fire_first_issue,              5857616
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_73_74,                11641
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_miss,              2440196
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_6_7,              2095787
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_28,                46742
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_74_75,                12661
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_fast_replay_issue,              3110594
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_75_76,                11444
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_28,                46080
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_28_0,                22161
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_stall_out,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_76_77,                 6796
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: ptw_resp_count,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_29,                 1101
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_stall_dcache,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_77_78,                 4098
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_addr_spec_success,              7841568
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_br_li_0_updated,                 7379
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_br_pi_0_updated,                  616
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_br_li_1_updated,                  122
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_7_8,              1635906
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_succeed,              9137201
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_br_pi_1_updated,                 6885
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_update_req,                11283
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: ptw_resp_pf_count,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_29,                 1096
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_78_79,                 2914
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_addr_spec_failed,              2627115
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_10_11,                  590
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_br_li_0_updated,                 1022
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_9_10,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_11_12,                   61
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_br_pi_0_updated,                  703
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_10_11,                 1282
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_12_13,                   46
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_br_li_1_updated,                  460
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_11_12,                  148
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_13_14,                   37
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_br_pi_1_updated,                  779
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_12_13,                   92
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_14_15,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_update_req,                47171
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_13_14,                   71
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_br_li_0_updated,                 1249
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_15_16,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_14_15,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_br_pi_0_updated,                  449
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_16_17,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_15_16,                   19
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_br_li_1_updated,                  312
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_17_18,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_16_17,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_br_pi_1_updated,                 1112
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_18_19,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_17_18,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_29_0,                  155
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli32_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_addr_spec_success_once,              5818838
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_79_80,                 1494
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_miss_or_conflict,              2440196
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_8_9,               971629
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_30,                19326
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli48_srli48_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_30,                18862
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_9_10,               368080
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: actual_ld_fast_wakeup,              8235271
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_10_11,               273444
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_addr_spec_failed_once,                38778
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: full,                 4408
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_19_20,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_18_19,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_sum,               676820
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: ideal_ld_fast_wakeup,              8221710
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_11_12,               852730
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_srliw16_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_30_0,                13028
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_req_primary,                 3499
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_12_13,              2145704
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_31,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_req_merged,                 2931
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_13_14,              3967458
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use,               823334
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli1_add_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_31,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_forward_tl_d_channel,               640124
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: exHalf,              3924173
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_hardware_prefetch_fire,               671952
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: empty,              3560475
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_software_prefetch_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: enq,             23871704
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_hardware_prefetch_blocked,                73463
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: ld_ld_violation,                  392
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_hardware_prefetch_total,               828281
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_31_0,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli2_add_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_32,                16887
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_in_valid,             10468683
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: main_pipe_penalty,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_14_15,               683129
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: penalty_blocked_by_channel_A,                 2853
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_15_16,               771901
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: penalty_waiting_for_channel_D,               810259
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: full,             10634249
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli3_add_0,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_32,                16640
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_mean,                  236
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_19_20,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_sampled,                 2860
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_conflict,                56525
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_sum,              1145149
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_underflow,                  773
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_wrbypass_enq_0,                47896
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_mean,                  216
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_overflow,                 1893
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli31_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_32_0,                 9921
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_20_30,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_sampled,                 5284
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_wrbypass_hit_0,                 1580
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_30_40,                   29
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_underflow,                 1676
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_40_50,                   25
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_33,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli30_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_in_fire,             10114797
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: hint_grantBufferHint_valid,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_50_60,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_overflow,                 3322
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: penalty_waiting_for_channel_E,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: exHalf,              9062446
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli29_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_33,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli8_andi255_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_33_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: penalty_from_grant_to_refill,                 7001
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: empty,              4878955
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli4_add_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_34,                35151
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_wrbypass_enq_0,                49009
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_60_70,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_wrbypass_hit_0,                 4064
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_20_30,                   45
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_70_80,                   29
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: prefetch_req_primary,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: in,             45415763
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_30_40,                   39
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_80_90,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: prefetch_req_merged,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: out,             44358893
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_34,                34797
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli29_add_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_34_0,                 6667
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_90_100,                 1920
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_40_50,                   38
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_wrbypass_enq_0,                46556
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_req_primary,                 4315
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_50_60,                   34
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_wrbypass_hit_0,                 1545
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_60_70,                   27
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_wrbypass_enq_0,                49097
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_req_merged,                 3441
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli30_add_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_35,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use,               967440
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_70_80,                   34
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: main_pipe_penalty,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.uncache: mmio_store,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_in_fire_first_issue,              5632774
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: hint_s1_valid,                22227
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.uncache: mmio_load,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_tlb_miss,                29558
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: hint_s2_valid,                  404
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_tlb_miss_first_issue,                28037
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: hint_s3_valid,               250104
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.uncache: mmio_outstanding,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_stall_out,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: hint_s4_valid,                  778
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_dly_err,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: hint_s5_valid,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli31_add_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_35,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli32_add_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_35_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_add_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_36,               114808
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: incorrect_hint,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_in_valid,             10114797
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: utilization,            164710502
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_in_fire,              9965132
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: fsm_count,                 2149
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: waitInstr,             71617199
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_in_fire_first_issue,              5537295
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: penalty_blocked_by_channel_A,                 3135
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_80_90,                   35
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_wrbypass_hit_0,                 4184
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_addw_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_36,               113696
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: out_try,             86495054
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_dcache_miss,              2760241
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: fsm_count_source0,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_dcache_miss_first_issue,               908667
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: stall_cycle,             11948713
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: fsm_count_source1,                 2146
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_dcache_real_miss_first_issue,               908667
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: fsm_busy,               111356
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_full_forward,               665008
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi_f00_or_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_36_0,                22180
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_90_100,                 3356
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_dcache_miss_full_forward,              1678013
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: fsm_idle,             29930421
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_sum,             93093297
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: resp_blocked,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_fwd_frm_d_can,               333253
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_sum,             30038277
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: fake_block,              2155705
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi127_mulw_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_37,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_req_primary,                 6432
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: penalty_waiting_for_channel_D,               951425
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi255_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_37,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi1_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_fwd_frm_d_chan_or_mshr,               423165
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_mean,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_stall_out,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: ptw_ppn_af,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_prefetch,               664978
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: mem_count,                 2152
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_prefetch_ignored,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: mem_cycle,               102588
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_failed,                  366
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_req_merged,                 5332
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: penalty_waiting_for_channel_E,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_wrbypass_enq_1,                 4577
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_sampled,             29214634
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_really_failed,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_zexth_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_37_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_wrbypass_hit_1,                   94
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use,              1336931
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: penalty_from_grant_to_refill,                 8632
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: main_pipe_penalty,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_wrbypass_enq_1,                 4550
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: prefetch_req_primary,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: penalty_blocked_by_channel_A,                 3530
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_wrbypass_hit_1,                  160
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: prefetch_req_merged,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: penalty_waiting_for_channel_D,              1314801
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_wrbypass_enq_1,                 4521
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: penalty_waiting_for_channel_E,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_wrbypass_hit_1,                  133
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_sum,             30037461
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: penalty_from_grant_to_refill,                12869
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_wrbypass_enq_1,                 4374
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: prefetch_req_primary,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_wrbypass_hit_1,                35382
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_sampled,             29069921
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: prefetch_req_merged,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_real_updates,                53848
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_sexth_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_38,               177975
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_andi1_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_overflow,                 2527
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_failed,                  328
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_overflow,                 3034
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_silent_updates_eliminated,                  266
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_sum,             30035344
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_real_updates,                57368
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_1_2,             29065606
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_silent_updates_eliminated,                  376
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_sampled,             28697678
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_real_updates,                52459
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_silent_updates_eliminated,                  265
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_zexth_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_38,               175328
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_overflow,                 4277
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_real_updates,                55165
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_silent_updates_eliminated,                37849
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_1_2,             28691246
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_hits,              2256660
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_update_req,                54114
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_br_li_0_updated,                49176
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_br_pi_0_updated,                 7657
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_really_failed,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_38_0,                48236
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: conflict_fusion_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_failed,                  635
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_1_2,             29211135
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_really_failed,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: utilization,            905960936
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_12_13,                 1024
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_br_li_1_updated,                 4670
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_sum,            905960916
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: mem_blocked,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_0_1,             14205487
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_13_14,                  106
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_br_pi_1_updated,                46189
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_14_15,                   71
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli32_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_39,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_prefetch_miss,               664966
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_1_2,                55873
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_access0,              7324929
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_prefetch_hit,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_mean,                   30
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_2_3,               194236
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: access0,              7536342
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_3_4,               164399
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_prefetch_accept,               664966
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_4_5,               123588
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_miss0,                18946
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_15_16,                   36
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_16_17,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli48_srli48_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_5_6,               127755
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_forward_req,               529873
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_update_req,                57744
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_17_18,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_br_li_0_updated,                50329
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_18_19,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_br_pi_0_updated,                 7773
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_19_20,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_br_li_1_updated,                 4692
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_sum,             30037461
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_11_12,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_successfully_forward_channel_D,               329628
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_6_7,             15170438
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_successfully_forward_mshr,                87626
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: miss0,               212996
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_sum,             93093297
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: rollback,                  135
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_access1,              7250634
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_mean,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_39,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_srliw16_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_39_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: access1,              7433118
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_try,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_miss1,                24455
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_sampled,             15836289
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: miss1,               191514
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_cancelled,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_access2,              6297626
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_wakeup_mismatch,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_40,               356833
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_40,               347831
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_op_not_ld,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli1_add_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_40_0,                80301
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_overflow,              1042024
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_addr_align,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli2_add_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_41,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli3_add_1,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_41,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli31_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_12_13,                 1680
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_sampled,             29069921
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_br_pi_1_updated,                47248
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_1_2,                55873
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: access2,              6425898
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_2_3,               194236
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_set_mismatch,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_miss2,                25608
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_3_4,               164399
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_update_req,                52724
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_13_14,                  184
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_underflow,             29066887
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_br_li_0_updated,                47827
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli30_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_41_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_0_1,              6772744
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_overflow,                 2766
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_14_15,                  122
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_br_pi_0_updated,                 7549
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_20_30,                   36
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli29_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_42,              1092532
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_in_valid,             11349520
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_4_5,               123588
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: miss2,               142191
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_5_6,               127755
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_in_block,              1778124
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: ptw_resp_count,                10095
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_6_7,             15170438
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_in_fire_first_issue,              9571396
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: ptw_resp_pf_count,                  225
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_sum,            164710496
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_lsq_fire_first_issue,               828334
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_in_valid,              6425898
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_mean,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_in_fire,              6425898
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_ldu_fire_first_issue,              9571396
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_in_fire_first_issue,              6297626
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_fast_replay_issue,              1275658
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_addr_spec_success,              6383210
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_stall_out,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_30_40,                   32
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_15_16,                   76
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_br_li_1_updated,                 4639
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_40_50,                   37
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli8_andi255_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_1_2,               220991
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_42,              1071156
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli4_add_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_42_0,                99226
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_2_3,                72038
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_3_4,                63362
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_50_60,                   30
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_br_pi_1_updated,                44917
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_16_17,                   33
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_60_70,                   31
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_update_req,                93014
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_70_80,                   38
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_17_18,                   33
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_br_li_0_updated,                50481
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_80_90,                   31
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_18_19,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_br_pi_0_updated,                 7767
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_90_100,                 2799
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_19_20,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_br_li_1_updated,                 4685
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_sum,               971759
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_sum,             30035344
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_br_pi_1_updated,                47399
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_mean,                  225
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_12_13,                  752
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_4_5,               224326
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_13_14,                   71
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_5_6,               193918
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_14_15,                   67
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_6_7,               138433
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_sampled,                 4308
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_conflict,               112375
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_stall_dcache,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_addr_spec_failed,                42688
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_0_1,              2256774
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_addr_spec_success_once,              6256509
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_addr_spec_success,             10095566
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_1_2,                56037
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_addr_spec_failed_once,                41117
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_addr_spec_failed,              2196769
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s2_in_valid,              6205415
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_2_3,               206681
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli29_add_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_43,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli30_add_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_43,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_sampled,             28697678
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_wrbypass_enq_0,                90726
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_15_16,                   44
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_7_8,               234320
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_16_17,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_3_4,               171506
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_addr_spec_success_once,              9527373
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_underflow,             28693401
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_overflow,                 3034
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_wrbypass_hit_0,               214491
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_overflow,                 3913
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_wrbypass_enq_0,               131834
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_8_9,                87893
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_17_18,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_9_10,               122316
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli31_add_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_43_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_wrbypass_hit_0,               174348
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_20_30,                   53
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_wrbypass_enq_0,               103623
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_10_11,              1454109
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_18_19,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_11_12,               117746
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli32_add_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_44,              1590681
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_19_20,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_12_13,               192604
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_4_5,               124809
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s2_in_fire,              5942874
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_addr_spec_failed_once,                44023
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_5_6,               128471
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s2_in_fire_first_issue,              5932193
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_forward_tl_d_channel,               657361
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_6_7,             27097498
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s2_tlb_miss,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_hardware_prefetch_fire,               616947
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s2_tlb_miss_first_issue,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_30_40,                   63
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_wrbypass_hit_0,               150856
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_40_50,                   50
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_wrbypass_enq_0,                86910
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_50_60,                   34
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_wrbypass_hit_0,               183369
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_add_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_44,              1550400
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_sum,             30038277
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_13_14,               101646
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend: FrontendBubble,             15430917
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.fence: in_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_software_prefetch_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.fence: in_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_14_15,               212720
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_15_16,               312825
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.fence: out_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_hardware_prefetch_blocked,               143236
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.fence: out_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_60_70,                   48
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_wrbypass_enq_1,                11763
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_addw_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_44_0,               412932
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_sampled,             29214634
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_16_17,               116095
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_sum,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_hardware_prefetch_total,               828281
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_wrbypass_hit_1,                11113
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_in_valid,             12292335
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_70_80,                   36
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_wrbypass_enq_1,                 8692
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_in_fire,             11872877
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi_f00_or_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_45,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_in_fire_first_issue,              9217037
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_wrbypass_hit_1,                 1338
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_80_90,                   38
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_wrbypass_enq_1,                 6782
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_90_100,                 3955
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_wrbypass_hit_1,                  783
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_tlb_miss,                39416
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_mean,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_underflow,             29212107
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_17_18,               238335
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi127_mulw_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_45,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi255_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_wrbypass_enq_1,                 5986
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_sum,              1343367
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_wrbypass_hit_1,                 2347
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_tlb_miss_first_issue,                37212
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_stall_out,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_dly_err,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_overflow,                 2316
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_18_19,                87636
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi1_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_45_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_mean,                  209
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_real_updates,               113866
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_zexth_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_46,              1527166
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_sexth_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_in_valid,             11872877
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_0_1,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_in_fire,             11670438
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_andi1_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_46,              1491725
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_12_13,                 1021
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_sampled,                 6415
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_13_14,                  103
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_silent_updates_eliminated,               211038
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_20_30,                   23
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_19_20,               133001
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_real_updates,               118846
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_14_15,                   71
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_in_fire_first_issue,              9047184
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_zexth_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_46_0,               690635
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: conflict_fusion_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_47,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_silent_updates_eliminated,               196931
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_overflow,                 4274
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_real_updates,               104593
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_15_16,                   36
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_silent_updates_eliminated,               157167
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_16_17,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_real_updates,               106848
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_17_18,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_18_19,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_silent_updates_eliminated,               171548
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_30_40,                   39
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_20_21,              1241302
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_dcache_miss,              2670356
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_40_50,                   34
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_21_22,               165889
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_dcache_miss_first_issue,              1356725
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_50_60,                   22
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_22_23,               327225
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli32_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_47,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_dcache_real_miss_first_issue,              1356725
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli48_srli48_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_47_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_23_24,               184888
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_60_70,                   23
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_24_25,               240740
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_70_80,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_srliw16_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: redirect_num,               412883
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_num,             22174643
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_full_forward,               611241
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_80_90,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_25_26,               539030
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_90_100,                 2344
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_26_27,               313938
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli1_add_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_sum,             19429520
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_dcache_miss_full_forward,              1639178
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_27_28,               276679
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_sum,               826838
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_hits,              9782067
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_update_req,               324904
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_19_20,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_28_29,               192142
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_mean,                  236
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_29_30,               185400
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli2_add_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_mean,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_sum,               971759
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_br_li_0_updated,                99463
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_mean,                  225
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: aver_num_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_fwd_frm_d_can,               335871
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_30_31,               876451
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_sampled,                 3495
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli3_add_2,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_fwd_frm_d_chan_or_mshr,               426032
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_sum,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli31_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_sampled,                 4308
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_br_pi_0_updated,                12700
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_underflow,                 1274
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_br_li_1_updated,                 9987
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_overflow,                 2766
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_br_pi_1_updated,                96750
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_20_30,                   36
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_update_req,               315777
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_30_40,                   32
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_br_li_0_updated,               106164
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_40_50,                   37
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_br_pi_0_updated,                14124
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_50_60,                   30
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_11_12,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_br_li_1_updated,                 6726
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_31_32,               161096
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_overflow,                 2526
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_32_33,               167604
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_mean,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_stall_out,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_33_34,               173205
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli30_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_overflow,              3347415
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_60_70,                   31
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_br_pi_1_updated,                98766
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_12_13,                 1671
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_70_80,                   38
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_prefetch,               611160
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_13_14,                  182
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_update_req,               261760
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_34_35,               165837
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_35_36,               407586
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_14_15,                  121
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_80_90,                   31
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_br_li_0_updated,                95069
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_prefetch_ignored,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_15_16,                   75
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_br_pi_0_updated,                 9222
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_90_100,                 2799
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_16_17,                   33
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_sum,               960055
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_br_li_1_updated,                 6200
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_prefetch_miss,               611160
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_0_1,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli29_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_0_1,             20620034
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_mean,                  222
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_br_pi_1_updated,                92047
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_17_18,                   32
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_update_req,               278396
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_sampled,                 4315
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_36_37,               156952
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_prefetch_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_18_19,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_br_li_0_updated,                97687
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_prefetch_accept,               611160
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli8_andi255_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_1_2,              2761379
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_19_20,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_br_pi_0_updated,                 9943
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_37_38,               242509
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_overflow,                 3013
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_sum,              1343367
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_br_li_1_updated,                 5622
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_mean,                  209
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_br_pi_1_updated,                93366
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_38_39,               167944
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_39_40,               206349
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_sampled,                 6415
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: waittable_load_wait,              1068824
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_forward_req,               542171
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_successfully_forward_channel_D,               332145
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_40_41,               782174
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_underflow,                 2141
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: storeset_load_wait,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_overflow,                 3911
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: storeset_load_strict_wait,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_20_30,                   53
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: storeset_store_wait,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_30_40,                   63
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: in,             87277139
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: empty,              3508665
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_40_50,                   49
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_successfully_forward_mshr,                87867
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli4_add_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_2_3,              6660363
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_41_42,               243521
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli29_add_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: full,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: rollback,                   86
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_42_43,               267713
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli30_add_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli31_add_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_50_60,                   34
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_10_11,                 1024
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: utilization,            156946390
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_43_44,               271187
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: waitInstr,             70238485
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_11_12,                  110
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_60_70,                   48
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: stall_cycle_rob,              1277606
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_12_13,                   72
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_70_80,                   36
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_13_14,                   37
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: stall_cycle_int_dq,                69633
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_80_90,                   38
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_14_15,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli32_add_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_try,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: aver_num_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_44_45,               274415
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_45_46,               516758
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_add_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_cancelled,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: deq_dispatch_bypass_0,              2248783
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_46_47,               338311
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_wakeup_mismatch,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: deq_select_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_12_13,                  752
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_47_48,               320512
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_addw_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_90_100,                 3953
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_15_16,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: stall_cycle_fp_dq,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_sum,              1327665
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: stall_cycle_ls_dq,              9614968
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_16_17,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi_f00_or_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_op_not_ld,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: deq_oldest,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_addr_align,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_17_18,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: NoStall,             94026491
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_mean,                  206
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_18_19,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: OverrideBubble,                34773
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_48_49,               326605
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_13_14,                   69
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi127_mulw_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: deq_oldest_override_select_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_set_mismatch,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi255_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: allocate_fire_0,              2288088
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: probe_unused_prefetch,                   53
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_49_50,               335364
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_14_15,                   66
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_50_51,               773349
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FtqUpdateBubble,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_sampled,                 6432
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_19_20,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_15_16,                   44
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_51_52,               379084
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: allocate_valid_0,              2288088
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: replace_unused_prefetch,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_52_53,               360720
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_16_17,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_53_54,               325210
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: TAGEMissBubble,              5226363
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_17_18,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_54_55,               386160
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: srcState_ready_0,             34122473
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: store_has_invalid_way_but_select_valid_way,                  207
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_18_19,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_55_56,               546297
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_19_20,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_56_57,               241142
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: SCMissBubble,               508860
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_sum,               960055
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_mean,                  222
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: store_using_replacement,                 6089
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: deq_fire_0,              2211150
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_overflow,                 4255
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_sampled,                 4315
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: ITTAGEMissBubble,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_underflow,                 1302
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: RASMissBubble,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_overflow,                 2750
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_57_58,               206616
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_sum,               826838
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_zexth_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: MemVioRedirectBubble,               410292
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: OtherRedirectBubble,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_20_30,                   28
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FtqFullStall,               419193
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_30_40,                   35
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_mean,                  236
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_58_59,                96772
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: fake_tag_write_intend,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: deq_valid_0,              2211150
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_sexth_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_sampled,                 3495
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_59_60,               124855
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_andi1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_underflow,                  969
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_60_61,               269829
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_40_50,                   34
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_zexth_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_0,              2248783
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: mainpipe_tag_write,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_0,              2211150
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: ICacheMissBubble,                94075
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_50_60,                   32
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_0_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_60_70,                   33
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: ITLBMissBubble,              6120590
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_release,               210576
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: conflict_fusion_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_70_80,                   31
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_80_90,                   38
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: BTBMissBubble,               222734
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_90_100,                 2782
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FetchFragBubble,               136454
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_req_primary,                 7730
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: DivStall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli32_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_probe_resp,                  323
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_overflow,                 2315
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_61_62,                68064
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli48_srli48_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: IntNotReadyStall,                27607
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_9_10,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_req_merged,                 6530
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FPNotReadyStall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_20_30,                   23
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_62_63,              2523759
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_30_40,                   39
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_srliw16_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_probe_ttob_fix,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_1_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_10_11,                 1684
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use,              1563044
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_40_50,                   34
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_63_64,              2573535
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_50_60,                   22
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli1_add_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_11_12,                  186
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: main_pipe_penalty,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: MemNotReadyStall,              3968655
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli2_add_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: penalty_blocked_by_channel_A,                 4209
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: IntFlStall,                   60
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_12_13,                  122
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: penalty_waiting_for_channel_D,              1538297
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FpFlStall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_1_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: penalty_blocked_by_channel_C,                  136
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: penalty_waiting_for_channel_E,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_13_14,                   77
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: IntDqStall,               699684
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: penalty_from_grant_to_refill,                15462
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: penalty_waiting_for_channel_D,              1735815
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli3_add_3,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FpDqStall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_14_15,                   34
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LsDqStall,             14755128
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: prefetch_req_primary,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli31_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_60_70,                   23
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: full,              5097294
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli30_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_2_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_release,               296241
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_2_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_probe_resp,                  444
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_70_80,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: exHalf,             14072334
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: prefetch_req_merged,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadTLBStall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli29_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_probe_ttob_fix,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli8_andi255_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_80_90,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: empty,              6772744
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli4_add_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: penalty_blocked_by_channel_C,                  144
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_3_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_15_16,                   33
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadL1Stall,                18156
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: penalty_waiting_for_channel_D,              2483180
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_3_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_16_17,                   19
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadL2Stall,             10957992
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_sum,             30034046
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadL3Stall,              1535310
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_17_18,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadMemStall,             10921536
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_18_19,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_sampled,             28468310
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: StoreStall,             29054918
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_19_20,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: AtomicStall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_overflow,                 5019
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli29_add_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli30_add_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadVioReplayStall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli31_add_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_release,               377029
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_probe_resp,                 1381
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli32_add_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_1_2,             28460580
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadMSHRReplayStall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_sum,              1327665
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: ControlRecoveryStall,              1004016
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_probe_ttob_fix,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_4_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: penalty_blocked_by_channel_C,                   86
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmioCycle,                   40
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_90_100,                 2343
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_add_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_4_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: penalty_waiting_for_channel_D,              3078389
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_addw_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_mean,                  206
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: MemVioRecoveryStall,                75852
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_sampled,                 6432
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: OtherRecoveryStall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_underflow,                 2177
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FlushedInsts,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_overflow,                 3901
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: OtherCoreStall,                31909
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi_f00_or_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock: prefetch_fire_l2,              2682146
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_20_30,                   53
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_3: part_data_read_counter,             16429064
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock: prefetch_fire_l3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi127_mulw_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_30_40,                   58
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: NumStallReasons,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_4: part_data_read_counter,             24854668
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi255_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock: l1pf_fire_l2,                31974
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi1_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_sum,             86707901
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_40_50,                   46
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_5_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_5: part_data_read_counter,              6008424
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_5_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_sum,               817257
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmioCnt,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_zexth_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock: sms_fire_l2,              2650172
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_sexth_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_50_60,                   34
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_mean,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_12_13,                 2069
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_60_70,                   48
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_6: part_data_read_counter,              5872696
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_andi1_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock: sms_block_by_l1pf,                 4238
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_mean,                  233
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmio_wb_success,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_zexth_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count,             24346252
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_13_14,                  250
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_70_80,                   35
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_14_15,                  176
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_80_90,                   45
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_15_16,                  110
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_3_1: wrbypass_hit,                 2347
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: conflict_fusion_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_sum,             24346252
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmio_wb_blocked,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_sampled,                 3499
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli32_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_mean,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_90_100,                 3936
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_0_1,             15281620
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: validEntryCnt,            905960936
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_6_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_3_1: wrbypass_miss,                 5986
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_req_primary,                28531
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_16_17,                   25
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_1_2,                52548
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_req_merged,                24407
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_17_18,                   46
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_2_3,               186475
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_18_19,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_3_4,               161715
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use,              3542381
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_19_20,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_4_5,               117589
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: main_pipe_penalty,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_sum,             30034046
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_5_6,               124072
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli48_srli48_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_srliw16_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_6_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_0_0: wrbypass_hit,                 1580
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_overflow,              3616575
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_0_0: wrbypass_miss,                47896
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_overflow,                 2515
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: cmtEntryCnt,             55328834
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_0_1: wrbypass_hit,                   94
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_7_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_0_1: wrbypass_miss,                 4577
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: nCmtEntryCnt,            850632614
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_3.wrbypasses_0: wrbypass_hit,               288404
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_6_7,             14117757
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: penalty_blocked_by_channel_A,                  402
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_sum,             86707779
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_sampled,             28468310
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_3.wrbypasses_0: wrbypass_miss,               279838
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_3.wrbypasses_1: wrbypass_hit,                19595
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_underflow,             28463291
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: penalty_waiting_for_channel_D,              3470567
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_overflow,                 4616
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli1_add_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_0_1,             17672314
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: penalty_waiting_for_channel_E,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_mean,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_20_30,                   64
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_1_2,              4009247
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli2_add_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_3.wrbypasses_1: wrbypass_miss,                35493
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.mul: in_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_7_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_1_0: wrbypass_hit,                 4064
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_2_3,              8360215
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli3_add_4,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_1_0: wrbypass_miss,                49009
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count,             40824880
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli31_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_sum,             40824880
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli30_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_2_1: wrbypass_hit,                  133
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_8_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_2_1: wrbypass_miss,                 4521
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: penalty_from_grant_to_refill,                57196
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_30_40,                   83
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_sampled,             14760080
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: prefetch_req_primary,                   35
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_40_50,                   59
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.mul: in_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli29_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: prefetch_req_merged,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_50_60,                   46
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_60_70,                   45
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_1_2,                52500
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_8_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_3_0: wrbypass_hit,                 4184
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.mul: out_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli8_andi255_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli4_add_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_3_0: wrbypass_miss,                49097
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_overflow,              7516400
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli29_add_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_0_1,             17886057
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_3_1: wrbypass_hit,                35382
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_9_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_sum,             30013245
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_70_80,                   46
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.mul: out_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.bku: in_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_10_11,                  756
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.bku: in_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_11_12,                   71
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli30_add_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_1_2,              2368988
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_9_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_3_1: wrbypass_miss,                 4374
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.bku: out_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_12_13,                   68
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_2_3,              9786731
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli31_add_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock: ls_rs_deq_count,             50342804
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_80_90,                   35
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_2_3,               186462
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_sum,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_3_4,               161702
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_sampled,             26456531
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_90_100,                 4641
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_sum,              1570763
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_4_5,               117588
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_overflow,                12361
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_mean,                  203
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_5_6,               124071
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.bku: out_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_13_14,                   45
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.mul_pipe: in_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli32_add_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_sampled,                 7701
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_6_7,             14117757
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_14_15,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.mul_pipe: in_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_10_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_mean,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_10_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_15_16,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.mul_pipe: out_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_add_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_1_2,             26428000
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_sum,             94331562
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_addw_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_16_17,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.mul_pipe: out_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_0_1,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_11_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: in_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_17_18,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi_f00_or_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_11_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: in_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_18_19,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: out_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi127_mulw_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_19_20,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: out_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_overflow,                 5009
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_mean,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_sum,               817257
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi255_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_mean,                  233
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_0_1,             14004029
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_1_2,                52636
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi1_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_12_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: aver_num_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_sampled,                 3499
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_12_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.oldestSelection: oldest_override_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.oldestSelection: oldest_same_as_selected_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_underflow,                  984
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_zexth_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_2_3,               193869
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_3_4,               162475
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_11_12,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_4_5,               122003
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_12_13,                 9856
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_5_6,               124833
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_13_14,                 3068
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_6_7,             15381931
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_14_15,                 1771
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_13_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_overflow,                 2309
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_sexth_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.oldestSelection: oldest_same_as_selected_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_13_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_15_16,                  720
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_16_17,                  336
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_andi1_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_20_30,                   31
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_17_18,                  211
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_12_13,                 2054
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_30_40,                   39
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_13_14,                  248
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_18_19,                  117
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_40_50,                   29
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_zexth_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_19_20,                   86
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_14_15,                  175
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_sum,             30013245
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: conflict_fusion_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_14_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_15_16,                  109
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_sampled,             26456531
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_16_17,                   25
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_underflow,             26444170
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_17_18,                   46
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_overflow,                11161
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_14_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: fused_instr,                 1957
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_18_19,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_20_30,                  252
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: interrupt_num,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_19_20,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_30_40,                  339
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_50_60,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_sum,              1570763
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_40_50,                  161
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_60_70,                   25
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_mean,                  203
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_50_60,                  135
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_sampled,                 7701
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_70_80,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: exception_num,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_15_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_60_70,                   89
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_underflow,                 2692
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_80_90,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: flush_pipe_num,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_70_80,                   81
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_overflow,                 4608
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: replay_inst_num,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_90_100,                 2332
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_15_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_20_30,                   64
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_80_90,                   73
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_in_valid,              4498968
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: s_idle_to_idle,             28614583
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_30_40,                   82
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_90_100,                11231
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_40_50,                   59
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_in_block,              1605564
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: s_idle_to_walk,               382548
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_sum,              3570841
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_50_60,                   46
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_mean,                  125
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_60_70,                   45
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_sampled,                28399
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_70_80,                   46
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_80_90,                   34
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_overflow,                12314
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_90_100,                 4633
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_sum,              1553757
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_in_fire_first_issue,              2893404
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: s_walk_to_idle,               382548
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_mean,                  201
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: redirect_num,               412883
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_lsq_fire_first_issue,               832014
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: s_walk_to_walk,               662098
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_sampled,                 7730
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_ldu_fire_first_issue,              2893404
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: clock_cycle,             30041777
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_fast_replay_issue,              2420488
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: allocate_num,              2248783
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: utilization,           4115589642
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_stall_out,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_overflow,                 4989
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_stall_dcache,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_num_sum,              2211150
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_addr_spec_success,              4587577
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_sum,           4115589445
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_addr_spec_failed,              2244813
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_mean,                  136
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_addr_spec_success_once,              2874453
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_num_mean,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_addr_spec_failed_once,                18951
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_forward_tl_d_channel,               633001
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_num_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_hardware_prefetch_fire,               686484
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_11_12,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_num_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_overflow,               248440
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_12_13,                 9870
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_13_14,                 3021
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_14_15,                 1750
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_15_16,                  703
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_16_17,                  328
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_10_11,                 2071
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_software_prefetch_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_num_overflow,              2211150
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_11_12,                  253
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_17_18,                  207
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_0_1,                23793
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_hardware_prefetch_blocked,                59133
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_12_13,                  176
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_18_19,                  117
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_num_0_1,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_1_2,                 4390
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_13_14,                  112
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_19_20,                   84
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_14_15,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_sum,              3570841
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_15_16,                   46
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_hardware_prefetch_total,               828281
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_2_3,                12487
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: full,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_in_valid,              6832390
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_mean,                  125
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_16_17,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_in_fire,              6641300
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_3_4,                24035
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_sum,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_in_fire_first_issue,              2782485
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_sampled,                28399
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_4_5,                 5135
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_mean,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_tlb_miss,                15233
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_17_18,                   22
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_underflow,                16085
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_18_19,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_tlb_miss_first_issue,                14203
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_19_20,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_overflow,                11122
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_sum,              1553757
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_stall_out,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_20_30,                  248
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_mean,                  201
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_dly_err,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_in_valid,              6641300
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_5_6,                 5677
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_30_40,                  337
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_sampled,                 7730
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_0_1,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_in_fire,              6553611
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_6_7,                 9568
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_in_fire_first_issue,              2735332
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_underflow,                 2741
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_40_50,                  160
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_dcache_miss,              1941865
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_overflow,                 4602
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_50_60,                  134
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_20_30,                   55
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_60_70,                   89
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_7_8,                17728
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_dcache_miss_first_issue,               352488
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_30_40,                   82
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_70_80,                   81
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_8_9,                22259
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_dcache_real_miss_first_issue,               352488
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_80_90,                   73
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_40_50,                   60
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_9_10,                22511
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_full_forward,               679495
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_90_100,                11192
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_50_60,                   42
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_sum,              3527629
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_60_70,                   42
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_mean,                  123
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_70_80,                   42
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_sampled,                28531
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_80_90,                   39
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_90_100,                 4627
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_overflow,                12284
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_dcache_miss_full_forward,               847168
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_10_11,                13949
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_req_primary,                 9428
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_req_merged,                 8275
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_11_12,                16426
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_fwd_frm_d_can,               332078
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use,              1808009
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: main_pipe_penalty,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_12_13,                16795
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_fwd_frm_d_chan_or_mshr,               421035
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: penalty_blocked_by_channel_A,                 2076
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_13_14,                39332
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_stall_out,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_14_15,                42753
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: penalty_waiting_for_channel_D,              1778827
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_15_16,                31487
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: penalty_waiting_for_channel_E,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_prefetch,               679458
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_16_17,                20731
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: penalty_from_grant_to_refill,                18866
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_prefetch_ignored,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_17_18,                30645
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: prefetch_req_primary,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: prefetch_req_merged,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_18_19,                27756
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_prefetch_miss,               679454
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_12_13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_sum,             30032348
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_9_10,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_13_14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_19_20,                77077
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_prefetch_hit,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_14_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_20_21,                42737
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_prefetch_accept,               679454
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_10_11,                 9921
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_21_22,                43665
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_11_12,                 3034
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_sampled,             28223122
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_22_23,                35238
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_12_13,                 1762
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_forward_req,               525299
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_13_14,                  709
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_overflow,                 5905
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wait_for_src_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_23_24,                45701
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_14_15,                  332
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_successfully_forward_channel_D,               328496
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_0_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_15_16,                  210
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_1_2,             28213694
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_24_25,                55934
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_16_17,                  120
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_successfully_forward_mshr,                86743
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_17_18,                   86
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_25_26,               130372
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_18_19,                   44
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: rollback,                  158
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_19_20,                   24
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_sum,              3527629
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_26_27,                62507
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_mean,                  123
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_sampled,                28531
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_27_28,                33573
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_underflow,                16247
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_try,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_1_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_28_29,                58466
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_overflow,                11141
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_fail,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_29_30,               102451
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_20_30,                  233
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_11_12,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_fail_cancelled,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_2_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_30_31,                56335
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_fail_wakeup_mismatch,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_12_13,                 2691
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_30_40,                  321
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_13_14,                  352
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_40_50,                  152
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_14_15,                  203
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_31_32,                97895
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_fail_op_not_ld,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_3_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_15_16,                  140
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_50_60,                  119
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_32_33,                67243
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_fail_addr_align,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_16_17,                   43
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_33_34,                37101
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_17_18,                   51
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_60_70,                   95
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_4_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_fail_set_mismatch,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_34_35,               102380
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: wb_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_18_19,                   24
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_70_80,                   77
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_19_20,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_35_36,                36579
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: wb_release,                 7911
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_80_90,                   74
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_sum,             30032348
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: wb_probe_resp,                   25
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_36_37,                88543
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_5_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: wb_probe_ttob_fix,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_90_100,                11213
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_37_38,                76853
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_req_primary,                46096
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_sampled,             28223122
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_38_39,                76355
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_6_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: penalty_blocked_by_channel_C,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_req_merged,                39727
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_underflow,             28217217
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: penalty_waiting_for_channel_D,                65918
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_39_40,               119201
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: wb_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_overflow,                 5415
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use,              4325883
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_20_30,                   74
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: main_pipe_penalty,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_30_40,                  103
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: penalty_blocked_by_channel_A,                 1375
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_40_50,                   73
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: penalty_waiting_for_channel_D,              4210089
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_50_60,                   57
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: penalty_waiting_for_channel_E,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_60_70,                   56
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: penalty_from_grant_to_refill,                92534
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_40_41,                39669
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: wb_release,                 9665
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_70_80,                   38
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: prefetch_req_primary,                   69
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_80_90,                   52
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_7_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: wb_probe_resp,                   22
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: prefetch_req_merged,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_90_100,                 5452
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: wb_probe_ttob_fix,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_41_42,                41398
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_sum,              1817439
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: penalty_blocked_by_channel_C,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_8_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_mean,                  193
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_sum,             29995680
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_sampled,                 9402
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: penalty_waiting_for_channel_D,                80557
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_42_43,                92827
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: wb_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wait_for_src_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_43_44,                62716
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_overflow,                 5898
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_sampled,             25645567
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: wb_release,                12164
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_44_45,                78672
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_45_46,               128877
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: wb_probe_resp,                   28
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_1_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_overflow,                15358
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_46_47,                53922
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: wb_probe_ttob_fix,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_2_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_1_2,             25599471
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: penalty_blocked_by_channel_C,                   22
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_47_48,                39936
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_48_49,                98708
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_49_50,                54020
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: penalty_waiting_for_channel_D,               101177
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_3_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_50_51,                99754
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_51_52,               155701
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_4_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_52_53,                45408
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_release,                15455
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_11_12,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_probe_resp,                   30
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_53_54,                71208
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_probe_ttob_fix,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_11_12,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_12_13,                 2685
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_5_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_54_55,               125276
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_13_14,                  341
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_12_13,                18311
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_55_56,                85525
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_14_15,                  201
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_13_14,                 7212
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: penalty_blocked_by_channel_C,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_56_57,               217923
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_6_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_14_15,                 2843
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_15_16,                  140
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: penalty_waiting_for_channel_D,               128554
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_57_58,               218318
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_15_16,                 1145
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_16_17,                   43
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_58_59,                63218
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_6_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_release,                21588
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_17_18,                   51
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_16_17,                  619
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_probe_resp,                   66
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_7_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_18_19,                   24
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_17_18,                  301
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_59_60,                50385
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_probe_ttob_fix,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_19_20,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_18_19,                  191
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_7_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_60_61,               106363
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: penalty_blocked_by_channel_C,                   52
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_8_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: penalty_waiting_for_channel_D,               178898
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_61_62,               118373
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_8_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_sum,              1817439
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_19_20,                  107
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_62_63,               109894
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_mean,                  193
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_sum,             29995680
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_release,                32935
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_sum,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_sampled,                 9402
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_underflow,                 3504
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_63_64,               165007
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_sampled,             25645567
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_overflow,                 5412
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_underflow,             25630209
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_20_30,                   72
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_probe_resp,                   76
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_30_40,                  101
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_overflow,                13590
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_40_50,                   73
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_64_65,               176239
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_probe_ttob_fix,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_20_30,                  404
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_50_60,                   57
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_65_66,                85908
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_0_1,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_30_40,                  502
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_60_70,                   56
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_40_50,                  257
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_70_80,                   38
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: penalty_blocked_by_channel_C,                   61
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_66_67,               116208
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_80_90,                   52
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_50_60,                  171
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_90_100,                 5449
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_67_68,               281921
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: penalty_waiting_for_channel_D,               272381
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_68_69,               124631
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_sum,              1797683
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_60_70,                  125
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_69_70,               113447
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_70_80,                  123
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_mean,                  190
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_release,                51505
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_70_71,               110813
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_sampled,                 9428
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_80_90,                   97
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_probe_resp,                   96
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_71_72,                68105
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_90_100,                13679
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_overflow,                 5872
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_probe_ttob_fix,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_72_73,                95747
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_sum,              4371903
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_73_74,               158206
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: penalty_blocked_by_channel_C,                   60
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_mean,                   95
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: penalty_waiting_for_channel_D,               425231
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_74_75,               151480
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_sampled,                45881
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_75_76,               110817
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_release,               101661
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_76_77,               125133
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_probe_resp,                  175
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_overflow,                15279
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_probe_ttob_fix,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_77_78,                82743
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: penalty_blocked_by_channel_C,                  102
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_78_79,               106388
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_79_80,               134606
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: penalty_waiting_for_channel_D,               837471
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_80_81,               153151
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_9_10,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: wb_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_10_11,                 2701
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_81_82,               137496
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: wb_release,                  277
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_11_12,                  346
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: wb_probe_resp,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_12_13,                  205
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: blocked_entries,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: wb_probe_ttob_fix,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_82_83,               126251
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_13_14,                  140
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: scheduled_entries,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: penalty_blocked_by_channel_C,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_83_84,                79088
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: not_selected_entries,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_14_15,                   43
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: replayed_entries,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_84_85,               160053
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: penalty_waiting_for_channel_D,                 2325
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_15_16,                   52
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_85_86,               152305
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: wb_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_16_17,                   25
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_86_87,               161881
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: wb_release,                 1873
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_11_12,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_17_18,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_87_88,               157800
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: wb_probe_resp,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_18_19,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_12_13,                18454
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_88_89,               128983
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_19_20,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_13_14,                 7044
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: wb_probe_ttob_fix,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_89_90,               112195
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_14_15,                 2776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_sum,              1797683
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: penalty_blocked_by_channel_C,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_15_16,                 1124
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_mean,                  190
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_16_17,                  604
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_sampled,                 9428
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: penalty_waiting_for_channel_D,                15691
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_90_91,               165626
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_17_18,                  299
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_underflow,                 3556
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_91_92,               152527
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_18_19,                  186
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_overflow,                 5407
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: wb_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_92_93,               104512
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_19_20,                  105
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_20_30,                   64
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: wb_release,                 2740
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_sum,              4371903
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_30_40,                  106
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_93_94,               142842
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_mean,                   95
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_40_50,                   61
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: wb_probe_resp,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_94_95,                88001
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_50_60,                   59
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_sampled,                45881
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: wb_probe_ttob_fix,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_95_96,                73505
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_underflow,                30602
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_60_70,                   50
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_96_97,               161258
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: penalty_blocked_by_channel_C,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_70_80,                   44
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_overflow,                13520
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_97_98,               113196
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: penalty_waiting_for_channel_D,                22889
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_80_90,                   44
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_20_30,                  402
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_90_100,                 5444
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_98_99,               120144
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_30_40,                  499
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_req_primary,                11596
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_99_100,               201780
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: wb_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_40_50,                  256
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_req_merged,                10285
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: wb_release,                 3435
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_50_60,                  171
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use,              2093335
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_100_101,               242285
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: wb_probe_resp,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_60_70,                  123
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: main_pipe_penalty,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_101_102,               343765
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: wb_probe_ttob_fix,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: penalty_blocked_by_channel_A,                 2071
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_70_80,                  123
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_102_103,              1382488
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: penalty_blocked_by_channel_C,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_80_90,                   96
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: penalty_waiting_for_channel_D,              2059954
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_103_104,               212456
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: penalty_waiting_for_channel_D,                28655
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: penalty_waiting_for_channel_E,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_90_100,                13609
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: wb_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_104_105,               187998
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_sum,              4302281
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: penalty_from_grant_to_refill,                23205
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: wb_release,                 4368
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_105_106,               242860
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_mean,                   93
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: prefetch_req_primary,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: wb_probe_resp,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_106_107,               241043
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_sampled,                46096
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: prefetch_req_merged,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: wb_probe_ttob_fix,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_107_108,               202458
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_overflow,                15229
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_sum,             30029954
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_108_109,               130490
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: penalty_blocked_by_channel_C,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_sampled,             27933330
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_109_110,               659756
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: penalty_waiting_for_channel_D,                36429
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_110_111,               186430
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: wb_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_111_112,               122430
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_overflow,                 6984
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_1_2,             27921735
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_112_113,               136576
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: wb_release,                 5328
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: wb_probe_resp,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_113_114,               219881
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: wb_probe_ttob_fix,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_114_115,               148941
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_9_10,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_115_116,               153698
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: penalty_blocked_by_channel_C,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_10_11,                18521
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: penalty_waiting_for_channel_D,                44453
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_116_117,               145761
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_11_12,                 7073
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_117_118,               119336
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: wb_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_12_13,                 2794
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_118_119,               100757
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: wb_release,                 6568
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_13_14,                 1138
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_119_120,               124668
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_14_15,                  611
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: wb_probe_resp,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_120_121,               161170
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_15_16,                  302
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: wb_probe_ttob_fix,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_121_122,               151745
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_16_17,                  187
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: penalty_blocked_by_channel_C,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_17_18,                  108
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_122_123,               140699
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: penalty_waiting_for_channel_D,                54654
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_18_19,                   69
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_123_124,               110514
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_12_13,                 3429
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_19_20,                   54
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_124_125,               109957
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_sum,              4302281
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_13_14,                  522
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_125_126,               161392
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_mean,                   93
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_14_15,                  285
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_126_127,               189033
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_sampled,                46096
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_15_16,                  165
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_127_128,               117462
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_underflow,                30867
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_16_17,                   70
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_overflow,                13570
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_128_129,               139684
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_17_18,                   77
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_20_30,                  399
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_129_130,               119872
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_18_19,                   40
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_30_40,                  435
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_19_20,                   23
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_40_50,                  239
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_130_131,               112287
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_50_60,                  160
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_sum,             30029954
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_131_132,               149392
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue: ProbeL1DCache,                 2747
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_60_70,                  122
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_sampled,             27933330
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_132_133,               184888
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_70_80,                  122
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_underflow,             27926346
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0.wrbypass: wrbypass_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_80_90,                   92
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_overflow,                 6417
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_133_134,               123238
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_A_req,               424495
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0.wrbypass: wrbypass_miss,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_134_135,               149339
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1.wrbypass: wrbypass_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_A_hit,                67753
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_90_100,                13660
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_20_30,                   92
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_req_primary,                73885
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_135_136,               118985
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_B_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_30_40,                  121
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_req_merged,                62433
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_136_137,               112760
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1.wrbypass: wrbypass_miss,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_B_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_137_138,               179199
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_40_50,                   84
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use,              5024269
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_C_req,               420390
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_50_60,                   57
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: main_pipe_penalty,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1: ittage_table_bank_conflict,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_C_hit,                56497
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_60_70,                   58
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_blocked_by_channel_A,                  593
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1: ittage_table_updates,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_70_80,                   64
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_waiting_for_channel_D,              4831983
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_dirty,                59610
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_80_90,                   41
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_waiting_for_channel_E,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_90_100,                 6467
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_TIP,               388222
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1: ittage_table_hits,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_sum,              2104697
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_from_grant_to_refill,               148063
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_mean,                  182
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div: in_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_138_139,               175152
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_BRANCH,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: prefetch_req_primary,                   85
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_sampled,                11556
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: prefetch_req_merged,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_overflow,                 6972
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_TRUNK,               423895
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div: in_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_INVALID,                32768
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0: ittage_table_bank_conflict,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div: out_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_139_140,               114069
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div: out_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_sum,             29967891
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0: ittage_table_updates,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_140_141,               142101
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div.div: in_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_141_142,               128164
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_sampled,             24913344
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div.div: in_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_142_143,               145853
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div.div: out_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.tagArray.array_2: part_tag_read_counter,              6832390
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0: ittage_table_hits,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div.div: out_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_143_144,               211136
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_4: probe_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_A_req,               444208
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.tagArray.array_3: part_tag_read_counter,              3318358
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_4: probe_penalty,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_144_145,               208577
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.mul: in_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_A_hit,                68743
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_0_0: wrbypass_hit,                60512
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_B_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_0_0: wrbypass_miss,                 1533
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_B_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_4: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_145_146,               150863
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.mul: in_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_overflow,                17871
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_4: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_C_req,               440104
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_1_0: wrbypass_hit,               257807
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_req,              1276675
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.mul: out_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_146_147,               195569
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.mul: out_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_acquire_req,               287808
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.bku: in_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_147_148,               158742
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_C_hit,                56592
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_1_0: wrbypass_miss,                 4996
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_148_149,               173479
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.bku: in_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_1_1: wrbypass_hit,                  155
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_dirty,                61677
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_1_1: wrbypass_miss,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_acquireblock_req,               287808
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_149_150,               249493
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.bku: out_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_1_2,             24839459
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_acquireperm_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.bku: out_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_150_151,               210063
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_get_req,                 4260
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_2_1: wrbypass_hit,                21877
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_TIP,               407909
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_prefetch_req,               984130
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_2_1: wrbypass_miss,                 3876
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_BRANCH,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_3_0: wrbypass_hit,               399325
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_TRUNK,               443635
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_prefetch_from_l2,               177661
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_3_0: wrbypass_miss,               335345
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_INVALID,                32768
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_prefetch_from_l1,               806469
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_A_req,               454036
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl.sourceB: probe_buffer_util_0,             30041008
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_stall_by_mainpipe,               135851
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.directory: dirRead_cnt,              2033059
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_acquire_stall_by_mainpipe,                37851
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2i: in_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_151_152,               142351
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2i: in_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_get_stall_by_mainpipe,                 1470
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.directory: choose_busy_way,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_12_13,                 3415
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_152_153,               148008
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2i: out_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_put_stall_by_mainpipe,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_153_154,               148692
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2i: out_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_154_155,               151365
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_A_hit,                68244
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl.sourceB: probe_buffer_util_1,                  769
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_prefetch_stall_by_mainpipe,                96530
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_155_156,               227656
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_B_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl.sourceB: probe_buffer_util_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_156_157,               170631
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_req,              1245168
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_13_14,                  517
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl.sourceB: probe_buffer_util_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_B_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_14_15,                  283
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_acquire_req,               272122
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_15_16,                  164
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_16_17,                   69
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_17_18,                   74
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_11_12,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_18_19,                   39
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_12_13,                37411
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_19_20,                   23
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_13_14,                11391
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_sum,              2104697
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.itlbRepeater3: req,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_157_158,               109340
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.itlbRepeater3: resp,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_mean,                  182
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_14_15,                 3478
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_sampled,                11556
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_15_16,                 1869
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_C_req,               449930
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl.sourceB: probe_buffer_util_0,             30041067
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_C_hit,                56709
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl.sourceB: probe_buffer_util_1,                  710
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_dirty,                61290
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl.sourceB: probe_buffer_util_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_TIP,               417737
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl.sourceB: probe_buffer_util_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_BRANCH,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.serializer: canNotEnqueue,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_TRUNK,               453461
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkC: sinkC_c_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_16_17,                  810
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_underflow,                 4584
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkC: sinkC_c_stall_for_noSpace,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_17_18,                  541
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_overflow,                 6407
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkC: sinkC_toReqArb_stall,                24632
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_18_19,                  297
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_20_30,                   91
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_acquireblock_req,               272122
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_158_159,               131019
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.itlbRepeater3: req_blank,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_acquireperm_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.serializer: prefetch_train_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_INVALID,                32768
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.serializer: full,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_get_req,                 3697
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_30_40,                  120
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkC: sinkC_buf_full,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_19_20,                  197
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_40_50,                   84
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkC: NewDataNestC,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_sum,             29967891
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_50_60,                   57
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2: in_valid,             39426898
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_159_160,               135787
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.itlbRepeater3: resp_blank,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_prefetch_req,               968889
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_60_70,                   58
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkC: sinkC_c_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_sampled,             24913344
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_70_80,                   64
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkC: sinkC_c_stall_for_noSpace,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_underflow,             24895473
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_80_90,                   41
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkC: sinkC_toReqArb_stall,                22790
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_overflow,                14931
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.itlbRepeater3: req_blank_ignore_ready,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_160_161,               123876
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_90_100,                 6457
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkC: sinkC_buf_full,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_20_30,                  769
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_sum,              2082916
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkC: NewDataNestC,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_mean,                  179
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_30_40,                  855
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkC: sinkC_c_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_sampled,                11595
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_40_50,                  395
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkC: sinkC_c_stall_for_noSpace,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_50_60,                  252
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkC: sinkC_toReqArb_stall,                27166
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_overflow,                 6958
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_60_70,                  229
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkC: sinkC_buf_full,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_70_80,                  166
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkC: NewDataNestC,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_80_90,                  145
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_prefetch_from_l2,               174201
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2: in_fire,             36411804
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_prefetch_from_l1,               794688
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_90_100,                15060
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_sum,              5097961
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: in_valid,             86495054
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_mean,                   69
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: in_fire,             44358893
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_sampled,                73528
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: out_valid,             71708591
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: out_fire,             66228011
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_overflow,                17771
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: st_rs_not_ready_6,                21001
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_161_162,               187648
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.itlbRepeater3: resp_blank_ignore_ready,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_stall_by_mainpipe,               105076
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2: out_valid,             37320301
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_162_163,               144875
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater2: req,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_acquire_stall_by_mainpipe,                24253
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: sta_rs_not_ready_6,                17941
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2: out_fire,             36411804
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: std_rs_not_ready_6,                 3014
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: st_rs_not_ready_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_10_11,                 3435
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: sta_rs_not_ready_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_11_12,                  525
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: std_rs_not_ready_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_12_13,                  284
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: st_rs_not_ready_8,                33156
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_13_14,                  166
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: sta_rs_not_ready_8,                26965
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_14_15,                   70
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: std_rs_not_ready_8,                 6092
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_15_16,                   76
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: in_valid,             86495054
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_11_12,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_16_17,                   40
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_12_13,                37381
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: in_fire,             44358893
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_17_18,                   23
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_13_14,                11292
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: out_valid,             71708591
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_18_19,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_14_15,                 3419
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: out_fire,             66228011
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_19_20,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_get_stall_by_mainpipe,                 2395
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.intDispatch: in_valid,             39426898
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater2: resp,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_163_164,                81802
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_put_stall_by_mainpipe,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: st_rs_not_ready_6,                21001
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_sum,              2082916
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_15_16,                 1830
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: sta_rs_not_ready_6,                17941
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_mean,                  179
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater2: req_blank,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_164_165,                96442
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.intDispatch: in_fire,             36411804
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: std_rs_not_ready_6,                 3014
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_sampled,                11595
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_16_17,                  793
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: st_rs_not_ready_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_underflow,                 4637
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_prefetch_stall_by_mainpipe,                78428
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.intDispatch: out_valid,             37320301
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater2: resp_blank,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_165_166,                98310
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_17_18,                  536
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: sta_rs_not_ready_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_overflow,                 6403
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.intDispatch: out_fire,             36411804
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater2: req_blank_ignore_ready,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_166_167,                90124
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: std_rs_not_ready_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_20_30,                  103
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: pf_train_miss_0,              1117236
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_18_19,                  289
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: st_rs_not_ready_8,                33156
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_30_40,                  115
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: pf_train_prefetched_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: sta_rs_not_ready_8,                26965
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_40_50,                   73
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_19_20,                  197
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: std_rs_not_ready_8,                 6092
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_sum,              5097961
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: pf_train_miss_1,               701921
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_50_60,                   60
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: pf_train_prefetched_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_167_168,                99843
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: mshr_req,               884304
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_sum,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: mshr_req_stall,                20059
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_mean,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_req,              1245048
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_lookup_in,              1549750
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_60_70,                   53
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_lookup_out,              1546686
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: utilization,            810658008
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.intBusyTable: busy_count,           1108168434
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater2: resp_blank_ignore_ready,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_168_169,                96911
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_70_80,                   63
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_mean,                   69
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_80_90,                   36
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_sum,            810657972
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.fpBusyTable: busy_count,                 6586
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_169_170,                63874
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_170_171,                87859
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_mean,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_evict_in,               139296
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: pf_train_miss_2,               263361
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_evict_out,               139296
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_90_100,                 6455
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: pf_train_prefetched_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_update,               139296
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkC_req,               289367
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: tlb_req_count,               206173
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_171_172,                62976
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay.freeList: empty,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: tlb_req_count_filtered,                11797
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall,               973359
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_0_1,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_172_173,                90017
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_173_174,                79035
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: ptw_req_count,                11796
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_174_175,                92505
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: ptw_req_cycle,            104812918
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkC_stall,                24632
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_175_176,                69631
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: tlb_resp_count,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_mshr,               772571
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: ptw_resp_count,                41664
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall_by_mshr,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW.freeList: empty,                  671
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: access,                47028
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: aver_num_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_mainpipe,                12933
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: inflight_cycle,             30010441
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR.freeList: empty,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_0_1,              2256774
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_sampled,                73528
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_req_primary,                14488
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_pf_gen_conflict,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_underflow,                55757
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_update_hit,               139267
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_pht_disabled,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_lookup,              1549750
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_agt_disabled,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_overflow,                14843
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_lookup_hit,              1545129
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_20_30,                  763
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_req_merged,                12919
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_way_0,               135346
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use,              2432786
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_way_1,                 3950
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: main_pipe_penalty,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_pf_real_issued,              2654410
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_30_40,                  850
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_l1_req_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: penalty_blocked_by_channel_A,                  657
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_40_50,                  395
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_l1_req_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: penalty_waiting_for_channel_D,              2392843
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_50_60,                  251
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: penalty_waiting_for_channel_E,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_60_70,                  229
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_2,                 1452
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: penalty_from_grant_to_refill,                29010
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_3,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: prefetch_req_primary,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: recovery_stall,              1427194
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_70_80,                  166
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: control_recovery_stall,              1310399
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: prefetch_req_merged,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_80_90,                  145
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_5,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: mem_violation_recovery_stall,               116791
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: other_recovery_stall,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_6,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_sum,             30027060
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_90_100,                14972
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_7,                 2623
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l1_hit,                 5226
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_1_2,                56037
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_0.wrbypasses_0: wrbypass_hit,               567980
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_2_3,               206681
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_0.wrbypasses_0: wrbypass_miss,                  262
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_3_4,               171506
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_0.wrbypasses_1: wrbypass_hit,                55083
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l2_hit,                12664
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_4_5,               124809
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_0.wrbypasses_1: wrbypass_miss,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_176_177,                73496
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall_by_mainpipe,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter0,             29414097
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.metaArray: meta_refill_num,                   42
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_177_178,                58186
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter1,               614625
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkC_stall_by_mainpipe,                  226
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_178_179,                75695
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_grantbuf,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter2,                11972
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_179_180,                66108
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall_by_grantbuf,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter3,                 1078
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.prefetchMetaArray: meta_refill_num,                   42
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_180_181,                76194
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter4,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: mshr_req,               903956
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_181_182,                82163
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: mshr_req_stall,                21975
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkC_stall_by_grantbuf,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_req,              1265226
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_182_183,                65259
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_183_184,                57398
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_dir,               107921
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_sum,              4979753
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_8,                 1765
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: in,             89405388
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_9,                 3328
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: utilization,            159608079
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_mean,                   67
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_sampled,                73885
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: waitInstr,             70774947
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: stall_cycle_dispatch,             11743288
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: stall_cycle_fp,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_13,                 1602
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: stall_cycle_int,                 8689
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_overflow,                17636
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_sampled,             27590277
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: stall_cycle_walk,               179979
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_sum,             88833126
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_overflow,                 8265
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_mean,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_16,                  979
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_17,                37879
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_1_2,             27575790
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkC_req,               313807
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_184_185,                79887
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall,              1123876
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall_by_dir,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_185_186,                71962
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkC_stall,                27166
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkC_stall_by_dir,                13201
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l3_hit,                28077
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_1.wrbypasses_0: wrbypass_hit,               565470
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_5_6,               128471
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: sp_hit,                 1028
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_18,                  787
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_19,                 1173
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_0_1,             14923059
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_1_2,                53891
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_20,                19983
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_2_3,               189801
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_21,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_22,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_3_4,               162692
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_9_10,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_11_12,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_23,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_10_11,                37543
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_4_5,               118812
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_24,                  203
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_5_6,               124817
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_mshr,               908685
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_186_187,                91588
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: tlb_req_count,               522692
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall_by_mshr,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_187_188,                66312
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_sinkB,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: tlb_req_count_filtered,                10291
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_188_189,                62223
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_mainpipe,                14935
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_sinkC,                26079
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_189_190,                56680
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall_by_mainpipe,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_190_191,                59721
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall_by_sinkC,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_191_192,                63069
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkC_stall_by_mainpipe,                  260
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_mshrTask,               111892
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: ptw_req_count,                10282
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_grantbuf,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_25,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_12_13,                 4512
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_26,                   54
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_6_7,             14468704
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_13_14,                  753
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_sum,             88833126
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pte_hit,                29105
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_192_193,                64040
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall_by_mshrTask,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: ptw_req_cycle,            105582934
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall_by_grantbuf,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkC_stall_by_mshrTask,                11694
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_193_194,                61025
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkC_stall_by_grantbuf,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: tlb_resp_count,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_194_195,                51457
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: mshr_req,               867584
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: ptw_resp_count,                41664
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: mshr_req_stall,                18807
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_mean,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_11_12,                11335
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_sampled,             15118717
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_27,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_28,                43437
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_14_15,                  458
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_12_13,                 3442
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_29,                23967
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_15_16,                  242
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_30,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_1_2,                53891
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_31,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_16_17,                  102
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_pf_gen,              2359339
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_17_18,                   75
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_dir,               113951
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_195_196,                49069
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: inflight_cycle,             30019965
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_req,              1166827
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_196_197,                57782
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter0,             29706440
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall_by_dir,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l1_hit_pre,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_6_7,               229396
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_1.wrbypasses_0: wrbypass_miss,                 2772
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_7_8,                25326
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_1.wrbypasses_1: wrbypass_hit,                55072
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_8_9,                46604
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_1.wrbypasses_1: wrbypass_miss,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_9_10,                48431
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_13_14,                 1846
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_18_19,                   44
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_full,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_14_15,                  803
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_19_20,                   35
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_15_16,                  538
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_half,                  300
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l2_hit_pre,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_2.wrbypasses_0: wrbypass_hit,               452852
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_10_11,               558298
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_2.wrbypasses_0: wrbypass_miss,               115390
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_11_12,               265655
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter1,               259481
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_197_198,                66958
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkC_stall_by_dir,                14243
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_198_199,                67665
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkC_req,               286982
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_sinkB,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l3_hit_pre,                 9915
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_2_3,               189801
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_empty,             28400601
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_sum,             30027060
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_3_4,               162692
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_enq,              1239449
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_16_17,                  295
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_sampled,             27590277
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_17_18,                  197
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_underflow,             27582012
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_18_19,                  136
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_4_5,               118812
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_overflow,                 7608
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_19_20,                   94
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_5_6,               124817
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_sum,              4979753
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_6_7,             14468704
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_deq,              1641176
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_mean,                   67
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: sp_hit_pre,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter2,                60328
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall,               669610
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_199_200,                58050
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter3,                12144
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_sinkC,                30652
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkC_stall,                22790
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter4,                 3081
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall_by_sinkC,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter5,                  303
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_200_201,                60859
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_mshr,               483940
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_mshrTask,               126377
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall_by_mshr,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall_by_mshrTask,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_mainpipe,                10313
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkC_stall_by_mshrTask,                13247
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall_by_mainpipe,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_fire,              1165041
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pte_hit_pre,                 9915
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_12_13,               283371
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_2.wrbypasses_1: wrbypass_hit,                46042
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: tlb_req_count,                90394
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_stall,                21606
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkC_stall_by_mainpipe,                  103
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_PutFullData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_grantbuf,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_201_202,                49214
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: tlb_req_count_filtered,                19591
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_sum,            159608073
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_20_30,                  121
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_mean,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_sampled,                73885
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_0,             28600569
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_0,             28802328
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_underflow,                56249
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_access,                12469
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_2.wrbypasses_1: wrbypass_miss,                 9046
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_13_14,                72881
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_pred,               552643
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_PutFullData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: ptw_req_count,                19586
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall_by_grantbuf,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_PutPartialData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: ptw_req_cycle,            225494771
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkC_stall_by_grantbuf,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_202_203,                60721
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_PutPartialData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_dir,                99479
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_203_204,                66602
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_ArithmeticData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall_by_dir,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_204_205,                46705
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_ArithmeticData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: tlb_resp_count,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_overflow,                14909
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_0_1,              2968652
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_20_30,                  715
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_0,             28802328
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_1_2,               106646
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_30_40,                  162
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_30_40,                  785
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_40_50,                  346
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_2_3,               263915
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_40_50,                  106
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_50_60,                  233
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_3_4,               224273
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_60_70,                  226
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_4_5,               178044
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_50_60,                   66
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_70_80,                  159
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_60_70,                   64
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_80_90,                  129
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_70_80,                   58
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_90_100,                15043
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_80_90,                   33
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_5_6,               212874
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_req_primary,               157909
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_6_7,             26087372
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_90_100,                 7655
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: move_instr_count,              4799798
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_req_merged,                96398
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_sum,              2447008
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: fused_lui_load_instr_count,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use,              6587239
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_mean,                  169
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_sampled,                14430
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: main_pipe_penalty,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: ptw_resp_count,                41664
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_LogicalData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_205_206,                50014
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: inflight_cycle,             30020394
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_206_207,                38724
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkC_stall_by_dir,                11796
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter0,             29476863
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_LogicalData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter1,               406734
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_Get_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_207_208,                38694
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter2,                86908
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_Get_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter3,                38063
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_Hint_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter4,                20221
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_sinkB,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_Hint_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter5,                 9537
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_sinkC,                24625
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter6,                 2190
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall_by_sinkC,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_AcquireBlock_fire,              1165041
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_208_209,                48769
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter7,                  693
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_AcquireBlock_stall,                21606
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter8,                  445
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_mshrTask,                88185
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_209_210,                58559
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter9,                  123
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_210_211,                39095
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_AcquirePerm_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: total_prefetch,               730183
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_overflow,                 8247
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: late_hit_prefetch,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_blocked_by_channel_A,                  348
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: late_miss_prefetch,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_waiting_for_channel_D,              6160952
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: good_prefetch,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_waiting_for_channel_E,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: bad_prefetch,                  391
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_from_grant_to_refill,               316167
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_211_212,                45840
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall_by_mshrTask,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_212_213,                37358
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_213_214,                42648
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkC_stall_by_mshrTask,                11290
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_214_215,                47345
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_req,              1383580
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_AcquirePerm_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_acquire_req,               314737
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_215_216,                69076
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_acquireblock_req,               314737
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_fire,              3491395
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_acquireperm_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_216_217,                35576
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_get_req,                 4218
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_AccessAck_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_14_15,               166343
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_alt_correct,               522002
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l1_hit,                 1996
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: prefetch_req_primary,                  145
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_217_218,                54978
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_AccessAck_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter16,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_218_219,                34886
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_AccessAckData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s0_enq_fire,               288834
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_219_220,                48705
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_AccessAckData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s0_enq_valid,               288837
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_prefetch_req,              1064240
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_HintAck_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_220_221,                65702
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_prefetch_from_l2,               176743
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s0_cannot_enq,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_prefetch_from_l1,               887497
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_enq_valid,               288834
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l2_hit,                 5565
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: prefetch_req_merged,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth16,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_alt_wrong,                30641
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_15_16,               141023
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_alt_differs,               876006
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_16_17,               359413
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_on_na_ctr_updated,                80152
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_17_18,               361500
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_11_12,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth32,             30041777
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth64,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_sum,             29883867
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth128,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth256,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_12_13,                 4496
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth512,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_sampled,             23248477
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: trigger_disable,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_13_14,                  749
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: prefetch_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_HintAck_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_stall_by_mainpipe,               362436
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_enq_alloc,                16866
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l3_hit,                 4895
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_enq_update,               271968
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_221_222,                64627
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_acquire_stall_by_mainpipe,                98437
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: hash_conflict,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_get_stall_by_mainpipe,                 4742
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_222_223,                33810
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_put_stall_by_mainpipe,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_223_224,                34844
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_Grant_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_prefetch_stall_by_mainpipe,               259257
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_tlb_req_sent,                25832
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_Grant_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_fire,              1758586
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_224_225,                30127
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_GrantData_fire,              2330076
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_225_226,                43696
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_stall,                56185
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_14_15,                  450
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_15_16,                  236
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_on_na_ctr_inc,                48628
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_18_19,               369001
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_on_na_ctr_dec,                31524
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_19_20,               381003
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_overflow,                24339
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_16_17,                  102
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1000,                69134
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_17_18,                   71
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_na,               159018
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_20_21,               367737
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_na_correct,                35217
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_21_22,               557325
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_na_wrong,                27790
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_22_23,               477503
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_GrantData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_PutFullData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_ReleaseAck_fire,              1161319
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_PutFullData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_226_227,                45584
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_ReleaseAck_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_PutPartialData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_227_228,                48835
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_PutPartialData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_fire,                 2747
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_on_na,               125646
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_23_24,               715706
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_update_allocate_failure,                46295
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_24_25,               654970
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_sp_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1000,                65758
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_1_2,             23090568
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1000,                65758
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_18_19,                   43
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_25_26,               802378
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_update_allocate_success,               212333
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_26_27,               724629
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_mispred,               271201
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_27_28,              1470694
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_reset_u,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_28_29,              1335157
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_19_20,                   35
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1001,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_sum,              2447008
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1001,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_tlb_req_evict,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_ArithmeticData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_228_229,                28134
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s2_tlb_resp_valid,                25832
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_ArithmeticData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_229_230,                37546
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_29_30,              1137834
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_1,                35998
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_30_31,              1141462
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_230_231,                32645
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s2_tlb_resp_evict,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_PutFullData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s2_tlb_resp_miss,                 8966
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_LogicalData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_PutFullData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s2_tlb_resp_updated,                16866
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_231_232,                48309
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_PutPartialData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s2_tlb_resp_page_fault,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_232_233,                50828
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_mean,                  169
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1001,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1010,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_pte_hit,                 4895
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s2_tlb_resp_access_fault,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_LogicalData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_PutPartialData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_Get_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_pf_valid,              1582611
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_ArithmeticData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_Get_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_ArithmeticData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1010,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l1_hit_pre,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_233_234,                67681
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_Hint_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_pf_block_by_pipe_unready,               729972
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_LogicalData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_234_235,                48353
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_pf_block_by_enq_alloc_harzard,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_LogicalData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_235_236,                70881
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_pf_block_by_enq_update_harzard,                31599
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_Get_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_236_237,                64762
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_Hint_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_Get_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_237_238,               106855
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_pf_fire,               822711
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_Hint_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_238_239,                82922
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_prefetche_queue_busby,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_Hint_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_239_240,                87111
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_sum,              2080972
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_AcquireBlock_fire,              1758586
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_Probe_fire,                 2747
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_mean,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_AcquireBlock_stall,                56185
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_240_241,                42156
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_AcquirePerm_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l2_hit_pre,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1010,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_sampled,                14430
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_underflow,                 6183
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1011,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_overflow,                 7593
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1011,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_20_30,                  120
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1011,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1100,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_30_40,                  162
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_40_50,                  105
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1100,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_11_12,                   67
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_50_60,                   66
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1100,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_12_13,                96168
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1101,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_13_14,                19141
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_60_70,                   63
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_241_242,               132290
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_Probe_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_AcquirePerm_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_242_243,                68194
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l3_hit_pre,                 1951
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_243_244,               115145
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_fire,              1439205
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_fire,              5259267
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_244_245,               186635
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_sp_hit_pre,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_1,               126013
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_31_32,              1097831
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_2,                 7695
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_32_33,              1016724
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_245_246,               180714
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_0_1,             28556237
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_246_247,               351216
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_AccessAck_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_AccessAck_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_AccessAck_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_1_2,               898048
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_AccessAck_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_AccessAckData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_247_248,               272173
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_2_3,               579674
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_AccessAckData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_AccessAckData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_3_4,                 7692
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_HintAck_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_4_5,                  125
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_HintAck_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_AccessAckData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_248_249,               325856
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_HintAck_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_249_250,               352966
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_HintAck_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_250_251,               403170
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_ProbeAck_fire,                  971
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_251_252,               465726
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_Grant_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_ProbeAck_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_252_253,               555295
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_Grant_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_ProbeAckData_fire,                 3552
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_253_254,               255391
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_GrantData_fire,              3517104
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_ProbeAckData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_Release_fire,               887956
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_GrantData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_254_255,               224432
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_Release_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_ReleaseAck_fire,              1742163
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_12_13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_ReleaseData_fire,               546726
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_ReleaseAck_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_ReleaseData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_255_256,               539532
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: full,              2054649
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_E_channel_fire,              1165038
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_13_14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_E_channel_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_14_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_fire,                 1774
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_15_16,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_PutFullData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_stall,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_sum,              2048935
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: exHalf,             14564297
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_PutFullData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_PutFullData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: empty,                23793
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_PutFullData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_mean,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_PutPartialData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_PutPartialData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_PutPartialData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitUop,             49999980
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_PutPartialData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_pte_hit_pre,                 1951
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_2,                44398
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_33_34,              2135551
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_3,                  195
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: access_first,                43807
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_34_35,              1886269
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_3,                 1632
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_35_36,              1964836
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_4,                   49
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstr,             50000006
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_ArithmeticData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_ArithmeticData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_ArithmeticData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrMove,              2677661
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_ArithmeticData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrMoveElim,              2677661
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_LogicalData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_LogicalData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrFused,                   32
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_LogicalData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_LogicalData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrLoad,             12446011
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_Get_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_Get_fire,                   42
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrBranch,              6961932
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_Get_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_0_1,             28557967
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_Hint_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_Get_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_1_2,               926236
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrLoadWait,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_Hint_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrStore,             14020195
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_Hint_fire,                 1732
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_Probe_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: writeback,           2424700176
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_Probe_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l1_hit_first,                 2852
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_4,                  651
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_36_37,              1083352
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_alt_pred,                16698
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_37_38,               727001
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_alt_correct,                13072
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_2_3,               550039
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: walkInstr,              5038119
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_fire,              3484334
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_3_4,                 7515
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: walkCycle,              1044646
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_Hint_stall,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_4_5,                   19
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_stall,               710186
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_AcquireBlock_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: waitNormalCycle,               522353
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_AcquireBlock_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: waitBranchCycle,               816520
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_AcquirePerm_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: waitLoadCycle,             14941592
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_AccessAck_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_alt_wrong,                 3626
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_38_39,               455833
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l2_hit_first,                11953
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_14_15,                 9475
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1101,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_15_16,                 4560
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1101,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_70_80,                   58
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1110,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_16_17,                 1563
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1110,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l3_hit_first,                27961
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_39_40,               424830
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_alt_differs,                86121
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: waitStoreCycle,               129741
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_AcquirePerm_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: robHeadPC,     3675100104581430
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_fire,                   84
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_instr_cnt,              1338825
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_AccessAck_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_40_41,               273507
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_alt_on_na_ctr_updated,                 8851
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: sp_hit_first,                 1025
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_17_18,                 1309
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_80_90,                   33
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1110,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_18_19,                  738
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pte_hit_first,                28986
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_alt_on_na_ctr_inc,                 4219
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_41_42,              2791001
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_alt_on_na_ctr_dec,                 4632
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_42_43,               517620
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_na,                18051
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_43_44,                25852
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l1_hit_pre_first,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_19_20,                  549
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_90_100,                 7640
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1111,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_sum,              2421587
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1111,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_AccessAck_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_AccessAckData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_AccessAck_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_AccessAckData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_dispatch,              1444990
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_12_13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_HintAck_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_AccessAckData_fire,                   84
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_enq_rs,              2538024
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_HintAck_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_select,              1338825
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_13_14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_AccessAckData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_HintAck_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_ProbeAck_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_14_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_HintAck_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_issue,              1338825
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_15_16,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_ProbeAck_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_execute,              2677650
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_ProbeAckData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_mean,                  167
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_sum,             29883867
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1111,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_sampled,                14487
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10000,               203027
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l2_hit_pre_first,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_44_45,                 3429
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_na_correct,                 5828
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_45_46,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_na_wrong,                 2623
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_46_47,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_alt_on_na,                 9601
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_sampled,             23248477
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10000,               237488
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l3_hit_pre_first,                 9911
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_enq_rs_execute,              5355300
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_ProbeAckData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_sum,                32037
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_Grant_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_Release_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_mean,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_commit,             40701317
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_Release_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_Grant_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_instr_cnt,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_GrantData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_ReleaseData_fire,              3484334
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_dispatch,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_0_1,             30009802
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_GrantData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_ReleaseData_stall,               710186
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_enq_rs,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_E_channel_fire,              1758552
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_1_2,                31911
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_ReleaseAck_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_select,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_2_3,                   63
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_E_channel_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_issue,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_ReleaseAck_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_all,              1758552
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_execute,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_fire,                16626
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10000,               237488
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_underflow,             23224138
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10001,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_overflow,                16884
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10001,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_20_30,                 2533
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10001,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_30_40,                 2212
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10010,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_40_50,                  865
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10010,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_update_allocate_failure,                 1015
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_47_48,                  211
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_update_allocate_success,                24103
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_enq_rs_execute,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_stall,                 2369
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_all,            392577825
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_PutFullData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_commit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_PutFullData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_PutPartialData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10010,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_overflow,                 8228
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10011,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_50_60,                  593
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10011,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_60_70,                  409
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10011,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_70_80,                  325
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10100,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_80_90,                  276
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10100,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_90_100,                17126
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10100,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: sp_hit_pre_first,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_mispred,                26608
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: full,             13956225
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pte_hit_pre_first,                 9911
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_sum,              6744741
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_PutPartialData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_instr_cnt,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type1,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_ArithmeticData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_mean,                   42
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10101,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_access_first,                12469
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: exHalf,             21016013
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_reset_u,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l1_hit_first,                 1996
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10101,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_9_10,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: empty,              2256774
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_inc_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: flush,               412883
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_dec_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: hungry,               226148
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_dispatch,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type1,                16613
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_enq_rs,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type2,               119948
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_ArithmeticData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type2,             32118327
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_LogicalData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_select,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type3,                  250
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_LogicalData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type3,                12211
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: ibuffer_IDWidth_hvButNotFull,               359448
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_inc_1,                  611
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l2_hit_first,                 5565
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_10_11,                 4523
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_sampled,               157313
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10101,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_11_12,                  750
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_overflow,                24169
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_Get_fire,                16626
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_Get_stall,                 2369
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_Hint_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_issue,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_12_13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_Hint_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type5,                  277
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_execute,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_13_14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type5,               277369
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_14_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_AcquireBlock_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type6,                  391
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_enq_rs_execute,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_AcquireBlock_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type6,               108234
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_commit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_AcquirePerm_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_15_16,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type7,                 8090
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_AcquirePerm_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_sum,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type7,              1785373
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_instr_cnt,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type8,               268976
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_mean,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_fire,                33252
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type8,             51732723
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_dispatch,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type9,               953362
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10110,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_12_13,                  457
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_13_14,                  239
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10110,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_14_15,                  103
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10110,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_15_16,                   74
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_dec_1,                 6979
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_dispatch_bypass_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l3_hit_first,                 4895
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type9,            219361126
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_AccessAck_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_enq_rs,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_AccessAck_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type10,                 5675
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_AccessAckData_fire,                33252
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_select,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_0_1,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_AccessAckData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_inc_2,                  375
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_dispatch_bypass_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_dec_2,                10634
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_sp_hit_first,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10111,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_16_17,                   44
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_17_18,                   36
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10111,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_18_19,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_inc_3,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_dispatch_bypass_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_dec_3,                  337
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_19_20,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_sum,              2421587
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_dispatch_bypass_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_inc_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_pte_hit_first,                 4895
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_HintAck_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type10,              1292772
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_HintAck_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10111,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11000,                51811
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_mean,                  167
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_select_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_dec_4,                  124
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11000,                12339
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_sampled,                14487
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11000,                12339
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l1_hit_pre_first,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_issue,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type11,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_execute,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_Grant_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_enq_rs_execute,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_Grant_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type11,                 6428
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_commit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_GrantData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type12,               401543
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_instr_cnt,             22194902
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type12,             85866649
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_dispatch,             36196394
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_enq_rs,             25091345
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_select,            301484315
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_GrantData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_issue,             19517241
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_ReleaseAck_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_ReleaseAck_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_execute,             19517241
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: drop_prefetch,               128697
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: drop_prefetch,               146414
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_flow,              1056164
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_flow,              1060305
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_alloc,               188884
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_enq_rs_execute,            340518797
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_alloc,               204921
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_full,               397670
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_full,               475573
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_commit,            645217666
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: recv_prefetch,              1059825
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: recv_prefetch,              1064625
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: recv_normal,               294867
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_instr_cnt,             14020195
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: chosenQ_cancel,                  149
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: recv_normal,               318955
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_mergeA,                11296
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_dispatch,             22816390
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: chosenQ_cancel,                  214
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_mergeA,                12514
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_enq_rs,             45555942
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_util_0,             28503069
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_util_0,             28304336
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_select,             49860721
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_util_1,               897475
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_util_1,               829371
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_util_2,               198670
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_util_2,               173269
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_issue,             14020195
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_util_3,               165723
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11001,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_11_12,                   67
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11001,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_12_13,                96046
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11001,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_13_14,                18989
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11010,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_underflow,                 6259
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_14_15,                 9399
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11010,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_write_blocks_read,                 2048
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_select_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_0_provided_at_pred,              3963551
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_execute,             70123909
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_12_13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_enq_rs_execute,            134004825
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_util_3,               138398
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_13_14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_1_2,                 2619
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_commit,            364590801
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_2_3,                61766
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_instr_cnt,                   47
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_14_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_3_4,                48496
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_dispatch,                 3566
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_4_5,                 7955
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_1_2,                 2454
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_5_6,                 3686
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_2_3,                62078
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_enq_rs,                   57
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_6_7,                 2983
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l2_hit_pre_first,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_overflow,                 7599
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11010,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_20_30,                  120
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_15_16,                 4522
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11011,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_16_17,                 1544
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_7_8,                 1631
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_select,                   47
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_3_4,                44557
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_8_9,                  897
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_17_18,                 1304
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11011,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_18_19,                  729
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_30_40,                  165
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11011,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_40_50,                   83
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11100,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_19_20,                  544
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l3_hit_pre_first,                 1951
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11100,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_50_60,                   63
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_sum,              6744741
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_60_70,                   64
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11100,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_mean,                   42
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_70_80,                   52
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11101,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_sampled,               157313
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_80_90,                   39
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_underflow,               133144
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11101,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_90_100,                 7642
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11101,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_sp_hit_pre_first,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_oldest,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_0_provided_at_commit,               381439
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_oldest_override_select_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_1_provided_at_pred,              9787933
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_pte_hit_pre_first,                 1951
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_overflow,                16737
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_req_primary,                19524
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11110,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_20_30,                 2522
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11110,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_req_merged,                17190
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11110,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_1_provided_at_commit,              2416302
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: fast_blocked_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_issue,                   47
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_15_16,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_execute,                   94
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_4_5,                 6997
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_9_10,                  619
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_enq_rs_execute,                  188
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_10_11,                  605
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_2_provided_at_pred,              5291744
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: fast_blocked_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: rwHarzad,                 8112
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_30_40,                 2205
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11111,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use,              2895397
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_5_6,                 3344
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_2: in_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_6_7,                 2661
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_11_12,                  503
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_commit,                   51
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_2: in_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_7_8,                 1298
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_2: out_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_12_13,                  433
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: out_blocked,                33283
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: source_bypass_0_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_2_provided_at_commit,              1102221
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: source_bypass_1_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_3_provided_at_pred,               350878
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: source_bypass_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_3_provided_at_commit,                28040
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex0,                   78
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: main_pipe_penalty,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11111,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_40_50,                  862
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: penalty_blocked_by_channel_A,                  569
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11111,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_50_60,                  592
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100000,               578922
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: source_bypass_1_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_use_bim_at_pred,             10647671
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_fire_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_use_bim_at_commit,               456632
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_valid_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_use_altpred_at_pred,              1200053
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex1,                44276
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: srcState_ready_0,             34122473
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_use_altpred_at_commit,               159018
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex2,                14069
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_fire_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_provided_at_pred,             19394106
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_60_70,                  409
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: penalty_waiting_for_channel_D,              2847699
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_70_80,                  324
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100000,               537599
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_instr_cnt,             12446011
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_2: out_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_13_14,                  440
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_8_9,                  785
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.fpDispatch: in_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_14_15,                  418
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.fpDispatch: in_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_9_10,                  574
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_15_16,                  424
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: penalty_waiting_for_channel_E,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100000,               537599
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_80_90,                  276
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100001,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_90_100,                16979
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100001,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_valid_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_provided_at_commit,              3928002
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: srcState_ready_1,             34333855
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_dispatch,             22232892
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.fpDispatch: out_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_16_17,                  408
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_10_11,                  615
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.fpDispatch: out_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_enq_rs,             73885099
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_11_12,                  485
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_override_0,               380455
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_12_13,                  424
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_17_18,                  382
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_same_as_selected_0,               279769
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: penalty_from_grant_to_refill,                39114
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100001,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_sum,              6476770
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100010,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_0_provided_at_pred,                39023
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_fire_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_0_provided_at_commit,                 8161
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_valid_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_1_provided_at_pred,               746456
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: srcState_ready_2,             32586530
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_1_provided_at_commit,                92933
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_fire_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100010,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_mean,                   41
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_18_19,                  375
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_13_14,                  364
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_sampled,               157909
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: prefetch_req_primary,                   24
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: prefetch_req_merged,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_overflow,                23658
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_2_provided_at_pred,               630976
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_valid_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_2_provided_at_commit,                42701
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: srcState_ready_3,             35731494
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100010,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_sum,             30022252
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100011,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_select,            146557012
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_issue,             15486370
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_14_15,                  364
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_execute,            112424090
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_19_20,                  370
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_same_as_selected_1,               550009
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_enq_rs_execute,            274467472
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_20_40,                 4109
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_15_16,                  335
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_40_60,                 2017
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_16_17,                  369
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_60_80,                 1116
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_override_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_80_100,                  805
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_17_18,                  343
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_same_as_selected_2,               358676
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_100_120,                  681
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_18_19,                  334
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: issue_count_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_120_140,                  539
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_19_20,                  332
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_commit,            305832939
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: issue_count_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_140_160,                  374
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_20_40,                 3649
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: issue_count_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_instr_cnt,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_40_60,                 1643
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_160_180,                  453
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_dispatch,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_3_provided_at_pred,               137692
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_fire_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_3_provided_at_commit,                36148
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_valid_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: issue_count_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_180_200,                  180
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_60_80,                  927
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_enq_rs,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_200_220,                  154
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_80_100,                  678
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: issue_count_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_220_240,                  105
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_100_120,                  560
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: issue_count_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_240_260,                  197
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_sum,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_select,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_mean,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_260_280,                   89
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_120_140,                  458
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_issue,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_280_300,                   79
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_execute,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_140_160,                  360
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_300_320,                   54
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_enq_rs_execute,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_160_180,                  469
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_0_1,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_320_340,                   60
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_340_360,                   36
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_360_380,                   42
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_180_200,                  205
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_380_400,                  287
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_commit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: max_reqBuf_timer_max,                 1683
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_200_220,                  139
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_instr_cnt,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_220_240,                  113
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_dispatch,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_240_260,                  201
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5: from_fp_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_260_280,                   86
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5: from_fp_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_280_300,                   65
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_enq_rs,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_300_320,                   51
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_1_2,                  251
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5: out_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_select,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5: out_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_320_340,                   27
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_issue,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_2_3,                13951
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_340_360,                   35
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_3_4,                 8334
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_execute,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_4_5,                 2520
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_360_380,                   25
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_sampled,             27115329
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100011,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_overflow,                10062
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_use_bim_at_pred,             28487630
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_fire_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100011,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100100,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_use_bim_at_commit,                 7098
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_valid_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_use_altpred_at_pred,               173486
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100100,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_1_2,             27095805
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4: from_fp_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_5_6,                 1198
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4: from_fp_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_380_400,                  242
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_6_7,                  657
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: max_reqBuf_timer_max,                 1691
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_enq_rs_execute,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4: out_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_7_8,                  653
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_commit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_1_2,                  210
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4: out_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_2_3,                13178
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_instr_cnt,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_8_9,                  412
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_dispatch,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_3_4,                 6875
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_enq_rs,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_4_5,                 2295
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_select,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_5_6,                  984
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100100,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100101,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_9_10,                   67
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100101,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100101,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100110,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_10_11,                96334
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_9_10,                  293
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_6_7,                  578
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_issue,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_7_8,                  540
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_10_11,                  294
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_execute,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_8_9,                  309
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_11_12,                  238
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_enq_rs_execute,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_12_13,                  264
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_9_10,                  255
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_commit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_10_11,                  254
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_instr_cnt,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_13_14,                  255
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_11_12,                  222
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_dispatch,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_12_13,                  207
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_14_15,                  223
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_13_14,                  185
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_enq_rs,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_15_16,                  222
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_14_15,                  161
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_16_17,                  198
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_17_18,                  192
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_select,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_15_16,                  168
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_18_19,                  188
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100110,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_11_12,                19062
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100110,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_12_13,                 9426
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100111,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_11_12,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_13_14,                 4538
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100111,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_14_15,                 1554
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100111,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_12_13,                 6415
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_15_16,                 1311
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_13_14,                 1375
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_16_17,                  736
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101000,                91231
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_14_15,                  813
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_17_18,                  548
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_19_20,                  158
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_issue,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_20_40,                 2654
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_7,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_16_17,                  152
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_execute,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_7,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_40_60,                 1525
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_15_16,                  414
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_18_19,                  366
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_16_17,                  167
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101000,                64128
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_19_20,                  309
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_use_altpred_at_commit,                18051
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_provided_at_pred,              1554147
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_0_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_provided_at_commit,               179943
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_conf_at_pred,             20517136
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_conf_at_commit,              3604074
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_unconf_at_pred,               431117
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_1_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_unconf_at_commit,               503871
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_60_80,                 1018
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_17_18,                  176
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_80_100,                  707
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2AccessIndex0,                47025
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_enq_rs_execute,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_18_19,                  159
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_8,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_19_20,                  162
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_commit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_17_18,                  136
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_sum,              6476770
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101000,                64128
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_18_19,                   83
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_mean,                   41
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101001,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_19_20,                   54
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_sampled,               157909
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101001,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_sum,             30022252
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_underflow,               134251
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101001,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_overflow,                16823
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_sampled,             27115329
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101010,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_underflow,             27105267
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101010,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_20_30,                 2353
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101010,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2AccessIndex1,                33680
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_100_120,                  585
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_8,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_instr_cnt_fma,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_20_40,                 2282
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_9,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_120_140,                  485
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_40_60,                 1232
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_140_160,                  400
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_9,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_60_80,                  776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_160_180,                  294
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_enq_rs_execute_fma,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_80_100,                  569
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_180_200,                  177
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_sum,                   32
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_execute_fma,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_200_220,                   73
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2AccessIndex2,                29710
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101011,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_overflow,                 9104
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101011,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_20_30,                  177
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_30_40,                 1962
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101011,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_30_40,                  247
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_40_50,                  748
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101100,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_40_50,                  138
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101100,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_100_120,                  441
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_mean,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_120_140,                  399
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_220_240,                   32
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_140_160,                  373
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_240_260,                   46
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_160_180,                  294
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_instr_cnt,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_180_200,                  188
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_dispatch,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_200_220,                   64
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_0_1,             30041764
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_1_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_agree_at_pred,             20085585
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2AccessIndex3,                29680
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_50_60,                  558
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101100,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_50_60,                   93
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_60_70,                  390
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101101,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_70_80,                  303
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex0,                32972
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_enq_rs,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_220_240,                   37
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_260_280,                   29
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_select,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101101,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_60_70,                   88
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_80_90,                  279
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_70_80,                   83
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_90_100,                17065
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex1,                32907
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_agree_at_commit,              4004047
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_disagree_at_pred,               431551
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_2_3,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_240_260,                   46
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_3_4,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_80_90,                   72
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101101,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_req_primary,               328237
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_90_100,                 9164
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_req_merged,               121464
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101110,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_sum,              2914883
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use,              9392156
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex2,                32817
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_mean,                  149
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101110,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: main_pipe_penalty,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101110,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex3,                32772
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_2_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_disagree_at_commit,               103898
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_2_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex4,                32680
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101111,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_sampled,                19438
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_blocked_by_channel_A,                 1002
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101111,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101111,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_waiting_for_channel_D,              8418594
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110000,               395898
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_waiting_for_channel_E,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_overflow,                10031
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110000,               319014
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_280_300,                   22
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_260_280,                   32
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_300_320,                   29
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_280_300,                   27
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_320_340,                   23
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_issue,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_execute,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_300_320,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_340_360,                   30
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110000,               319014
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_from_grant_to_refill,               656953
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: prefetch_req_primary,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110001,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: prefetch_req_merged,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110001,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_sum,             29713539
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_enq_rs_execute,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_320_340,                   22
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_commit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_360_380,                   22
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_340_360,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_380_400,                  215
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_instr_cnt,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_360_380,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: max_reqBuf_timer_max,                 1247
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex5,                32584
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_used_at_pred,             20948253
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_sum,                   32
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_380_400,                  175
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: max_reqBuf_timer_max,                 1646
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_1_2,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110001,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110010,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_sampled,             20308725
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110010,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110010,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110011,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_mean,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_1_2,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_2_3,                  899
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_2_3,                  768
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_3_4,                  801
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_3_4,                  733
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_dispatch,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_4_5,                  581
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_4_5,                  508
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_5_6,                  383
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_enq_rs,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_5_6,                  376
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_select,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_0_1,             30041764
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_6_7,                  298
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_6_7,                  285
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_7_8,                  273
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_7_8,                  232
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_8_9,                  205
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_8_9,                  185
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_2_3,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_issue,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_9_10,                  138
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_9_10,                  174
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_3_4,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_execute,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_10_11,                  149
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_enq_rs_execute,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_11_12,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_overflow,                32996
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_used_at_commit,              4107945
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_3_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_10_11,                  198
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex6,                32458
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110011,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_12_13,                 6415
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110011,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_1_2,             19980488
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110100,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex7,                32306
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_update_on_mispred,               302805
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_3_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_update_on_unconf,               320526
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_mispred_but_tage_correct,                 2487
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_correct_and_tage_wrong,                 8327
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_4_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110100,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_13_14,                 1349
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_4_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_11_12,                  165
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_11_12,                  164
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_commit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_12_13,                  125
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_14_15,                  800
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110100,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_15_16,                  411
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110101,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110101,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_16_17,                  160
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkC: sinkC_c_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_5_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex1,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkC: sinkC_c_stall_for_noSpace,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_5_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkC: sinkC_toReqArb_stall,                20458
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex2,                  129
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_12_13,                  156
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_13_14,                  117
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: utilization,            868360425
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_13_14,                  162
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_14_15,                  137
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_14_15,                  143
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_sum,            868360348
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_15_16,                  132
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_15_16,                  119
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkC: sinkC_buf_full,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_16_17,                  109
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_17_18,                  114
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_mean,                   28
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_18_19,                   97
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkC: NewDataNestC,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_6_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex4,                  303
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110101,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_17_18,                  133
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110110,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_18_19,                   81
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110110,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_19_20,                   53
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110110,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_sum,              2914883
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110111,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_mean,                  149
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110111,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_sampled,                19438
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_underflow,                 9407
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_0,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_6_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_0,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_1,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_19_20,                  110
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_16_17,                  129
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_20_40,                 1649
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_0,             11052645
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_17_18,                  144
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_0,             11052645
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_18_19,                  132
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_1,              8849357
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_40_60,                  998
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_1,              8849357
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_60_80,                  648
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_19_20,                  149
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_2,              4406043
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_80_100,                  493
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_100_120,                  418
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_20_40,                 2087
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_2,              4406043
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_120_140,                  333
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_7_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_2,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_11_12,                  173
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110111,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_12_13,               211789
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_overflow,                 9078
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111000,                51185
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_13_14,                39050
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_20_30,                  176
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_14_15,                24368
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111000,                 3123
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_15_16,                10947
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111000,                 3123
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex6,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_40_60,                 1318
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_140_160,                  308
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_overflow,                71411
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_60_80,                  850
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_3,              4902769
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_7_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_2,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_0_1,              2505471
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_80_100,                  599
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_160_180,                  250
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_1_2,               139979
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_180_200,                  183
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_100_120,                  478
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_2_3,               238979
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_120_140,                  426
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_200_220,                   97
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_3_4,               286307
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_220_240,                   36
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_3,              4902769
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_4_5,               338007
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_240_260,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_140_160,                  324
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_5_6,               276736
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_160_180,                  285
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_6_7,               275902
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_180_200,                  167
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_8_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_3,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_8_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: prefetch_req_receive,             20969528
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_260_280,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_7_8,               213197
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_200_220,                   77
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_280_300,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_8_9,               601245
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_300_320,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_220_240,                   44
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_9_10,               505035
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_320_340,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_240_260,                   29
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_10_11,              1074960
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_340_360,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_16_17,                 2730
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_30_40,                  244
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111001,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_40_50,                  138
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_17_18,                 3957
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111001,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_18_19,                 1289
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111001,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex8,                  190
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: prefetch_req_send_piq,                 1732
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_9_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_11_12,               874778
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_360_380,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_260_280,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_6,              2211150
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_12_13,               708374
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_380_400,                  155
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_fencei,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_9_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_behind,             15347782
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_tlb_miss,                   56
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_50_60,                   92
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111010,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_19_20,                  938
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_60_70,                   88
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111010,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_sum,             29713539
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_70_80,                   83
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111010,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111011,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_80_90,                   72
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_sampled,             20308725
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111011,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_underflow,             20275729
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_90_100,                 9138
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111011,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_overflow,                19223
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111100,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_sum,              2886747
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_20_30,                 4621
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111100,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_mean,                  147
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_30_40,                 4096
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111100,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_sampled,                19524
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_40_50,                 1603
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111101,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_50_60,                 1060
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_overflow,                10000
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111101,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111101,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_60_70,                  774
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_70_80,                  667
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111110,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_80_90,                  531
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_tlb_except,                   56
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_10_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_mainPipe,              4018285
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_10_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: max_reqBuf_timer_max,                 1869
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_13_14,               872502
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_280_300,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_6,              2211150
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_14_15,               813193
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_300_320,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_2_3,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_320_340,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_3_4,                   57
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_15_16,               795033
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_4_5,                  112
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_16_17,               641202
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_9,              8230246
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_340_360,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_5_6,                   97
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_9,              8230246
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_360_380,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_6_7,                   85
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_17_18,               514729
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_10,              5270386
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_7_8,                  100
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_380_400,                  194
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_10,              5270386
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_8_9,                   87
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: max_reqBuf_timer_max,                 1745
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_18_19,               537393
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_11,              2970502
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_19_20,               451595
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_11,              2970502
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_1_2,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_20_21,               421549
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_9_10,                   93
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_2_3,                   30
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_sum,             47893098
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_10_11,                  119
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_3_4,                   69
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_90_100,                19644
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111110,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_sum,              9719804
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_missUnit,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex10,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_4_5,                  133
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_21_22,               426145
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_5_6,                  124
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_11_12,                   99
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_22_23,               517695
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_23_24,               510875
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_6_7,                   98
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_12_13,                   86
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_0_1,             13007731
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_13_14,                   78
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_7_8,                  132
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_14_15,                   67
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_24_25,               377877
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_8_9,                  128
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_15_16,                   78
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_1_2,              3961741
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_25_26,               287215
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_9_10,                  111
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_2_3,              3929582
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_16_17,                   82
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_26_27,               319196
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_3_4,              3744592
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_17_18,                   68
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_27_28,               250449
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_4_5,              3028304
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_18_19,                   81
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_5_6,              1629773
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_10_11,                  131
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_19_20,                   76
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_6_7,               610850
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111110,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_mean,                   29
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_hit_cache,              5619868
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_11_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_pmp,                   64
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_11_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_hit_pf,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_hit_piq,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_11_12,                  110
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_7_8,               122388
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_20_40,                 1163
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_12_13,                  130
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_28_29,               278701
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_13_14,                   97
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_40_60,                  776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_8_9,                 6815
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_60_80,                  537
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_29_30,               248258
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_14_15,                   89
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_30_31,               284867
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_80_100,                  408
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_31_32,               265502
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_15_16,                  100
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_16_17,                   74
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_sum,             47852499
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_17_18,                  107
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_100_120,                  308
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_18_19,                   98
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_19_20,                   92
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_32_33,               206228
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_20_40,                 1511
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_33_34,               202942
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_40_60,                 1049
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_120_140,                  279
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_60_80,                  702
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111111,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_sampled,               327354
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111111,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex12,                  360
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_140_160,                  260
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_34_35,               251407
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_80_100,                  538
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_0_1,             13095857
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_160_180,                  244
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_100_120,                  416
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_180_200,                  158
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_1_2,              4089660
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_35_36,               188016
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_120_140,                  315
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_36_37,               281104
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_200_220,                   91
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_37_38,               433988
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_2_3,              3690930
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_220_240,                   36
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_140_160,                  295
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_38_39,               497501
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_240_260,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111111,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_overflow,                32950
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: tlb_req_count,                 1494
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_3_4,              3679842
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_160_180,                  248
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_39_40,              1887584
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_4_5,              3049369
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_260_280,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_40_41,               516112
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_180_200,                  159
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_280_300,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_12_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: tlb_req_count_filtered,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_12_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: ptw_req_count,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex15,                   37
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_300_320,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_200_220,                   93
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_5_6,              1648094
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_320_340,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_41_42,               214557
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_220_240,                   44
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_340_360,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_6_7,               626307
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_42_43,               812205
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: ptw_req_cycle,                 1684
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_240_260,                   36
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_43_44,               179837
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_360_380,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_7_8,               148071
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_260_280,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_380_400,                  147
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_280_300,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_8_9,                13646
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: max_reqBuf_timer_max,                 1962
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_300_320,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_44_45,               287633
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_320_340,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: drop_prefetch,               118064
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_340_360,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_flow,              1009867
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_360_380,                   25
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_alloc,               156960
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_380_400,                  167
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_45_46,               154465
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_full,               195066
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_46_47,               188305
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2: from_fp_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: max_reqBuf_timer_max,                 1524
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_47_48,               151714
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2: from_fp_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: recv_prefetch,               984607
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2: out_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_48_49,               174649
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: recv_normal,               292068
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2: out_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_sum,            461572142
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_49_50,               113568
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: L3MissMatch_0,              7246977
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_50_51,               154095
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_0_1,              3939795
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: tlb_resp_count,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex0,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_mean,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_1_2,              2116016
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3: from_fp_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_13_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: ptw_resp_count,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex1,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_9_10,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_10_11,                 6444
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_overflow,                13732
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex2,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3: from_fp_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: chosenQ_cancel,                   92
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_51_52,               142928
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_mergeA,                 9722
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_2_3,              1798535
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3: out_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_util_0,             28869747
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_3_4,              1496517
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3: out_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_52_53,               328899
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0: from_fp_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_4_5,              1306288
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_53_54,               459584
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0: from_fp_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_util_1,               753702
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_54_55,               317092
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_5_6,              1157022
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0: out_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_6_7,              1037197
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0: out_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_util_2,               132311
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_55_56,               606087
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_dispatch_bypass_0,               791316
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_56_57,              1882183
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_util_3,                90951
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_57_58,                76267
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_dispatch_bypass_1,              1042255
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_7_8,               944530
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_dispatch_bypass_2,              1391307
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_1_2,                 1792
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_8_9,               919729
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_select_0,              5522533
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_58_59,               238025
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_2_3,                53981
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_select_1,              6543820
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_3_4,                43479
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_9_10,               869583
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_select_2,              5173875
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_10_11,               846125
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_0_1,              3213450
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_11_12,                 1362
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_1_2,               893939
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_12_13,                  808
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_oldest,              1364020
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_4_5,                 6457
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_59_60,               378554
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_oldest_override_select_0,              1362500
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_5_6,                 2910
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_60_61,               134516
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_6_7,                 2358
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_oldest_override_select_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_7_8,                 1099
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_11_12,               821518
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_0_0,               237185
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_8_9,                  614
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_61_62,               172470
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_12_13,               822876
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_1_0,              1642559
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_62_63,               265213
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_9_10,                  458
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: inflight_cycle,                 1496
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_13_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter0,             30040281
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_13_14,               786790
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_2_0,                33960
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_63_64,                91380
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_14_15,               776942
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_64_65,               187807
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_10_11,                  443
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_3_0,               244506
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_15_16,               730888
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_11_12,                  327
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_16_17,               690594
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_65_66,                73737
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_0_1,               237264
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_17_18,               613377
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_66_67,                57762
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_12_13,                  293
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_1_1,              1766070
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_18_19,               558391
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_67_68,                69690
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_2_1,                30792
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_19_20,               499152
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_13_14,                  265
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_3_1,               245474
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_68_69,                86456
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_0_2,               236374
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_69_70,                25443
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_14_15,                  280
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_20_21,               453177
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_1_2,              1892079
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_70_71,                55876
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_2_2,                33284
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_15_16,                  231
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_71_72,                42862
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_21_22,               420283
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_72_73,                66927
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_3_2,               195226
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_22_23,               394997
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_fire_0,              9450242
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_23_24,               368512
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_valid_0,              9468712
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_73_74,                41761
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: srcState_ready_0,             17294511
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_24_25,               337103
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_fire_1,              7897203
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_74_75,                54708
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_16_17,                  251
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_25_26,               321854
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_valid_1,              7897203
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_26_27,               303477
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: srcState_ready_1,             18665707
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_27_28,               283823
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_fire_2,              5316250
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_17_18,                  255
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_valid_2,              5352130
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_28_29,               272456
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: srcState_ready_2,             21118499
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_29_30,               264689
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_fire_0,              7536343
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_30_31,               234488
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_18_19,                  252
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_valid_0,              7536343
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_31_32,               221231
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_not_first_issue_0,               211413
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_75_76,                31201
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_19_20,                  239
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_32_33,               211706
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_76_77,                40817
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_33_34,               199024
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_fire_1,              7433119
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_77_78,                47319
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter1,                 1300
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_2_3,               714783
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_13_14,                  413
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_3_4,              1303861
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_4_5,              1872655
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_14_15,                  164
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_11_12,                  173
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_20_40,                 2583
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_78_79,               131618
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_34_35,               190050
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_valid_1,              7433119
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_35_36,               182611
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_40_60,                 1060
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_36_37,               182750
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_5_6,              2666940
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_15_16,                  135
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_6_7,              2824594
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_12_13,               211413
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_7_8,              2297193
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter2,                  196
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_not_first_issue_1,               182484
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_60_80,                  569
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_fire_2,              6425898
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_79_80,               185738
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_37_38,               163993
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_valid_2,              6425898
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: full,               317356
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_38_39,               161611
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_80_100,                  410
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_not_first_issue_2,               128272
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_39_40,               151894
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_100_120,                  370
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_0,              2080360
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_40_41,               150504
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_120_140,                  330
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_0,              2040649
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: exHalf,              8723949
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_41_42,               148069
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_0_0,              1571476
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: empty,              2505471
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_140_160,                  209
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_42_43,               139902
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_1,              2090574
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_160_180,                  297
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_43_44,               146524
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_14_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_180_200,                  141
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_1,              2031471
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_44_45,               136849
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_200_220,                  106
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_1_0,              1636527
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_45_46,               132606
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_220_240,                   97
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_2,              1937950
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_46_47,               127960
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_240_260,                  185
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_2,              1903948
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_47_48,               123710
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_260_280,                   75
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_2_0,              1223014
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_48_49,               122538
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_280_300,                   42
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_13_14,                38793
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_8_9,              1693293
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_16_17,                   82
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_14_15,                24281
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_9_10,              1003372
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_17_18,                   54
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_15_16,                10875
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_10_11,               804557
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_18_19,                   35
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_16_17,                 2710
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_11_12,               477453
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_19_20,                   22
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_17_18,                 3947
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_12_13,               381082
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_sum,              2886747
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_18_19,                 1281
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_mean,                  147
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_13_14,               403115
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_19_20,                  931
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_sampled,                19524
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_14_15,               332875
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_14_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_300_320,                   38
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_3,              1923796
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_49_50,               121435
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_320_340,                   29
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_3,              1894472
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_50_51,               111980
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_3_0,               995342
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_51_52,               101539
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_340_360,                   31
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_4,              1772025
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_360_380,                   25
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_52_53,                94618
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_4,              1740567
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_53_54,                89222
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_15_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_15_16,               356991
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_sum,              9719804
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_16_17,               383485
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: entryPenalty1,                 1759
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_15_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_17_18,               332761
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_underflow,                 9524
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_18_19,               370386
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_mean,                   29
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_overflow,                 9096
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_19_20,               309837
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_sampled,               327354
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: entryReq1,                   34
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_16,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2RefillIndex0,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_sum,                 1689
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_16,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_mean,                   49
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2RefillIndex1,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_20_21,               256929
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_underflow,               294404
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_21_22,               164617
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_20_30,                  166
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_overflow,                19219
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_22_23,               132935
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_30_40,                  235
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_20_30,                 4605
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_23_24,               142916
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_40_50,                  116
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_16_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_sampled,                   34
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2RefillIndex2,                 1064
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_54_55,                84343
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_380_400,                  182
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_4_0,              1087038
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_55_56,                73377
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: max_reqBuf_timer_max,                 1511
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_5,              1882055
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_56_57,                85006
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_5,              1843598
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_57_58,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_5_0,               676129
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_1_2,                   98
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_58_59,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_6,              1547948
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_2_3,                 9877
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_59_60,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_6,              1522857
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_60_61,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_3_4,                 6485
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_6_0,               679521
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_61_62,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_4_5,                 1865
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_7,               876944
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_62_63,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_5_6,                  788
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2RefillIndex3,                 1061
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_7,               864125
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_63_64,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_6_7,                  419
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_16_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex0,                   87
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_30_40,                 4078
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_50_60,                   98
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_17,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex1,                  797
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_7_8,                  377
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_0_1,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_7_0,               206045
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_8_9,                  207
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_40_50,                 1600
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_24_25,               147684
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_60_70,                   86
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_50_60,                 1058
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex2,                 1878
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_8,               856309
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_9_10,                  178
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_8,               824460
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_10_11,                  173
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_11_12,                  154
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex3,                 1862
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_70_80,                   74
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_25_26,               105464
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_60_70,                  772
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_80_90,                   78
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_26_27,               110192
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex4,                 2474
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_17,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex5,                 2459
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_8_0,               735715
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_12_13,                  144
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_27_28,               101961
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_70_80,                  667
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_90_100,                 9147
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_17_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_10_20,                   27
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_13_14,                  112
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_9,               330815
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_17_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex6,                 2468
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: do_uarch_drain,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_80_90,                  530
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_28_29,               163789
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_90_100,                19640
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: vaddr_match_failed,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_sum,              9075068
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex7,                 2449
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_18,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_14_15,                  117
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_9,               322309
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_15_16,                   89
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_9_0,               320657
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_16_17,                  100
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_40_50,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_18,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_50_60,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_sum,            132283460
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_29_30,               115340
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_mean,                   27
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_mean,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_30_31,               108553
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_sampled,               328237
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_31_32,                92686
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_overflow,                31774
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_overflow,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_17_18,                  107
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_10,               313809
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex0,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_60_70,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_18_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_32_33,                75923
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_0_1,              4637732
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_33_34,                74705
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_34_35,               100687
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_1_2,              1621443
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_35_36,               139765
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_70_80,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_18_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_80_90,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex1,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_2_3,               834760
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_36_37,               166484
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_3_4,               421461
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_37_38,               113362
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_10,               306488
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_18_19,                   94
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_19_20,                   89
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_10_0,               302072
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_20_40,                 1313
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_11,               103968
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_40_60,                  735
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_11,               103352
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_60_80,                  455
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_11_0,                96016
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_80_100,                  348
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_38_39,               135027
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex2,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_19,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_90_100,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_19,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_100_110,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_39_40,               132550
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_4_5,              7702913
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_40_41,                68731
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_5_6,              3034893
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_19_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_110_120,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_19_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_12,               105551
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_41_42,                60044
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_6_7,              5583688
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_42_43,                55880
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_7_8,              2602520
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_12_13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_100_120,                  300
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_12,               104852
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_13_14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_12_0,               100765
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_120_140,                  276
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex4,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_14_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_140_160,                  203
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_120_130,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_8_9,              2654439
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_43_44,                40354
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_9_10,               700863
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_15_16,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_160_180,                  148
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_13,                94326
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_16_17,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_180_200,                   72
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_13,                93947
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_17_18,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_13_0,                91460
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_200_220,                   33
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_18_19,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_130_140,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex6,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_9_10,                  173
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_10_11,               240492
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_44_45,                59152
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_10_11,               212047
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_11_12,                 5236
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_11_12,                38903
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_12_13,                 1037
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_14,                91949
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_19_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_45_46,                39670
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_12_13,                24310
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_13_14,                  216
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_46_47,                62560
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_13_14,                10916
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_14_15,                   65
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_20_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_140_150,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_14_15,                 2720
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_15_16,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex8,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_20_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_150_160,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_21,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_160_170,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_20_21,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_220_240,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_47_48,               138174
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_15_16,                 3955
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_req_valid,             14075034
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_21,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_170_180,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex10,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_21_22,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_240_260,                   25
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_22_23,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_14,                91607
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_260_280,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_23_24,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_14_0,                89522
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_280_300,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_24_25,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_300_320,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_21_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_180_190,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_320_340,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_15,                83666
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_25_26,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_340_360,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_15,                83286
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_26_27,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_360_380,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_15_0,                73253
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex12,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_21_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_190_200,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_req_fire,             14020183
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_48_49,               241930
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_16_17,                 1289
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_merge,              9062306
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_49_50,               125448
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_17_18,                  935
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_newline,              4957877
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_50_51,              1854301
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: dcache_req_valid,              3542822
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_18_19,                  668
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_51_52,               297696
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: dcache_req_fire,              3315611
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_19_20,                  547
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_idle,             27269554
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_27_28,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_380_400,                  113
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_200_210,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_22,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_52_53,               302415
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_flush,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex14,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: max_reqBuf_timer_max,                 1647
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_28_29,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_16,                77492
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex15,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_29_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_16,                77114
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_1_2,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_30_31,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_16_0,                70013
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_2_3,                  450
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_31_32,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_17,                65779
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_3_4,                  425
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_32_33,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_17,                65238
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_4_5,                  329
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_33_34,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_17_0,                60007
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_5_6,                  209
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_53_54,               366386
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_replace,              2772223
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_sum,              9075068
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_54_55,               279861
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l1Refill,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_22,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_210_220,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l2Refill,                 2139
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_mean,                   27
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: evenCanInsert,             30019537
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_55_56,               104751
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_22_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_220_230,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_6_7,                  128
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_34_35,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_18,                65638
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_7_8,                  119
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_35_36,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_18,                65291
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_8_9,                  106
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_36_37,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_18_0,                58581
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_9_10,                   93
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_37_38,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_19,                49103
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_38_39,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_10_11,                  100
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l3Refill,                14474
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_sampled,               328237
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_56_57,               131571
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: oddCanInsert,             30019234
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: spRefill,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_230_240,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_22_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_240_250,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_23,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_250_260,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l1Refill_pre,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_260_270,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: mainpipe_resp_valid,              3309522
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_57_58,               135877
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_underflow,               296463
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_270_280,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l2Refill_pre,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_280_290,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_23,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l3Refill_pre,                 5329
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_overflow,                19144
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: refill_resp_valid,                 4350
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: spRefill_pre,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_58_59,               138140
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_20_30,                 4353
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: replay_resp_valid,                 1739
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_59_60,               202003
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_23_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_290_300,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: coh_timeout,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_60_61,                32802
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_30_40,                 3658
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_61_62,                35704
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: reset_timeout,                  459
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_62_63,                20274
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_40_50,                 1291
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: ssit_update_lxsx,                  912
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_63_64,                29861
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_50_60,                 1041
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: ssit_update_lysx,                  205
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wait_for_src_0,            184475165
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_60_70,                  755
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_0_0,              4819887
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_70_80,                  611
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: mshr_req,               844876
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_19,                48554
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_11_12,                   69
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_19_0,                49587
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_39_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_12_13,                   67
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_40_41,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_20,                50690
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_13_14,                   58
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_20,                50197
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_41_42,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_14_15,                   59
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_20_0,                50102
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_42_43,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_15_16,                   65
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_21,                29999
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_43_44,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_16_17,                   59
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_44_45,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_21,                29193
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_45_46,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_17_18,                   61
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_21_0,                30629
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_46_47,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_18_19,                   64
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_22,                30299
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: mshr_req_stall,                18070
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: entryPenalty0,                15529
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_23_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: ssit_update_lxsy,                  248
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_0_0,              4444518
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_80_90,                  506
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: ssit_update_lysy,                  495
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_1_0,              2646780
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_90_100,                19559
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_24,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: entryReq0,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_req,              1144399
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_19_20,                   68
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_22,                29777
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_47_48,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_22_0,                30873
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_20_40,                  875
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_48_49,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_23,                25875
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_40_60,                  546
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_49_50,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_23,                25058
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_60_80,                  346
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_50_51,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_23_0,                27185
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_1_0,              2537897
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: ssit_update_should_strict,                  101
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_req_primary,               445227
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkC_req,               271163
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_24,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_sum,                15513
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_2_0,              1040183
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: ssit_update_strict_failed,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_req_merged,               155673
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_2_0,               991152
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_mean,                 1939
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_24_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use,             10972207
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_3_0,               779169
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: main_pipe_penalty,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_3_0,               724355
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_24,                26234
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_80_100,                  295
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_51_52,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_24,                25390
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_52_53,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_100_120,                  235
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_24_0,                27084
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_53_54,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_120_140,                  198
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_25,                21980
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_54_55,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_sampled,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_24_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_25,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_overflow,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_25,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_25_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall,               544755
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: hint_grantBufferHint_valid,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_blocked_by_channel_A,                  872
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_4_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_waiting_for_channel_D,              9670482
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: hint_s1_valid,                32106
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_25_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_10_20,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_26,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_140_160,                  155
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_55_56,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_160_180,                  130
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_25,                21524
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_56_57,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_25_0,                25130
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_57_58,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_26,                24170
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_180_200,                   74
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkC_stall,                20458
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_waiting_for_channel_E,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: hint_s2_valid,                  616
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_mshr,               378560
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_5_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_from_grant_to_refill,               891087
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: hint_s3_valid,               262483
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall_by_mshr,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: prefetch_req_primary,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: hint_s4_valid,                  650
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_6_0,               739814
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: prefetch_req_merged,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: hint_s5_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_6_0,               403602
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: incorrect_hint,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_7_0,               298282
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: hint_grantBufferHint_valid,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_sum,             29596525
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_7_0,               191270
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: hint_s1_valid,                21394
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_8_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: hint_s2_valid,                  305
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_sampled,             18588864
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: hint_s3_valid,               236742
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_58_59,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_200_220,                   27
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_26,                23587
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_59_60,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_220_240,                   19
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_26_0,                25141
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_26,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_mainpipe,                 9255
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_9_0,              5445518
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_overflow,                33767
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: hint_s4_valid,                  350
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall_by_mainpipe,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_40_50,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_26_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_240_260,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_27,                 7765
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_260_280,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: hint_s5_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_10_0,              3846339
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_1_2,             18143638
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkC_stall_by_mainpipe,                  106
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: incorrect_hint,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_req,              1354692
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_acquire_req,               290374
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_11_0,              1748948
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_acquireblock_req,               290374
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_11_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_acquireperm_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_12_0,              3488889
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_get_req,                 4493
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_12_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_prefetch_req,              1059415
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_13_0,              2057854
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_prefetch_from_l2,               181592
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_grantbuf,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_280_300,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_27,                 7605
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_50_60,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_26_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_prefetch_from_l1,               877823
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_13_0,               762330
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_stall_by_mainpipe,               302375
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_14_0,               831833
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_acquire_stall_by_mainpipe,                81006
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_14_0,               330213
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_11_12,                  107
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_15_0,               433191
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_get_stall_by_mainpipe,                 4671
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_12_13,               357897
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_put_stall_by_mainpipe,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_15_0,               344949
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_60_61,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_300_320,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_27_0,                 8266
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_61_62,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_320_340,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_28,                19951
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_prefetch_stall_by_mainpipe,               216698
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_16_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_enq,              4114435
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_13_14,                12687
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_enq_fromBOP,               712184
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_16_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_14_15,                13416
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_17_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall_by_grantbuf,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_27,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_60_70,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkC_stall_by_grantbuf,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_enq_fromSMS,              2650172
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_15_16,                17296
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_17_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_enq_fromTP,               720105
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wait_for_src_1,            150567030
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_70_80,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_27,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_dir,                89024
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_62_63,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_28,                19758
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_340_360,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_63_64,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_27_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_80_90,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_0_1,               463148
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_deq,              4076674
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_28_0,                20048
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_360_380,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall_by_dir,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_deq_fromBOP,               710197
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_0_1,               237318
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_16_17,                 3823
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_1_1,               151817
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_deq_fromSMS,              2615377
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkC_stall_by_dir,                10744
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_17_18,                 3549
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_1_1,                83591
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_deq_fromTP,               719219
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_27_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_90_100,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_sinkB,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_2_1,                72331
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_0_1,             28550693
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_sinkC,                19967
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_100_110,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_28,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_1_2,               303358
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_2_1,                32000
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_110_120,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_28,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_120_130,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_28_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_130_140,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall_by_sinkC,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_18_19,                 1786
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_3_1,                22716
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_28_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_140_150,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_29,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_150_160,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_29,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_160_170,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_29_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_mshrTask,                77098
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_29,                 4693
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_0_1,              3939795
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_29,                 4548
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_380_400,                   91
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_1_2,              2116016
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_29_0,                 5364
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: max_reqBuf_timer_max,                 1642
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall_by_mshrTask,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_3_1,                 6130
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_19_20,                  898
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_30,                12945
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_2_3,              1798535
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_30,                12706
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_1_2,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_30_0,                12388
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_3_4,              1496517
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_2_3,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_31,                   50
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_4_5,              1306288
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_3_4,                   30
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_31,                   49
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_5_6,              1157022
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_4_5,                   54
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_31_0,                   37
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_sum,             29596525
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_4_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_2_3,               143384
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_sampled,             18588864
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_3_4,                87062
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_5_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_underflow,             18555097
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_4_5,                61717
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_overflow,                20755
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkC_stall_by_mshrTask,                 9959
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_6_7,              1037197
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_5_6,                   61
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_7_8,               944530
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_6_7,                   27
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_32,                28291
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_8_9,               919729
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_7_8,                   43
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_32,                27480
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_9_10,               869583
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_6_1,              1505413
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_20_30,                 4031
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_5_6,                49973
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_6_1,              1110807
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_30_40,                 4463
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_6_7,                45338
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_10_11,               846125
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_8_9,                   51
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_11_12,               821518
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_32_0,                27398
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_29_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_170_180,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_180_190,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_7_8,                37112
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_7_1,               920081
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_190_200,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_8_9,                32043
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_40_50,                 1524
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_7_1,               374567
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_9_10,                32609
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_50_60,                  977
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_8_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_10_11,                30741
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_60_70,                  690
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_8_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_70_80,                  507
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_30_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_200_210,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_30_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_210_220,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_11_12,                31437
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_9_1,               500078
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_12_13,               822876
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_9_10,                   37
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_220_230,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_31,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_230_240,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_31,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_240_250,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_13_14,               786790
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_33,                   19
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_10_11,                   50
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_14_15,               776942
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_33,                   19
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_11_12,                   48
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_15_16,               730888
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_33_0,                   27
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_12_13,                   39
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_16_17,               690594
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_80_90,                  427
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_12_13,                29286
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_9_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_13_14,                27018
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_31_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_250_260,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_10_1,               340506
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_14_15,                31213
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_90_100,                21148
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_10_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_15_16,                26682
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_sum,             11415988
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_11_1,               295201
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_16_17,                25727
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_mean,                   25
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_260_270,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_31_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_270_280,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_17_18,                25339
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_11_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_18_19,                25111
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_sampled,               442947
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_12_1,               226087
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_19_20,                22933
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_12_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_overflow,                33554
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_20_21,                22976
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_13_1,              3838433
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_21_22,                26321
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_280_290,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: redirect_num,               412883
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_22_23,                22294
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_13_1,              1745161
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_290_300,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_num,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_23_24,                21141
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_14_1,              1672300
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchQueue: cancel_req_by_mainpipe_hit_handle,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_sum,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_34,                50520
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_17_18,               613377
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchQueue: cancel_req_by_mainpipe_hit_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_24_25,                20883
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_14_1,               526421
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_25_26,                19373
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_15_1,              1049835
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_26_27,                19295
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_13_14,                   47
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_18_19,               558391
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchQueue: cancel_req_by_mainpipe_hit_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_mean,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_15_1,               878735
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_27_28,                20812
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_16_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_28_29,                18492
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_16_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchQueue: cancel_req_by_piq_full,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_19_20,               499152
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_14_15,                   30
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_20_21,               453177
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_15_16,                   38
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_21_22,               420283
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_16_17,                   37
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_22_23,               394997
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_34,                50273
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_29_30,                21337
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_17_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_30_31,                21406
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_31_32,               188670
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchQueue: prefetch_req_send_L2,                 1732
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_17_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_32_learning_phases,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_sum,             26556807
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: port0_multi_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: port1_multi_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_0_1,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_30_learning_phases,                   28
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_27_learning_phases,                   39
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_11_12,                  107
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_25_learning_phases,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_12_13,               356451
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_24_learning_phases,                   48
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_13_14,                12324
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_0_1,             16481194
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_17_18,                   43
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_34_0,                43583
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_23_24,               368512
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_18_19,                   36
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_35,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: port2_multi_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_19_20,                   46
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_24_25,               337103
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: full,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: port3_multi_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_1_2,              6594098
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_14_15,                13329
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_2_3,              4025064
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_25_26,               321854
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_20_40,                  594
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_sum,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access,             17009438
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_35,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_40_60,                  374
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_26_27,               303477
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_3_4,              1555658
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_20_learning_phases,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_15_16,                17192
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_18_learning_phases,                   62
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_16_17,                 3789
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_16_learning_phases,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_4_5,               609166
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_17_18,                 3539
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_15_learning_phases,                   43
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_5_6,               346208
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_18_19,                 1772
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_12_learning_phases,                   46
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_6_7,               179390
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_19_20,                  890
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_10_learning_phases,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_7_8,                98638
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_sum,             11415988
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_mean,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: hit,             16991977
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_mean,                   25
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_8_9,                85798
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_60_80,                  258
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_35_0,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_27_28,               283823
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_80_100,                  228
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_36,                84511
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_28_29,               272456
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_100_120,                  172
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_36,                84201
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_29_30,               264689
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_120_140,                  165
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_sampled,               442947
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_9_10,                48541
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_140_160,                  111
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_36_0,                72283
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_30_31,               234488
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_160_180,                  108
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_37,                   37
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_31_32,              3655052
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_180_200,                   65
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_underflow,               409393
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_9_learning_phases,                   64
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_10_11,                12883
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_37,                   37
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: L3C_ReleaseCnt_Total,              1742161
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_200_220,                   24
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_NoWhere_Total,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_220_240,                   22
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_overflow,                20739
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_8_learning_phases,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_20_30,                 4015
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_11_12,                 2979
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_6_learning_phases,                   36
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_30_40,                 4348
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_240_260,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_NoWhere_Miss,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_37_0,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUInst_Total,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_260_280,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_0_1,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_12_13,                 1863
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_5_learning_phases,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_280_300,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_38,                98360
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUInst_Miss,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_300_320,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_38,                97795
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPULoadData_Total,               119950
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_320_340,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_38_0,                84677
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPULoadData_Miss,               115177
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_340_360,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_40_50,                 1486
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_13_14,                  261
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_4_learning_phases,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_50_60,                  958
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_3_learning_phases,                   24
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_360_380,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUStoreData_Total,                  250
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_39,                   34
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_380_400,                   79
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUStoreData_Miss,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_39,                   34
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: max_reqBuf_timer_max,                 1656
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUAtomicData_Total,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_39_0,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_14_15,                   30
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_60_70,                  687
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_2_learning_phases,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_15_16,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_70_80,                  507
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_1_learning_phases,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_16_17,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_80_90,                  425
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_1_learning_phases,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_90_100,                21128
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_17_18,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access8,                  154
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_sum,             10560908
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_18_19,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_2_learning_phases,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_mean,                   23
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_3_learning_phases,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_19_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_4_learning_phases,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_sampled,               445226
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_20_21,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_5_learning_phases,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_21_22,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_22_23,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_overflow,                32570
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_23_24,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_24_25,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_6_learning_phases,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUAtomicData_Miss,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_40,               133069
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_L1InstPrefetch_Total,                  277
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_40,               131636
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_L1InstPrefetch_Miss,                  177
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_25_26,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_8_learning_phases,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_40_0,               103089
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_L1DataPrefetch_Total,                  391
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_41,                   30
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_L1DataPrefetch_Miss,                  391
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_26_27,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_9_learning_phases,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_27_28,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_10_learning_phases,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_28_29,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_12_learning_phases,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_29_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_15_learning_phases,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_30_31,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_16_learning_phases,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_31_32,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_18_learning_phases,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_32_33,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_20_learning_phases,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_33_34,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_24_learning_phases,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_34_35,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_25_learning_phases,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_35_36,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_9_10,                  107
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_27_learning_phases,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_41,                   30
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_PTW_Total,                 8090
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_36_37,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_10_11,               358309
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_30_learning_phases,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_37_38,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_11_12,                12355
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_32,               169115
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_38_39,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_12_13,                13390
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_30,              1249595
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_39_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_13_14,                17267
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_27,              1647659
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_PTW_Miss,                 6023
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_41_0,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_12_13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access16,                 3492
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2BOP_Total,               268976
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_42,               802519
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_25,               152466
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_14_15,                 3813
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2BOP_Miss,               224298
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_42,               789269
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access17,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_13_14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_40_41,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_15_16,                 3551
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_24,              2020668
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_42_0,               227441
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2SMS_Total,               953379
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_41_42,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_20,               476336
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_43,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2SMS_Miss,               801809
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access18,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_14_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_16_17,                 1783
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_18,              2472286
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_43,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Stream_Total,                 5675
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_43_0,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Stream_Miss,                 5260
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access19,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_44,              1953305
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Stride_Total,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_44,              1918700
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Stride_Miss,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_16_17,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_42_43,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_17_18,                  897
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_16,               277813
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_43_44,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_18_19,                  732
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access21,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_17_18,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_44_0,               414531
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2TP_Total,               401558
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access22,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_18_19,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2TP_Miss,               331386
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_45,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Unknown_Total,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access23,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_19_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_45,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Unknown_Miss,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_45_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_15,              1852113
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_44_45,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_19_20,                  452
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_46,              2073710
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L3Unknown_Total,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access24,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_20_21,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L3Unknown_Miss,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_45_46,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_12,              2297118
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access25,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_21_22,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_46_47,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_sum,             10560908
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_10,               446714
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access26,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_22_23,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_47_48,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_9,              2979430
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_mean,                   23
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_48_49,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_8,               341681
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_49_50,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_sampled,               445226
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_6,              2320431
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_50_51,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_underflow,               412656
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_5,               565818
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_51_52,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_overflow,                20674
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_46,              2018296
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_23_24,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access27,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_46_0,              1347968
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_24_25,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access28,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_4,               106580
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_20_30,                 3997
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_52_53,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_3,              1381114
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_30_40,                 3750
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_53_54,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_2,               612574
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_25_26,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access29,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_47,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_26_27,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_27_28,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access31,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_28_29,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access32,             16989725
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_54_55,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_40_50,                 1288
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_1,                45668
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_47,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_29_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access33,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_30_31,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_47_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_2,               200551
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_50_60,                  923
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_31_32,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access34,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: redirect_num,               412883
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_60_70,                  647
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_3,               400568
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wait_for_src_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access35,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_70_80,                  492
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_55_56,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_4,               124607
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_80_90,                  399
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_56_57,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_5,               233336
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_90_100,                21074
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_57_58,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_6,               526817
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_num,             22174626
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access36,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_58_59,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_8,               711149
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access37,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_0_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_sum,             21395360
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_59_60,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_9,               803682
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_60_61,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_multi_read,              9455788
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: llptw_in_count,                18113
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rr_bank_conflict_0_1,              2973312
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_10,               781738
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_61_62,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_12,               673573
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_mean,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access38,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_1_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access39,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_2_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access41,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: llptw_in_block,                33283
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rr_bank_conflict_0_2,              2006485
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_15,               563901
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_62_63,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_16,               381686
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_63_64,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_flow,               413558
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_18,               639784
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: blocked_entries,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_alloc,               266632
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_20,               434456
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: scheduled_entries,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access42,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state0,                   83
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rr_bank_conflict_1_2,              2355125
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_full,                37118
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: not_selected_entries,              2781599
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_util_0,             29277671
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_24,               630953
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state1,                15319
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rrl_bank_conflict_0,               629812
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_util_1,               639773
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: replayed_entries,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_3_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access43,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_overflow,              5612429
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rw_bank_conflict_0,               969056
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_0,             11577397
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access44,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_0_1,             21519867
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_util_2,                66046
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_25,               563154
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_1_2,              1260887
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rrl_bank_conflict_1,               581085
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state3,                 2696
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rw_bank_conflict_1,               795700
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_27,               399608
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_util_3,                21169
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state4,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_1,              9867198
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_4_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access45,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_2_3,              7261022
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access46,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rrl_bank_conflict_2,               459183
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_5_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access47,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: full,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_30,               557035
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: recv_prefetch,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rw_bank_conflict_2,               430431
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_2,              6531719
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: bop_req,               839110
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: recv_normal,               444208
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: bop_train,              1098132
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_6_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill0,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: bop_train_stall_for_st_not_ready,                   50
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_dispatch_bypass_0,              1922449
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_dispatch_bypass_1,               947347
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util0,             28584415
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_access_total,             27976314
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: bop_cross_page,               259022
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_flow,               410474
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_dispatch_bypass_2,               290671
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_line,              1279840
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util0,             30027303
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_write,              4474560
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_select_0,              7518777
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_7_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_alloc,               256554
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_8_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_full,                21956
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_read_counter,            123350588
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util0,             28609880
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_9_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill8,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util1,               911777
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_fake_rr_bank_conflict_0_1,               830516
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_util_0,             29320650
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_select_1,              5083471
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_fake_rr_bank_conflict_0_2,               918844
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util1,                14474
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_fake_rr_bank_conflict_1_2,               938364
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_select_2,              2701107
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_10_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_oldest,               357512
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wait_for_src_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_oldest_override_select_0,               356630
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_util_1,               604847
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util1,               898608
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.mul_pipe: in_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_oldest_override_select_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_util_2,                62576
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_4_5,                  107
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_0_0,               983406
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util2,               290625
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.mul_pipe: in_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_1_0,              1631629
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_1_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.mul_pipe: out_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill16,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_2_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_5_6,               221729
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_util_3,                31748
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_2_0,               195589
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill17,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_3_0,               233448
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.mul_pipe: out_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util2,               283924
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_6_7,                 1228
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: recv_prefetch,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_4_0,               258663
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_3_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill18,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_5_0,                83100
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util3,               105375
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: recv_normal,               435847
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_7_8,                11751
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_6_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill19,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_4_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_8_9,                 9427
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_9_10,                 2191
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_flow,               423225
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4: from_int_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.fpBusyTable: busy_count,                 6586
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_2_0: wrbypass_hit,                 9929
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer.freeList: empty,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_2_0: wrbypass_miss,                  611
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_2_0: wrbypass_hit,                 1545
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_2_1: wrbypass_hit,                 1148
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_2_0: wrbypass_miss,                46556
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_0_1,              1193474
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_2_1: wrbypass_miss,                   25
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.counterFilter: req_nums,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_3_0: wrbypass_hit,                46282
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.counterFilter: req_set_way_match,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_3_0: wrbypass_miss,                  404
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_1_1,              1591279
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.oldestSelection: oldest_override_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_3_1: wrbypass_hit,                 1066
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_2_1,               229632
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.oldestSelection: oldest_same_as_selected_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_3_1: wrbypass_miss,                  101
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_alloc,               272242
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_10_11,                 1230
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_full,                27401
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_11_12,                 1111
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_util_0,             29224851
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util3,               103482
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4: from_int_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache: hint_fire,              1100715
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_0_0: wrbypass_hit,               326773
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_3_1,               204795
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache: grant_data_fire,              1165038
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_0_0: wrbypass_miss,               253734
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_4_1,               184442
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util4,                64439
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4: out_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_12_13,                  677
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_util_1,               677476
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_13_14,                  470
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4: out_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_14_15,                  429
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_util_2,                74423
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_15_16,                  373
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_util_3,                37626
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_16_17,                  394
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.add_pipe: in_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.add_pipe: in_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_5_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util4,                63751
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2f: in_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.add_pipe: out_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util5,                33189
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2f: in_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: recv_prefetch,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_17_18,                  348
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: recv_normal,               454036
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_18_19,                  325
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_6_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill21,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.add_pipe: out_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2f: out_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2f: out_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_19_20,                  316
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_5_1,                40649
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_grant_req,                25211
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_0_1: wrbypass_hit,                29276
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_6_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill22,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util5,                32267
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1: from_fp_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_7_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill23,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_20_30,                 4037
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_flow,               399240
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_30_40,                 2071
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_alloc,               249300
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_40_50,                 1078
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_full,                20206
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1: from_fp_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util6,                51957
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_50_60,                  803
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_util_0,             29371872
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_7_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill24,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_8_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_0_1: wrbypass_miss,                15476
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_grantdata_req,                25211
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_6_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_1_1: wrbypass_hit,                10974
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_0_2,               255998
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_accessackdata_req,                 2102
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_1_2,              1047243
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_1_1: wrbypass_miss,                 2765
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_hintack_req,               416887
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_2_2,                78842
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_2_0: wrbypass_hit,               219480
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_probeack_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_2_0: wrbypass_miss,                22156
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_3_2,               202813
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_probeackdata_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_4_2,                84445
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_util_1,               562086
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_60_70,                  710
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_8_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill25,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_util_2,                54859
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_70_80,                  553
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_util_3,                32754
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1: out_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_9_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill26,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: recv_prefetch,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_80_90,                  449
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: recv_normal,               424495
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_90_100,                  445
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_9_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill27,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_10_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill28,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_10_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill29,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util6,                49865
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1: out_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_sum,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill31,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_release_req,               440104
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_3_1: wrbypass_hit,                 7657
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill32,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_count,                14474
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: fall_through_error_to_ifu,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_100_110,                  375
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill33,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_cycle,              1431897
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_sum,             25159483
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_110_120,                  338
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill34,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_mean,                   60
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_120_130,                  306
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_3_1: wrbypass_miss,                 1308
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_5_2,                50079
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit,               800840
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_0_0: wrbypass_hit,               214491
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_6_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: acquire_hit,               253531
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_0_0: wrbypass_miss,                90726
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_fire_0,             12931797
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: get_hit,                 2391
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_0_1: wrbypass_hit,                11113
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_valid_0,             13813077
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: retry,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_0_1: wrbypass_miss,                11763
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill35,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_0_1,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill36,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill37,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: blocked_in,                33283
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_130_140,                  360
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_sampled,               412883
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill38,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_140_150,                  782
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss,               444208
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_1_0: wrbypass_hit,               174348
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: srcState_ready_0,             11334148
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_overflow,                94507
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_150_160,                 1161
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_160_170,                  502
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_fire_1,              6700103
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: acquire_miss,                25211
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_valid_1,              6700103
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_1_0: wrbypass_miss,               131834
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: get_miss,                 2102
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1.alu: in_valid,              8849357
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: srcState_ready_1,             10585956
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: b_req_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1.alu: in_fire,              8849357
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_170_180,                  706
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: req_count0,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill39,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: req_blocked_count_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1.alu: out_valid,              8849357
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: b_req_miss,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_fire_2,              1268677
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1.alu: out_fire,              8849357
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_0_1,               156424
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_valid_2,              5792705
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_7: probe_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_1_2,               155897
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: srcState_ready_2,             21489292
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_7: probe_penalty,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_2_3,               153816
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_fire_0,              9571396
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_7: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_3_4,               156440
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_valid_0,             11349520
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_7: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_4_5,               155877
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_not_first_issue_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_6: probe_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_5_6,               156189
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_fire_1,              5857616
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_6: probe_penalty,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_6_7,               155462
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_valid_1,              8497764
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_7_8,               154943
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_6: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_not_first_issue_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_0_1,               100958
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_6: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_fire_2,              2893404
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_1_2,               100401
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_5: probe_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_180_190,                 1407
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_5: probe_penalty,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_2_3,                98340
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_5: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_3_4,               100832
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_valid_2,              4498968
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_5: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_4_5,               100218
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_not_first_issue_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: req_count1,                41664
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_5_6,               100693
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_0,              2129217
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_6_7,                99897
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_0,              1861654
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_7_8,                99501
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_190_200,                  933
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_200_210,                  903
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_0_1,                55466
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_0_0,              1100962
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_1_2,                55496
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_1,              1749281
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_2_3,                55476
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: req_blocked_count_1,                 5376
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill41,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill42,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill43,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill44,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_210_220,                 4965
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill45,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_3_4,                55608
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_req,                   30
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_1,              1445475
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_4_5,                55659
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_1_0,              1332699
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty,                   67
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_220_230,                 4151
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: req_blocked_by_mq,                 1472
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_230_240,                 2183
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_240_250,                 1498
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_5_6,                55496
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_2,              2066512
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_6_7,                55565
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_req,                 2717
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_2,              1795791
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_7_8,                55442
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty,                 5853
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_2_0,              1134729
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: sourceC_pipeline_stages_3_4,               440104
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_3,              1536041
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: sourceC_pipeline_stages_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill46,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util0,             28550979
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_250_260,                 1155
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_260_270,                  937
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill47,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_sum,             30041739
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_270_280,                  874
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util1,              1071944
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_3,              1300813
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_3_0,              1119676
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: sourceC_pipeline_stages_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_4,              1794420
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util2,               257465
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: sourceD_pipeline_stages_3_4,               733459
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_4,              1552257
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util3,                96036
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_280_290,                  752
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util4,                45891
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: sourceD_pipeline_stages_4_5,                  106
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_4_0,              1055078
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: sourceD_pipeline_stages_5_6,               255924
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_5,              1341328
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util5,                15673
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_290_300,                  614
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util6,                 3459
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_5,              1087862
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_trigger_prefetch,               274198
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_5_0,               961593
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_sampled,             15075999
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_trigger_prefetch_not_ready,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_6,              1775449
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util7,                  330
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: acquire_trigger_prefetch_on_miss,                25201
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_6,              1557747
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_overflow,                 2975
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_16_17,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_1_2,             10704554
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_6_0,               926579
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: acquire_trigger_prefetch_on_hit_pft,               237365
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_cycle,              1490798
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_300_320,                 1201
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_17_18,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_2_3,              3648943
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_12_13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_320_340,                 1049
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_18_19,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_3_4,               142195
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_340_360,                  823
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_13_14,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_7,              1030236
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: release_all,             10061430
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_7,               812658
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: release_prefetch_accessed,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_360_380,                  576
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_14_15,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_count,                16626
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_4_5,               207897
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_19_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_5_6,               109129
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_20_21,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_6_7,                26670
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: release_prefetch_not_accessed,              3870978
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_7_0,               785407
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_380_400,                  424
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_15_16,                  225
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_400_420,                  320
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_21_22,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_7_8,                18510
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: llptw_ppn_af0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_16_17,                  237
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_420_440,                  233
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_22_23,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_8_9,                 8969
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: access_fault0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: get_trigger_prefetch_on_miss,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_8,              1561003
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: llptw_ppn_af1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_23_24,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_9_10,                 7750
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_17_18,                   81
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_440_460,                  197
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_8,              1353168
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: get_trigger_prefetch_on_hit_pft,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_460_480,                  179
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_18_19,                 1376
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: access_fault1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: early_prefetch,               481397
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_8_0,               893608
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_grant_req,                34975
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_10_11,                 7088
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_24_25,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: acquire_fire_from_pipereg,              1164614
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_480_500,                  133
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_19_20,                  579
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_500_600,                  411
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: pipereg_valid,              1825167
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_25_26,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_11_12,                 7523
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_26_27,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_12_13,                 9400
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_27_28,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_13_14,                 8249
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_600_700,                  342
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_20_21,                12512
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req,              1825167
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_grantdata_req,                34975
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_9,               731262
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_accessackdata_req,                 2083
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_21_22,                 1670
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_700_800,                  275
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_28_29,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_14_15,                 7272
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_800_900,                  237
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_22_23,                19628
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_900_1000,                 1313
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_allocate,              1165041
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_9,               541913
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_hintack_req,               398782
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_23_24,                10916
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_29_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_15_16,                11281
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_30_31,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_16_17,                 8698
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_31_32,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_17_18,                 5819
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: blocked_entries,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_18_19,                 5937
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: scheduled_entries,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_19_20,                 9224
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: not_selected_entries,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_20_21,                 5441
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_load_allocate,              1160300
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_9_0,               530121
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_probeack_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_10,              1298480
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_probeackdata_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_21_22,                 5917
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: replayed_entries,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_store_allocate,                 4350
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_10,              1109579
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_release_req,               431743
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_10_0,               962067
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_amo_allocate,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_22_23,                 3795
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_24_25,                27982
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_merge_load,               660126
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_23_24,                 4193
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_25_26,                19707
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_reject_load,               969838
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_11,               434479
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit,               730980
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_24_25,                 3821
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: probe_blocked_by_miss,                  741
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_25_26,                 3634
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: acquire_hit,               242748
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_11,               299381
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: get_hit,                 2177
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_26_27,                 3250
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: prefetch_primary_fire,                  391
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_4_5,                   89
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_26_27,                14421
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: retry,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_11_0,               282524
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_27_28,                 3255
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_27_28,                13773
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_5_6,               211887
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_28_29,                13859
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_28_29,                 2889
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: prefetch_secondary_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_12,               981056
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss,               435847
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_6_7,                 2602
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_29_30,                13622
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: acquire_miss,                34976
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_12,               845558
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: memSetPattenDetected,                   74
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_29_30,                 2593
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_12_0,               765132
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_7_8,                11691
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_30_31,                 9155
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_13,               194651
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: get_miss,                 2083
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_13,               133099
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: max_inflight,            480345846
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_8_9,                 9064
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_31_32,                14453
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_9_10,                 2280
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: utilization,             61196340
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_30_31,                 2955
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_13_0,               129345
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: b_req_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_14,               601037
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: b_req_miss,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_32_33,                 9323
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_10_11,                 1135
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_14,               487009
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_0_1,               145876
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_14_0,               432586
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_31_32,                 2439
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_sum,             61196337
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_33_34,                13453
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_11_12,                  961
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_32_33,                 2930
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_mean,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_12_13,                  635
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_34_35,                 8794
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_33_34,                 2954
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_1_2,               146057
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_15,               162292
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_34_35,                 2795
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_13_14,                  433
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_35_36,                 8709
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_15,                94911
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_2_3,               145633
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_35_36,                 3077
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_36_37,                11230
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_14_15,                  384
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_37_38,                 7320
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_15_16,                  362
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_overflow,               321614
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_36_37,                 3064
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_38_39,                 9133
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_16_17,                  299
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_37_38,                 5341
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_0_1,             12791588
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_38_39,                 3155
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_3_4,               145651
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_1_2,              4568251
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_39_40,                 8061
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_17_18,                  271
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_40_41,                 5682
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_2_3,              5364941
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_39_40,                 2756
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_4_5,               146021
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_15_0,                92861
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_5_6,               145557
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_18_19,                  252
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_41_42,                 4352
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_40_41,                 2547
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_16,               358293
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_6_7,               146301
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_16,               254584
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_7_8,               145731
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_3_4,              2249402
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_0_1,                91302
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_16_0,               223567
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_1_2,                91532
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_41_42,                 2401
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_42_43,                 4021
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_19_20,                  253
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_4_5,              1199918
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_42_43,                 2654
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_2_3,                91232
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_17,               111923
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_3_4,                91002
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_5_6,               771391
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_17,                69677
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_4_5,                91463
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_17_0,                71287
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_6_7,               576569
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_43_44,                 1823
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_20_30,                 3487
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_43_44,                 3478
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_7_8,               447074
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_44_45,                 1423
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_30_40,                 1732
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_44_45,                 3096
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_5_6,                91141
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_18,               244435
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_8_9,               366207
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_40_50,                  871
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_45_46,                 2861
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_50_60,                  712
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_9_10,               300888
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_45_46,                 1169
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_18,               166387
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_6_7,                91901
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_18_0,               150546
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_60_70,                  516
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_46_47,                 2677
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_46_47,                 1010
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_19,                87503
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_7_8,                91407
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_19,                54193
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_0_1,                54574
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_47_48,                  815
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_47_48,                 2544
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_70_80,                  420
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_10_11,               245455
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_48_49,                  681
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_80_90,                  367
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_48_49,                 3164
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_90_100,                  307
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_1_2,                54525
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_19_0,                58752
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_2_3,                54401
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_20,               204840
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_3_4,                54649
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_49_50,                  694
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_49_50,                 3082
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_100_110,                  307
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_20,               133365
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_4_5,                54558
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_20_0,               126769
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_5_6,                54416
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_50_51,                 3357
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_50_51,                  621
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_11_12,               221322
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_110_120,                  289
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_51_52,                 5001
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_120_130,                  222
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_12_13,               187310
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_21,                80909
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_51_52,                  692
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_130_140,                  243
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_52_53,                 5152
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_13_14,               165198
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_6_7,                54400
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_21,                46169
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_52_53,                  558
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_14_15,               133139
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_140_150,                  970
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_53_54,                 3559
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_150_160,                 1439
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_15_16,               453123
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_53_54,                  667
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_160_170,                  429
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_54_55,                 2982
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_170_180,                  736
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_7_8,                54324
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_21_0,                51865
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: sourceC_pipeline_stages_3_4,               431743
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_22,               185407
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: sourceC_pipeline_stages_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: full,               321614
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_54_55,                  670
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_55_56,                 3086
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_180_190,                 1919
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: exHalf,              1706435
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: sourceC_pipeline_stages_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_55_56,                  631
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: empty,             12791588
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_56_57,                 2649
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_190_200,                  928
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_56_57,                  486
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_sum,             61196337
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_200_210,                  950
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_57_58,                 2597
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_210_220,                 8448
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_58_59,                 2531
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_220_230,                 6043
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_59_60,                96782
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_230_240,                 2719
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_mean,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_57_58,                  453
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: sourceD_pipeline_stages_3_4,               722758
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_22,               117792
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_sum,                26149
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_240_250,                 1806
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: sourceD_pipeline_stages_4_5,                   63
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_22_0,               113798
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_250_260,                 1393
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_mean,                   30
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_260_270,                 1106
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_23,                48321
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: sourceD_pipeline_stages_5_6,               244926
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_58_59,                  442
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_270_280,                 1003
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_sampled,                  868
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_23,                28730
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_trigger_prefetch,               274080
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_23_0,                34612
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_59_60,                  414
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_overflow,               321614
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_280_290,                  776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_0_1,             12791588
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_overflow,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_290_300,                  635
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_1_2,              4568251
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_trigger_prefetch_not_ready,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_24,               170987
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_2_3,              5364941
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_60_61,                  455
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_300_320,                 1285
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_61_62,                  405
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_3_4,              2249402
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: acquire_trigger_prefetch_on_miss,                34971
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_24,               111201
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_62_63,                  344
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_4_5,              1199918
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_24_0,               107210
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: acquire_trigger_prefetch_on_hit_pft,               229026
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_5_6,               771391
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_320_340,                 1284
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_63_64,                  336
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_6_7,               576569
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: release_all,             10051943
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_25,                31522
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: release_prefetch_accessed,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_7_8,               447074
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_340_360,                  961
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_64_65,                  325
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_8_9,               366207
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_360_380,                  584
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_9_10,               300888
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_65_66,                  315
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: release_prefetch_not_accessed,              3778905
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_380_400,                  393
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_400_420,                  318
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: get_trigger_prefetch_on_miss,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_66_67,                  314
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_420_440,                  263
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_67_68,                  258
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_25,                18698
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: get_trigger_prefetch_on_hit_pft,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_25_0,                23054
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: early_prefetch,               458261
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_440_460,                  241
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_7_8,                  737
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_460_480,                  180
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_8_9,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_68_69,                  262
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_26,               185726
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_grant_req,                36558
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_10_11,               245455
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_69_70,                  266
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_9_10,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_480_500,                  108
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_70_71,                  255
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_11_12,               221322
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_10_11,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_500_600,                  479
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_26,                98322
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_grantdata_req,                36558
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_12_13,               187310
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_600_700,                  387
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_11_12,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_700_800,                  344
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_71_72,                  249
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_accessackdata_req,                 2112
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_26_0,                86400
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_13_14,               165198
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_12_13,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_800_900,                  303
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_14_15,               133139
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_72_73,                  242
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_27,                 3567
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_hintack_req,               415356
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_900_1000,                 1566
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_13_14,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_probeack_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_27,                 2499
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_probeackdata_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_14_15,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_73_74,                  189
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_release_req,               449930
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_27_0,                 2336
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_15_16,               453123
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_15_16,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit,               811190
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_28,               139251
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_4_5,                  107
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_16_17,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_5_6,               226644
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_74_75,                  229
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_sum,             58002564
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_17_18,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_6_7,                 4795
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_75_76,                  214
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: acquire_hit,               265240
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_28,                73331
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_76_77,                  227
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_7_8,                12578
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_18_19,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_8_9,                 9882
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_77_78,                  196
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_9_10,                 2735
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_19_20,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_78_79,                  245
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_overflow,               310034
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_79_80,                  223
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_10_11,                 1411
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_20_21,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_0_1,             13463293
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_80_81,                  220
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_1_2,              5359166
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_81_82,                  187
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_2_3,              4488608
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_21_22,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_11_12,                 1177
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_3_4,              1832710
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_82_83,                  188
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_28_0,                71035
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: get_hit,                 2106
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_29,                 2646
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: retry,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_12_13,                  769
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_22_23,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_83_84,                  184
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_4_5,              1122841
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_84_85,                  194
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss,               454036
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_29,                 1228
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_5_6,               730093
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_85_86,                  189
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: acquire_miss,                36559
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_29_0,                  707
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: get_miss,                 2112
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_23_24,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_13_14,                  547
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_86_87,                  168
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_6_7,               560620
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_14_15,                  437
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_24_25,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_15_16,                  413
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_87_88,                  161
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_7_8,               437469
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: b_req_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_30,               114128
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_88_89,                  178
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_8_9,               359902
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_25_26,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_16_17,                  439
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_89_90,                  176
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_9_10,               299093
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: b_req_miss,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_30,                66608
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_26_27,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_17_18,                  357
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_90_91,                  178
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_10_11,               242579
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_30_0,                46641
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_0_1,               158896
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_31,                  634
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_18_19,                  347
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_27_28,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_11_12,               217414
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_91_92,                  194
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_19_20,                  334
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_28_29,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_20_30,                 4422
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_12_13,               186203
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_29_30,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_92_93,                  154
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_30_40,                 2216
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_30_31,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_40_50,                 1199
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_13_14,               163035
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_31_32,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_50_60,                  906
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_14_15,               133352
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_31,                  541
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_1_2,               157325
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_15_16,               445398
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_60_70,                  784
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_32_33,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_93_94,                  168
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_sum,               117395
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_70_80,                  607
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_33_34,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_94_95,                  175
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_80_90,                  544
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_34_35,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_mean,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_95_96,                  162
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_90_100,                  535
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_35_36,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_100_110,                  431
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_96_97,                  179
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_36_37,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_110_120,                  356
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_31_0,                  305
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_2_3,               158348
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_120_130,                  349
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_37_38,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_97_98,                  168
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_130_140,                  380
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_3_4,               157859
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_32,                99606
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_140_150,                 1105
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_38_39,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_150_160,                 1627
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_98_99,                  177
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_32,                54114
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_4_5,               158899
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_39_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_160_170,                  636
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_99_100,                  168
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_0_1,             29950524
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_32_0,                49018
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_5_6,               156681
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_33,                   72
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_100_101,                  158
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_170_180,                  884
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_40_41,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_1_2,                70108
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_6_7,               158980
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_33,                   61
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_7_8,               158238
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_2_3,                16760
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_33_0,                   43
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_0_1,               102181
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_34,                86848
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_1_2,               100544
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_101_102,                  175
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_180_190,                 1939
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_41_42,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_190_200,                 1135
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_102_103,                  188
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_34,                47372
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_2_3,               101656
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_34_0,                44480
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_3_4,               101045
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_42_43,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_200_210,                 1040
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_103_104,                  185
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_3_4,                 3958
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_35,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_4_5,               102015
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_210_220,                 7511
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_43_44,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_220_230,                 5900
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_104_105,                  191
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_4_5,                  237
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_35,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_5_6,               100032
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_105_106,                  166
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_44_45,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_230_240,                 2830
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_106_107,                  174
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_6_7,               102167
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_35_0,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_240_250,                 1983
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_45_46,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_250_260,                 1527
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_5_6,                  189
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_107_108,                  169
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_46_47,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_260_270,                 1245
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_47_48,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_270_280,                 1138
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_36,                79853
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_7_8,               101550
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_280_290,                  924
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_48_49,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_108_109,                  193
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_49_50,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_290_300,                  842
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_36,                42573
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_0_1,                56715
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_300_320,                 1592
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_50_51,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_36_0,                39240
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_1_2,                56781
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_320_340,                 1606
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_51_52,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_340_360,                 1220
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_2_3,                56692
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_37,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_360_380,                  842
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_52_53,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_380_400,                  613
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_109_110,                  191
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_53_54,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_400_420,                  449
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_110_111,                  184
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_54_55,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_420_440,                  361
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_3_4,                56814
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_37,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_4_5,                56884
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_5_6,                56649
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_37_0,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_111_112,                  174
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_440_460,                  300
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_55_56,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_12_13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_112_113,                  201
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_56_57,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_460_480,                  257
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_13_14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_6_7,                56813
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_38,                49773
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_7_8,                56688
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_57_58,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_480_500,                  180
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: sourceC_pipeline_stages_3_4,               449930
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_38,                37428
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_58_59,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_500_600,                  622
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_113_114,                  168
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_38_0,                31197
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: sourceC_pipeline_stages_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_114_115,                  186
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_14_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_59_60,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_600_700,                  457
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_15_16,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: sourceC_pipeline_stages_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_39,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_115_116,                  184
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_sum,             61196337
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_700_800,                  363
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_sum,            272821451
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_800_900,                  340
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_mean,                   51
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: sourceD_pipeline_stages_3_4,               767739
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_39,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_mean,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_116_117,                  175
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_sampled,              5259096
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_900_1000,                 1784
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_117_118,                  185
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: drop_prefetch,               101924
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_39_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: sourceD_pipeline_stages_4_5,                   91
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_118_119,                  164
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_overflow,              1492864
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_flow,              1003399
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: sourceD_pipeline_stages_5_6,               267349
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_40,                62411
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_overflow,               321614
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_0_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_alloc,               141000
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_2_4,               973942
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_full,               148731
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_0_1,             12791588
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_40,                44365
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_trigger_prefetch,               289903
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_119_120,                  156
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_1_2,              4568251
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_40_0,                32891
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_trigger_prefetch_not_ready,                   64
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_120_121,                  159
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_2_3,              5364941
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_121_122,                  146
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_4_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: recv_prefetch,               969349
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_3_4,              2249402
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: acquire_trigger_prefetch_on_miss,                36523
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_41,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_122_123,                  142
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: acquire_trigger_prefetch_on_hit_pft,               240447
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_41,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_4_5,              1199918
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: recv_normal,               275819
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_6_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: chosenQ_cancel,                   82
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_5_6,               771391
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: release_all,              9803497
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_41_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_123_124,                  176
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_mergeA,                 9952
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_8_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_util_0,             29030304
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_10_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_42,               141343
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: release_prefetch_accessed,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_42,               120275
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: release_prefetch_not_accessed,              3522885
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_42_0,                47955
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: get_trigger_prefetch_on_miss,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_util_1,               683864
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_12_14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_124_125,                  164
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: get_trigger_prefetch_on_hit_pft,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_43,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_6_7,               576569
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_14_16,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_util_2,               105279
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_7_8,               447074
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_43,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: early_prefetch,               463698
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_43_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_grant_req,                23845
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_util_3,                73599
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_16_18,               107824
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_18_20,                81354
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_1_2,                 1573
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_grantdata_req,                23845
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_44,               253180
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_accessackdata_req,                 1807
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_20_22,                67860
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_2_3,                49152
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_44,               218770
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_hintack_req,               398834
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_44_0,               125927
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_probeack_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_3_4,                39296
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_22_24,                19221
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_125_126,                  152
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_45,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_probeackdata_req,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_8_9,               366207
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_45,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_release_req,               420390
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_126_127,                  127
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_9_10,               300888
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_24_26,               142426
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_4_5,                 5821
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_127_128,                  163
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_10_11,               245455
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit,               719904
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_45_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_128_129,                  183
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_11_12,               221322
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_26_28,               124419
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_129_130,                  149
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_12_13,               187310
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_28_30,                92993
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_5_6,                 2738
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_130_131,                  159
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_46,               536814
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: acquire_hit,               237992
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_30_32,               120755
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_6_7,                 2513
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_13_14,               165198
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_32_34,               122873
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_7_8,                 1030
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_14_15,               133139
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_131_132,                  147
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_8_9,                  612
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_34_36,               124375
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_9_10,                  400
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_15_16,               453123
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: get_hit,                 1890
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_46,               396158
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: retry,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_46_0,               326264
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss,               424495
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_47,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_load_refill_latency,             53248257
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_132_133,                  147
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_36_38,               127521
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_10_11,                  364
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_store_refill_latency,                62063
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_133_134,                  158
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_11_12,                  325
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_38_40,               118688
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_12_13,                  289
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: acquire_miss,                23845
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_47,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_134_135,                  155
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_amo_refill_latency,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_13_14,                  291
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_40_42,               115481
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_14_15,                  257
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_47_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: get_miss,                 1807
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_135_136,                  170
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: redirect_num,               412883
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: b_req_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_num,             20560861
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_42_44,               141876
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_136_137,                  167
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_15_16,                  252
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_44_46,               132226
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_16_17,                  238
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_pf_refill_latency,               115830
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_sum,             24346252
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: b_req_miss,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_137_138,                  165
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_46_48,               137954
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_mean,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_0_1,               144561
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_17_18,                  240
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_138_139,                  169
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_1_2,               142628
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.mul_pipe: in_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_139_140,                  165
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_48_50,               128541
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_2_3,               143374
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_18_19,                  216
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_50_52,               127936
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_19_20,                  211
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_3_4,               142145
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_overflow,              3616575
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.mul_pipe: in_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_140_141,                  160
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_52_54,               126052
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_20_40,                 2258
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.mul_pipe: out_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_141_142,                  142
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_40_60,                  905
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_54_56,               120666
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_60_80,                  465
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_0_1,             17672314
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_4_5,               143054
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: capacity_conflict_to_sinkA,               952465
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_142_143,                  149
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_80_100,                  319
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_56_58,               117288
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.mul_pipe: out_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_1_2,              4009247
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: capacity_conflict_to_sinkB,                96670
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_2_3,              8360215
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_5_6,               142891
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_0_1,                87136
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: full,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_6_7,               143181
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_100_120,                  288
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_58_60,               136476
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_143_144,                  154
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler: allocate_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_1_2,                72225
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_7_8,               142564
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler: allocate_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_0_1,                91560
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler: issue_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_1_2,                89560
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler: issue_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_2_3,                58697
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_2_3,                90332
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_3_4,                47720
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_3_4,                88927
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.bt.wrbypass: wrbypass_hit,               560363
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_4_5,                38443
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_4_5,                89875
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_60_62,               126225
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_120_140,                  235
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_5_6,                89919
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: first_access0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_6_7,                90128
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_5_6,                30358
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: access0,               266192
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_7_8,                89602
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_6_7,                24014
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_0_1,                53001
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_7_8,                19238
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_144_145,                  161
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_62_64,              1624124
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_140_160,                  197
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.bt.wrbypass: wrbypass_miss,                 7422
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_145_146,                  147
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_8_9,                15729
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl.sourceB: probe_buffer_util_0,             30041086
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_1_2,                53068
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_9_10,                12947
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: entry,           1195632047
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_160_180,                  324
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_146_147,                  115
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_to_ftq_stall,              8518069
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_180_200,                  125
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_147_148,                  145
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_10_11,                10731
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: first_miss0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_2_3,                53042
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_11_12,                 8920
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: miss0,               214395
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_148_149,                  135
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredictRedirect,               389603
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_200_220,                  104
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_3_4,                53218
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_12_13,                 7329
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: ptw_resp_count,                11783
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_4_5,                53179
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: ptw_resp_pf_count,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_13_14,                 6049
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_5_6,                52972
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: s0_valid,              7279866
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_14_15,                 4672
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_6_7,                53053
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: s0_valid_not_ready,              7279866
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_15_16,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_7_8,                52962
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: store_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_0_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: sourceC_pipeline_stages_3_4,               420390
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: sta_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl.sourceB: probe_buffer_util_1,                  691
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: replayRedirect,                23280
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_220_240,                   90
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_5_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: sta_miss,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_149_150,                  145
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl.sourceB: probe_buffer_util_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_150_151,                  127
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: predecodeRedirect,                  882
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_240_260,                  159
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_151_152,                  162
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl.sourceB: probe_buffer_util_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_152_153,                  139
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: sourceC_pipeline_stages_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: store_miss_prefetch_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_10_15,                20009
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: sourceC_pipeline_stages_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_153_154,                  150
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: to_ifu_bubble,               830503
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_260_280,                   57
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0.alu: in_valid,             11052645
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_154_155,                  145
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: to_ifu_stall,             14107075
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_280_300,                   42
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0.alu: in_fire,             11052645
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_155_156,                  125
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_15_20,                92177
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: sourceD_pipeline_stages_3_4,               695599
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_20_25,                18935
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: store_miss_prefetch_not_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0.alu: out_valid,             11052645
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_156_157,                  156
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_300_320,                   29
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: from_bpu_real_bubble,               432009
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_320_340,                   24
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0.alu: out_fire,             11052645
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_157_158,                  176
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_to_ifu_bubble,               858703
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_340_360,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_158_159,                  149
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2.alu: in_valid,              4406043
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: sourceD_pipeline_stages_4_5,                   48
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5: from_int_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: sourceD_pipeline_stages_5_6,               239884
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5: from_int_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_25_30,                 2664
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_trigger_prefetch,               260001
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5: out_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_30_35,                  991
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_trigger_prefetch_not_ready,                   48
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5: out_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_35_40,                  556
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: acquire_trigger_prefetch_on_miss,                23824
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_360_380,                   25
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_to_ifu_bubble_when_ftq_full,                 3104
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_159_160,                  142
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2.alu: in_fire,              4406043
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_160_161,                  124
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: acquire_trigger_prefetch_on_hit_pft,               225895
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_40_45,                  362
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: redirectAhead_ValidNum,               435359
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_380_400,                  141
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_161_162,                  122
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: fromBackendRedirect_ValidNum,               412883
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: max_reqBuf_timer_max,                 1494
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: release_all,             10134848
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_45_50,                  251
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_162_163,                  144
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2.alu: out_valid,              4406043
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: toBpuRedirect_ValidNum,               413751
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2.alu: out_fire,              4406043
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_163_164,                  128
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: release_prefetch_accessed,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_50_55,                  185
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_1_2,                  103
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_sum,             49999986
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_2_3,                 9547
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_164_165,                  141
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0: from_int_fire,             11052645
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_3_4,                 5524
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_mean,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_4_5,                 1506
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_165_166,                  153
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: release_prefetch_not_accessed,              4000556
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_55_60,                  131
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0: from_int_valid,             11052645
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_166_167,                  151
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0: out_fire,             11052645
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: get_trigger_prefetch_on_miss,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_60_65,                  102
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0: out_valid,             11052645
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_sampled,              6760125
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_5_6,                  647
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: get_trigger_prefetch_on_hit_pft,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_65_70,                   99
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_167_168,                  163
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1: from_int_fire,              8849357
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_6_7,                  348
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_7_8,                  315
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_70_75,                   90
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: early_prefetch,               467685
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_168_169,                  155
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_8_9,                  166
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_75_80,                   72
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_169_170,                  159
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_9_10,                  123
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_0_1,                 9763
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_170_171,                  159
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1: from_int_valid,              8849357
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_80_85,                   62
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_171_172,                  134
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_10_11,                  151
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_1_2,               111139
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_11_12,                  120
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_85_90,                   53
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1: out_fire,              8849357
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_172_173,                  144
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_12_13,                   91
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_2_3,               800539
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_13_14,                   88
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_90_95,                   48
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_173_174,                  153
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1: out_valid,              8849357
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_174_175,                  148
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_3_4,               673562
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_14_15,                   95
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_95_100,               751613
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2: from_int_fire,              4406043
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_175_176,                  164
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_0_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2: from_int_valid,              4406043
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_4_5,                34699
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_15_16,                   86
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_176_177,                  164
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2: out_fire,              4406043
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_5_6,               125815
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_16_17,                   96
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_5_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2: out_valid,              4406043
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_10_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_17_18,                   94
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_6_7,                 8117
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_18_19,                   61
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_15_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3: from_int_fire,              4902769
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_177_178,                  151
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_20_25,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_19_20,                   74
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_7_8,               619259
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_20_40,                 1030
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3: from_int_valid,              4902769
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_25_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_178_179,                  141
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3: out_fire,              4902769
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_40_60,                  559
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_8_9,              1310974
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3: out_valid,              4902769
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_30_35,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_179_180,                  162
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_9_10,               124979
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_60_80,                  347
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6: from_int_fire,              2211150
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_35_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_80_100,                  257
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_10_11,              2857345
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_100_120,                  252
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_40_45,                33019
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6: from_int_valid,              2211150
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_11_12,                77564
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_120_140,                  220
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_45_50,                24191
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_180_181,                  152
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6: out_fire,              2211150
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_50_55,                 6254
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_12_13,                 6370
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_140_160,                  157
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_13_14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_160_180,                  123
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6: out_valid,              2211150
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_55_60,                 1769
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_14_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_180_200,                   74
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_60_65,                  995
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_pred_1_way_hit,             16899190
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_181_182,                  156
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_65_70,                  508
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_200_220,                   35
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_15_16,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_update_1_way_hit,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_70_75,                  299
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_182_183,                  152
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_pred_2_way_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_183_184,                  136
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_16_17,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_220_240,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_75_80,                  237
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_240_260,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_sum,                  456
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_update_2_way_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_80_85,                  149
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_184_185,                  169
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_pred_3_way_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_85_90,                  146
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_update_3_way_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_260_280,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_mean,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_90_95,                  108
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_185_186,                  142
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_pred_4_way_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_sampled,                   37
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_280_300,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_300_320,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_186_187,                  134
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_95_100,               372428
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_update_4_way_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_187_188,                  129
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_320_340,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_340_360,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_0_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_188_189,                  133
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_360_380,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_189_190,                  101
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_5_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_1_2,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way0,                   33
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_380_400,                   85
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_2_3,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: max_reqBuf_timer_max,                 1410
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way0_has_empty,                   31
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_190_191,                   94
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_3_4,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_hit_way0,             16899171
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_191_192,                  107
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_10_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_1_2,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_192_193,                   91
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_2_3,                  513
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_5_6,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_193_194,                   63
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_15_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way1_has_empty,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_3_4,                  371
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_6_7,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_4_5,                  227
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_20_25,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_194_195,                   75
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_7_8,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_5_6,                  165
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_25_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_8_9,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_6_7,                  108
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_30_35,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_195_196,                   89
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_9_10,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_7_8,                  100
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_hit_way1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_35_40,                  174
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_8_9,                   83
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_10_11,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_196_197,                   74
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_40_45,                   33
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_197_198,                   70
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_11_12,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_9_10,                   63
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_45_50,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way2_has_empty,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_10_11,                   70
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_12_13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_11_12,                   51
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_50_55,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_198_199,                   53
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_12_13,                   58
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_13_14,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_199_200,                   87
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_55_60,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_13_14,                   46
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_14_15,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_hit_way2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_60_65,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_200_201,                   76
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_14_15,                   46
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_15_16,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_15_16,                   55
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_16_17,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_16_17,                   71
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_201_202,                   77
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_65_70,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way3_has_empty,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_sum,                  692
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_70_75,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_202_203,                   63
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_17_18,                   57
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_mean,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_hit_way3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_75_80,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_18_19,                   51
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_sampled,                   47
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_0,             11052645
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_203_204,                   78
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_80_85,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_19_20,                   39
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_20_40,                  676
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_1,              8849357
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_204_205,                   54
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_40_60,                  425
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_60_80,                  296
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_2,              4406043
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_205_206,                   69
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_80_100,                  209
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_85_90,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_3,              4902769
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_100_120,                  184
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_206_207,                   54
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_120_140,                  161
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_90_95,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_207_208,                   49
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_140_160,                  136
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_160_180,                  111
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_208_209,                   47
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_95_100,                  967
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_180_200,                   71
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_5_6,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_200_220,                   27
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_220_240,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_209_210,                   53
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_6,              2211150
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_240_260,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_210_211,                   41
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_260_280,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_8_9,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_280_300,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_sum,             31421964
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_40_50,                16644
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_211_212,                   53
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_9_10,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_300_320,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_320_340,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_10_11,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_340_360,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_212_213,                   49
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_50_60,                 2377
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_11_12,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_360_380,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_213_214,                   53
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_60_70,                  228
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_214_215,                   36
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_70_80,                   61
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_380_400,                   68
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_12_13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_80_90,                   32
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_215_216,                   53
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: max_reqBuf_timer_max,                 1786
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_13_14,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_90_100,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_0_1,             14963419
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_14_15,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_2_3,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_1_2,              4295724
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_100_110,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_216_217,                   48
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_2_3,              6413586
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_110_120,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_217_218,                   31
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_3_4,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_15_16,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_218_219,                   52
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_3_4,              3251393
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_4_5,                   30
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_16_17,                   34
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_5_6,                   40
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_219_220,                   46
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_120_130,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_6_7,                   22
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_sum,  1052047360217758362
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_7_8,                   40
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_130_140,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_220_221,                   44
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_mean,          59110143603
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_8_9,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_4_5,              1043381
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_140_150,                  652
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_221_222,                   50
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_5_6,                74273
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_222_223,                   40
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_9_10,                   33
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_sampled,             17798085
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_10_11,                   56
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_150_160,                  119
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_223_224,                   37
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_reset_u,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_160_170,                 4841
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_224_225,                   48
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_170_180,                 9406
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_11_12,                   23
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_overflow,              3827326
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_180_190,                 1321
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_225_226,                   34
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_write_blocks_read,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_190_200,                 1353
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_12_13,                   33
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_0_1,                 2402
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_13_14,                   29
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_final_provided_at_pred,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_226_227,                   43
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_14_15,                   32
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_1_2,                  255
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_200_210,                 3952
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_227_228,                   38
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_210_220,                 1139
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_final_provided_at_commit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_228_229,                   37
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_2_3,                 1792
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_15_16,                   22
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_229_230,                   37
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_220_230,                  567
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_3_4,              1517956
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_16_17,                   31
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_provided_not_used_at_pred,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_230_240,                20022
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_230_231,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_17_18,                   30
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_provided_not_used_at_commit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_240_250,                11674
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_18_19,                   35
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_5_6,                58844
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_19_20,                   22
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_alt_provider_as_final_pred_at_pred,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_250_260,                 2414
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_20_40,                  451
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_6_7,                82024
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_40_60,                  303
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_260_270,                 1227
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_alt_provider_as_final_pred_at_commit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_7_8,                   23
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_60_80,                  203
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_231_232,                   31
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_270_280,                  864
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_80_100,                  161
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_8_9,                   31
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_100_120,                  157
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_280_290,                  766
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_9_10,                12566
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_120_140,                  118
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_232_233,                   30
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_alt_provider_not_used_at_pred,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_290_300,                 7422
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_140_160,                   88
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_10_11,              3337626
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_233_234,                   30
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_alt_provider_not_used_at_commit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_11_12,                 3644
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_160_180,                  101
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                14356
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_234_235,                   32
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_final_provided_at_pred,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_235_236,                   29
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_final_provided_at_commit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_180_200,                   49
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_12_13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_236_237,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_200_220,                   37
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_13_14,                 1979
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_220_240,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_237_238,                   41
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_14_15,               779877
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_240_260,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_238_239,                   28
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_provided_not_used_at_pred,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_260_280,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_15_16,                   38
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_provided_not_used_at_commit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_239_240,                   25
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_40_50,                12420
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_alt_provider_as_final_pred_at_pred,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_240_241,                   30
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_50_60,                 2371
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_16_17,             11999028
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_280_300,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_alt_provider_as_final_pred_at_commit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_241_242,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_60_70,                  212
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_sum,           1195631983
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_300_320,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_70_80,                   49
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_242_243,                   35
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_alt_provider_not_used_at_pred,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_mean,                   39
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_320_340,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_243_244,                   30
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_80_90,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_340_360,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_alt_provider_not_used_at_commit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_244_245,                   25
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_90_100,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_360_380,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_final_provided_at_pred,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_100_110,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_380_400,                   53
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_110_120,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_final_provided_at_commit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: max_reqBuf_timer_max,                 1020
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_0_1,                 2052
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_provided_not_used_at_pred,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_245_246,                   28
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_120_130,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_1_2,               251373
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_provided_not_used_at_commit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_130_140,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_246_247,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: in_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_2_3,               245114
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_247_248,                   30
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_alt_provider_as_final_pred_at_pred,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: in_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_3_4,               279471
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_140_150,                  579
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_248_249,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_alt_provider_as_final_pred_at_commit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: out_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_4_5,               386552
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_249_250,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_150_160,                  111
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_alt_provider_not_used_at_pred,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: out_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_5_6,               399417
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_250_251,                   22
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_alt_provider_not_used_at_commit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_6_7,               359408
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_251_252,                   19
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ras: ras_s3_cancel,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_252_253,                   24
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ras: ras_redirect_recover,               413751
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_override_0,              1721533
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_253_254,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ras: ras_s3_and_redirect_recover_at_the_same_time,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_same_as_selected_0,              1947654
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_254_255,                   24
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_7_8,               374458
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_255_256,                   23
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_8_9,               376423
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_final_provided_at_pred,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_same_as_selected_1,              2416128
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_256_257,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_override_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_257_258,                   25
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_same_as_selected_2,              2861825
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_258_259,                   22
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_override_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_259_260,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_9_10,               455135
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_final_provided_at_commit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_10_11,               466067
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.csr: in_valid,                   47
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_full,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_160_170,                 3028
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_half,                 7610
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.csr: in_fire,                   47
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_same_as_selected_3,              3416557
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_260_261,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.csr: out_valid,                   47
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_empty,             28396555
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_170_180,                 7553
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.csr: out_fire,                   47
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_261_262,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_11_12,               435610
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_provided_not_used_at_pred,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_262_263,                   23
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_provided_not_used_at_commit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_12_13,               486323
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_alt_provider_as_final_pred_at_pred,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_263_264,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_13_14,               534101
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fdivSqrt: in_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_enq,              1238810
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fdivSqrt: in_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_180_190,                 1520
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_deq,              1640338
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fdivSqrt: out_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_190_200,                 1508
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_0,             28600569
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.oldestSelection: oldest_override_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_264_265,                   23
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.oldestSelection: oldest_same_as_selected_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_alt_provider_as_final_pred_at_commit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_14_15,               505046
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_alt_provider_not_used_at_pred,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_15_16,               470286
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_16_17,               460556
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_alt_provider_not_used_at_commit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fdivSqrt: out_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_0,             28802967
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_final_provided_at_pred,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_17_18,               476589
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_final_provided_at_commit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_200_210,                 3060
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_0,             28802967
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.add_pipe: in_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_210_220,                 1226
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_1,                69134
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.add_pipe: in_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_220_230,                  842
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_1,                65718
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.add_pipe: out_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_230_240,                12591
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_18_19,               449503
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,               245745
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_19_20,               460900
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_240_250,                10946
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_1,                65718
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.add_pipe: out_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_250_260,                 3046
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_10,               203027
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_260_270,                 1582
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_provided_not_used_at_pred,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_265_266,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                25001
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_20_21,               489534
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                 3681
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_provided_not_used_at_commit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_21_22,               492562
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                  365
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_alt_provider_as_final_pred_at_pred,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.oldestSelection: oldest_same_as_selected_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_266_267,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_alt_provider_as_final_pred_at_commit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_10,               237337
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_270_280,                 1030
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_10,               237337
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_alt_provider_not_used_at_pred,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_280_290,                  798
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_11,                51811
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_dispatch_bypass_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_267_268,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_alt_provider_not_used_at_commit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_11,                12329
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_290_300,                 7671
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_provided_at_pred,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_22_23,               447436
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                  240
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_23_24,               423707
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_11,                12329
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                14384
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_provided_at_commit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_268_269,                   19
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_dispatch_bypass_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_provider_at_pred,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_24_25,               403127
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                  100
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_provider_at_commit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_100,               578922
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_100,               537331
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_269_270,                   25
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_dispatch_bypass_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_altpred_at_pred,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_100,               537332
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_dispatch_bypass_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_270_271,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_25_26,               392080
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_26_27,               365360
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_altpred_at_commit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_27_28,               351704
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_101,                91231
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_ht_as_altpred_at_pred,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_select_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_271_272,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_ht_as_altpred_at_commit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_28_29,               345512
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_bim_when_no_provider_at_pred,             18521681
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_272_273,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_select_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_101,                64074
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_40_50,                 7883
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_bim_when_no_provider_at_commit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_oldest,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_273_274,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_29_30,               346022
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_30_31,               315337
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_oldest_override_select_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_274_275,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_bim_as_alt_provider_at_pred,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_50_60,                 2027
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_101,                64074
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_60_70,                  185
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_110,               395898
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_70_80,                   57
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_110,               318916
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_80_90,                   35
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_110,               318915
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_31_32,               299869
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_90_100,                   19
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_111,                51185
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_32_33,               283970
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_33_34,               288095
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_bim_as_alt_provider_at_commit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_275_276,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_oldest_override_select_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_276_277,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_0_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_277_278,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: updated,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_1_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_278_279,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_111,                 3105
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_100_110,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_111,                 3105
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_110_120,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_read_hits,             17280211
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_279_280,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_2_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_34_35,               271795
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_35_36,               260612
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                10494
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_280_281,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_3_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_281_282,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_read_misses,              4241863
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: s0_valid,              1640338
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_120_130,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: s0_hit,              1526937
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_282_283,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hits,              5258909
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_130_140,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: s0_miss,               113401
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_misses,                  187
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_36_37,               257543
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                 2973
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_37_38,               255676
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_283_284,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_1_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                  923
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_38_39,               257540
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_140_150,                  464
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: pf_valid,                   71
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                  330
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_39_40,               252031
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_read_hit_pred_miss,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_2_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_284_285,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_150_160,                  123
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: l1_pf_valid,                   34
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_160_170,                 1761
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: l1_pf_block,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_170_180,                 5586
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: l2_pf_valid,                   37
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_0,                 2447
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_40_41,               248624
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                  132
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_0,                 1733
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_3_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_285_286,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                  104
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_41_42,               247845
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_0,                 2327
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_286_287,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_fire_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_287_288,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                   19
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_42_43,               243699
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_valid_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_288_289,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_43_44,               240462
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_1,                 2423
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: detect_stream,               129006
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_180_190,                 1450
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_289_290,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: srcState_ready_0,             90125228
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_290_291,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_fire_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_190_200,                 1576
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_sum,                39933
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_1,                 1196
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_44_45,               228347
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_1,                   73
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_mean,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_200_210,                 2842
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_2,               435816
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_valid_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_291_292,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_2,               111882
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: srcState_ready_1,             90125331
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_292_293,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_45_46,               223151
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_210_220,                 1301
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_220_230,                  886
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_2,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_fire_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_293_294,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_valid_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_294_295,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: srcState_ready_2,             90125227
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_230_240,                 8674
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_3,                 7359
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_46_47,               218340
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_fire_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_295_296,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_3,                 5694
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_240_250,                 8847
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_0_1,             30010599
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_3,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_250_260,                 3233
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_1_2,                25338
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_4,              3617434
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_260_270,                 1705
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_2_3,                 2922
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_270_280,                 1167
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_3_4,                 2917
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_4,              1270402
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_47_48,               213702
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_48_49,               205695
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_49_50,               203530
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_valid_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_296_297,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_4,                  426
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: srcState_ready_3,             90125331
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_297_298,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_5,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_50_51,               201055
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                   92
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_5,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_51_52,               199186
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                   73
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_52_53,               194349
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_5,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_280_290,                  934
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_6,               106577
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_298_299,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_fire_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_6,                53224
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_290_300,                 7902
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_valid_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_299_300,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                14386
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_6,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_53_54,               193772
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                   41
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_7,                 1133
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_fire_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_0,              8966132
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_valid_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_1,                   92
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_7,                  926
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                   29
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_54_55,               189348
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_7,                  382
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_2,              5727148
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_3,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_0_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_55_56,               189268
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_8,                  402
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_56_57,               184445
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_8,                  175
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_0,                   24
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_57_58,               181866
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_1,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_8,                 5458
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_58_59,               180182
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_59_60,               182127
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_60_61,               186925
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_2,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_9,              4693974
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_0_update,               137228
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_61_62,               204738
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_3,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_1_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_62_63,               281194
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_0_disturb_0,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_40_50,                 5000
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_63_64,               639316
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_9,              1338749
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_1_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_0,              6547451
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_0_disturb_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_50_60,                 1506
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_9,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_0_disturb_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_60_70,                  181
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_1,                  112
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_0_disturb_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_70_80,                   57
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_1_update,               154376
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_64_65,              9886714
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_2,               119994
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_80_90,                   31
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_1_disturb_0,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_10,                 5125
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_2_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_3,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRWrong,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_10,                 4525
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpInstr,              6961931
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_0,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_2_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_new_br,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_1_disturb_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_90_100,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_1_disturb_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_100_110,                   19
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_1_disturb_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_110_120,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_10,                  482
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_3,               103312
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_11,                 2282
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_old_entry,              5259012
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_11,                 1821
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpCRight,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_1,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_11,                   77
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_2,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_3,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_3_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_12,              3662892
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: mainPipe_stage1_block_by_piq_cycles,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_3_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: port_0_only_hit_in_ipf,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: port_1_only_hit_in_ipf,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: icache_bubble_s2_miss,                16998
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_4_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: icache_bubble_s0_tlb_miss,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_12,              1308471
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_2_update,               155214
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_120_130,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_12,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_2_disturb_0,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_130_140,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_2_disturb_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_140_150,                  371
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_4_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_dispatch_bypass_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry,                   37
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_dispatch_bypass_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBInstr,              5623106
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_1,               168354
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_13,                   58
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_only_jmp,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_14,               421938
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_dispatch_bypass_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_14,                87240
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_dispatch_bypass_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_5_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRRight,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_2_disturb_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_150_160,                  101
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_5_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_select_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_2_disturb_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_160_170,                 1253
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_14,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry,                   47
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_3_update,               149746
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_170_180,                 4069
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_2,                98742
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_select_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_15,               547746
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_180_190,                 1172
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_3_disturb_0,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_15,                77555
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_15,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_select_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_select_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_6_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_oldest,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_6_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_16,                 6998
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_190_200,                 1571
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_3_disturb_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_3,                30754
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_3_disturb_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_16,                 5086
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_200_210,                 2442
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_3_disturb_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_16,                15451
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_oldest_override_select_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_210_220,                 1196
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_4_update,               151902
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpIRight,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_oldest_override_select_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_17,                 2823
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_2,              1008996
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_220_230,                  887
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_4_disturb_0,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_17,                 1927
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_7_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_oldest_override_select_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_17,                  358
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_230_240,                 6090
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_4_disturb_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_18,                 1238
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpIWrong,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_7_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_oldest_override_select_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_240_250,                 6660
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_4_disturb_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_partial2_issue_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_18,                  947
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_3,                92186
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_18,                   59
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_3,                30754
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_1,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_4_disturb_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_250_260,                 2937
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_19,                91069
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBRight,              5325257
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_false_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_19,                33536
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBWrong,               297849
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_260_270,                 1831
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_5_update,               147318
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_19,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_270_280,                 1289
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_5_disturb_0,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_20,                 2590
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_280_290,                 1092
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_5_disturb_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_20,                 1740
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_always_taken,                   36
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_5_disturb_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_290_300,                 7929
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_8_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_0_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_8_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_hit,              5259059
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_5_disturb_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                14378
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_20,                  570
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_1_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_br_full,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_21,                82387
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_6_update,               149287
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_21,                79871
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_2_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_21,                  263
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_2,               783277
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_22,                 2329
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_6_disturb_0,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_6_disturb_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_1,               168353
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_22,                 1665
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_6_disturb_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_6_disturb_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_9_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_3_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_7_update,               145920
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_40_50,                 3215
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_22,                 1533
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_9_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_partial2_issue_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_23,                 2033
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_7_disturb_0,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_50_60,                 1131
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRight,              6664081
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_7_disturb_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_60_70,                  169
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_23,                 1481
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_1,              4449794
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_7_disturb_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_70_80,                   51
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_23,                 2279
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_jalr_target_modified,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpJWrong,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_7_disturb_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_80_90,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_24,              2654799
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_10_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_1_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_10_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_2_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_24,               670831
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_90_100,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_8_update,               163877
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_3_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_100_110,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_8_disturb_0,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_24,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_11_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_partial2_issue_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_has_br_and_jmp,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_25,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_11_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_110_120,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_8_disturb_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_0_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_25,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpWrong,               297850
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_25,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_8_disturb_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_120_130,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpJRight,              1338824
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_26,                   27
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_2_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_12_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_8_disturb_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_130_140,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_26,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_9_update,               172069
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_140_150,                  261
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_3_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_12_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_9_disturb_0,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_150_160,                   87
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_2,                98742
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_26,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_9_disturb_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_160_170,                  771
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_9_disturb_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_partial2_issue_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_170_180,                 2886
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_9_disturb_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_27,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_180_190,                  898
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpCWrong,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_13_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_27,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_190_200,                 1169
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_200_210,                 1979
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_27,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_only_br,                   19
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_210_220,                 1066
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_28,               924224
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_13_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_0_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_220_230,                  737
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_1,              5551773
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_230_240,                 4406
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_1_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_28,               196751
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_240_250,                 5000
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_28,                  791
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_250_260,                 2598
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_29,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_14_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_260_270,                 1784
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_3_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_29,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_270_280,                 1335
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_29,                   29
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_280_290,                 1034
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_14_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond11_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_30,                  106
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond12_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_290_300,                 7784
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_30,                   79
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_selected_cond2_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                14404
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_30,                  115
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond11_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_15_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond12_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_31,                 2036
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_31,                 1378
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_31,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_15_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_selected_cond2_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_16,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_ftq_not_valid,               830503
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond11_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_16,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_backend_redirect,               412883
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_40_50,                 2131
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond12_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_16_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_selected_cond2_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_50_60,                  837
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_16_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_wb_redirect,                  899
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond11_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_17,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_bpu_f1_flush,                64504
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_60_70,                  166
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_bpu_f0_flush,               829136
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_17,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond12_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_70_80,                   55
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_icache_not_resp,             14063937
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_80_90,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_ibuffer_not_ready,             13707366
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_17_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_selected_cond2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_90_100,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_17_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_fire_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_jalFault,                  899
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_100_110,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_valid_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_18,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_retFault,                   61
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_18,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: srcState_ready_0,             90125228
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_110_120,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_fire_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_18_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_valid_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_targetFault,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_120_130,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_18_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: srcState_ready_1,             90125331
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_130_140,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_notCFIFault,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_19,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_fire_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_140_150,                  130
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_19,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_valid_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_incalidTakenFault,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: srcState_ready_2,             90125227
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_19_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_fire_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_150_160,                   46
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_valid_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_19_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req,             13195728
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_160_170,                  369
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: srcState_ready_3,             90125331
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_fire_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_170_180,                 1856
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_valid_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_fire_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_180_190,                  627
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_miss,                   29
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_valid_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_20_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_190_200,                  794
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_fire_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_0,             13195728
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_20_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_valid_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_1,              5913409
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_fire_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_21,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_valid_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_0_hit,              5913412
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_200_210,                 1487
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_1_hit,              5913388
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_210_220,                  965
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_21,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_220_230,                  668
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: frontendFlush,                  899
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_0_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_21_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: only_0_hit,              7282311
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_21_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_0_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: only_0_miss,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_22,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_230_240,                 2943
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_1_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_22,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_hit_1,              5913388
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_1_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_22_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_240_250,                 3567
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_22_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_miss_1,                   19
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_250_260,                 2073
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_2_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_23,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_260_270,                 1556
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_hit_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_23,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_2_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_miss_1,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_270_280,                 1364
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_2_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_23_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_280_290,                 1140
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_except_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_290_300,                 7513
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_23_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_3_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 2039
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_3_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_24,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_3_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_except_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_24,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: except_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_4_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_24_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_sum,             99846271
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_24_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_4_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_mean,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_40_50,                 1476
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_25,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_4_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_25,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_sampled,             13195728
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_50_60,                  608
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_25_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_60_70,                  114
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_25_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_5_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_70_80,                   41
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_5_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_26,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_80_90,                   28
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_26,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_5_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_1_2,               349588
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_90_100,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_2_3,              1261505
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_100_110,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_3_4,              1175999
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_110_120,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_26_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_4_5,                97602
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_26_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_6_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_120_130,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_5_6,               148467
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_6_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_27,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_130_140,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_6_7,                 7899
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_6_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_27,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_140_150,                   46
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_7_8,              1436054
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_150_160,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_27_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_8_9,              2553114
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_160_170,                  183
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_9_10,               222291
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_170_180,                  979
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_10_11,              5611270
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_180_190,                  400
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_27_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_7_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_190_200,                  546
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_28,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_7_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_28,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_7_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_200_210,                 1088
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_28_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_210_220,                  797
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_28_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_8_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_220_230,                  593
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_11_12,               309000
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_29,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_8_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_230_240,                 1995
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_29,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_8_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_12_13,                22301
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_240_250,                 2550
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_13_14,                  628
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_250_260,                 1712
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_14_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_260_270,                 1514
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_15_16,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_270_280,                 1209
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_16_17,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_280_290,                 1024
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_29_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_290_300,                 7048
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_29_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 2040
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_9_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_30_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_9_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_30_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_in,              1641176
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_9_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_31,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_31,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_alloc,               165983
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_10_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_31_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_10_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_sum,            181537937
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_update,              1413291
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_mean,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_pf_gen,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_pf_gen_paddr_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_31_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_10_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_pf_gen_decr_mode,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_0,                99593
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_40_50,                  955
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_1,                98618
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_2,                98971
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_0_1,              9895700
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_3,                99177
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_1_2,              1204013
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_4,                98419
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_2_3,               480834
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_5,                98977
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: redirect_num,               412883
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_50_60,                  445
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_6,                99240
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_3_4,               746763
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_num,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_4_5,              1724454
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_7,                99000
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_5_6,              5073025
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_60_70,                  104
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_8,                98272
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_6_7,              1699931
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_11_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_sum,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_11_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_70_80,                   47
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_11_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_7_8,              1057973
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_9,                98750
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_8_9,               741285
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_10,                99049
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_9_10,               915532
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_11,                97368
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_mean,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_80_90,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_10_11,              1042741
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_12,                98078
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_90_100,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_13,                98312
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_11_12,               430092
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_14,                99630
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_100_110,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_12_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_12_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_12_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_12_13,               275879
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_15,                97820
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_110_120,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_0_1,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_evict,               173944
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_13_14,               479207
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_evict_by_plru,               165967
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_120_130,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_13_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_evict_by_dcache,                 7977
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_14_15,               407084
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_evict_one_hot_pattern,                34648
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_15_16,               525108
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: full,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_13_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_130_140,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_16_17,               421245
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_17_18,               179897
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_13_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_140_150,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_18_19,               264649
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_150_160,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_sum,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_160_170,                   68
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_19_20,               293258
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_170_180,                  568
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_20_21,               256195
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_21_22,               219476
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_mean,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_180_190,                  231
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_10_20,               177850
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_22_23,               181984
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_20_30,                 6316
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_23_24,               210960
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_30_40,                  856
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_24_25,               205709
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_40_50,                  339
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_25_26,               239692
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_50_60,                  153
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_26_27,               160609
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_60_70,                   83
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_190_200,                  362
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_14_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_14_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_27_28,               116187
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_70_80,                   49
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_200_210,                  740
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_14_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_210_220,                  642
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_220_230,                  476
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_0_1,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_15_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_230_240,                 1386
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_15_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_240_250,                 1863
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_80_90,                   36
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_28_29,               150094
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_250_260,                 1349
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_29_30,               113367
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_90_100,                 7766
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_260_270,                 1223
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_15_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_100_110,                 1213
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_30_31,               124931
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_270_280,                 1097
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: WARNING_pftRespQueue_about_to_full,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_110_120,                  128
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_31_32,                67935
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_280_290,                  943
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_120_130,                   61
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_32_33,                53378
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_290_300,                 6652
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_16,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_16,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 2002
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_16_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_130_140,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_33_34,                39216
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_16_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_16_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_17,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_34_35,                23890
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_140_150,                14567
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_17,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_17_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_150_160,                 1221
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_35_36,                11093
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_36_37,                 3736
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_160_170,                 1227
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,               246603
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_17_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                24593
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_40_50,                  710
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_170_180,                 4243
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_37_38,                 3795
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_17_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_18,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                 4798
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_180_190,                 1128
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_38_39,                  813
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_190_200,                  615
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_39_40,                   46
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_200_210,                 9589
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                  247
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_50_60,                  365
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_18,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                  506
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_210_220,                21976
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_40_41,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_18_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_12_13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_18_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_60_70,                   89
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                  149
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_18_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_13_14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_19,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_70_80,                   36
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_41_42,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_220_230,                 2377
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_80_90,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_14_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_19,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_90_100,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_19_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_19_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_100_110,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_16_17,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_42_43,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_230_240,                 1232
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_110_120,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_240_250,                  941
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_43_44,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_120_130,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_19_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_17_18,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_250_260,                  740
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_44_45,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_130_140,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_18_19,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                 8163
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_45_46,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_260_270,                  681
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_46_47,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_270_280,                  538
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_47_48,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_280_290,                  458
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wait_for_src_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_290_300,                  372
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_0_0,                 8687
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_300_350,                 1335
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_350_400,                  456
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_20_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_19_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_20_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_400_450,                  210
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_1_0,               247380
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                 1968
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_140_150,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_450_500,                  165
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                  366
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_2_0,                 1901
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_500_550,                  129
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_550_600,                  151
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_3_0,                86078
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_20_21,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_20_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                  168
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_600_650,                  129
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_650_700,                  163
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                   65
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_150_160,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                   50
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_21_22,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_160_170,                   43
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_21,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_22_23,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_21,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_4_0,              4029471
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_700_750,                  124
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_750_800,                  132
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_21_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_23_24,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_5_0,              3566480
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_800_850,                  117
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_24_25,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_21_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_170_180,                  245
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_25_26,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_21_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_180_190,                  139
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_850_900,                  125
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_6_0,              1760172
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_900_950,                  133
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_22,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_26_27,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_22,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_7_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_950_1000,                 1678
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_27_28,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_22_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_190_200,                  247
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_200_210,                  495
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_22_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_28_29,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_210_220,                  469
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                   46
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_29_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_22_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_220_230,                  382
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                   39
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1784
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_30_31,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_23,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_230_240,                 1046
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_10_20,               101616
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_8_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_240_250,                 1336
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_23,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_31_32,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_250_260,                 1033
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_23_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_260_270,                 1027
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wait_for_src_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_20_30,                 6691
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_30_40,                  718
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_270_280,                  920
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_23_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_0_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_23_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_280_290,                  862
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_9_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_40_50,                  300
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_50_60,                  127
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_10_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_60_70,                   66
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_70_80,                   43
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_290_300,                 6205
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_24,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 1985
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_1_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_24,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_11_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_80_90,                   27
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_24_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_11_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_90_100,                 4432
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_24_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_2_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_24_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_12_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_100_110,                  988
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_12_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_25,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_25,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_3_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_25_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_40_50,                  563
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_110_120,                  119
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_13_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_120_130,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_25_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_50_60,                  272
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_13_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_130_140,                   29
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_14_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_140_150,                11382
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_14_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_150_160,                 1515
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_15_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_160_170,                 1474
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_15_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_170_180,                 3451
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_16_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_180_190,                 1158
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_16_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_190_200,                  936
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_17_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_200_210,                 6336
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_4_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_25_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_60_70,                   90
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_26,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_70_80,                   27
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_210_220,                18604
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_17_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_80_90,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_26,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_5_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_90_100,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_100_110,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_26_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_6_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_26_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_220_230,                 3198
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_sum,             12260136
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_230_240,                 1463
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_240_250,                 1008
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_26_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_27,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_110_120,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_7_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_27,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_120_130,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_27_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_27_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_250_260,                  830
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_8_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_27_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_260_270,                  733
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_130_140,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_270_280,                  555
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_0_1,             23693060
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_280_290,                  451
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_1_2,              2815433
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_28,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_28,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_140_150,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_290_300,                  414
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_2_3,              1916750
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_9_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_28_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_3_4,              1175110
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_300_350,                 1603
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_4_5,               280823
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_350_400,                  489
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_150_160,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_28_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_5_6,                67613
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_400_450,                  262
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_160_170,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_28_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_170_180,                  105
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_10_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_29,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_450_500,                  167
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_6_7,                52370
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_180_190,                   79
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_500_550,                  151
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_7_8,                23080
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_550_600,                  158
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_8_9,                10614
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_600_650,                  131
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_9_10,                 5550
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_190_200,                  118
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_29,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_29_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_10_11,                 1238
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_650_700,                  149
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_200_210,                  289
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_11_12,                  128
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_700_750,                  132
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_12_13,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_750_800,                  121
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_13_14,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_800_850,                  114
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_850_900,                  131
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_29_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_11_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_210_220,                  324
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_900_950,                  140
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_950_1000,                 1469
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_220_230,                  295
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_11_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_29_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_230_240,                  666
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1678
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_16_17,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_12_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_240_250,                 1020
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_250_260,                  801
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_17_18,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_10_20,                57148
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_12_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_260_270,                  823
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wait_for_src_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_30_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_30_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_30_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_1_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_31,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_270_280,                  812
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_31,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_2_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_280_290,                  765
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_31_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_31_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_20_30,                 4930
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_18_19,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_290_300,                 5814
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_3_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_31_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_32,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 1901
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_30_40,                  597
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_19_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_40_50,                  202
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_20_21,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_50_60,                  136
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_60_70,                   52
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_21_22,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_70_80,                   49
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_4_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_32,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_32_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_80_90,                   22
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_22_23,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_90_100,                 2369
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_40_50,                  428
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_5_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_32_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_50_60,                  208
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_23_24,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_100_110,                  657
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_24_25,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_32_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_60_70,                   68
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_6_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_33,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_6_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_33,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_110_120,                   75
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_25_26,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_120_130,                   23
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_26_27,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_130_140,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_7_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_33_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_70_80,                   24
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_27_28,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_140_150,                 8167
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_7_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_33_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_28_29,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_150_160,                 1556
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_80_90,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_29_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_160_170,                 1483
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_90_100,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_8_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_33_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_8_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_34,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_30_31,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_170_180,                 3207
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_100_110,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_31_32,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_180_190,                 1294
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_110_120,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_9_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_34,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_9_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_190_200,                 1063
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_32_33,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_120_130,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_200_210,                 4346
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_33_34,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_210_220,                14387
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_130_140,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_34_35,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_220_230,                 3472
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_140_150,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_230_240,                 1697
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_35_36,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_150_160,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_10_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_34_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_10_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_34_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_160_170,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_36_37,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_240_250,                 1222
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_37_38,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_250_260,                  932
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_11_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_34_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_170_180,                   68
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_260_270,                  772
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_38_39,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_270_280,                  612
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_39_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_280_290,                  466
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_35,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_11_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_35,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_180_190,                   45
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_40_41,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_290_300,                  464
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_41_42,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_300_350,                 1805
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_42_43,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_350_400,                  558
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_12_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_35_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_12_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_35_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_400_450,                  265
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_43_44,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_450_500,                  192
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_sum,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_190_200,                   72
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_44_45,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_500_550,                  159
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_200_210,                  188
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_45_46,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_550_600,                  158
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_35_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_210_220,                  248
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_600_650,                  142
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_46_47,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_36,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_36,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_47_48,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_650_700,                  167
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_36_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_36_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_220_230,                  210
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_700_750,                  122
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: blocked_entries,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_230_240,                  492
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_36_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_750_800,                  143
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: scheduled_entries,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_37,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_0_1,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_37,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_240_250,                  715
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_37_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_250_260,                  541
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_800_850,                  117
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: not_selected_entries,              1161517
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_850_900,                  108
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_37_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: replayed_entries,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_900_950,                  107
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_37_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_950_1000,                 1294
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_38,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_260_270,                  653
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1976
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: port0_multi_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_38,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_270_280,                  684
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: port1_multi_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_38_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_280_290,                  685
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_10_20,                33858
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: port2_multi_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_38_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_290_300,                 5325
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_20_30,                 3479
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access,              6873316
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_38_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: hit,              6705506
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_30_40,                  468
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 1940
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_39,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_39,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_40_50,                  195
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access0,                18855
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_50_60,                   98
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access1,               158508
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_60_70,                   48
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access2,                89989
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_70_80,                   25
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access3,               117060
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_80_90,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access4,               375699
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_39_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_90_100,                 1289
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access5,                44241
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_100_110,                  495
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access6,                96441
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_39_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_110_120,                   63
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access7,               168076
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_120_130,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access8,                76628
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_130_140,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_39_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_140_150,                 5896
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access9,                96493
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_40_50,                  325
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_50_60,                  161
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_40_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_60_70,                   52
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_70_80,                   30
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_16_17,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_40_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_80_90,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access10,                77003
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_150_160,                 1318
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_90_100,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access11,                50482
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_160_170,                 1405
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_100_110,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_40_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_17_18,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_41,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_110_120,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access12,               138726
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_170_180,                 2852
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access13,                13872
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_180_190,                 1166
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access14,                29416
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_190_200,                  919
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_120_130,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_18_19,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_41,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_130_140,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access15,                95983
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_200_210,                 3027
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_140_150,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_19_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_41_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_150_160,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_210_220,                10620
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access16,               138333
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_160_170,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_41_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_20_21,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_170_180,                   33
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_220_230,                 3312
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access17,               126221
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_180_190,                   25
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_21_22,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_41_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_190_200,                   38
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access18,                39801
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_230_240,                 1842
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access19,               127252
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_240_250,                 1317
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access20,               204336
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_250_260,                  977
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access21,                34421
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_260_270,                  885
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_200_210,                  123
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access22,                26789
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_210_220,                  203
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_220_230,                  184
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_22_23,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_42,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access23,                22784
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_270_280,                  631
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_23_24,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_42,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_230_240,                  352
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_280_290,                  545
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access24,               167331
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_240_250,                  525
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_42_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_24_25,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_250_260,                  438
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access25,                42373
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_290_300,                  471
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_260_270,                  503
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_25_26,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_42_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_270_280,                  552
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_42_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_26_27,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_43,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_300_350,                 1890
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access26,               124466
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_280_290,                  532
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_43,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_27_28,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_43_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_290_300,                 4777
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_28_29,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_43_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 2293
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_29_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_43_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access27,              1722509
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_350_400,                  615
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_44,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_30_31,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_44,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_31_32,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_400_450,                  277
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access28,                51556
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_450_500,                  173
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access29,               126875
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_500_550,                  160
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access30,                60657
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_550_600,                  167
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access31,                47307
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_600_650,                  157
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_44_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access32,               115945
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_650_700,                  138
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_40_50,                  228
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access33,               183999
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_700_750,                  140
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_50_60,                  136
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_44_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: not_selected_entries,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_44_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_45,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_750_800,                  112
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access34,               191029
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_45,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access35,                82049
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_800_850,                  110
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_45_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_60_70,                   35
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_45_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_70_80,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_45_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_80_90,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_46,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_850_900,                   96
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access36,               113953
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_46,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_90_100,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_900_950,                  109
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access37,               105291
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_46_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_950_1000,                 1151
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access38,               398790
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_100_110,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access39,               114739
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1800
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_46_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access40,                99503
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_110_120,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_46_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_120_130,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_47,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_10_20,                20988
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access41,               137149
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_47,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_130_140,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access42,                97885
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_20_30,                 2481
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_47_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_140_150,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_47_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_150_160,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_47_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_160_170,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_48,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_170_180,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_30_40,                  385
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access43,               156299
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_48,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_180_190,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_40_50,                  144
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access44,               149440
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_50_60,                   72
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_190_200,                   25
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access45,               136170
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_60_70,                   37
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access46,               123630
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_70_80,                   25
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_48_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_200_210,                   70
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_48_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_210_220,                  108
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access47,               105560
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_80_90,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_48_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill0,                   35
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_90_100,                  705
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_220_230,                  139
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_49,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill1,                   30
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_100_110,                  341
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_230_240,                  247
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_110_120,                   63
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill2,                  228
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_120_130,                   23
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill3,                  220
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_130_140,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_240_250,                  392
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_49,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill4,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_140_150,                 3788
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill5,                  108
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_150_160,                  970
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_49_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill6,                  331
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_160_170,                 1081
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_250_260,                  328
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_170_180,                 2315
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill7,                  343
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_49_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_260_270,                  377
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_49_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_180_190,                 1114
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill8,                  126
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_50,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_190_200,                  815
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill9,                  117
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_50,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_200_210,                 2125
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill10,                  126
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_50_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_270_280,                  411
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill11,                  123
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_50_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_280_290,                  421
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_50_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill12,                  109
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_210_220,                 7792
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill13,                  118
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_51,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_290_300,                 4305
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_51,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 1986
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_51_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_51_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_220_230,                 2900
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill14,                  164
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_230_240,                 1793
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill15,                  125
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_240_250,                 1395
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill16,                  176
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_250_260,                 1085
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill17,                  182
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_260_270,                  864
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill18,                  115
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_270_280,                  662
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill19,                   46
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_280_290,                  511
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill20,                   29
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_51_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill21,                   33
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_290_300,                  438
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_52,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_40_50,                  172
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_52,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill22,                  201
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_300_350,                 1802
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_52_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill23,                  191
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_350_400,                  570
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill24,                   75
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_400_450,                  267
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_52_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_50_60,                  135
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_450_500,                  201
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill25,                  213
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_60_70,                   33
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_52_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_500_550,                  154
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill26,                  550
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_53,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_70_80,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_53,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_550_600,                  141
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill27,                   43
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_80_90,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_600_650,                  125
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill28,                   54
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_53_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_650_700,                  140
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill29,                   50
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_700_750,                  128
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill30,                   62
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_750_800,                  126
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill31,                   56
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_800_850,                   90
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_90_100,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_850_900,                  105
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill32,                  490
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_100_110,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_53_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_110_120,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_53_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_120_130,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_54,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_130_140,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_54,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_140_150,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_900_950,                   87
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill33,                  433
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_54_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_150_160,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_54_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_950_1000,                 1020
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill34,                  257
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_160_170,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_54_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_170_180,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_55,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1772
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill35,                  283
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill36,                  481
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_180_190,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_55,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill37,                  316
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_10_20,                13703
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_190_200,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_55_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_200_210,                   34
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_20_30,                 1862
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill38,                  196
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_210_220,                   81
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_55_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_220_230,                   91
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_55_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_230_240,                  201
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_56,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_240_250,                  288
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_56,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_30_40,                  305
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill39,                  266
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_250_260,                  272
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_40_50,                  138
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill40,                  524
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_260_270,                  278
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_50_60,                   66
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill41,                  466
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_60_70,                   38
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill42,                  514
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_70_80,                   28
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_56_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_270_280,                  348
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill43,                  465
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_80_90,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_56_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_280_290,                  340
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_56_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_290_300,                 3647
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_57,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 2046
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_90_100,                  445
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill44,                  323
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_57,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_57_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_100_110,                  255
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill45,                  315
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_110_120,                   44
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill46,                  176
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_57_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_120_130,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill47,                  210
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_57_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_58,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_40_50,                   46
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_58,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_50_60,                   63
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_58_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_60_70,                   52
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: port0_multi_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_130_140,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_70_80,                   25
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_58_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_140_150,                 2113
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: port1_multi_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_58_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_150_160,                  633
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: port2_multi_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_59,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_160_170,                  757
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: port3_multi_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_80_90,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_59,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access,              9451064
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_170_180,                 1693
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_90_100,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_59_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_100_110,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_59_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_110_120,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_59_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: hit,              9360362
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_180_190,                  920
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_120_130,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access0,               138411
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_190_200,                  684
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_60,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_130_140,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_60,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_140_150,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_60_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_150_160,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_60_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_160_170,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access1,               129499
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_200_210,                 1531
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access2,               109288
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_60_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: WARNING_pftRespQueue_about_to_full,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_210_220,                 5284
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access3,               147857
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_220_230,                 2348
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_170_180,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_61,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_180_190,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_61,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_190_200,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_230_240,                 1691
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access4,               244494
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_200_210,                   28
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_240_250,                 1413
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access5,               277769
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_250_260,                 1080
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_210_220,                   32
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_61_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access6,               390376
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_260_270,                  830
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_220_230,                   35
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_61_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_230_240,                   72
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_61_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_240_250,                  146
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_270_280,                  660
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access7,               136204
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_250_260,                  138
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,               256283
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_62,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_280_290,                  477
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access8,               176071
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_62,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                29193
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access9,                94788
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_290_300,                  464
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_260_270,                  170
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                 8601
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_300_350,                 1700
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access10,               269590
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_350_400,                  649
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                 1148
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access11,               352295
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_400_450,                  303
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_270_280,                  182
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_62_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                  169
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_280_290,                  183
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_62_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                   59
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_290_300,                 3393
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_62_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 1965
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_63,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_63,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_450_500,                  163
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access12,               410023
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_63_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_500_550,                  129
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access13,               136869
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_63_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_63_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: redirect_num,               412883
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access14,               102997
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_550_600,                  126
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                12626
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_num,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_40_50,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access15,               264492
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_600_650,                  143
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_50_60,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_sum,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access16,               163716
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_650_700,                  112
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                 4769
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_60_70,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access17,               124279
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_700_750,                  141
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_70_80,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                  950
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access18,               164542
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_750_800,                  107
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_80_90,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access19,               134705
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_800_850,                   93
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                  376
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_90_100,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_850_900,                   86
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access20,               127832
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_100_110,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_mean,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_900_950,                   78
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access21,               165965
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_950_1000,                  840
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_110_120,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access22,               219489
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 2002
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_120_130,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                  146
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access23,               152326
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_130_140,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access24,               139845
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_10_20,                 9072
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_0_1,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_140_150,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access25,               135655
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_20_30,                 1305
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access26,               268721
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_30_40,                  209
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access27,               300628
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_150_160,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                  109
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_160_170,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_170_180,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_40_50,                  101
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access28,               153771
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: full,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_50_60,                   66
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access29,               277489
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_180_190,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_60_70,                   30
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access30,               228148
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_190_200,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_70_80,                   23
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access31,               201882
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_200_210,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access32,               382817
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_80_90,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access33,               438441
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_90_100,                  312
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access34,               397808
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_sum,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_210_220,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_100_110,                  209
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access35,               259559
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_mean,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_220_230,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_230_240,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_110_120,                   40
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access36,               179483
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                  122
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_240_250,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_120_130,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access37,               451580
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                   70
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_130_140,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access38,               353712
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_140_150,                 1047
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_250_260,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                   43
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_0_1,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_260_270,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_270_280,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_280_290,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_150_160,                  376
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access39,               151297
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                   23
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_290_300,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access40,                48652
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_160_170,                  480
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: capacity_conflict_to_sinkA,               645974
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_170_180,                 1246
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access41,              2646254
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: capacity_conflict_to_sinkB,                64332
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_180_190,                  805
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access42,               145603
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_190_200,                  616
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access43,               123848
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_200_210,                 1067
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_0_1,                87712
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_1_2,                72329
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_2_3,                58450
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_210_220,                 3707
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access44,               155893
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_220_230,                 1861
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_3_4,                47478
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_4_5,                38040
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_5_6,                30051
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_12_13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_6_7,                23677
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_13_14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_7_8,                18885
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_14_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_8_9,                15109
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_230_240,                 1601
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access45,               170408
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_240_250,                 1252
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access46,               727045
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_250_260,                 1105
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access47,               426204
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_9_10,                12194
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_260_270,                  828
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill0,                  191
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_16_17,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_270_280,                  643
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill1,                  254
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_17_18,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_280_290,                  505
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill2,                  431
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_10_11,                 9742
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_290_300,                  415
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill3,                  281
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_18_19,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_11_12,                 7732
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_19_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_12_13,                 6102
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_300_350,                 1624
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill4,                  361
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_350_400,                  629
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_20_21,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill5,                  279
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_400_450,                  294
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_13_14,                 4810
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_450_500,                  197
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill6,                  378
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_500_550,                  124
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_14_15,                 3536
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_21_22,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_15_16,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_22_23,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_0_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_23_24,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_5_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill7,                  353
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_550_600,                  133
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_24_25,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_10_15,                20112
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_600_650,                  130
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill8,                  219
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_25_26,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_15_20,                93861
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_650_700,                   95
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill9,                  358
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_26_27,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_700_750,                  126
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill10,                  291
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_27_28,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_20_25,                18965
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_28_29,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_25_30,                 2567
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_750_800,                   80
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill11,                  180
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_29_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_800_850,                   78
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill12,                  352
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_30_35,                  771
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_30_31,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_850_900,                   75
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill13,                  611
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_31_32,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_35_40,                  450
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_32_33,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_40_45,                  296
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_33_34,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_900_950,                   63
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill14,                  225
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_45_50,                  183
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_950_1000,                  699
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill15,                  285
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_34_35,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_50_55,                  123
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill16,                  317
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1810
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_35_36,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_55_60,                  116
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill17,                  441
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_36_37,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_60_65,                   86
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_37_38,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_65_70,                   89
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_38_39,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_10_20,                 6499
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill18,                  232
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_70_75,                   80
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_39_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_75_80,                   69
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_40_41,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_20_30,                  961
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill19,                  326
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_41_42,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_80_85,                   46
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill20,                  343
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_30_40,                  181
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill21,                  298
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_40_50,                   77
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill22,                  359
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_50_60,                   46
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill23,                  443
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_60_70,                   22
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill24,                  363
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_70_80,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill25,                  405
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_80_90,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_85_90,                   39
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_42_43,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill26,                  381
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_90_100,                  199
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_43_44,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill27,                  200
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_100_110,                  118
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_44_45,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_90_95,                   37
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_110_120,                   24
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill28,                  276
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_120_130,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_95_100,               733790
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill29,                  507
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_130_140,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_45_46,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_0_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_140_150,                  487
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill30,                  412
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_46_47,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_5_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_47_48,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_10_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_48_49,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_15_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_150_160,                  212
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill31,                  449
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_160_170,                  314
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_20_25,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_49_50,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_170_180,                  800
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill32,                  476
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_50_51,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_25_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_51_52,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill33,                  619
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_180_190,                  640
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_30_35,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill34,                  562
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_190_200,                  470
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill35,                  506
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_35_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_52_53,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_40_45,                33504
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_53_54,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_45_50,                24605
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill36,                  601
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_200_210,                  762
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_50_55,                 6352
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_54_55,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_55_60,                 1754
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_55_56,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_210_220,                 2589
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill37,                  676
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_220_230,                 1507
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill38,                  630
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_56_57,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_230_240,                 1293
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill39,                  557
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_57_58,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_60_65,                  849
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_58_59,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill40,                   83
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_240_250,                 1116
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_65_70,                  465
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill41,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_250_260,                  973
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill42,                  525
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_70_75,                  287
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_59_60,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_260_270,                  847
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill43,                  480
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_75_80,                  170
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill44,                  551
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_270_280,                  632
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_60_61,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_80_85,                  131
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_280_290,                  473
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill45,                  763
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_290_300,                  407
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill46,                  627
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_300_350,                 1482
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill47,                  610
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_350_400,                  641
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_85_90,                  122
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_61_62,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_90_95,                   95
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_62_63,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_95_100,               363408
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_400_450,                  308
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_63_64,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_0_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_450_500,                  169
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wait_for_src_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_5_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_500_550,                  121
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_0_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_550_600,                  100
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_10_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_600_650,                  111
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_15_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_650_700,                  100
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_1_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_20_25,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_700_750,                  107
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_750_800,                   85
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_25_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_2_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_30_35,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_800_850,                   56
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_35_40,                  139
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_850_900,                   47
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_3_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_40_45,                   23
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_45_50,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_4_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_50_55,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_900_950,                   41
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_55_60,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_5_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_60_65,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_950_1000,                  609
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_65_70,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_70_75,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_6_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1844
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_75_80,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_7_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_80_85,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_10_20,                 4831
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_85_90,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_20_30,                  708
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_90_95,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_8_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_95_100,                  811
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_30_40,                  143
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_40_50,                   76
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_9_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_50_60,                   42
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_10_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_60_70,                   28
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_70_80,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_11_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_80_90,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_90_100,                  128
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_11_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_40_50,                16912
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_100_110,                   75
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_12_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_110_120,                   19
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_50_60,                 2513
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_12_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_120_130,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_60_70,                  261
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wait_for_src_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_70_80,                   58
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_130_140,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_80_90,                   25
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_140_150,                  234
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_1_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_90_100,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_150_160,                  125
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_100_110,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_160_170,                  228
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_110_120,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_2_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_120_130,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_170_180,                  577
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_130_140,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_3_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_140_150,                  672
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_150_160,                  129
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_180_190,                  483
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_4_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_160_170,                 4800
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_190_200,                  401
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_170_180,                 9305
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_200_210,                  579
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_180_190,                 1219
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_210_220,                 1804
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_5_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_190_200,                 1306
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_220_230,                 1129
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_200_210,                 4018
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_230_240,                 1073
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_6_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_210_220,                 1180
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_240_250,                  953
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_220_230,                  548
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_250_260,                  882
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_6_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_260_270,                  740
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_230_240,                20616
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_7_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_270_280,                  574
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_7_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_240_250,                11756
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_280_290,                  439
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_8_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_250_260,                 2365
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_290_300,                  408
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_260_270,                 1219
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_8_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_270_280,                  852
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_9_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_280_290,                  745
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_300_350,                 1411
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_9_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_290_300,                 7153
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_350_400,                  597
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_10_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_400_450,                  311
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                14327
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_10_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_450_500,                  178
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_11_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_500_550,                  129
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_11_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_550_600,                   92
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_12_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_600_650,                   93
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_12_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_650_700,                   90
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wait_for_src_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_40_50,                12478
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_0_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_50_60,                 2510
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_0_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_60_70,                  182
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_700_750,                   83
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_70_80,                   60
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_750_800,                   70
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_80_90,                   25
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_800_850,                   49
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_90_100,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_850_900,                   53
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_100_110,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_900_950,                   33
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_2_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_950_1000,                  493
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_110_120,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1872
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_2_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_120_130,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_130_140,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_10_20,                 3614
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_3_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_20_30,                  561
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_3_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_140_150,                  555
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_30_40,                  138
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_150_160,                  140
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_40_50,                   55
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_4_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_160_170,                 2771
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_50_60,                   41
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_4_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_170_180,                 7444
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_60_70,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_180_190,                 1430
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_70_80,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_190_200,                 1566
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_80_90,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_200_210,                 3180
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_90_100,                  100
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_210_220,                 1289
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_5_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_220_230,                  885
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_5_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_100_110,                   65
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_230_240,                12971
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_110_120,                   19
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_240_250,                11167
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_120_130,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_6_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_250_260,                 3085
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_130_140,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_6_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_260_270,                 1404
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_140_150,                   99
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_270_280,                  968
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_150_160,                   70
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_280_290,                  744
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_160_170,                  110
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_290_300,                 7422
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_7_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                14327
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_7_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_8_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_170_180,                  341
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_8_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_180_190,                  358
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_40_50,                 7846
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_190_200,                  292
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_9_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_200_210,                  394
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_9_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_210_220,                 1294
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_50_60,                 2089
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_10_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_220_230,                  831
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_60_70,                  175
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_10_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_230_240,                  907
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_11_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_70_80,                   46
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_240_250,                  849
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_11_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_250_260,                  771
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_80_90,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_12_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_260_270,                  708
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_90_100,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_270_280,                  593
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_12_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_100_110,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_280_290,                  466
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_sum,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_110_120,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_290_300,                  355
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_120_130,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_300_350,                 1359
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_350_400,                  544
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_130_140,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_400_450,                  268
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_140_150,                  462
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_0_1,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_150_160,                  128
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_450_500,                  152
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_500_550,                  115
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_160_170,                 1857
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_550_600,                   86
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_170_180,                 5512
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_180_190,                 1387
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_190_200,                 1510
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_600_650,                   66
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_200_210,                 2851
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_650_700,                   74
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_210_220,                 1290
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_220_230,                  895
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_700_750,                   69
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_230_240,                 8779
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_240_250,                 9100
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_750_800,                   54
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_250_260,                 3241
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_800_850,                   55
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_260_270,                 1648
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: WARNING_pftRespQueue_about_to_full,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_270_280,                 1108
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_850_900,                   49
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_280_290,                  875
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_900_950,                   47
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_290_300,                 7581
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_950_1000,                  399
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                14369
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1744
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,               233278
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_10_20,                 2774
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                23514
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_16_17,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                 4785
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_20_30,                  452
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_17_18,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                  497
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_30_40,                   99
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_18_19,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                  101
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_40_50,                   34
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_40_50,                 4957
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_19_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                   47
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_50_60,                   31
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_50_60,                 1610
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_20_21,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_60_70,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_60_70,                  152
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_21_22,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_70_80,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_70_80,                   57
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_22_23,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_80_90,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_80_90,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_23_24,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_90_100,                   65
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_90_100,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_24_25,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_100_110,                   52
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_100_110,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_25_26,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_110_120,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_110_120,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_26_27,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_120_130,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_120_130,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                 7758
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_27_28,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_130_140,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_130_140,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_28_29,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                 1332
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_140_150,                   56
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                  425
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_29_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_140_150,                  374
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_150_160,                   37
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                  190
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_150_160,                   98
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_160_170,                   41
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_160_170,                 1156
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                   62
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_30_31,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_170_180,                  205
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                   47
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_170_180,                 4059
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_31_32,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_180_190,                  288
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_180_190,                 1139
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_32_33,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_190_200,                  231
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_190_200,                 1417
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_200_210,                  329
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_33_34,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_200_210,                 2549
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_210_220,                  893
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_210_220,                 1231
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_34_35,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_220_230,                  610
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_220_230,                  852
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_35_36,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_230_240,                  671
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_230_240,                 6338
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_240_250,                  716
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_36_37,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_250_260,                  708
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_37_38,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_240_250,                 6821
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_260_270,                  617
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_38_39,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_250_260,                 3124
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                   29
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_270_280,                  556
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_39_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_260_270,                 1868
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_40_41,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_270_280,                 1224
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_280_290,                  402
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_41_42,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_280_290,                  939
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_290_300,                  349
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_42_43,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_300_350,                 1208
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_290_300,                 7437
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_43_44,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                14337
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                   19
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_44_45,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_45_46,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_46_47,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_350_400,                  521
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_40_50,                 3315
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_47_48,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_400_450,                  260
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_50_60,                 1142
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_450_500,                  113
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_48_49,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_60_70,                  140
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_500_550,                   95
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_49_50,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_70_80,                   42
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_50_51,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_550_600,                   94
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_80_90,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_51_52,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_600_650,                   67
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_90_100,                   19
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_650_700,                   68
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_52_53,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_100_110,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_700_750,                   67
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_53_54,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_750_800,                   61
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_54_55,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_110_120,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_800_850,                   54
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_55_56,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                   23
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_850_900,                   40
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_56_57,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_120_130,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_900_950,                   36
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_57_58,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_130_140,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_950_1000,                  339
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_58_59,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_140_150,                  250
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1730
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_59_60,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_150_160,                  106
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_60_61,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_10_20,                 2031
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_160_170,                  755
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_20_30,                  376
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_61_62,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_30_40,                   93
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_170_180,                 2783
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_62_63,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_40_50,                   36
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_180_190,                  901
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_50_60,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_63_64,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_190_200,                 1153
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_60_70,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_200_210,                 1912
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_70_80,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_210_220,                 1069
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_80_90,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_220_230,                  831
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_90_100,                   55
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: not_selected_entries,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_230_240,                 4347
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_100_110,                   57
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_240_250,                 5132
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_110_120,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_250_260,                 2710
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_120_130,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_130_140,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_140_150,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_150_160,                   24
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_160_170,                   42
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_170_180,                  133
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_260_270,                 1844
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_180_190,                  204
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_190_200,                  195
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_270_280,                 1276
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_200_210,                  224
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_280_290,                  988
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_210_220,                  635
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: s0_valid,              6205415
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_220_230,                  467
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: s0_valid,              7163376
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_290_300,                 7284
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_230_240,                  502
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: s0_valid_not_ready,              6205415
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.refillUnit: sinkD_from_L3_zero,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.jmp: in_valid,              2211103
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.jmp: in_fire,              2211103
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: s0_valid_not_ready,              7163376
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 1779
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.refillUnit: sinkD_from_L3_all,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.jmp: out_valid,              2211103
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_240_250,                  590
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: store_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_250_260,                  586
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.jmp: out_fire,              2211103
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_260_270,                  542
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: sta_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: store_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: sta_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: sta_miss,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_270_280,                  463
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: store_miss_prefetch_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_280_290,                  369
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_override_0,              1364020
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: store_miss_prefetch_not_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_290_300,                  307
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: sta_miss,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_same_as_selected_0,               201727
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_same_as_selected_1,               910103
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: store_miss_prefetch_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_300_350,                 1088
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_override_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_350_400,                  462
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: store_miss_prefetch_not_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_40_50,                 2187
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_400_450,                  205
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_same_as_selected_2,               845658
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.i2f: in_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_50_60,                  821
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_450_500,                  140
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.i2f: in_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_60_70,                  110
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.i2f: out_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_sum,           5517228118
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_70_80,                   33
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_500_550,                   67
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_mean,                  183
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.i2f: out_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_550_600,                   82
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_80_90,                   27
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_600_650,                   56
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_90_100,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_650_700,                   57
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_100_110,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_700_750,                   61
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_0_20,              2273545
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_110_120,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_750_800,                   50
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_20_40,              1594756
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_120_130,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_800_850,                   44
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_40_60,              1437645
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_130_140,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_850_900,                   40
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_140_150,                  117
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_60_80,              2013505
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_900_950,                   40
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_150_160,                   63
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_80_100,               582354
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_160_170,                  395
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_100_120,              1451469
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_950_1000,                  303
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_120_140,              2371338
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_170_180,                 1805
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1956
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_180_190,                  599
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_140_160,              1150821
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_160_180,              1430910
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_190_200,                  721
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_10_20,                 1539
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_20_30,                  275
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_200_210,                 1431
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_180_200,              1310864
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_30_40,                   58
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_210_220,                 1004
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_200_220,              1333211
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_220_230,                  696
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_220_240,               914048
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_40_50,                   36
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_240_260,              2128695
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_230_240,                 2985
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_50_60,                   22
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_260_280,              1689386
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_240_250,                 3727
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_60_70,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_280_300,              3703613
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_250_260,                 2213
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_300_320,              2669673
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_70_80,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_260_270,                 1666
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_320_340,               765161
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_80_90,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_270_280,                 1322
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_340_360,              1220782
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_90_100,                   51
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_360_380,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_280_290,                 1027
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_380_400,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_290_300,                 7060
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_400_420,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 2164
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_420_440,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_100_110,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_110_120,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_440_460,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_120_130,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_460_480,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_130_140,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_480_500,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_140_150,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_150_160,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_40_50,                 1554
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_500_520,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_50_60,                  611
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_160_170,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_520_540,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_60_70,                  101
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_170_180,                   90
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_540_560,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_70_80,                   37
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_180_190,                  136
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_560_580,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_80_90,                   24
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_190_200,                  147
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_90_100,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_580_600,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_200_210,                  214
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_600_620,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_100_110,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_210_220,                  453
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_620_640,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_110_120,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_220_230,                  362
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_120_130,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_640_660,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_230_240,                  384
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_660_680,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_130_140,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_680_700,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_240_250,                  424
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_700_720,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_140_150,                   45
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_250_260,                  487
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_150_160,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_720_740,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_160_170,                  169
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_740_760,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_260_270,                  437
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_170_180,                  971
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_760_780,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_270_280,                  441
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_780_800,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_180_190,                  370
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_280_290,                  322
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_800_820,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_190_200,                  502
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_290_300,                  289
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_200_210,                 1018
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_820_840,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_210_220,                  804
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_300_350,                  920
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_220_230,                  586
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_840_860,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_230_240,                 2090
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_860_880,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_350_400,                  411
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_880_900,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_240_250,                 2576
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_400_450,                  196
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_900_920,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_250_260,                 1771
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_920_940,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_450_500,                  112
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_940_960,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_260_270,                 1448
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_960_980,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_500_550,                   71
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_980_1000,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_270_280,                 1225
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_550_600,                   74
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_280_290,                 1016
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1000_1020,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_600_650,                   35
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1020_1040,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_290_300,                 6698
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1040_1060,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_650_700,                   51
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_700_750,                   41
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 1934
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1060_1080,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_750_800,                   54
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1080_1100,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_800_850,                   32
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1100_1120,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_850_900,                   30
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1120_1140,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_900_950,                   34
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1140_1160,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_950_1000,                  254
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1160_1180,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1952
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1180_1200,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1200_1220,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_40_50,                 1079
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_10_20,                 1145
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_50_60,                  458
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1220_1240,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_20_30,                  237
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_60_70,                   88
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1240_1260,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_30_40,                   46
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_70_80,                   29
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1260_1280,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_80_90,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1280_1300,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_40_50,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_90_100,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1300_1320,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_50_60,                   22
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1320_1340,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_100_110,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_60_70,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_110_120,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1340_1360,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_70_80,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1360_1380,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_120_130,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1380_1400,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_130_140,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_80_90,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_140_150,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1400_1420,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_90_100,                   37
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1420_1440,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_150_160,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1440_1460,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_100_110,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_160_170,                  105
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1460_1480,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_110_120,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_170_180,                  466
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_120_130,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_180_190,                  252
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1480_1500,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_130_140,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_190_200,                  311
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1500_1520,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_140_150,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1520_1540,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_200_210,                  753
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1540_1560,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_150_160,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1560_1580,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_210_220,                  603
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_160_170,                   23
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_170_180,                   53
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_220_230,                  497
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1580_1600,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_180_190,                  106
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1600_1620,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_230_240,                 1491
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1620_1640,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_190_200,                   94
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1640_1660,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_240_250,                 1891
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1660_1680,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_200_210,                  143
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1680_1700,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_250_260,                 1273
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_210_220,                  331
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_260_270,                 1222
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1700_1720,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_220_230,                  272
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_270_280,                 1098
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1720_1740,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_230_240,                  298
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1740_1760,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_280_290,                  955
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_240_250,                  369
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_290_300,                 6224
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1760_1780,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_250_260,                  358
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1780_1800,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 2079
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_260_270,                  388
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1800_1820,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_270_280,                  336
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1820_1840,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_280_290,                  288
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1840_1860,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_290_300,                  243
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1860_1880,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_300_350,                  798
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_40_50,                  751
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1880_1900,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_50_60,                  385
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1900_1920,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_60_70,                   69
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_350_400,                  390
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_70_80,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1920_1940,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_400_450,                  151
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_80_90,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1940_1960,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_450_500,                  103
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1960_1980,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_90_100,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_500_550,                   55
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_100_110,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1980_2000,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_550_600,                   49
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2000_2020,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_110_120,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_600_650,                   39
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_650_700,                   39
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2020_2040,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_120_130,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_700_750,                   51
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_130_140,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2040_2060,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_750_800,                   45
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2060_2080,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_140_150,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2080_2100,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_150_160,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2100_2120,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_160_170,                   42
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2120_2140,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_170_180,                  249
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_800_850,                   25
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_180_190,                  144
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2140_2160,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_850_900,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2160_2180,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_190_200,                  208
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2180_2200,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_200_210,                  453
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2200_2220,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_900_950,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_210_220,                  478
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2220_2240,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_950_1000,                  212
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_220_230,                  387
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2240_2260,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1788
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2260_2280,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_230_240,                 1003
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2280_2300,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_240_250,                 1241
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2300_2320,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_250_260,                 1013
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2320_2340,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_260_270,                 1020
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2340_2360,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_270_280,                  968
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2360_2380,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_280_290,                  813
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2380_2400,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_290_300,                 5789
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2400_2420,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 2081
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2420_2440,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2440_2460,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2460_2480,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2480_2500,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_40_50,                  571
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_50_60,                  279
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2500_2520,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_60_70,                   70
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2520_2540,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_70_80,                   31
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_80_90,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2540_2560,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_90_100,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2560_2580,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_100_110,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2580_2600,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_110_120,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2600_2620,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_120_130,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2620_2640,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2640_2660,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_130_140,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2660_2680,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_140_150,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_150_160,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2680_2700,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2700_2720,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_160_170,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2720_2740,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_170_180,                  130
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2740_2760,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2760_2780,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_180_190,                   79
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_190_200,                  122
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2780_2800,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2800_2820,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_200_210,                  266
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2820_2840,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2840_2860,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_210_220,                  349
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2860_2880,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_220_230,                  291
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_230_240,                  662
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2880_2900,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2900_2920,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_240_250,                  959
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2920_2940,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2940_2960,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_250_260,                  762
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: WARNING_pftRespQueue_about_to_full,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_260_270,                  749
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2960_2980,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_270_280,                  766
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2980_3000,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_280_290,                  750
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3000_3020,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_290_300,                 5277
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3020_3040,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl.sourceB: probe_buffer_util_0,             30041200
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_dispatch_bypass_0,               561684
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_300_350,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl.sourceB: probe_buffer_util_1,                  577
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3040_3060,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 1977
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_350_400,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl.sourceB: probe_buffer_util_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_dispatch_bypass_1,              1158257
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3060_3080,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_400_450,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl.sourceB: probe_buffer_util_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_dispatch_bypass_2,               984864
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3080_3100,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_450_500,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: hint_grantBufferHint_valid,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3100_3120,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_500_550,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: hint_s1_valid,                31072
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_550_600,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.exceptionBuffer: exception,                73479
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_dispatch_bypass_3,              3309342
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_40_50,                  431
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3120_3140,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: hint_s2_valid,                  476
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_600_650,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_select_0,              8982014
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.tagArray: tag_read_counter,             32911766
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: hint_s3_valid,               241214
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_650_700,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: hint_s4_valid,                  327
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_700_750,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_select_1,              7871743
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3140_3160,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_50_60,                  210
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_select_2,              3514316
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: hint_s5_valid,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_750_800,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_select_3,              1685602
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_60_70,                   69
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3160_3180,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.refillUnit: sinkD_from_L3_zero,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_oldest,              1721533
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3180_3200,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_800_850,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: incorrect_hint,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.refillUnit: sinkD_from_L3_all,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_70_80,                   36
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3200_3220,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_80_90,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3220_3240,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_oldest_override_select_0,              1720506
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.refillUnit: sinkD_from_L3_zero,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_850_900,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_90_100,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3240_3260,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_100_110,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3260_3280,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.refillUnit: sinkD_from_L3_all,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_900_950,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3280_3300,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_110_120,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3.alu: in_valid,              4902769
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3300_3320,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_120_130,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3320_3340,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_130_140,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3340_3360,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_140_150,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3360_3380,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_150_160,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_950_1000,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_valid_train_req,             10040345
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3.alu: in_fire,              4902769
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_0,              1213890
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3.alu: out_valid,              4902769
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_1,              6723403
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3380_3400,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_160_170,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_oldest_override_select_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_10,               139646
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3.alu: out_fire,              4902769
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_11,              1410721
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb.burst_engine: burst_generator_alloc_success,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_100,                57978
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_170_180,                   65
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3400_3420,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_180_190,                   43
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3420_3440,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_oldest_override_select_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_101,               403853
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb.burst_engine: burst_generator_alloc_fail,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_10_20,                 7771
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_190_200,                   65
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3440_3460,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_20_30,                  663
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb.burst_engine: burst_generator_full,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_110,                19140
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_30_40,                  201
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3460_3480,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_200_210,                  163
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_40_50,                   88
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3480_3500,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_210_220,                  211
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: fast_blocked_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3500_3520,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_220_230,                  232
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_50_60,                   57
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: fast_blocked_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_60_70,                   24
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3520_3540,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_230_240,                  433
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_70_80,                   19
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: fast_blocked_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3540_3560,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_240_250,                  661
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: fast_blocked_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3560_3580,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_250_260,                  565
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_0_0,               213159
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_80_90,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3580_3600,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_260_270,                  587
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3600_3620,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_111,                71714
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb.burst_engine: burst_valid_num,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_90_100,                  491
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_1_0,              1962812
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_replace_the_neighbor,                 4753
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb.burst_engine: prefetch_req_fire_by_generator,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_req_valid,             14172902
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_100_110,                  497
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3620_3640,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_270_280,                  608
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_110_120,                   83
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_2_0,                99691
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_req_cannot_accept,              4132557
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_pred_total,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_120_130,                   29
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_3_0,              2951446
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3640_3660,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_280_290,                  604
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3660_3680,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_130_140,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_4_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s1_alloc,              1430654
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_pred_succ,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3680_3700,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_290_300,                 4692
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_140_150,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3700_3720,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 2073
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3720_3740,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_5_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_pred_fail,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s1_update,              8609691
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3740_3760,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_pred_miss,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s1_active_plus_one_hit,               198612
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_real_miss,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s1_active_minus_one_hit,                 5361
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3760_3780,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_150_160,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_pred_replayCarry,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_6_0,               732667
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3780_3800,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3800_3820,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3820_3840,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_40_50,                  311
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3840_3860,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_160_170,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_7_0,               270312
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3860_3880,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_50_60,                  142
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_170_180,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_8_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_60_70,                   45
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3880_3900,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_0_1,              4143415
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_70_80,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3900_3920,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_80_90,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3920_3940,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s2_valid,             10040345
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_pred_wayPrediction,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3940_3960,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_90_100,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3960_3980,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_190_200,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_sum,             39764021
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s2_will_not_send_pf,              9895244
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_200_210,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_1_1,               448562
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_100_110,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3980_4000,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_2_1,               901211
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s2_will_send_decr_pf,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_3_1,               256974
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s2_will_send_incr_pf,               145101
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_4_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s3_pf_sent,               145101
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_5_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_4000_4020,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_110_120,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s4_pf_sent,               143665
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_6_1,               272317
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_0_1,             13595968
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s4_pf_blocked,                 1436
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_7_1,               202255
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_4020_4040,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_120_130,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_8_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_4040_4060,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_130_140,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_0_2,               148156
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_1_2,              4378756
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: pf_sent,               288766
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_1_2,               780880
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_4060_4080,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_140_150,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_2_2,               138191
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_300_350,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_150_160,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_350_400,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_2_3,              6244003
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_sum,             25465262
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_3_2,               222685
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_3_4,              2833887
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_mean,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_4_5,              1569908
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_400_450,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_160_170,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_4_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_5_6,               637490
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_450_500,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_170_180,                   33
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_5_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_6_7,               570063
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_500_550,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_6_2,               413852
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_180_190,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_550_600,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_7_2,                79614
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_7_8,               185470
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_190_200,                   45
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_0_1,             19861840
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_8_9,                26231
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_200_210,                  108
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_8_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_1_2,              4428223
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_2_3,              2499857
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_3_4,               883327
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_0_3,               568552
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_210_220,                  140
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_4_5,               471103
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_600_650,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_1_3,               337016
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_220_230,                  142
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_2_3,               535020
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_12_13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_5_6,               638034
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_650_700,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_230_240,                  316
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_3_3,                17358
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_700_750,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_6_7,               709180
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_13_14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_240_250,                  434
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_750_800,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_4_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_250_260,                  381
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_800_850,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_5_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_260_270,                  412
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_7_8,               377601
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_14_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_6_3,                38821
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_850_900,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_270_280,                  495
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_7_3,                29472
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_900_950,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_280_290,                  504
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_8_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_950_1000,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_8_9,               139048
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_15_16,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_290_300,                 4132
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                  201
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_9_10,                33539
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_16_17,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_fire_0,             10009956
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 2144
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_10_11,                   24
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_17_18,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_sum,             47852531
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: nrWorkingABCmshr,            108579358
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_valid_0,             10440068
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_mean,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_12_13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: srcState_ready_0,             34122473
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_fire_1,              7932734
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: nrWorkingCmshr,               263232
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_valid_1,              7935344
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_13_14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_14_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: srcState_ready_1,             34333855
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: conflictA,                38042
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_40_50,                  227
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_15_16,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_0_1,             13095845
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_sum,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_fire_2,              8433749
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_1_2,              4089660
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_mean,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_50_60,                  105
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_valid_2,              8906196
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: conflictB,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_60_70,                   37
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: srcState_ready_2,             32586530
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: conflictC,                34942
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_2_3,              3690934
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_3_4,              3679850
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_70_80,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_fire_3,              7747277
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_4_5,              3049369
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_5_6,              1648094
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_valid_3,              7750605
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_6_7,               626307
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_80_90,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_10_20,               178977
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: srcState_ready_3,             35731494
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_90_100,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_20_30,                 6384
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_fire_0,             11052645
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_100_110,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_30_40,                  853
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_valid_0,             11052645
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_7_8,               148071
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_40_50,                  322
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_110_120,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_fire_1,              8849357
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_8_9,                13646
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_0_1,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_valid_1,              8849357
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_50_60,                  142
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_120_130,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_fire_2,              4406043
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_60_70,                   85
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_130_140,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_valid_2,              4406043
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_4_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_12_13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_70_80,                   59
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_fire_3,              4902769
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_140_150,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_5_6,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_13_14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_valid_3,              4902769
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_6_7,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_14_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_80_90,                   38
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_150_160,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_0,              2655810
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_7_8,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_15_16,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_90_100,                 7548
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_160_170,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_16_17,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_8_9,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_170_180,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_100_110,                 1221
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_17_18,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_9_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_0,              2598426
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_180_190,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_110_120,                  133
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_10_11,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_0_0,              2216154
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_120_130,                   44
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_190_200,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_11_12,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_200_210,                   63
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_130_140,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_0_1,               626477
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_12_13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_1,              1969843
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_140_150,                14693
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_1,              1931422
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_210_220,                   87
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_13_14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_1_0,              1296979
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_150_160,                 1235
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_14_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_220_230,                   96
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_160_170,                 1197
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_15_16,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_1_1,               536712
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_170_180,                 4068
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_230_240,                  231
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_2,              2157270
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: hash_conflict,                   30
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_180_190,                 1090
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_240_250,                  304
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_2,              2117589
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_190_200,                  642
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_250_260,                  330
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_2_0,              1339062
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_200_210,                 9922
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_260_270,                  353
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_2_1,               441223
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_210_220,                21869
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_270_280,                  308
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_3,              2274184
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_220_230,                 2326
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_280_290,                  405
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_3,              2227930
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_230_240,                 1226
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_290_300,                 3466
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_3_0,              1650789
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_240_250,                 1004
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 2038
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_3_1,               272633
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_250_260,                  809
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_4,              1651837
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_260_270,                  683
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_270_280,                  550
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_4,              1618910
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_4_0,              1136823
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_280_290,                  469
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_4_1,               316898
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_290_300,                  395
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_40_50,                  155
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_5,              1265258
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_300_350,                 1360
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_50_60,                  105
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_5,              1245863
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_350_400,                  480
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_5_0,              1141129
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_60_70,                   22
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_400_450,                  263
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_5_1,               180464
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_70_80,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_450_500,                  148
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_6,               990689
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_80_90,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_500_550,                  136
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_6,               969737
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_90_100,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_550_600,                  153
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_6_0,               600973
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_100_110,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_600_650,                  146
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_6_1,               148270
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_110_120,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_650_700,                  150
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_7,               582914
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_120_130,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_700_750,                  129
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_7,               566439
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_130_140,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_750_800,                  125
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_7_0,               546369
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_140_150,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_800_850,                  122
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_7_1,                77590
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_150_160,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_850_900,                  136
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_8,               482994
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_160_170,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_900_950,                  133
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_8,               472497
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_170_180,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_950_1000,                 1663
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_8_0,               352799
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_180_190,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1730
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_8_1,                71294
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_190_200,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_9,               336808
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_200_210,                   38
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_10_20,               102344
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_9,               323988
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_210_220,                   46
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_20_30,                 6953
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_220_230,                   67
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_9_0,               339545
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_30_40,                  749
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_230_240,                  148
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_9_1,               125582
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_40_50,                  247
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_240_250,                  213
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_10,               268612
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_50_60,                  139
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_250_260,                  199
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_10,               264421
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_260_270,                  215
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_10_0,               200260
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_60_70,                   77
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_270_280,                  269
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_10_1,                59606
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_70_80,                   56
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_280_290,                  281
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_11,               156345
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_80_90,                   33
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_290_300,                 2974
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_11,               154793
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_90_100,                 4265
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 2069
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_11_0,               149717
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_100_110,                  910
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_11_1,                64702
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_110_120,                  111
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_12,               164341
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_120_130,                   44
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_12,               161892
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_130_140,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_12_0,               141507
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_140_150,                11456
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_40_50,                   34
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_12_1,                33167
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_150_160,                 1590
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_50_60,                   70
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_13,               106417
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_160_170,                 1392
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_60_70,                   36
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_13,               105602
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_170_180,                 3414
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_70_80,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_13_0,                98891
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_180_190,                 1249
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_80_90,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_13_1,                27627
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_190_200,                  902
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_90_100,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_14,               114200
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_200_210,                 6464
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_100_110,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_14,               112578
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_210_220,                18546
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_110_120,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_14_0,               103500
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_220_230,                 3152
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_120_130,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_14_1,                34888
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_230_240,                 1420
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_130_140,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_15,                82591
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_240_250,                  975
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_140_150,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_15,                81755
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_250_260,                  860
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_150_160,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_15_0,                78349
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_260_270,                  716
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_160_170,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_15_1,                23386
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_270_280,                  611
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_170_180,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_16,                82235
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_280_290,                  499
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_180_190,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_16,                81702
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_290_300,                  483
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_190_200,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_16_0,                77735
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_300_350,                 1718
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_200_210,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_16_1,                23857
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_350_400,                  520
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_210_220,                   24
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_17,                69773
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_400_450,                  224
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_220_230,                   33
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_17,                69036
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_450_500,                  160
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_230_240,                   53
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_17_0,                64570
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_500_550,                  152
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_240_250,                  101
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_17_1,                28394
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_550_600,                  146
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_250_260,                  105
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_18,                65919
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_260_270,                  129
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_18,                65410
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_270_280,                  129
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_18_0,                63844
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_280_290,                  156
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_18_1,                32577
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_290_300,                 2561
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_19,                55080
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 1802
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_19,                54833
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_600_650,                  163
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_19_0,                50500
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_650_700,                  155
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_700_750,                  137
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_19_1,                26008
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_750_800,                  121
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_20,                53929
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_800_850,                  138
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_20,                53725
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_40_50,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_850_900,                  113
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_20_0,                51784
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_50_60,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_900_950,                  118
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_20_1,                12268
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_60_70,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_950_1000,                 1528
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_21,                39921
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_70_80,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1786
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_21,                39711
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_80_90,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_21_0,                35045
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_90_100,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_10_20,                57598
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_21_1,                10763
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_100_110,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_20_30,                 5214
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_110_120,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_22,                48613
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_30_40,                  576
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_120_130,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_22,                48423
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_40_50,                  244
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_22_0,                46431
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_130_140,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_50_60,                   97
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_22_1,                 8957
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_140_150,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_60_70,                   75
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_23,                33038
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_150_160,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_70_80,                   50
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_23,                32828
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_160_170,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_80_90,                   37
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_23_0,                29360
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_170_180,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_90_100,                 2277
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_23_1,                16397
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_180_190,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_100_110,                  700
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_24,                36371
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_190_200,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_110_120,                   79
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_24,                36194
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_120_130,                   34
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_200_210,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_24_0,                35133
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_130_140,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_210_220,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_24_1,                 7281
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_220_230,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_140_150,                 8384
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_25,                20148
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_230_240,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_150_160,                 1535
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_25,                19690
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_240_250,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_160_170,                 1528
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_25_0,                15640
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_170_180,                 3102
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_250_260,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_25_1,                 8060
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_260_270,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_180_190,                 1214
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_26,                33320
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_270_280,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_190_200,                  962
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_26,                33232
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_200_210,                 4386
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_280_290,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_26_0,                32196
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_210_220,                14956
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_290_300,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_26_1,                 5631
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_220_230,                 3310
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_27,                11053
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: capacity_conflict_to_sinkA,              1117430
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_230_240,                 1629
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_27,                10950
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: capacity_conflict_to_sinkB,               120360
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_240_250,                 1103
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_27_0,                 8192
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_0_1,                87250
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_250_260,                  912
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_27_1,                 5246
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_1_2,                72006
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_260_270,                  760
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_28,                18124
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_2_3,                58957
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_270_280,                  630
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_28,                18054
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_3_4,                48379
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_280_290,                  531
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_28_0,                17872
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_4_5,                39265
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_290_300,                  438
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_28_1,                 7605
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_5_6,                31210
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_300_350,                 1791
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_29,                 5943
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_6_7,                25087
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_350_400,                  515
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_29,                 5902
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_7_8,                20266
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_400_450,                  262
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_29_0,                 3118
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_450_500,                  200
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_8_9,                16709
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_29_1,                 4355
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_500_550,                  164
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_9_10,                13835
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_30,                11466
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_550_600,                  161
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_10_11,                11540
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_30,                11305
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_600_650,                  149
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_11_12,                 9624
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_30_0,                11482
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_650_700,                  155
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_12_13,                 8008
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_30_1,                 7529
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_700_750,                  135
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_13_14,                 6649
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_31,                 4143
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_750_800,                  129
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_14_15,                 5251
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_31,                 4109
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_800_850,                  108
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_15_16,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_31_0,                 2308
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_850_900,                  118
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_0_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_31_1,                 2747
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_900_950,                  119
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_5_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_32,                 8910
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_950_1000,                 1381
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_10_15,                19292
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1836
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_32,                 8799
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_15_20,                91010
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_32_0,                 8696
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_20_25,                19195
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_10_20,                33828
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_32_1,                 5770
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_25_30,                 2895
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_20_30,                 3696
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_33,                 3891
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_30_35,                 1081
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_30_40,                  464
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_33,                 3866
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_35_40,                  543
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_40_50,                  194
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_33_0,                 2051
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_40_45,                  373
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_50_60,                   79
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_33_1,                 2705
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_45_50,                  225
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_60_70,                   58
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_34,                10760
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_50_55,                  182
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_70_80,                   42
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_34,                10629
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_55_60,                  140
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_80_90,                   25
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_60_65,                  130
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_34_0,                10909
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_90_100,                 1274
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_65_70,                  138
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_34_1,                 7631
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_100_110,                  415
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_70_75,                  129
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_35,                 5834
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_110_120,                   58
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_75_80,                   92
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_35,                 5784
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_120_130,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_80_85,                   88
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_35_0,                 3340
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_130_140,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_85_90,                   74
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_35_1,                 3999
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_140_150,                 6014
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_90_95,                   76
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_36,                17397
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_150_160,                 1293
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_95_100,               772389
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_36,                17193
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_160_170,                 1447
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_0_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_36_0,                17556
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_170_180,                 2807
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_5_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_36_1,                11781
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_180_190,                 1151
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_10_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_37,                12005
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_190_200,                  956
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_37,                11933
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_15_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_200_210,                 3017
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_37_0,                 9095
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_20_25,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_210_220,                11389
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_37_1,                 4835
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_25_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_220_230,                 3222
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_38,                29077
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_30_35,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_230_240,                 1843
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_35_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_38,                28822
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_240_250,                 1310
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_40_45,                32406
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_38_0,                31127
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_250_260,                 1065
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_45_50,                23831
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_38_1,                20789
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_260_270,                  894
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_50_55,                 6373
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_39,                21173
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_270_280,                  701
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_55_60,                 1948
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_39,                20727
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_280_290,                  483
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_60_65,                  984
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_39_0,                16921
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_290_300,                  480
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_65_70,                  520
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_39_1,                 7542
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_300_350,                 1909
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_70_75,                  385
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_40,                48674
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_350_400,                  553
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_75_80,                  216
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_40,                48196
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_400_450,                  283
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_80_85,                  187
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_40_0,                48435
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_85_90,                  120
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_450_500,                  200
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_40_1,                25340
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_90_95,                  119
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_500_550,                  148
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_41,                32409
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_95_100,               382839
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_550_600,                  155
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_41,                32188
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_0_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_600_650,                  155
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_41_0,                29180
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_5_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_650_700,                  161
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_41_1,                16923
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_10_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_700_750,                  121
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_42,                75806
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_15_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_750_800,                  100
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_42,                75115
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_20_25,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_800_850,                  114
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_42_0,                73025
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_25_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_850_900,                  108
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_42_1,                39479
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_30_35,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_900_950,                  122
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_43,                39935
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_35_40,                  123
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_950_1000,                 1180
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_43,                39761
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_40_45,                   24
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1804
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_43_0,                35089
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_45_50,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_43_1,                 9844
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_50_55,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_10_20,                21491
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_44,                90222
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_55_60,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_20_30,                 2677
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_44,                88601
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_60_65,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_30_40,                  367
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_44_0,                85156
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_65_70,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_40_50,                  137
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_44_1,                52314
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_70_75,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_50_60,                   85
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_45,                54660
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_75_80,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_60_70,                   46
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_45,                54329
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_80_85,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_70_80,                   32
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_45_0,                50006
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_85_90,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_80_90,                   28
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_45_1,                22632
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_90_95,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_90_100,                  720
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_46,               114022
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_95_100,                  912
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_100_110,                  333
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_46,               111883
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_110_120,                   67
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_46_0,               104659
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_120_130,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_46_1,                69347
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_130_140,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_47,                63530
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_140_150,                 3879
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_47,                63228
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_40_50,                16350
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_150_160,                 1068
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_47_0,                58044
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_50_60,                 2376
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_160_170,                 1108
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_47_1,                13890
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_60_70,                  232
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_170_180,                 2212
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_70_80,                   70
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_48,               165901
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_180_190,                 1118
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_80_90,                   27
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_48,               162694
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_190_200,                  812
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_90_100,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_48_0,               151521
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_200_210,                 2243
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_100_110,                   22
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_48_1,                77278
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_210_220,                 8021
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_110_120,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_49,                78009
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_220_230,                 2845
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_120_130,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_49,                77467
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_230_240,                 1873
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_130_140,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_49_0,                72346
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_240_250,                 1403
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_140_150,                  691
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_49_1,                15744
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_250_260,                 1116
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_150_160,                   95
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_50,               196865
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_260_270,                  898
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_160_170,                 4989
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_50,               192529
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_270_280,                  686
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_50_0,               169835
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_170_180,                 9337
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_280_290,                  540
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_50_1,               112152
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_180_190,                 1385
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_290_300,                  480
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_51,                95260
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_190_200,                 1273
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_300_350,                 1855
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_51,                94591
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_200_210,                 3860
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_350_400,                  629
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_51_0,                85388
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_210_220,                 1070
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_400_450,                  300
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_51_1,                24573
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_220_230,                  542
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_450_500,                  199
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_52,               396109
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_230_240,                20359
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_500_550,                  167
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_52,               388355
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_240_250,                11807
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_550_600,                  144
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_52_0,               309804
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_250_260,                 2282
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_52_1,               189659
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_600_650,                  144
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_260_270,                 1272
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_53,               128077
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_650_700,                  148
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_270_280,                  931
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_53,               126761
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_700_750,                  149
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_280_290,                  706
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_53_0,               113992
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_750_800,                   96
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_290_300,                 7519
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_53_1,                51467
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_800_850,                   96
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                14335
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_54,               637588
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_850_900,                  100
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_54,               625643
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_900_950,                   90
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_54_0,               491508
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_950_1000,                 1020
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_54_1,               307273
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1890
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_55,               222429
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_55,               219827
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_40_50,                12169
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_10_20,                14127
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_55_0,               177327
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_50_60,                 2248
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_20_30,                 1930
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_55_1,                37203
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_60_70,                  210
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_30_40,                  321
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_56,              1019953
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_70_80,                   70
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_40_50,                  128
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_56,               998575
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_80_90,                   30
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_50_60,                   65
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_56_0,               673359
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_90_100,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_60_70,                   40
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_56_1,               469552
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_100_110,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_70_80,                   22
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_57,               462508
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_110_120,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_80_90,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_57,               454553
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_120_130,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_90_100,                  451
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_57_0,               328506
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_130_140,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_100_110,                  235
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_57_1,                65299
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_140_150,                  579
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_110_120,                   44
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_58,              1096398
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_150_160,                  129
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_120_130,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_58,              1073774
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_160_170,                 2954
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_130_140,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_58_0,               651368
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_170_180,                 7558
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_140_150,                 2125
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_58_1,               644488
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_180_190,                 1528
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_150_160,                  689
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_59,              1039562
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_190_200,                 1520
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_160_170,                  760
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_59,              1019085
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_200_210,                 3030
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_59_0,               571582
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_170_180,                 1701
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_59_1,               100715
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_210_220,                 1235
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_180_190,                  987
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_60,              1402938
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_220_230,                  864
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_190_200,                  706
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_60,              1376692
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_230_240,                12745
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_200_210,                 1548
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_60_0,               736263
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_240_250,                10888
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_210_220,                 5723
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_60_1,               770012
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_250_260,                 2990
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_220_230,                 2414
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_61,              2061433
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_260_270,                 1494
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_230_240,                 1795
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_61,              2016666
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_270_280,                 1017
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_240_250,                 1334
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_61_0,              1007442
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_280_290,                  788
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_250_260,                 1119
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_61_1,               307584
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_290_300,                 7904
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_260_270,                  904
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_62,              1611349
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                14326
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_270_280,                  660
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_62,              1580443
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_280_290,                  532
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_62_0,               738808
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_290_300,                  447
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_62_1,               931934
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_300_350,                 1790
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_63,              2697482
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_350_400,                  674
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_63,              2643159
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_40_50,                 7692
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_400_450,                  307
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_63_0,              1074174
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_50_60,                 2025
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_450_500,                  181
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_63_1,               434425
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_60_70,                  177
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_500_550,                  151
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: redirect_num,               412883
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_70_80,                   58
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_550_600,                  134
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_num,             33504737
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_80_90,                   30
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_600_650,                  142
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_sum,             29210814
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_90_100,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_650_700,                  136
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_mean,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_100_110,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_700_750,                  122
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_110_120,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_750_800,                  102
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_120_130,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_800_850,                   84
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_overflow,               882789
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_130_140,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_850_900,                   91
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_0_1,             15116510
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_140_150,                  489
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_900_950,                   86
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_1_2,              5160493
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_150_160,                  105
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_950_1000,                  872
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_2_3,              6126787
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_160_170,                 1871
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1822
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_3_4,              3637986
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_170_180,                 5825
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: full,                13732
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_180_190,                 1492
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_10_20,                 9662
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_190_200,                 1598
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_20_30,                 1293
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_200_210,                 2623
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_30_40,                  283
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_210_220,                 1253
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_40_50,                  111
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_220_230,                  875
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_50_60,                   51
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_230_240,                 8763
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_60_70,                   27
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_240_250,                 9072
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_70_80,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_250_260,                 3211
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_80_90,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_260_270,                 1678
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_90_100,                  290
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_270_280,                 1092
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_100_110,                  172
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_280_290,                  925
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_110_120,                   43
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_290_300,                 8047
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_120_130,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                14326
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_130_140,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_140_150,                 1139
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_150_160,                  400
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_160_170,                  519
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_170_180,                 1228
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_40_50,                 4865
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_180_190,                  843
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_50_60,                 1595
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_190_200,                  551
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_60_70,                  188
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_200_210,                 1188
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_70_80,                   46
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_210_220,                 3990
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_80_90,                   34
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_220_230,                 1992
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_90_100,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_230_240,                 1603
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_100_110,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_240_250,                 1348
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_110_120,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_250_260,                 1038
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_120_130,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_260_270,                  829
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_130_140,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_270_280,                  663
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_140_150,                  377
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_280_290,                  546
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_150_160,                  108
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_290_300,                  477
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_160_170,                 1233
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_300_350,                 1705
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_170_180,                 4205
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_350_400,                  667
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_180_190,                 1204
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_400_450,                  316
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_190_200,                 1444
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_450_500,                  178
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_200_210,                 2411
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_500_550,                  124
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_210_220,                 1222
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_550_600,                  125
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_220_230,                  848
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_600_650,                  123
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_230_240,                 6307
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_650_700,                  111
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_240_250,                 6986
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_700_750,                  107
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_250_260,                 2919
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_750_800,                   96
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_260_270,                 1817
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_800_850,                   87
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_270_280,                 1315
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_850_900,                   81
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_280_290,                 1006
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_900_950,                   56
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_290_300,                 8193
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_950_1000,                  751
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                14362
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1884
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_10_20,                 7145
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_20_30,                 1117
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_30_40,                  196
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_40_50,                 3192
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_40_50,                  104
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_50_60,                 1201
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_50_60,                   45
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_60_70,                  165
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_60_70,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_70_80,                   51
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_70_80,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_80_90,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_80_90,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_90_100,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_90_100,                  173
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_100_110,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_100_110,                  139
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_110_120,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_110_120,                   22
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_120_130,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_120_130,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_130_140,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_130_140,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_140_150,                  244
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_140_150,                  530
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_150_160,                   82
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_150_160,                  237
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_160_170,                  809
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_160_170,                  312
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_170_180,                 2938
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_170_180,                  881
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_180_190,                  947
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_180_190,                  631
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_190_200,                 1211
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_190_200,                  493
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_200_210,                 1954
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_200_210,                  848
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_210_220,                 1083
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_210_220,                 2773
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_220_230,                  782
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_220_230,                 1541
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_230_240,                 4530
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_230_240,                 1382
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_240_250,                 5144
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_240_250,                 1269
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_250_260,                 2562
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_250_260,                  969
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_260_270,                 1811
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_260_270,                  815
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_270_280,                 1386
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_270_280,                  658
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_280_290,                 1044
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_280_290,                  473
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_290_300,                 8063
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_290_300,                  456
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 1917
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_300_350,                 1639
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_350_400,                  679
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_400_450,                  298
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_450_500,                  183
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_500_550,                  142
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_40_50,                 2081
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_550_600,                  119
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_50_60,                  849
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_600_650,                  108
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_60_70,                  138
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_650_700,                  110
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_70_80,                   62
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_700_750,                   98
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_80_90,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_750_800,                   71
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_90_100,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_800_850,                   78
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_100_110,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_850_900,                   68
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_110_120,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_900_950,                   64
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_120_130,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_950_1000,                  645
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_130_140,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1743
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_140_150,                  118
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_10_20,                 5324
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_20_30,                  821
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_30_40,                  171
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_40_50,                   70
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_50_60,                   36
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_150_160,                   54
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_60_70,                   38
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_160_170,                  393
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_70_80,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_170_180,                 1873
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_80_90,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_180_190,                  675
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_90_100,                  148
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_190_200,                  785
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_100_110,                   91
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_200_210,                 1476
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_110_120,                   25
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_210_220,                  966
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_120_130,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_220_230,                  682
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_130_140,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_230_240,                 3132
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_140_150,                  267
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_240_250,                 3834
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_150_160,                  136
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_250_260,                 2138
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_160_170,                  178
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_260_270,                 1711
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_170_180,                  578
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_270_280,                 1337
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_180_190,                  564
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_280_290,                 1107
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_190_200,                  378
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_290_300,                 7745
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_200_210,                  621
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 1911
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_210_220,                 1960
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_220_230,                 1142
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_230_240,                 1083
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_240_250,                 1047
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_250_260,                  942
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_40_50,                 1390
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_260_270,                  765
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_50_60,                  621
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_270_280,                  647
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_60_70,                  118
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_280_290,                  503
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_70_80,                   41
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_290_300,                  432
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_80_90,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_300_350,                 1594
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_90_100,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_350_400,                  635
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_100_110,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_400_450,                  323
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_110_120,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_450_500,                  156
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_500_550,                  112
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_550_600,                   91
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_600_650,                  107
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_650_700,                   93
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_700_750,                   89
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_120_130,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_130_140,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_140_150,                   44
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_150_160,                   24
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_160_170,                  215
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_170_180,                 1044
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_750_800,                   82
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_180_190,                  404
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_800_850,                   68
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_190_200,                  546
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_850_900,                   51
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_200_210,                 1116
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_900_950,                   43
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_210_220,                  824
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_950_1000,                  548
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_220_230,                  559
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1802
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_230_240,                 2309
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_240_250,                 2770
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_10_20,                 3925
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_250_260,                 1773
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_20_30,                  613
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_260_270,                 1483
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_30_40,                  134
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_270_280,                 1326
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_40_50,                   66
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_280_290,                 1000
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_50_60,                   30
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_290_300,                 7410
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_60_70,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 2022
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_70_80,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_80_90,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_90_100,                  116
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_100_110,                   69
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_110_120,                   24
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_40_50,                 1021
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_120_130,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_50_60,                  453
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_130_140,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_60_70,                  126
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_140_150,                  122
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_70_80,                   38
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_150_160,                   72
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_80_90,                   23
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_160_170,                  108
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_90_100,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_170_180,                  396
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_100_110,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_180_190,                  395
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_110_120,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_190_200,                  331
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_120_130,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_200_210,                  458
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_130_140,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_210_220,                 1419
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_140_150,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_220_230,                  918
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_150_160,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_230_240,                  931
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_160_170,                   91
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_240_250,                  845
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_170_180,                  546
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_250_260,                  767
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_180_190,                  273
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_260_270,                  720
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_190_200,                  340
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_270_280,                  599
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_200_210,                  753
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_280_290,                  512
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_210_220,                  676
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_290_300,                  386
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_220_230,                  497
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_300_350,                 1436
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_230_240,                 1561
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_350_400,                  594
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_240_250,                 1956
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_400_450,                  311
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_250_260,                 1425
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_450_500,                  164
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_260_270,                 1254
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_500_550,                  118
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_270_280,                 1140
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_550_600,                   90
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_280_290,                  950
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_600_650,                   90
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_290_300,                 7070
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_650_700,                   84
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 1975
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_700_750,                   69
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_750_800,                   67
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_800_850,                   57
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_850_900,                   53
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_900_950,                   48
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_40_50,                  799
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_950_1000,                  441
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_50_60,                  389
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1812
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_60_70,                   99
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_70_80,                   55
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_10_20,                 3116
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_80_90,                   19
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_20_30,                  472
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_90_100,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_30_40,                  112
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_100_110,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_40_50,                   43
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_110_120,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_50_60,                   27
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_120_130,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_60_70,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_130_140,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_70_80,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_140_150,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_80_90,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_150_160,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_90_100,                   98
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_160_170,                   36
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_100_110,                   74
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_170_180,                  305
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_110_120,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_180_190,                  151
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_120_130,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_190_200,                  210
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_130_140,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_200_210,                  560
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_140_150,                   49
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_210_220,                  506
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_150_160,                   42
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_220_230,                  369
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_160_170,                   65
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_230_240,                 1022
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_170_180,                  244
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_240_250,                 1459
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_180_190,                  300
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_250_260,                 1065
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_190_200,                  244
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_260_270,                 1003
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_200_210,                  314
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_270_280,                  971
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_210_220,                 1049
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_280_290,                  918
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_220_230,                  675
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_290_300,                 6717
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_230_240,                  655
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 1980
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_240_250,                  749
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_250_260,                  707
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_260_270,                  633
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_270_280,                  580
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_280_290,                  453
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_40_50,                  562
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_290_300,                  391
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_50_60,                  313
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_300_350,                 1317
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_60_70,                   72
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_350_400,                  561
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_70_80,                   42
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_400_450,                  283
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_80_90,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_450_500,                  159
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_90_100,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_500_550,                  103
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_100_110,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_550_600,                   72
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_110_120,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_600_650,                   76
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_120_130,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_650_700,                   80
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_130_140,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_700_750,                   63
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_140_150,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_750_800,                   66
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_150_160,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_800_850,                   46
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_160_170,                   27
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_850_900,                   42
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_170_180,                  137
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_900_950,                   43
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_180_190,                   81
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_950_1000,                  378
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_190_200,                  140
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1744
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_200_210,                  306
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_210_220,                  400
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_10_20,                 2405
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_220_230,                  323
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_20_30,                  420
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_230_240,                  777
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_30_40,                   97
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_240_250,                 1058
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_40_50,                   37
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_250_260,                  819
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_50_60,                   27
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_260_270,                  836
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_60_70,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_270_280,                  836
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_70_80,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_280_290,                  793
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_80_90,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_290_300,                 6240
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_90_100,                   98
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 1983
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_100_110,                   43
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_110_120,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_120_130,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_140_150,                   28
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_40_50,                  447
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_150_160,                   29
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_50_60,                  233
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_160_170,                   39
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_60_70,                   58
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_170_180,                  159
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_70_80,                   41
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_180_190,                  210
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_80_90,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_190_200,                  206
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_90_100,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_200_210,                  286
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_100_110,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_210_220,                  747
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_110_120,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_220_230,                  521
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_120_130,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_230_240,                  543
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_130_140,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_240_250,                  618
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_140_150,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_250_260,                  620
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_150_160,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_260_270,                  560
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_160_170,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_270_280,                  493
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_170_180,                   61
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_280_290,                  359
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_180_190,                   36
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_290_300,                  359
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_190_200,                   92
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_300_350,                 1197
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_200_210,                  225
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_350_400,                  508
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_210_220,                  271
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_400_450,                  246
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_220_230,                  241
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_450_500,                  157
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_230_240,                  519
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_500_550,                   87
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_240_250,                  814
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_550_600,                   70
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_250_260,                  648
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_600_650,                   59
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_260_270,                  635
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_650_700,                   52
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_270_280,                  703
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_700_750,                   72
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_280_290,                  670
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_750_800,                   54
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_290_300,                 5778
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_800_850,                   42
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 2059
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_850_900,                   46
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_900_950,                   24
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_950_1000,                  326
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1938
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_40_50,                  349
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_10_20,                 1725
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_50_60,                  182
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_20_30,                  295
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_60_70,                   61
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_30_40,                   83
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_70_80,                   23
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_40_50,                   39
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_80_90,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_50_60,                   27
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_90_100,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_60_70,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_100_110,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_70_80,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_110_120,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_80_90,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_120_130,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_90_100,                   48
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_130_140,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_100_110,                   38
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_140_150,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_110_120,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_150_160,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_120_130,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_160_170,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_130_140,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_170_180,                   29
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_140_150,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_180_190,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_150_160,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_190_200,                   58
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_160_170,                   27
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_200_210,                  137
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_170_180,                  113
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_210_220,                  187
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_180_190,                  139
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_220_230,                  201
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_230_240,                  374
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_190_200,                  146
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_240_250,                  563
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_200_210,                  208
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_250_260,                  512
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_210_220,                  551
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_260_270,                  508
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_220_230,                  418
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_270_280,                  589
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_230_240,                  442
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_280_290,                  578
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_240_250,                  486
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_290_300,                 5182
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_250_260,                  496
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 2298
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_260_270,                  507
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_270_280,                  438
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_280_290,                  377
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_290_300,                  314
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_300_350,                 1022
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_40_50,                  224
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_350_400,                  450
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_50_60,                  112
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_60_70,                   51
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_400_450,                  239
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_70_80,                   28
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_450_500,                  130
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_80_90,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_500_550,                   80
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_90_100,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_550_600,                   57
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_100_110,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_600_650,                   54
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_110_120,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_650_700,                   60
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_120_130,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_700_750,                   46
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_130_140,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_140_150,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_750_800,                   60
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_150_160,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_800_850,                   40
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_160_170,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_850_900,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_170_180,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_900_950,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_180_190,                   28
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_950_1000,                  271
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_190_200,                   29
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1966
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_200_210,                   83
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_210_220,                  137
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_10_20,                 1421
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_220_230,                  123
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_20_30,                  230
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_230_240,                  276
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_30_40,                   58
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_240_250,                  440
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_40_50,                   35
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_250_260,                  365
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_50_60,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_260_270,                  431
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_60_70,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_270_280,                  472
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_70_80,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_280_290,                  498
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_80_90,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_290_300,                 4630
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_90_100,                   38
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 2009
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_100_110,                   23
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_110_120,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_120_130,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_130_140,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_140_150,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_40_50,                  180
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_150_160,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_50_60,                  108
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_160_170,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_60_70,                   43
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_170_180,                   56
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_70_80,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_180_190,                  106
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_80_90,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_190_200,                  107
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_90_100,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_200_210,                  150
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_100_110,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_210_220,                  380
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_110_120,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_220_230,                  324
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_120_130,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_230_240,                  312
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_130_140,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_240_250,                  373
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_140_150,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_250_260,                  420
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_150_160,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_260_270,                  393
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_160_170,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_270_280,                  348
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_170_180,                   22
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_280_290,                  342
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_180_190,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_290_300,                  265
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_190_200,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_300_350,                  954
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_200_210,                   53
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_350_400,                  402
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_210_220,                   69
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_400_450,                  196
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_220_230,                  100
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_450_500,                   84
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_230_240,                  200
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_500_550,                   80
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_240_250,                  312
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_550_600,                   62
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_250_260,                  277
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_600_650,                   48
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_260_270,                  336
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_650_700,                   49
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_270_280,                  353
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_700_750,                   35
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_280_290,                  415
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_750_800,                   37
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_290_300,                 4074
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_800_850,                   32
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 2500
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_850_900,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_900_950,                   24
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_950_1000,                  243
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1884
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_40_50,                   34
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_50_60,                   84
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_60_70,                   48
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_70_80,                   39
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_80_90,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_90_100,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_100_110,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_110_120,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_120_130,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_130_140,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_140_150,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_150_160,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_160_170,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_170_180,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_180_190,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_190_200,                   19
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_200_210,                   25
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_210_220,                   41
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_220_230,                   40
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_230_240,                   80
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_240_250,                  190
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_250_260,                  150
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_260_270,                  218
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_270_280,                  193
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_280_290,                  217
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_290_300,                 3767
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 2403
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_300_350,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_350_400,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_40_50,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_400_450,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_50_60,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_450_500,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_60_70,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_500_550,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_70_80,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_550_600,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_80_90,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_600_650,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_90_100,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_650_700,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_100_110,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_700_750,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_110_120,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_750_800,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_120_130,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_800_850,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_130_140,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_850_900,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_900_950,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_950_1000,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_10_20,                 9046
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_20_30,                  827
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_30_40,                  241
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_140_150,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_40_50,                   98
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_150_160,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_50_60,                   53
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_160_170,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_60_70,                   31
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_170_180,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_70_80,                   23
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_180_190,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_80_90,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_190_200,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_90_100,                  562
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_200_210,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_100_110,                  547
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_210_220,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_110_120,                   87
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_220_230,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_120_130,                   35
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_230_240,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_130_140,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_240_250,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_140_150,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_250_260,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_150_160,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_260_270,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_160_170,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_270_280,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_280_290,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_180_190,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_290_300,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_190_200,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: capacity_conflict_to_sinkA,               518427
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: capacity_conflict_to_sinkB,                49969
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_0_1,                87675
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_1_2,                72413
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_2_3,                57860
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_3_4,                46836
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_4_5,                37033
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_5_6,                28896
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_6_7,                22571
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_7_8,                17761
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_300_350,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_8_9,                14134
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_350_400,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_9_10,                11191
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_400_450,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_10_11,                 8863
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_450_500,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_11_12,                 6900
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_500_550,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_12_13,                 5381
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_550_600,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_13_14,                 4059
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_600_650,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_14_15,                 2922
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_650_700,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_15_16,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_700_750,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_0_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_750_800,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_5_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_800_850,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_10_15,                20296
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_850_900,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_15_20,                92150
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_900_950,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_20_25,                17922
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_950_1000,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_25_30,                 2405
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                  190
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_30_35,                  777
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: nrWorkingABCmshr,            111908187
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_35_40,                  409
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_40_45,                  256
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: nrWorkingCmshr,               301895
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_45_50,                  177
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: conflictA,                47220
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_50_55,                  111
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_55_60,                   85
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: conflictB,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_60_65,                   76
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: conflictC,                41224
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_65_70,                   60
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_70_75,                   47
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_10_20,               178538
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_75_80,                   38
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_20_30,                 6442
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_80_85,                   35
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_30_40,                  881
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_85_90,                   40
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_40_50,                  338
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_90_95,                   46
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_50_60,                  176
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_95_100,               714042
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_60_70,                   92
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_0_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_70_80,                   68
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_5_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_80_90,                   31
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_10_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_90_100,                 7839
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_15_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_100_110,                 1328
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_20_25,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_110_120,                  163
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_25_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_120_130,                   45
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_30_35,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_130_140,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_35_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_140_150,                14278
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_40_45,                33469
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_150_160,                 1178
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_45_50,                23745
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_160_170,                 1175
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_50_55,                 5977
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_170_180,                 4361
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_55_60,                 1769
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_180_190,                 1101
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_60_65,                  842
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_190_200,                  667
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_65_70,                  393
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_200_210,                 9952
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_70_75,                  290
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_210_220,                22156
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_75_80,                  184
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_220_230,                 2277
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_80_85,                  131
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_230_240,                 1123
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_85_90,                   90
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_240_250,                  954
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_90_95,                   86
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_250_260,                  761
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_95_100,               353414
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_260_270,                  640
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_0_5,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_270_280,                  535
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_5_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_280_290,                  446
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_10_15,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_290_300,                  370
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_15_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_300_350,                 1217
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_20_25,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_350_400,                  401
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_25_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_400_450,                  229
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_30_35,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_450_500,                  158
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_35_40,                  166
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_500_550,                  139
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_40_45,                   40
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_550_600,                  145
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_45_50,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_600_650,                  146
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_50_55,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_650_700,                  152
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_55_60,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_700_750,                  129
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_60_65,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_750_800,                  128
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_65_70,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_800_850,                  130
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_70_75,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_850_900,                  123
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_75_80,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_900_950,                  140
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_80_85,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_950_1000,                 1656
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_85_90,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1746
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_90_95,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_95_100,                 1052
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_10_20,               101424
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_20_30,                 6854
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_30_40,                  701
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_40_50,                  293
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_50_60,                  136
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_40_50,                17012
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_60_70,                   81
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_50_60,                 2371
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_70_80,                   62
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_60_70,                  235
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_80_90,                   22
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_70_80,                   59
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_90_100,                 4408
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_80_90,                   22
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_100_110,                  989
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_90_100,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_110_120,                  118
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_100_110,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_120_130,                   35
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_110_120,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_130_140,                   22
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_120_130,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_140_150,                11173
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_130_140,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_150_160,                 1461
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_140_150,                  678
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_160_170,                 1431
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_150_160,                  118
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_170_180,                 3541
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_160_170,                 4936
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_180_190,                 1346
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_170_180,                 9226
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_190_200,                  962
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_180_190,                 1290
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_200_210,                 6485
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_190_200,                 1332
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_210_220,                18763
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_200_210,                 4250
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_220_230,                 3283
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_210_220,                 1170
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_230_240,                 1311
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_220_230,                  616
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_240_250,                  979
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_230_240,                20190
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_250_260,                  734
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_240_250,                11850
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_260_270,                  676
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_250_260,                 2330
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_270_280,                  513
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_260_270,                 1229
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_280_290,                  464
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_270_280,                  899
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_290_300,                  368
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_280_290,                  709
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_300_350,                 1592
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_290_300,                 7090
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_350_400,                  478
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                14329
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_400_450,                  244
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_450_500,                  161
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_500_550,                  136
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_550_600,                  153
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_600_650,                  151
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_40_50,                12632
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_650_700,                  148
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_50_60,                 2417
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_700_750,                  134
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_60_70,                  183
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_750_800,                  135
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_70_80,                   59
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_800_850,                  127
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_80_90,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_850_900,                  130
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_90_100,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_900_950,                  154
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_100_110,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_950_1000,                 1470
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_110_120,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1812
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_120_130,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_130_140,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_10_20,                56357
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_140_150,                  543
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_20_30,                 5028
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_150_160,                  143
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_30_40,                  565
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_160_170,                 2950
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_40_50,                  219
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_170_180,                 7534
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_50_60,                  119
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_180_190,                 1575
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_60_70,                   69
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_190_200,                 1546
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_70_80,                   50
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_200_210,                 3365
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_80_90,                   22
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_210_220,                 1368
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_90_100,                 2357
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_220_230,                  925
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_100_110,                  665
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_230_240,                12579
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_110_120,                  102
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_240_250,                10822
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_120_130,                   40
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_250_260,                 3131
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_130_140,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_260_270,                 1486
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_140_150,                 8161
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_270_280,                  951
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_150_160,                 1446
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_280_290,                  817
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_160_170,                 1528
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_290_300,                 7310
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_170_180,                 3191
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                14327
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_180_190,                 1254
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_190_200,                 1057
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_200_210,                 4334
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_40_50,                 7729
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_50_60,                 1969
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_60_70,                  174
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_210_220,                14880
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_70_80,                   55
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_220_230,                 3445
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_80_90,                   23
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_230_240,                 1623
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_90_100,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_240_250,                 1088
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_100_110,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_250_260,                  877
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_110_120,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_260_270,                  706
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_120_130,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_270_280,                  588
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_130_140,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_280_290,                  454
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_140_150,                  475
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_290_300,                  421
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_150_160,                  129
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_300_350,                 1723
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_160_170,                 1827
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_350_400,                  512
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_170_180,                 5505
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_400_450,                  245
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_180_190,                 1466
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_450_500,                  157
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_190_200,                 1567
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_500_550,                  129
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_200_210,                 2950
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_550_600,                  156
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_210_220,                 1351
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_600_650,                  169
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_220_230,                 1002
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_650_700,                  155
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_230_240,                 8392
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_700_750,                  138
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_240_250,                 8531
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_750_800,                  121
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_250_260,                 3230
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_800_850,                   99
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_260_270,                 1745
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_850_900,                  114
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_270_280,                 1262
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_900_950,                  121
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_280_290,                  924
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_950_1000,                 1300
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_290_300,                 7513
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1942
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                14369
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_10_20,                32582
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_20_30,                 3598
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_30_40,                  469
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_40_50,                  161
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_40_50,                 5103
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_50_60,                   88
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_50_60,                 1474
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_60_70,                   62
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_60_70,                  171
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_70_80,                   44
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_70_80,                   51
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_80_90,                   23
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_80_90,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_90_100,                 1291
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_90_100,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_100_110,                  456
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_100_110,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_110_120,                   66
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_110_120,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_120_130,                   27
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_120_130,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_130_140,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_130_140,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_140_150,                 5675
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_140_150,                  376
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_150_160,                 1286
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_150_160,                  114
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_160_170,                 1377
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_160_170,                 1162
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_170_180,                 2850
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_170_180,                 4079
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_180_190,                 1207
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_180_190,                 1216
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_190_200,                  956
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_190_200,                 1460
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_200_210,                 3147
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_200_210,                 2438
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_210_220,                11007
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_210_220,                 1258
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_220_230,                 3328
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_220_230,                  855
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_230_240,                 1774
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_230_240,                 5936
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_240_250,                 1279
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_240_250,                 6440
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_250_260,                  945
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_250_260,                 2943
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_260_270,                  749
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_260_270,                 1878
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_270_280,                  617
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_270_280,                 1347
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_280_290,                  500
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_280_290,                  959
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_290_300,                  409
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_290_300,                 7516
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_300_350,                 1772
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                14367
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_350_400,                  508
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_400_450,                  277
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_450_500,                  142
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_500_550,                  150
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_550_600,                  159
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_40_50,                 3149
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_600_650,                  147
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_50_60,                 1093
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_650_700,                  129
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_60_70,                  142
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_700_750,                  144
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_70_80,                   42
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_750_800,                  124
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_80_90,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_800_850,                  105
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_90_100,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_850_900,                  108
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_100_110,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_900_950,                  110
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_110_120,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_950_1000,                 1152
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_120_130,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1716
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_130_140,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_140_150,                  266
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_10_20,                20694
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_150_160,                   74
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_20_30,                 2410
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_160_170,                  783
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_30_40,                  350
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_170_180,                 2838
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_40_50,                  154
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_180_190,                  904
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_50_60,                   79
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_190_200,                 1126
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_60_70,                   42
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_200_210,                 1988
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_70_80,                   28
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_210_220,                 1107
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_80_90,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_220_230,                  760
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_90_100,                  774
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_230_240,                 3987
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_100_110,                  333
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_240_250,                 4663
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_110_120,                   64
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_250_260,                 2542
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_120_130,                   25
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_260_270,                 1753
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_130_140,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_270_280,                 1346
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_140_150,                 3757
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_280_290,                 1065
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_150_160,                  952
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_290_300,                 7354
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_160_170,                 1053
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 2182
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_170_180,                 2198
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_180_190,                 1094
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_190_200,                  928
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_200_210,                 2170
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_210_220,                 7892
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_40_50,                 2057
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_220_230,                 3009
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_50_60,                  788
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_230_240,                 1888
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_60_70,                  106
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_240_250,                 1307
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_70_80,                   29
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_250_260,                  936
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_80_90,                   28
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_260_270,                  758
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_90_100,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_270_280,                  617
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_100_110,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_280_290,                  516
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_110_120,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_290_300,                  402
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_120_130,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_300_350,                 1645
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_130_140,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_350_400,                  533
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_140_150,                  102
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_400_450,                  280
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_150_160,                   53
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_450_500,                  165
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_160_170,                  369
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_500_550,                  150
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_170_180,                 1780
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_550_600,                  151
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_180_190,                  571
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_600_650,                  132
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_190_200,                  759
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_650_700,                  150
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_200_210,                 1492
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_700_750,                  123
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_210_220,                  971
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_750_800,                  123
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_220_230,                  673
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_800_850,                   93
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_230_240,                 2799
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_850_900,                   75
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_240_250,                 3336
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_900_950,                  100
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_250_260,                 2034
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_950_1000,                  961
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_260_270,                 1633
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1736
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_270_280,                 1305
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_280_290,                 1070
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_10_20,                13027
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_290_300,                 6904
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_20_30,                 1740
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 2303
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_30_40,                  277
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_40_50,                  121
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_50_60,                   62
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_60_70,                   35
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_70_80,                   28
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_40_50,                 1410
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_80_90,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_50_60,                  590
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_90_100,                  452
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_60_70,                   97
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_100_110,                  227
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_70_80,                   50
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_110_120,                   44
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_80_90,                   25
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_120_130,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_90_100,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_130_140,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_100_110,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_140_150,                 2064
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_110_120,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_150_160,                  615
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_120_130,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_160_170,                  665
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_130_140,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_170_180,                 1629
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_140_150,                   40
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_180_190,                  979
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_150_160,                   22
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_190_200,                  694
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_160_170,                  183
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_200_210,                 1488
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_170_180,                 1026
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_210_220,                 5557
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_180_190,                  377
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_220_230,                 2475
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_190_200,                  478
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_230_240,                 1693
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_200_210,                  963
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_240_250,                 1386
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_210_220,                  753
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_250_260,                 1034
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_220_230,                  575
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_260_270,                  834
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_230_240,                 1884
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_270_280,                  630
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_240_250,                 2290
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_280_290,                  527
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_250_260,                 1528
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_290_300,                  385
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_260_270,                 1350
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_300_350,                 1592
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_270_280,                 1220
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_350_400,                  505
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_280_290,                  963
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_400_450,                  260
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_290_300,                 6712
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_450_500,                  189
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 2074
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_500_550,                  141
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_550_600,                  140
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_600_650,                  147
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_650_700,                  126
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_700_750,                  107
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_40_50,                 1003
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_750_800,                  106
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_50_60,                  414
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_800_850,                   90
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_60_70,                  106
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_850_900,                   74
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_70_80,                   33
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_900_950,                   79
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_80_90,                   19
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_950_1000,                  827
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_90_100,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1860
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_100_110,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_110_120,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_10_20,                 9011
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_120_130,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_20_30,                 1216
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_130_140,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_30_40,                  231
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_140_150,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_40_50,                   97
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_150_160,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_50_60,                   57
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_160_170,                   77
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_60_70,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_170_180,                  508
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_70_80,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_180_190,                  250
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_80_90,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_190_200,                  318
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_90_100,                  314
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_200_210,                  686
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_100_110,                  156
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_210_220,                  547
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_110_120,                   37
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_220_230,                  434
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_120_130,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_230_240,                 1274
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_130_140,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_240_250,                 1644
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_140_150,                 1028
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_250_260,                 1103
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_150_160,                  367
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_260_270,                 1142
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_160_170,                  417
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_270_280,                 1026
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_170_180,                 1217
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_280_290,                  919
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_180_190,                  789
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_290_300,                 6202
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_190_200,                  567
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 2153
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_200_210,                 1032
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_210_220,                 3824
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_220_230,                 1894
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_230_240,                 1598
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_240_250,                 1221
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_40_50,                  710
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_250_260,                 1026
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_50_60,                  345
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_260_270,                  808
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_60_70,                   71
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_270_280,                  571
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_70_80,                   33
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_280_290,                  492
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_80_90,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_290_300,                  391
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_90_100,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_300_350,                 1538
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_100_110,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_350_400,                  514
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_110_120,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_400_450,                  271
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_120_130,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_450_500,                  161
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_130_140,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_500_550,                  126
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_140_150,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_550_600,                  135
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_150_160,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_600_650,                  121
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_160_170,                   32
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_650_700,                  112
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_170_180,                  230
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_700_750,                  122
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_180_190,                  142
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_750_800,                   97
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_190_200,                  184
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_800_850,                   79
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_200_210,                  420
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_850_900,                   61
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_210_220,                  449
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_900_950,                   62
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_220_230,                  384
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_950_1000,                  666
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_230_240,                  875
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1722
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_240_250,                 1192
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_250_260,                  824
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_10_20,                 6143
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_260_270,                  938
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_20_30,                  913
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_270_280,                  805
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_30_40,                  177
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_280_290,                  764
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_40_50,                   84
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_290_300,                 5681
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_50_60,                   42
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 2112
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_60_70,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_70_80,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_80_90,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_90_100,                  199
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_100_110,                  112
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_40_50,                  518
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_110_120,                   35
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_50_60,                  263
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_120_130,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_60_70,                   44
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_130_140,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_70_80,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_140_150,                  458
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_80_90,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_150_160,                  230
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_90_100,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_160_170,                  275
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_100_110,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_170_180,                  783
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_110_120,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_180_190,                  675
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_120_130,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_190_200,                  475
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_130_140,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_200_210,                  750
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_140_150,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_210_220,                 2609
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_150_160,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_220_230,                 1481
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_160_170,                   19
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_230_240,                 1270
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_170_180,                  101
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_240_250,                 1148
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_180_190,                   70
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_250_260,                  962
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_190_200,                  107
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_260_270,                  801
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_200_210,                  258
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_270_280,                  594
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_210_220,                  272
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_280_290,                  421
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_220_230,                  287
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_290_300,                  353
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_230_240,                  568
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_300_350,                 1433
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_240_250,                  829
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_350_400,                  523
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_250_260,                  687
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_400_450,                  217
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_260_270,                  678
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_450_500,                  153
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_270_280,                  690
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_500_550,                  122
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_280_290,                  676
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_550_600,                  110
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_290_300,                 5047
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_600_650,                  100
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 1797
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_650_700,                  111
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_700_750,                  100
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_750_800,                   75
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_800_850,                   49
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_850_900,                   54
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_40_50,                  368
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_900_950,                   55
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_50_60,                  182
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_950_1000,                  586
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_60_70,                   47
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1788
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_70_80,                   19
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_80_90,                   19
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_10_20,                 4438
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_90_100,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_20_30,                  717
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_100_110,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_30_40,                  140
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_110_120,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_40_50,                   61
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_120_130,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_50_60,                   36
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_130_140,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_60_70,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_140_150,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_70_80,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_150_160,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_80_90,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_160_170,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_90_100,                  140
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_170_180,                   58
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_100_110,                   90
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_180_190,                   31
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_110_120,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_190_200,                   70
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_120_130,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_200_210,                  121
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_130_140,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_210_220,                  230
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_140_150,                  214
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_220_230,                  202
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_150_160,                  117
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_230_240,                  446
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_160_170,                  166
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_240_250,                  574
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_170_180,                  516
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_250_260,                  458
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_260_270,                  504
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_270_280,                  545
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_280_290,                  529
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_290_300,                 4418
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 2024
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_180_190,                  487
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_190_200,                  370
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_200_210,                  584
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_40_50,                  274
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_210_220,                 1659
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_50_60,                  134
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_220_230,                 1096
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_60_70,                   40
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_230_240,                 1086
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_70_80,                   27
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_240_250,                  999
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_80_90,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_250_260,                  828
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_90_100,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_260_270,                  777
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_100_110,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_270_280,                  567
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_110_120,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_280_290,                  440
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_120_130,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_290_300,                  342
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_130_140,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_300_350,                 1346
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_140_150,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_350_400,                  464
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_150_160,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_400_450,                  253
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_160_170,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_450_500,                  148
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_170_180,                   23
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_500_550,                  102
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_180_190,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_550_600,                   93
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_190_200,                   34
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_600_650,                   93
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_200_210,                   97
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_650_700,                   86
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_210_220,                  120
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_700_750,                   78
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_220_230,                  130
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_750_800,                   79
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_230_240,                  257
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_800_850,                   49
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_240_250,                  397
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_850_900,                   57
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_250_260,                  334
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_900_950,                   40
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_260_270,                  350
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_950_1000,                  478
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_270_280,                  394
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1702
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_280_290,                  425
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_290_300,                 3801
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_10_20,                 3302
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 2485
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_20_30,                  557
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_30_40,                   98
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_40_50,                   47
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_50_60,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_60_70,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_40_50,                  191
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_70_80,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_50_60,                  113
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_80_90,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_60_70,                   36
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_90_100,                  112
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_70_80,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_100_110,                   67
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_80_90,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_110_120,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_90_100,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_120_130,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_100_110,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_130_140,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_110_120,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_140_150,                  102
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_120_130,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_150_160,                   60
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_130_140,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_160_170,                  106
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_140_150,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_170_180,                  295
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_150_160,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_180_190,                  357
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_160_170,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_190_200,                  285
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_170_180,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_200_210,                  384
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_180_190,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_210_220,                 1230
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_190_200,                   23
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_220_230,                  751
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_200_210,                   44
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_230_240,                  804
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_210_220,                   69
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_240_250,                  827
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_220_230,                   79
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_250_260,                  747
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_230_240,                  187
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_260_270,                  596
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_240_250,                  251
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_270_280,                  535
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_250_260,                  234
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_280_290,                  404
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_260_270,                  263
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_290_300,                  329
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_270_280,                  288
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_300_350,                 1202
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_280_290,                  314
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_350_400,                  455
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_290_300,                 3205
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_400_450,                  236
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 2196
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_450_500,                  139
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_500_550,                   97
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_550_600,                   73
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_600_650,                   74
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_650_700,                   73
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_40_50,                  131
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_700_750,                   66
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_50_60,                   81
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_750_800,                   69
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_60_70,                   19
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_800_850,                   46
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_70_80,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_850_900,                   42
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_80_90,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_900_950,                   37
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_90_100,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_950_1000,                  401
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_100_110,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1782
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_110_120,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_120_130,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_10_20,                 2359
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_130_140,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_20_30,                  413
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_140_150,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_30_40,                   84
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_150_160,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_40_50,                   34
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_160_170,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_50_60,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_170_180,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_60_70,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_180_190,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_70_80,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_190_200,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_80_90,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_200_210,                   31
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_90_100,                   64
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_210_220,                   47
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_100_110,                   53
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_220_230,                   70
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_110_120,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_230_240,                  117
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_120_130,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_240_250,                  155
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_130_140,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_250_260,                  187
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_140_150,                   47
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_260_270,                  175
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_150_160,                   41
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_270_280,                  223
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_160_170,                   62
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_280_290,                  243
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_170_180,                  178
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_290_300,                 2508
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_180_190,                  251
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 2118
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_190_200,                  217
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_200_210,                  287
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_210_220,                  781
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_220_230,                  568
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_230_240,                  608
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_40_50,                   22
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_240_250,                  633
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_50_60,                   45
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_250_260,                  639
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_60_70,                   27
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_260_270,                  585
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_70_80,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_270_280,                  449
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_80_90,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_280_290,                  368
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_90_100,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_290_300,                  287
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_100_110,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_300_350,                 1034
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_110_120,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_350_400,                  419
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_120_130,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_400_450,                  210
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_130_140,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_450_500,                  126
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_140_150,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_500_550,                   78
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_150_160,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_550_600,                   70
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_160_170,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_600_650,                   57
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_170_180,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_650_700,                   56
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_180_190,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_700_750,                   56
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_190_200,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_750_800,                   59
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_200_210,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_800_850,                   42
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_210_220,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_850_900,                   40
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_220_230,                   22
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_900_950,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_230_240,                   52
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_950_1000,                  324
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_240_250,                   88
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1740
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_250_260,                  107
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_260_270,                  104
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_10_20,                 1663
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_270_280,                  115
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_20_30,                  286
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_280_290,                  100
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_30_40,                   73
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_290_300,                 2136
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_40_50,                   25
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 1861
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_50_60,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_60_70,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_70_80,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_80_90,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_90_100,                   45
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_100_110,                   33
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_40_50,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_110_120,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_50_60,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_120_130,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_60_70,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_70_80,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_140_150,                   30
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_80_90,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_150_160,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_90_100,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_160_170,                   34
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_100_110,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_170_180,                  101
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_110_120,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_180_190,                  157
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_120_130,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_190_200,                  178
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_130_140,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_200_210,                  214
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_140_150,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_210_220,                  526
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_150_160,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_220_230,                  403
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_160_170,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_230_240,                  419
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_170_180,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_240_250,                  506
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_180_190,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_250_260,                  505
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_190_200,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_260_270,                  479
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_200_210,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_270_280,                  415
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_210_220,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_280_290,                  359
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_220_230,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_290_300,                  272
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_230_240,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_300_350,                  890
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_240_250,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_350_400,                  377
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_250_260,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_400_450,                  196
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_260_270,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_450_500,                   91
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_270_280,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_500_550,                   68
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_280_290,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_550_600,                   54
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_290_300,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_600_650,                   57
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_650_700,                   49
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_700_750,                   47
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_750_800,                   46
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_800_850,                   29
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_850_900,                   36
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_900_950,                   23
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_950_1000,                  260
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1742
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_10_20,                 1244
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_20_30,                  211
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_30_40,                   39
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_40_50,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_50_60,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_60_70,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_70_80,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_80_90,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_90_100,                   28
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_100_110,                   35
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_110_120,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_120_130,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_130_140,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_140_150,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_150_160,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_160_170,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_170_180,                   52
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_180_190,                   98
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_190_200,                  101
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_200_210,                  143
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_210_220,                  378
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_220_230,                  352
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_230_240,                  333
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_240_250,                  381
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_250_260,                  379
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_260_270,                  368
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_270_280,                  353
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_280_290,                  298
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_290_300,                  243
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_300_350,                  754
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_350_400,                  299
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_400_450,                  161
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_450_500,                   80
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_500_550,                   65
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_550_600,                   43
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_600_650,                   43
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_650_700,                   36
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_700_750,                   34
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_750_800,                   50
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_800_850,                   31
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_850_900,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_900_950,                   19
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_950_1000,                  204
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1852
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_10_20,                  887
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_20_30,                  177
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_30_40,                   31
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_40_50,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_50_60,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_60_70,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_70_80,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_80_90,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_90_100,                   23
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_100_110,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_110_120,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_120_130,                    2
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_130_140,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_140_150,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_150_160,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_160_170,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_170_180,                   32
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_180_190,                   72
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_190_200,                   82
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_200_210,                  106
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_210_220,                  259
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_220_230,                  186
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_230_240,                  231
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_240_250,                  258
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_250_260,                  287
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_260_270,                  296
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_270_280,                  269
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_280_290,                  246
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_290_300,                  174
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_300_350,                  662
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_350_400,                  265
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_400_450,                  131
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_450_500,                   82
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_500_550,                   46
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_550_600,                   38
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_600_650,                   41
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_650_700,                   19
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_700_750,                   36
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_750_800,                   38
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_800_850,                   33
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_850_900,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_900_950,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_950_1000,                  151
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1711
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_300_350,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_350_400,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_400_450,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_450_500,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_500_550,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_550_600,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_600_650,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_650_700,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_700_750,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_750_800,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_800_850,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_850_900,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_900_950,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_950_1000,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_10_20,                 5526
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_20_30,                  513
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_30_40,                  156
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_40_50,                   53
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_50_60,                   37
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_60_70,                   24
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_70_80,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_80_90,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_90_100,                  497
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_100_110,                  389
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_110_120,                   63
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_120_130,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_130_140,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_140_150,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_150_160,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_160_170,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_170_180,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_180_190,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_190_200,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_210_220,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_300_350,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_350_400,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_400_450,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_450_500,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_500_550,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_550_600,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_600_650,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_650_700,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_700_750,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_750_800,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_800_850,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_850_900,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_900_950,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_950_1000,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                  212
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: nrWorkingABCmshr,            105469386
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: nrWorkingCmshr,               206147
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: conflictA,                40424
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: conflictB,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: conflictC,                36354
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_10_20,               178738
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_20_30,                 6342
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_30_40,                  861
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_40_50,                  313
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_50_60,                  158
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_60_70,                   77
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_70_80,                   62
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_80_90,                   44
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_90_100,                 7619
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_100_110,                 1228
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_110_120,                  162
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_120_130,                   55
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_130_140,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_140_150,                14453
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_150_160,                 1229
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_160_170,                 1240
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_170_180,                 4468
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_180_190,                 1102
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_190_200,                  761
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_200_210,                 9830
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_210_220,                21860
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_220_230,                 2335
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_230_240,                 1217
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_240_250,                  853
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_250_260,                  721
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_260_270,                  631
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_270_280,                  486
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_280_290,                  389
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_290_300,                  353
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_300_350,                 1246
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_350_400,                  407
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_400_450,                  217
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_450_500,                  138
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_500_550,                  134
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_550_600,                  129
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_600_650,                  120
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_650_700,                  160
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_700_750,                  150
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_750_800,                  149
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_800_850,                  129
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_850_900,                  138
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_900_950,                  136
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_950_1000,                 1655
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1842
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_10_20,               100280
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_20_30,                 6610
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_30_40,                  737
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_40_50,                  245
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_50_60,                  121
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_60_70,                   80
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_70_80,                   44
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_80_90,                   33
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_90_100,                 4298
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_100_110,                  931
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_110_120,                  129
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_120_130,                   50
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_130_140,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_140_150,                11356
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_150_160,                 1510
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_160_170,                 1499
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_170_180,                 3705
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_180_190,                 1382
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_190_200,                 1030
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_200_210,                 6308
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_210_220,                18185
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_220_230,                 3270
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_230_240,                 1421
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_240_250,                  971
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_250_260,                  819
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_260_270,                  687
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_270_280,                  526
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_280_290,                  440
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_290_300,                  390
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_300_350,                 1434
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_350_400,                  449
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_400_450,                  232
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_450_500,                  128
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_500_550,                  141
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_550_600,                  140
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_600_650,                  158
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_650_700,                  169
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_700_750,                  123
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_750_800,                  132
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_800_850,                  134
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_850_900,                  131
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_900_950,                  136
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_950_1000,                 1560
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1830
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_10_20,                55030
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_20_30,                 4632
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_30_40,                  558
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_40_50,                  219
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_50_60,                  110
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_60_70,                   71
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_70_80,                   50
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_80_90,                   31
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_90_100,                 2253
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_100_110,                  705
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_110_120,                   85
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_120_130,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_130_140,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_140_150,                 8262
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_150_160,                 1538
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_160_170,                 1502
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_170_180,                 3305
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_180_190,                 1342
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_190_200,                 1130
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_200_210,                 4187
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_210_220,                14109
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_220_230,                 3398
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_230_240,                 1722
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_240_250,                 1220
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_250_260,                  967
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_260_270,                  769
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_270_280,                  607
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_280_290,                  458
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_290_300,                  403
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_300_350,                 1647
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_350_400,                  465
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_400_450,                  237
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_450_500,                  146
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_500_550,                  147
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_550_600,                  151
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_600_650,                  160
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_650_700,                  177
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_700_750,                  113
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_750_800,                  121
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_800_850,                  107
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_850_900,                  119
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_900_950,                  120
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_950_1000,                 1318
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1766
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_10_20,                32400
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_20_30,                 3331
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_30_40,                  464
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_40_50,                  159
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_50_60,                   91
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_60_70,                   38
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_70_80,                   46
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_80_90,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_90_100,                 1214
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_100_110,                  462
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_110_120,                   67
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_120_130,                   19
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_130_140,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_140_150,                 5722
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_150_160,                 1285
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_160_170,                 1415
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_170_180,                 2816
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_180_190,                 1287
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_190_200,                  945
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_200_210,                 2826
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_210_220,                10246
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_220_230,                 3283
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_230_240,                 1880
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_240_250,                 1356
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_250_260,                 1025
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_260_270,                  790
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_270_280,                  569
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_280_290,                  519
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_290_300,                  453
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_300_350,                 1655
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_350_400,                  524
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_400_450,                  235
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_450_500,                  165
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_500_550,                  145
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_550_600,                  150
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_600_650,                  147
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_650_700,                  145
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_700_750,                  121
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_750_800,                  133
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_800_850,                   94
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_850_900,                  109
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_900_950,                  103
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_950_1000,                 1177
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1710
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_10_20,                19159
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_20_30,                 2397
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_30_40,                  351
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_40_50,                  111
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_50_60,                   69
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_60_70,                   30
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_70_80,                   24
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_80_90,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_90_100,                  662
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_100_110,                  305
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_110_120,                   51
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_120_130,                   22
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_130_140,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_140_150,                 3833
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_150_160,                 1011
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_160_170,                 1031
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_170_180,                 2257
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_180_190,                 1110
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_190_200,                  812
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_200_210,                 1954
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_210_220,                 7208
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_220_230,                 2823
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_230_240,                 1844
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_240_250,                 1352
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_250_260,                 1067
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_260_270,                  854
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_270_280,                  637
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_280_290,                  484
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_290_300,                  431
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_300_350,                 1621
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_350_400,                  509
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_400_450,                  261
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_450_500,                  179
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_500_550,                  150
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_550_600,                  157
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_600_650,                  141
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_650_700,                  130
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_700_750,                  117
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_750_800,                  115
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_800_850,                  107
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_850_900,                   95
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_900_950,                   98
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_950_1000,                  987
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1758
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_10_20,                12153
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_20_30,                 1560
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_30_40,                  229
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_40_50,                  107
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_50_60,                   49
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_60_70,                   25
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_70_80,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_80_90,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_90_100,                  420
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_100_110,                  218
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_110_120,                   34
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_120_130,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_130_140,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_140_150,                 2007
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_150_160,                  614
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_160_170,                  663
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_170_180,                 1654
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_180_190,                 1001
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_190_200,                  715
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_200_210,                 1430
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_210_220,                 4886
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_220_230,                 2193
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_230_240,                 1776
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_240_250,                 1306
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_250_260,                 1098
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_260_270,                  835
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_270_280,                  618
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_280_290,                  469
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_290_300,                  430
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_300_350,                 1539
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_350_400,                  552
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_400_450,                  239
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_450_500,                  165
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_500_550,                  144
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_550_600,                  141
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_600_650,                  135
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_650_700,                  123
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_700_750,                  117
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_750_800,                  101
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_800_850,                   84
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_850_900,                   77
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_900_950,                   91
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_950_1000,                  827
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1906
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_10_20,                 8156
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_20_30,                 1167
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_30_40,                  189
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_40_50,                   86
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_50_60,                   39
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_60_70,                   32
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_70_80,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_80_90,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_90_100,                  263
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_100_110,                  165
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_110_120,                   33
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_120_130,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_130_140,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_140_150,                 1010
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_150_160,                  374
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_160_170,                  425
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_170_180,                 1066
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_180_190,                  776
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_190_200,                  577
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_200_210,                  981
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_210_220,                 3301
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_220_230,                 1701
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_230_240,                 1469
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_240_250,                 1237
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_250_260,                  982
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_260_270,                  839
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_270_280,                  601
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_280_290,                  481
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_290_300,                  442
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_300_350,                 1480
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_350_400,                  553
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_400_450,                  237
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_450_500,                  171
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_500_550,                  139
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_550_600,                  109
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_600_650,                  109
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_650_700,                  114
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_700_750,                  106
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_750_800,                   83
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_800_850,                   88
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_850_900,                   62
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_900_950,                   81
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_950_1000,                  672
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1719
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_10_20,                 5492
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_20_30,                  827
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_30_40,                  144
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_40_50,                   69
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_50_60,                   38
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_60_70,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_70_80,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_80_90,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_90_100,                  158
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_100_110,                   97
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_110_120,                   21
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_120_130,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_130_140,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_140_150,                  472
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_150_160,                  212
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_160_170,                  295
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_170_180,                  720
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_180_190,                  606
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_190_200,                  461
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_200_210,                  727
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_210_220,                 2124
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_220_230,                 1240
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_230_240,                 1181
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_240_250,                 1088
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_250_260,                  918
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_260_270,                  768
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_270_280,                  594
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_280_290,                  468
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_290_300,                  403
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_300_350,                 1434
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_350_400,                  513
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_400_450,                  265
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_450_500,                  148
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_500_550,                  122
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_550_600,                  102
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_600_650,                   97
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_650_700,                   90
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_700_750,                   94
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_750_800,                   65
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_800_850,                   63
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_850_900,                   52
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_900_950,                   69
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_950_1000,                  558
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1678
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_10_20,                 3970
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_20_30,                  611
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_30_40,                  110
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_40_50,                   60
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_50_60,                   25
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_60_70,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_70_80,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_80_90,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_90_100,                  116
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_100_110,                   85
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_110_120,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_120_130,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_130_140,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_140_150,                  213
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_150_160,                  116
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_160_170,                  145
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_170_180,                  446
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_180_190,                  470
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_190_200,                  397
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_200_210,                  483
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_210_220,                 1502
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_220_230,                  939
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_230_240,                  877
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_240_250,                  906
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_250_260,                  823
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_260_270,                  680
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_270_280,                  553
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_280_290,                  433
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_290_300,                  337
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_300_350,                 1323
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_350_400,                  502
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_400_450,                  232
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_450_500,                  153
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_500_550,                   96
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_550_600,                   86
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_600_650,                   80
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_650_700,                   91
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_700_750,                   67
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_750_800,                   68
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_800_850,                   41
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_850_900,                   50
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_900_950,                   43
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_950_1000,                  476
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1772
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_10_20,                 2789
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_20_30,                  468
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_30_40,                   84
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_40_50,                   44
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_50_60,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_60_70,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_70_80,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_80_90,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_90_100,                   92
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_100_110,                   59
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_110_120,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_120_130,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_130_140,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_140_150,                   76
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_150_160,                   62
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_160_170,                  103
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_170_180,                  280
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_180_190,                  301
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_190_200,                  281
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_200_210,                  364
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_210_220,                 1005
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_220_230,                  737
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_230_240,                  718
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_240_250,                  718
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_250_260,                  678
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_260_270,                  627
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_270_280,                  489
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_280_290,                  401
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_290_300,                  317
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_300_350,                 1175
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_350_400,                  448
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_400_450,                  195
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_450_500,                  116
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_500_550,                   84
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_550_600,                   68
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_600_650,                   71
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_650_700,                   67
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_700_750,                   57
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_750_800,                   61
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_800_850,                   55
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_850_900,                   48
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_900_950,                   39
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_950_1000,                  381
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1746
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_10_20,                 2057
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_20_30,                  352
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_30_40,                   70
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_40_50,                   24
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_50_60,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_60_70,                    9
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_70_80,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_80_90,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_90_100,                   53
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_100_110,                   42
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_110_120,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_120_130,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_130_140,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_140_150,                   57
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_150_160,                   30
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_160_170,                   48
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_170_180,                  137
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_180_190,                  209
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_190_200,                  188
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_200_210,                  275
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_210_220,                  656
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_220_230,                  491
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_230_240,                  543
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_240_250,                  517
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_250_260,                  560
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_260_270,                  485
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_270_280,                  425
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_280_290,                  361
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_290_300,                  301
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_300_350,                 1004
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_350_400,                  407
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_400_450,                  190
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_450_500,                  112
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_500_550,                   70
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_550_600,                   70
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_600_650,                   59
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_650_700,                   54
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_700_750,                   63
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_750_800,                   58
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_800_850,                   33
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_850_900,                   41
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_900_950,                   22
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_950_1000,                  313
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1715
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_10_20,                 1378
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_20_30,                  243
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_30_40,                   67
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_40_50,                   25
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_50_60,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_60_70,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_70_80,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_90_100,                   47
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_100_110,                   30
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_110_120,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_130_140,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_140_150,                   31
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_150_160,                   17
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_160_170,                   33
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_170_180,                   93
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_180_190,                  133
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_190_200,                  132
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_200_210,                  195
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_210_220,                  466
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_220_230,                  287
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_230_240,                  399
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_240_250,                  413
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_250_260,                  423
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_260_270,                  426
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_270_280,                  378
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_280_290,                  307
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_290_300,                  270
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_300_350,                  827
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_350_400,                  327
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_400_450,                  164
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_450_500,                  107
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_500_550,                   66
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_550_600,                   56
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_600_650,                   42
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_650_700,                   49
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_700_750,                   49
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_750_800,                   43
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_800_850,                   37
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_850_900,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_900_950,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_950_1000,                  243
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1730
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_10_20,                 1041
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_20_30,                  181
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_30_40,                   44
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_40_50,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_50_60,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_60_70,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_70_80,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_80_90,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_90_100,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_100_110,                   24
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_110_120,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_120_130,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_130_140,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_140_150,                   13
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_150_160,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_160_170,                   15
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_170_180,                   65
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_180_190,                   75
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_190_200,                   99
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_200_210,                  117
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_210_220,                  304
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_220_230,                  237
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_230_240,                  229
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_240_250,                  275
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_250_260,                  329
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_260_270,                  310
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_270_280,                  290
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_280_290,                  238
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_290_300,                  246
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_300_350,                  738
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_350_400,                  284
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_400_450,                  146
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_450_500,                   73
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_500_550,                   53
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_550_600,                   47
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_600_650,                   28
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_650_700,                   39
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_700_750,                   45
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_750_800,                   36
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_800_850,                   28
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_850_900,                   25
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_900_950,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_950_1000,                  201
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1866
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_10_20,                  738
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_20_30,                  138
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_30_40,                   44
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_40_50,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_50_60,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_60_70,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_80_90,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_90_100,                   25
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_100_110,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_110_120,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_120_130,                    3
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_140_150,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_150_160,                    5
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_160_170,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_170_180,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_180_190,                   62
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_190_200,                   72
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_200_210,                   80
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_210_220,                  199
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_220_230,                  171
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_230_240,                  203
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_240_250,                  192
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_250_260,                  231
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_260_270,                  253
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_270_280,                  248
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_280_290,                  187
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_290_300,                  188
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_300_350,                  494
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_350_400,                  236
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_400_450,                  136
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_450_500,                   53
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_500_550,                   41
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_550_600,                   30
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_600_650,                   28
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_650_700,                   35
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_700_750,                   30
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_750_800,                   28
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_800_850,                   19
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_850_900,                   22
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_900_950,                   19
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_950_1000,                  142
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1792
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_300_350,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_350_400,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_400_450,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_450_500,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_500_550,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_550_600,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_600_650,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_650_700,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_700_750,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_750_800,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_800_850,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_850_900,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_900_950,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_950_1000,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_10_20,                 4572
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_20_30,                  401
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_30_40,                  135
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_40_50,                   45
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_50_60,                   28
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_60_70,                   16
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_70_80,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_80_90,                   11
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_90_100,                  447
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_100_110,                  343
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_110_120,                   51
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_120_130,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_130_140,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_140_150,                    6
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_160_170,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_180_190,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_210_220,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_300_350,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_350_400,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_400_450,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_450_500,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_500_550,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_550_600,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_600_650,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_650_700,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_700_750,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_750_800,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_800_850,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_850_900,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_900_950,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_950_1000,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                  214
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: nrWorkingABCmshr,            102798077
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: nrWorkingCmshr,               175835
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: conflictA,                35858
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: conflictB,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: conflictC,                30984
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: L2MissMatch_0,              7921291
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_0_1,             20672768
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_1_2,              2849012
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_2_3,              1655040
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_3_4,              1013219
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_4_5,               763031
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_5_6,               591858
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_6_7,               464053
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_7_8,               379000
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_8_9,               317662
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_9_10,               272406
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_10_11,               241932
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_11_12,               206945
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_12_13,               163307
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_13_14,               143234
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_14_15,               117492
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_15_16,                88027
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_16_17,                56899
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_17_18,                28690
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_18_19,                11100
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_19_20,                 4548
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_20_21,                 1183
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_21_22,                  261
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_22_23,                   62
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_23_24,                   37
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_24_25,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_25_26,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_26_27,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_27_28,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_28_29,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_29_30,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_30_31,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_31_32,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_32_33,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_33_34,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_34_35,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_35_36,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_36_37,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_37_38,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_38_39,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_39_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_40_41,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_41_42,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_42_43,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_43_44,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_44_45,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_45_46,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_46_47,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_47_48,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_48_49,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_49_50,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_50_51,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_51_52,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_52_53,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_53_54,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_54_55,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_55_56,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_56_57,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_57_58,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_58_59,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_59_60,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_60_61,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_61_62,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_62_63,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_63_64,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_0_1,              2825114
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_1_2,              1768260
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_2_3,              1643754
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_3_4,              1456294
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_4_5,              1333546
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_5_6,              1204018
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_6_7,              1100101
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_7_8,               986145
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_8_9,               955577
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_9_10,               910531
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_10_11,               868490
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_11_12,               861064
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_12_13,               843005
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_13_14,               829431
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_14_15,               829593
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_15_16,               817212
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_16_17,               798726
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_17_18,               717719
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_18_19,               664732
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_19_20,               596714
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_20_21,               533218
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_21_22,               502091
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_22_23,               468218
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_23_24,               424998
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_24_25,               398810
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_25_26,               380749
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_26_27,               349051
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_27_28,               340050
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_28_29,               307660
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_29_30,               293902
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_30_31,               274544
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_31_32,               257940
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_32_33,               245882
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_33_34,               233826
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_34_35,               220434
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_35_36,               212370
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_36_37,               207114
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_37_38,               202583
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_38_39,               192042
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_39_40,               190200
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_40_41,               176193
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_41_42,               170787
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_42_43,               168314
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_43_44,               164536
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_44_45,               151145
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_45_46,               144538
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_46_47,               126726
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_47_48,               123898
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_48_49,               109478
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_49_50,               101457
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_50_51,                84615
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_51_52,                68870
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_52_53,                58747
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_53_54,                44718
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_54_55,                35160
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_55_56,                26321
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_56_57,                16399
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_57_58,                10402
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_58_59,                 7337
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_59_60,                 4420
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_60_61,                 2007
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_61_62,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_62_63,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_63_64,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_0_1,              2652705
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_1_2,              1710537
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_2_3,              1601503
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_3_4,              1410444
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_4_5,              1294043
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_5_6,              1184889
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_6_7,              1075091
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_7_8,               974758
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_8_9,               934982
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_9_10,               880416
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_10_11,               847795
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_11_12,               831029
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_12_13,               835376
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_13_14,               804702
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_14_15,               812099
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_15_16,               790545
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_16_17,               768610
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_17_18,               711289
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_18_19,               653812
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_19_20,               575997
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_20_21,               525612
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_21_22,               484089
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_22_23,               450264
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_23_24,               418716
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_24_25,               385956
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_25_26,               364973
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_26_27,               339763
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_27_28,               321956
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_28_29,               306898
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_29_30,               295977
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_30_31,               265226
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_31_32,              4531724
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_NoWhere_Total,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_NoWhere_Miss,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPUInst_Total,                   42
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPUInst_Miss,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPULoadData_Total,              1115361
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPULoadData_Miss,               119950
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPUStoreData_Total,                 4350
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPUStoreData_Miss,                  250
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPUAtomicData_Total,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPUAtomicData_Miss,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_L1InstPrefetch_Total,                 1282
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_L1InstPrefetch_Miss,                  277
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_L1DataPrefetch_Total,                  391
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_L1DataPrefetch_Miss,                  391
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_PTW_Total,                16626
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_PTW_Miss,                 8090
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2BOP_Total,               632620
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2BOP_Miss,               268976
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2SMS_Total,              2388925
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2SMS_Miss,               953379
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Stream_Total,                31851
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Stream_Miss,                 5675
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Stride_Total,                   30
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Stride_Miss,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2TP_Total,               630022
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2TP_Miss,               401558
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Unknown_Total,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Unknown_Miss,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L3Unknown_Total,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L3Unknown_Miss,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_0_1,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_1_2,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_2_3,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_3_4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_4_5,                  121
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_5_6,               210194
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_sum,            121464668
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_6_7,                 1544
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_fire,              1484578
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_7_8,                 9621
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_8_9,                 8912
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_stall,               141251
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_9_10,                 2392
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_PutFullData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_10_11,                 1252
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_PutFullData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_11_12,                 1133
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_PutPartialData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_mean,                    4
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: port0_multi_hit,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_12_13,                  662
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access,               266192
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_PutPartialData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_13_14,                  437
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: hit,                49777
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access0,                  766
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_14_15,                  349
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_ArithmeticData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access1,                  909
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_15_16,                  315
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access2,                  846
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_16_17,                  302
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access3,                  750
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_17_18,                  308
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_ArithmeticData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_0_1,             15414448
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access4,                  720
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_18_19,                  289
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access5,                  664
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_19_20,                  285
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_1_2,               363906
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access6,                  852
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_LogicalData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_2_3,               352341
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_20_30,                 3587
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access7,                  936
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_LogicalData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_30_40,                 1712
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access8,                  761
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_3_4,               943725
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_Get_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_40_50,                  854
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access9,                  779
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_50_60,                  646
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access10,                  876
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_60_70,                  443
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access11,                  758
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_70_80,                  430
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_Get_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_80_90,                  337
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access12,                  728
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_4_5,              2060517
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_90_100,                  296
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access13,                  884
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_Hint_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_100_110,                  292
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access14,                  823
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_5_6,              1481021
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_Hint_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access15,                  917
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_110_120,                  285
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_AcquireBlock_fire,              1484578
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_6_7,               697405
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access16,                  788
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_120_130,                  238
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_AcquireBlock_stall,               141251
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_7_8,              1992616
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_130_140,                  229
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access17,                  595
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_8_9,              1352386
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_140_150,                  796
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access18,                  815
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_AcquirePerm_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_150_160,                 1039
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access19,                  944
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_9_10,               464963
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_AcquirePerm_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access20,                  824
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_160_170,                  390
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_10_11,              2940873
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_fire,              4309922
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_170_180,                  570
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access21,                  955
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_stall,               317486
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_11_12,                48604
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_180_190,                 1403
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access22,                  837
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_12_13,               155242
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_AccessAck_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_13_14,               127949
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_190_200,                  727
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access23,                  836
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_14_15,                50354
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_AccessAck_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_200_210,                  780
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access24,                  755
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_15_16,               413780
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_AccessAckData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_210_220,                 6056
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access25,                  893
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_AccessAckData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_16_17,               104193
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_220_230,                 4107
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access26,                  772
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_17_18,               100460
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_230_240,                 1943
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access27,                  923
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_240_250,                 1278
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_HintAck_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_18_19,                29038
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access28,                  795
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_250_260,                  945
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_HintAck_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_19_20,                57666
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access29,                  771
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_260_270,                  764
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_20_21,               100486
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access30,                  796
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_270_280,                  688
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access31,                  789
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_280_290,                  560
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_21_22,                47367
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access32,                 1459
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_290_300,                  464
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_Grant_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_22_23,                89018
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_300_320,                  832
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access33,                 1582
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_Grant_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_23_24,                92265
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access34,                 1434
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_320_340,                  767
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_GrantData_fire,              2969090
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_24_25,                19337
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access35,                 1344
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_340_360,                  634
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_25_26,               167102
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_GrantData_stall,               248807
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access36,                 1503
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_360_380,                  381
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_ReleaseAck_fire,              1340832
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_26_27,                20787
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_380_400,                  253
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access37,                 1570
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_400_420,                  208
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access38,                 1480
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_ReleaseAck_stall,                68679
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_27_28,                54677
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access39,                 1429
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_420_440,                  152
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_28_29,                18861
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access40,                 1502
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_440_460,                  139
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_29_30,                22066
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_460_480,                  111
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access41,                 1517
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_480_500,                   97
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access42,                 1505
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_PutFullData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_30_31,                81333
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_PutFullData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access43,                 1519
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_500_600,                  312
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access44,                 1461
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_600_700,                  270
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access45,                 1487
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_31_32,                17463
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_PutPartialData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_32_33,                26199
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access46,                 1425
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_700_800,                  266
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_PutPartialData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_33_34,                34415
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_800_900,                  224
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access47,                 1503
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_ArithmeticData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_900_1000,                 1198
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill0,                  176
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_34_35,                 4909
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_ArithmeticData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill1,                  175
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_35_36,                58569
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_LogicalData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill2,                  168
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_36_37,                15015
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_LogicalData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill3,                  176
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_Get_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_37_38,                 4163
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill4,                  198
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_Get_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_38_39,                 8066
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill5,                  182
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_Hint_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_39_40,                 7010
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill6,                  171
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_Hint_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_40_41,                  313
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill7,                  176
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_Probe_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_41_42,                  438
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill8,                  179
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_Probe_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill9,                  172
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_42_43,                  268
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_fire,              1551184
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill10,                  189
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_43_44,                  160
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_stall,               226714
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill11,                  168
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_44_45,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_AccessAck_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill12,                  186
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_45_46,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_AccessAck_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill13,                  181
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_46_47,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_AccessAckData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill14,                  178
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_47_48,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_AccessAckData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill15,                  167
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wait_for_src_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_HintAck_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill16,                  190
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_0_0,               463839
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_HintAck_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill17,                  187
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill18,                  176
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_1_0,              5331231
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill19,                  178
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_ProbeAck_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill20,                  179
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_2_0,               169073
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_ProbeAck_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill21,                  187
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_ProbeAckData_fire,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill22,                  172
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_3_0,              1106522
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_ProbeAckData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill23,                  185
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_Release_fire,              1130496
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill24,                  172
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_4_0,              1051328
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_Release_stall,               226714
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill25,                  178
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_ReleaseData_fire,               420688
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill26,                  191
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_5_0,              8119872
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_ReleaseData_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill27,                  186
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_E_channel_fire,              1484545
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill28,                  200
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_6_0,               168548
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_E_channel_stall,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill29,                  194
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_all,              1484545
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill30,                  178
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_7_0,              1394978
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_all,            357351890
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill31,                  190
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill32,                  379
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_8_0,                 1273
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill33,                  381
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type1,                   14
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill34,                  390
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_9_0,                   85
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type1,                 2233
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill35,                  375
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type2,               115175
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill36,                  358
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_10_0,                    8
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type2,             29507982
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill37,                  356
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type3,                   18
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill38,                  376
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_11_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type3,                 3799
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill39,                  364
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_11_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill40,                  368
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_12_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type4,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill41,                  380
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_12_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type5,                  177
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill42,                  394
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_sum,             28860308
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type5,                46333
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill43,                  391
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill44,                  384
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type6,                  391
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill45,                  369
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type6,               100393
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill46,                  367
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type7,                 6023
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill47,                  366
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_0_1,             22679054
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type7,              1597712
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_1_2,               991044
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type8,               224298
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_2_3,              1417768
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type8,             46864377
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_3_4,               508697
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type9,               801792
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_4_5,              1851280
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type9,            199754641
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_5_6,              1836514
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type10,                 5260
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_6_7,               130406
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type10,              1189102
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_7_8,               191403
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type11,                   26
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_8_9,                78482
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type11,                 5090
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_9_10,                86916
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type12,               331371
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_10_11,               108048
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type12,             78280228
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_11_12,                45475
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_12_13,                36325
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type13,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_13_14,                23016
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_14_15,                12151
[PERF ][time=            30041778] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type14,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_15_16,                 5834
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_16_17,                10082
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_17_18,                 3639
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_18_19,                 6098
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_19_20,                 2012
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_20_21,                 2853
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_21_22,                  900
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_22_23,                 1469
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_23_24,                 1201
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_24_25,                  974
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_25_26,                  414
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_26_27,                 1997
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_27_28,                 1491
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_28_29,                 3321
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_29_30,                 1322
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_30_31,                  626
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_31_32,                  301
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_32_33,                  269
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_33_34,                  262
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_34_35,                  131
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_35_36,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_36_37,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_37_38,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_38_39,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_39_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_40_41,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_41_42,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_42_43,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_43_44,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_44_45,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_45_46,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_46_47,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_47_48,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: blocked_entries,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: scheduled_entries,             63089814
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: not_selected_entries,             10256060
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: replayed_entries,               535029
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_sum,            314976626
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_mean,                   10
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_0_1,              8282770
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_1_2,               414507
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_2_3,               613222
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_3_4,               365188
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_4_5,               558200
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_5_6,               784667
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_6_7,              2014226
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_7_8,              2392109
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_8_9,              2164066
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_9_10,              1823299
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_10_11,              1252580
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_11_12,               689962
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_12_13,               521719
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_13_14,               292431
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_14_15,               265529
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_15_16,               305502
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_16_17,               230283
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_17_18,               233382
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_18_19,               187354
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_19_20,               224439
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_20_21,               141791
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_21_22,               222541
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_22_23,               164602
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_23_24,               165620
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_24_25,               174369
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_25_26,               117607
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_26_27,               158445
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_27_28,               217155
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_28_29,               322282
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_29_30,               418247
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_30_31,              2229963
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_31_32,               805902
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_32_33,               317812
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_33_34,               136313
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_34_35,               134871
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_35_36,               187828
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_36_37,               194216
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_37_38,               227621
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_38_39,                47215
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_39_40,                33436
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_40_41,                 6039
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_41_42,                 2284
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_42_43,                   59
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_43_44,                   35
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_44_45,                   45
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_45_46,                    7
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_46_47,                   36
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_47_48,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wait_for_src_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_0_0,               858547
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_1_0,              3248117
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_2_0,               447163
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_3_0,               924053
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_4_0,               564667
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_5_0,               211985
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_6_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_7_0,              2443288
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_8_0,              5913601
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_9_0,               652185
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_10_0,              1209612
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_11_0,               656552
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_11_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_12_0,               245313
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_12_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_13_0,               240075
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_13_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_14_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_14_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_15_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_15_0,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_sum,             28813622
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_sampled,             30041776
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_0_1,             20170639
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_1_2,              3167032
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_2_3,              3152603
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_3_4,              1374349
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_4_5,               588898
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_5_6,               484662
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_6_7,               212053
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_7_8,               209974
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_8_9,               140143
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_9_10,               118085
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_10_11,               105612
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_11_12,                77178
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_12_13,                64444
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_13_14,                45326
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_14_15,                37442
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_15_16,                26845
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_16_17,                16258
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_17_18,                10287
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_18_19,                 6153
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_19_20,                 5702
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_20_21,                 4413
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_21_22,                 4638
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_22_23,                 2609
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_23_24,                 2251
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_24_25,                 3085
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_25_26,                 3191
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_26_27,                 3323
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_27_28,                 1881
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_28_29,                  705
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_29_30,                  842
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_30_31,                 1001
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_31_32,                  119
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_32_33,                   12
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_33_34,                   20
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_34_35,                    1
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_35_36,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_36_37,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_37_38,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_38_39,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_39_40,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_40_41,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_41_42,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_42_43,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_43_44,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_44_45,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_45_46,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_46_47,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_47_48,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: blocked_entries,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: scheduled_entries,             95199664
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: not_selected_entries,             13152755
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: replayed_entries,                    0
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_full,               881528
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_half,              9760393
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_empty,             15868875
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_enq,              7791458
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_deq,             10040345
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_0,             19888629
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_0,             21932378
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_0,             22250319
[PERF ][time=            30041778] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_1,               191007
