<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.4 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="17" Path="C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="9ff195710ac449118155d0ded5540e57"/>
    <Option Name="Part" Val="xc7a200tfbg676-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="SimulatorLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../controller_src"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/artix_sdram_demo.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/artix_sdram_demo.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSANumComputeUnits" Val="16"/>
    <Option Name="WTXSimLaunchSim" Val="69"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="31"/>
    <Option Name="WTModelSimExportSim" Val="31"/>
    <Option Name="WTQuestaExportSim" Val="31"/>
    <Option Name="WTIesExportSim" Val="31"/>
    <Option Name="WTVcsExportSim" Val="31"/>
    <Option Name="WTRivieraExportSim" Val="31"/>
    <Option Name="WTActivehdlExportSim" Val="31"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="64"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/DemoSDRAM/DemoSDRAM.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="simulation"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="DemoSDRAM.bd" FileRelPathName="ip/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0.xci">
          <Proxy FileSetName="DemoSDRAM_sdram_ctrl_tmr_avalon_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="DemoSDRAM.bd" FileRelPathName="ip/DemoSDRAM_axi_amm_bridge_0_0/DemoSDRAM_axi_amm_bridge_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="DemoSDRAM.bd" FileRelPathName="ip/DemoSDRAM_rst_clk_wiz_1_100M_0/DemoSDRAM_rst_clk_wiz_1_100M_0.xci"/>
        <CompFileExtendedInfo CompFileName="DemoSDRAM.bd" FileRelPathName="ip/DemoSDRAM_axi_crossbar_0_0/DemoSDRAM_axi_crossbar_0_0.xci">
          <Proxy FileSetName="DemoSDRAM_axi_crossbar_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="DemoSDRAM.bd" FileRelPathName="ip/DemoSDRAM_axi_protocol_converter_0_0/DemoSDRAM_axi_protocol_converter_0_0.xci">
          <Proxy FileSetName="DemoSDRAM_axi_protocol_converter_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="DemoSDRAM.bd" FileRelPathName="ip/DemoSDRAM_axi_traffic_gen_0_0/DemoSDRAM_axi_traffic_gen_0_0.xci">
          <Proxy FileSetName="DemoSDRAM_axi_traffic_gen_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="DemoSDRAM.bd" FileRelPathName="ip/DemoSDRAM_xbar_0/DemoSDRAM_xbar_0.xci"/>
        <CompFileExtendedInfo CompFileName="DemoSDRAM.bd" FileRelPathName="ip/DemoSDRAM_microblaze_0_axi_periph_0/DemoSDRAM_microblaze_0_axi_periph_0.xci"/>
        <CompFileExtendedInfo CompFileName="DemoSDRAM.bd" FileRelPathName="ip/DemoSDRAM_ila_0_0/DemoSDRAM_ila_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="DemoSDRAM.bd" FileRelPathName="ip/DemoSDRAM_clk_wiz_1_0/DemoSDRAM_clk_wiz_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="DemoSDRAM.bd" FileRelPathName="ip/DemoSDRAM_xlconstant_0_2/DemoSDRAM_xlconstant_0_2.xci"/>
        <CompFileExtendedInfo CompFileName="DemoSDRAM.bd" FileRelPathName="ip/DemoSDRAM_mdm_1_0/DemoSDRAM_mdm_1_0.xci">
          <Proxy FileSetName="DemoSDRAM_mdm_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="DemoSDRAM.bd" FileRelPathName="ip/DemoSDRAM_lmb_bram_0/DemoSDRAM_lmb_bram_0.xci"/>
        <CompFileExtendedInfo CompFileName="DemoSDRAM.bd" FileRelPathName="ip/DemoSDRAM_ilmb_bram_if_cntlr_0/DemoSDRAM_ilmb_bram_if_cntlr_0.xci"/>
        <CompFileExtendedInfo CompFileName="DemoSDRAM.bd" FileRelPathName="ip/DemoSDRAM_ilmb_v10_0/DemoSDRAM_ilmb_v10_0.xci"/>
        <CompFileExtendedInfo CompFileName="DemoSDRAM.bd" FileRelPathName="ip/DemoSDRAM_dlmb_v10_0/DemoSDRAM_dlmb_v10_0.xci"/>
        <CompFileExtendedInfo CompFileName="DemoSDRAM.bd" FileRelPathName="ip/DemoSDRAM_microblaze_0_0/DemoSDRAM_microblaze_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="DemoSDRAM.bd" FileRelPathName="ip/DemoSDRAM_dlmb_bram_if_cntlr_0/DemoSDRAM_dlmb_bram_if_cntlr_0.xci"/>
        <CompFileExtendedInfo CompFileName="DemoSDRAM.bd" FileRelPathName="ip/DemoSDRAM_xlconstant_0_0/DemoSDRAM_xlconstant_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="DemoSDRAM.bd" FileRelPathName="DemoSDRAM_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="DemoSDRAM.bd" FileRelPathName="DemoSDRAM.bmm"/>
        <CompFileExtendedInfo CompFileName="DemoSDRAM.bd" FileRelPathName="hdl/DemoSDRAM.vhd"/>
        <CompFileExtendedInfo CompFileName="DemoSDRAM.bd" FileRelPathName="ip/DemoSDRAM_s00_mmu_0/DemoSDRAM_s00_mmu_0.xci">
          <Proxy FileSetName="DemoSDRAM_s00_mmu_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="DemoSDRAM.bd" FileRelPathName="hdl/DemoSDRAM.hwdef"/>
        <CompFileExtendedInfo CompFileName="DemoSDRAM.bd" FileRelPathName="hw_handoff/DemoSDRAM.hwh"/>
        <CompFileExtendedInfo CompFileName="DemoSDRAM.bd" FileRelPathName="hw_handoff/DemoSDRAM_bd.tcl"/>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM_wrapper.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../controller_src/utils_pack.vhd">
        <FileInfo>
          <Attr Name="Library" Val="work"/>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../controller_src/tmr_error_generator.vhd">
        <FileInfo>
          <Attr Name="Library" Val="work"/>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../controller_src/tmr_voter.vhd">
        <FileInfo>
          <Attr Name="Library" Val="work"/>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../controller_src/tmr_address_mask.vhd">
        <FileInfo>
          <Attr Name="Library" Val="work"/>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../controller_src/sdram_ctrl_tmr_scrubber.vhd">
        <FileInfo>
          <Attr Name="Library" Val="work"/>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../controller_src/sdram_ctrl_tmr_healer.vhd">
        <FileInfo>
          <Attr Name="Library" Val="work"/>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../controller_src/xilinx/sdram_ctrl_tmr.vhd">
        <FileInfo>
          <Attr Name="Library" Val="work"/>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../controller_src/sdram_ctrl_tmr_top.vhd">
        <FileInfo>
          <Attr Name="Library" Val="work"/>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/avs_testbench/avs_testbench.bd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="avs_testbench.bd" FileRelPathName="hw_handoff/avs_testbench_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="avs_testbench.bd" FileRelPathName="hdl/avs_testbench.hwdef"/>
        <CompFileExtendedInfo CompFileName="avs_testbench.bd" FileRelPathName="hw_handoff/avs_testbench.hwh"/>
        <CompFileExtendedInfo CompFileName="avs_testbench.bd" FileRelPathName="avs_testbench_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="avs_testbench.bd" FileRelPathName="ip/avs_testbench_auto_pc_0/avs_testbench_auto_pc_0.xci"/>
        <CompFileExtendedInfo CompFileName="avs_testbench.bd" FileRelPathName="hdl/avs_testbench.vhd"/>
        <CompFileExtendedInfo CompFileName="avs_testbench.bd" FileRelPathName="ip/avs_testbench_xlconstant_0_0/avs_testbench_xlconstant_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="avs_testbench.bd" FileRelPathName="ip/avs_testbench_rst_clk_100MHz_100M_0/avs_testbench_rst_clk_100MHz_100M_0.xci"/>
        <CompFileExtendedInfo CompFileName="avs_testbench.bd" FileRelPathName="ip/avs_testbench_axi_traffic_gen_0_axi_periph_0/avs_testbench_axi_traffic_gen_0_axi_periph_0.xci"/>
        <CompFileExtendedInfo CompFileName="avs_testbench.bd" FileRelPathName="ip/avs_testbench_axi_traffic_gen_0_0/avs_testbench_axi_traffic_gen_0_0.xci">
          <Proxy FileSetName="avs_testbench_axi_traffic_gen_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="avs_testbench.bd" FileRelPathName="ip/avs_testbench_axi_amm_bridge_0_0/avs_testbench_axi_amm_bridge_0_0.xci">
          <Proxy FileSetName="avs_testbench_axi_amm_bridge_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="avs_testbench.bd" FileRelPathName="ip/avs_testbench_sdram_ctrl_tmr_avalon_0_0/avs_testbench_sdram_ctrl_tmr_avalon_0_0.xci"/>
      </File>
      <File Path="$PPRDIR/../../controller_src/xilinx/sdram_ctrl_tmr_avs_interface.vhd">
        <FileInfo>
          <Attr Name="Library" Val="work"/>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../controller_src/tmr_fsm_watchdog.vhd">
        <FileInfo>
          <Attr Name="Library" Val="work"/>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../controller_src/sdram_ctrl_tmr_ahblite_interface.vhd">
        <FileInfo>
          <Attr Name="Library" Val="work"/>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../controller_src/xilinx/sdram_ctrl_tmr_axi_interface.vhd">
        <FileInfo>
          <Attr Name="Library" Val="work"/>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../controller_src/sdram_ctrl_tmr_apb3_interface.vhd">
        <FileInfo>
          <Attr Name="Library" Val="work"/>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/avs_testbench/ip/avs_testbench_axi_traffic_gen_0_0/demo_addr_traffic.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="DemoSDRAM_wrapper"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../SEUD_pin_constrs.xdc"/>
          <Attr Name="ImportTime" Val="1499106613"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../SEUD_timing_constrs.xdc"/>
          <Attr Name="ImportTime" Val="1499106613"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/new/SEUD_debug_constrs.xdc">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PPRDIR/DemoSDRAM_wrapper_behav.wcfg">
        <FileInfo>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/hdl/avs_testbench_wrapper.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PSRCDIR/sources_1/bd/avs_testbench/hdl/avs_testbench_wrapper.vhd"/>
          <Attr Name="ImportTime" Val="1502122529"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="DemoSDRAM_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
        <Option Name="XSimWcfgFile" Val="$PPRDIR/DemoSDRAM_wrapper_behav.wcfg"/>
        <Option Name="xsim.compile.incremental" Val="true"/>
        <Option Name="xsim.elaborate.relax" Val="false"/>
        <Option Name="xsim.elaborate.rangecheck" Val="true"/>
        <Option Name="xsim.simulate.runtime" Val="3ms"/>
        <Option Name="xsim.simulate.saif_scope" Val="/DemoSDRAM_wrapper/DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst"/>
        <Option Name="xsim.simulate.saif" Val="idle_scrub.saif"/>
        <Option Name="xsim.simulate.saif_all_signals" Val="true"/>
        <Option Name="NLNetlistMode" Val="funcsim"/>
      </Config>
    </FileSet>
    <FileSet Name="avs_testbench_axi_amm_bridge_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/avs_testbench_axi_amm_bridge_0_0">
      <Config>
        <Option Name="TopModule" Val="avs_testbench_axi_amm_bridge_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="avs_testbench_axi_traffic_gen_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/avs_testbench_axi_traffic_gen_0_0">
      <Config>
        <Option Name="TopModule" Val="avs_testbench_axi_traffic_gen_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="DemoSDRAM_mdm_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/DemoSDRAM_mdm_1_0">
      <Config>
        <Option Name="TopModule" Val="DemoSDRAM_mdm_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="DemoSDRAM_sdram_ctrl_tmr_avalon_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0">
      <Config>
        <Option Name="TopModule" Val="DemoSDRAM_sdram_ctrl_tmr_avalon_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="DemoSDRAM_axi_traffic_gen_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/DemoSDRAM_axi_traffic_gen_0_0">
      <Config>
        <Option Name="TopModule" Val="DemoSDRAM_axi_traffic_gen_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="DemoSDRAM_axi_protocol_converter_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/DemoSDRAM_axi_protocol_converter_0_0">
      <Config>
        <Option Name="TopModule" Val="DemoSDRAM_axi_protocol_converter_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="DemoSDRAM_axi_crossbar_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/DemoSDRAM_axi_crossbar_0_0">
      <Config>
        <Option Name="TopModule" Val="DemoSDRAM_axi_crossbar_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="DemoSDRAM_s00_mmu_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/DemoSDRAM_s00_mmu_0">
      <Config>
        <Option Name="TopModule" Val="DemoSDRAM_s00_mmu_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a200tfbg676-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design">
          <Option Id="ReTiming">1</Option>
          <Option Id="FlattenHierarchy">1</Option>
          <Option Id="GatedClockConversion">2</Option>
          <Option Id="KeepEquivalentRegisters">1</Option>
          <Option Id="NoCombineLuts">1</Option>
          <Option Id="Assert">1</Option>
        </Step>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="avs_testbench_axi_amm_bridge_0_0_synth_1" Type="Ft3:Synth" SrcSet="avs_testbench_axi_amm_bridge_0_0" Part="xc7a200tfbg676-1" ConstrsSet="avs_testbench_axi_amm_bridge_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/avs_testbench_axi_amm_bridge_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="avs_testbench_axi_traffic_gen_0_0_synth_1" Type="Ft3:Synth" SrcSet="avs_testbench_axi_traffic_gen_0_0" Part="xc7a200tfbg676-1" ConstrsSet="avs_testbench_axi_traffic_gen_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/avs_testbench_axi_traffic_gen_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="DemoSDRAM_mdm_1_0_synth_1" Type="Ft3:Synth" SrcSet="DemoSDRAM_mdm_1_0" Part="xc7a200tfbg676-1" ConstrsSet="DemoSDRAM_mdm_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/DemoSDRAM_mdm_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_synth_1" Type="Ft3:Synth" SrcSet="DemoSDRAM_sdram_ctrl_tmr_avalon_0_0" Part="xc7a200tfbg676-1" ConstrsSet="DemoSDRAM_sdram_ctrl_tmr_avalon_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="DemoSDRAM_axi_traffic_gen_0_0_synth_1" Type="Ft3:Synth" SrcSet="DemoSDRAM_axi_traffic_gen_0_0" Part="xc7a200tfbg676-1" ConstrsSet="DemoSDRAM_axi_traffic_gen_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/DemoSDRAM_axi_traffic_gen_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="DemoSDRAM_axi_protocol_converter_0_0_synth_1" Type="Ft3:Synth" SrcSet="DemoSDRAM_axi_protocol_converter_0_0" Part="xc7a200tfbg676-1" ConstrsSet="DemoSDRAM_axi_protocol_converter_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/DemoSDRAM_axi_protocol_converter_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="DemoSDRAM_axi_crossbar_0_0_synth_1" Type="Ft3:Synth" SrcSet="DemoSDRAM_axi_crossbar_0_0" Part="xc7a200tfbg676-1" ConstrsSet="DemoSDRAM_axi_crossbar_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/DemoSDRAM_axi_crossbar_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="DemoSDRAM_s00_mmu_0_synth_1" Type="Ft3:Synth" SrcSet="DemoSDRAM_s00_mmu_0" Part="xc7a200tfbg676-1" ConstrsSet="DemoSDRAM_s00_mmu_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/DemoSDRAM_s00_mmu_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7a200tfbg676-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="avs_testbench_axi_amm_bridge_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a200tfbg676-1" ConstrsSet="avs_testbench_axi_amm_bridge_0_0" Description="Default settings for Implementation." SynthRun="avs_testbench_axi_amm_bridge_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="avs_testbench_axi_traffic_gen_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a200tfbg676-1" ConstrsSet="avs_testbench_axi_traffic_gen_0_0" Description="Default settings for Implementation." SynthRun="avs_testbench_axi_traffic_gen_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="DemoSDRAM_mdm_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a200tfbg676-1" ConstrsSet="DemoSDRAM_mdm_1_0" Description="Default settings for Implementation." SynthRun="DemoSDRAM_mdm_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a200tfbg676-1" ConstrsSet="DemoSDRAM_sdram_ctrl_tmr_avalon_0_0" Description="Default settings for Implementation." SynthRun="DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="DemoSDRAM_axi_traffic_gen_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a200tfbg676-1" ConstrsSet="DemoSDRAM_axi_traffic_gen_0_0" Description="Default settings for Implementation." SynthRun="DemoSDRAM_axi_traffic_gen_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="DemoSDRAM_axi_protocol_converter_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a200tfbg676-1" ConstrsSet="DemoSDRAM_axi_protocol_converter_0_0" Description="Default settings for Implementation." SynthRun="DemoSDRAM_axi_protocol_converter_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="DemoSDRAM_axi_crossbar_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a200tfbg676-1" ConstrsSet="DemoSDRAM_axi_crossbar_0_0" Description="Default settings for Implementation." SynthRun="DemoSDRAM_axi_crossbar_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="DemoSDRAM_s00_mmu_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a200tfbg676-1" ConstrsSet="DemoSDRAM_s00_mmu_0" Description="Default settings for Implementation." SynthRun="DemoSDRAM_s00_mmu_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
</Project>
