<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: user-defined nettype with resolution function tests
should_fail: 0
tags: 6.6.7
incdirs: /home/travis/build/SymbiFlow/sv-tests/tests/chapter-6
top_module: 
files: <a href="../../../tests/chapter-6/6.6.7--nettype_resolution_fn.sv.html" target="file-frame">tests/chapter-6/6.6.7--nettype_resolution_fn.sv</a>
time_elapsed: 0.106s
</pre>
<pre class="log">

%Error: <a href="../../../tests/chapter-6/6.6.7--nettype_resolution_fn.sv.html#l-14" target="file-frame">tests/chapter-6/6.6.7--nettype_resolution_fn.sv:14</a>: Unsupported: SystemVerilog 2012 reserved word not implemented: &#39;nettype&#39;
 nettype real real_net with real_sum;
 ^~~~~~~
%Error: <a href="../../../tests/chapter-6/6.6.7--nettype_resolution_fn.sv.html#l-14" target="file-frame">tests/chapter-6/6.6.7--nettype_resolution_fn.sv:14</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;with&#39;
 nettype real real_net with real_sum;
                       ^~~~
%Error: <a href="../../../tests/chapter-6/6.6.7--nettype_resolution_fn.sv.html#l-14" target="file-frame">tests/chapter-6/6.6.7--nettype_resolution_fn.sv:14</a>: syntax error, unexpected IDENTIFIER, expecting &#39;,&#39; or &#39;;&#39;
 nettype real real_net with real_sum;
                            ^~~~~~~~
%Error: Exiting due to 3 error(s)
        ... See the manual and http://www.veripool.org/verilator for more assistance.
%Error: Command Failed /home/travis/miniconda/envs/sv-test-env/bin/verilator_bin -Wno-fatal --cc -I/home/travis/build/SymbiFlow/sv-tests/tests/chapter-6 <a href="../../../tests/chapter-6/6.6.7--nettype_resolution_fn.sv.html" target="file-frame">tests/chapter-6/6.6.7--nettype_resolution_fn.sv</a>

</pre>
</body>