*********************************************************************

  Operator    [gopLUT7QQL6AB]
  
  Author    [liujiao]

  Abstract  []

  Revision History:

 ********************************************************************************/
gate
operator gopLUT7QQL6AB
{
    parameter
    (
         bit INITA[63:0]     = 64'h0000000000000000,
         bit INITB[63:0]     = 64'h0000000000000000,
         string MODE         = "LUT6",
                             
         string FF_RS        = "SET",
         bit FF_INIT         = 1'b1,
         string QMUX_SEL     = "MF",
         string FFAPP_RS     = "SET",
         bit FFAPP_INIT      = 1'b1,
         string FFAPPMUX_SEL = "SRQ",
         
         string CR0POSTMUX_SEL = "QPX",
                             
         string RS_MODE      = "SYNC",
         string LRS_POL      = "FALSE",
         string LRS_EN       = "FALSE",
         string LCE_POL      = "FALSE",
         string LCE_EN       = "FALSE",
         string CLK_POL      = "FALSE",
                             
         string RSMUX_SEL    = "LOCAL",
         string CEMUX_SEL    = "LOCAL",
                             
         string GRS_EN       = "TRUE",
         string LATCH_EN     = "FALSE"      
    );                       

    port
    (
        input  A0, A1, A2, A3, A4, A5,
        input  B0, B1, B2, B3, B4, B5,      
        input  M,
        
        output L7Q,
        output L7QQ,       
        output L6A,       
        output L6B,
             
        input  RS /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input  CE /*pragma PAP_ARC_GOP_CTRL_PIN="CE"*/,
        input  CLK /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
       
        output RSCO,     
        output CECO       
    );
};

/*****************************************************************************************

  Author    []

  Abstract  [Implement this using gate device gopLUT7QQL6AB]

  Revision History:

 *****************************************************************************************/
implementation impl_AB_S of gopLUT7QQL6AB
{
    
    device devL7QQL6AB_S gatedev
        parameter map 
        ( 
            CP_INITA          => INITA,
            CP_INITB          => INITB,
            CP_MODEA          => MODE,
            CP_MODEB          => MODE,
                              
            CP_FF0_RS         => FF_RS,
            CP_FF0_INIT       => FF_INIT,
            CP_Q0MUX_SEL      => QMUX_SEL,
            CP_FFAPP0_RS      => FFAPP_RS,
            CP_FFAPP0_INIT    => FFAPP_INIT,
            CP_FFAPP0MUX_SEL  => FFAPPMUX_SEL,
            
            CP_CR0POSTMUX_SEL => CR0POSTMUX_SEL,
             
            CP_RS_MODE        => RS_MODE,
            CP_LRS_POL        => LRS_POL,
            CP_LRS_EN         => LRS_EN,
            CP_LCE_POL        => LCE_POL,
            CP_LCE_EN         => LCE_EN,
            CP_CLK_POL        => CLK_POL,
            
            CP_RSMUX_SEL      => RSMUX_SEL,
            CP_CEMUX_SEL      => CEMUX_SEL,
            
            CP_GRS_EN         => GRS_EN,
            CP_LATCH_EN       => LATCH_EN 
        )
        port map 
        ( 
            A0   => A0, 
            A1   => A1,
            A2   => A2,
            A3   => A3,
            A4   => A4, 
            A5   => A5, 
                 
            B0   => B0, 
            B1   => B1,
            B2   => B2,
            B3   => B3,
            B4   => B4,     
            B5   => B5,
                                   
            M0   => M,  

            RS   => (RSMUX_SEL == "LOCAL")  ? RS : 1'bx,
            CE   => (CEMUX_SEL == "LOCAL")  ? CE : 1'bx,
            CLK  => CLK,
            RSCI => (RSMUX_SEL == "LOCAL")  ? 1'bx : RS,
            CECI => (CEMUX_SEL == "LOCAL")  ? 1'bx : CE,

            Y0   => L6A,
            Y1   => L6B,
            CR0  => L7QQ,
            Q0   => L7Q,
            
            RSCO => RSCO,     
            CECO => CECO  
            
        );
}; // end of implementation impl_AB_S of gopLUT7QQL6AB  
/************************************************************
                                                             
  Author    []                                               
                                                             
  Abstract  [Implement this using gate device gopLUT7QQL6AB]  
                                                             
  Revision History:                                          
                                                             
 ***********************************************************/
implementation impl_CD_S of gopLUT7QQL6AB             
{                                                            
                                                             
    device devL7QQL6CD_S gatedev                              
        parameter map                                        
        (                                                    
            CP_INITC          => INITA,                      
            CP_INITD          => INITB,                      
            CP_MODEC          => MODE,                       
            CP_MODED          => MODE,                       
                                                             
            CP_FF2_RS         => FF_RS,                      
            CP_FF2_INIT       => FF_INIT,                    
            CP_Q2MUX_SEL      => QMUX_SEL,
            CP_FFAPP2_RS      => FFAPP_RS,
            CP_FFAPP2_INIT    => FFAPP_INIT,
            CP_FFAPP2MUX_SEL  => FFAPPMUX_SEL,
                                   
            CP_CR2POSTMUX_SEL => CR0POSTMUX_SEL,                       
                                                             
            CP_RS_MODE        => RS_MODE,                    
            CP_LRS_POL        => LRS_POL,                    
            CP_LRS_EN         => LRS_EN,                     
            CP_LCE_POL        => LCE_POL,                    
            CP_LCE_EN         => LCE_EN,                     
            CP_CLK_POL        => CLK_POL,                    
                                                             
            CP_RSMUX_SEL      => RSMUX_SEL,                    
            CP_CEMUX_SEL      => CEMUX_SEL,                    
                                                             
            CP_GRS_EN         => GRS_EN,                     
            CP_LATCH_EN       => LATCH_EN                    
        )                                                    
        port map                                             
        (                                                    
            C0   => A0,                                      
            C1   => A1,                                      
            C2   => A2,                                      
            C3   => A3,                                      
            C4   => A4,                                      
            C5   => A5,                                      
                                                             
            D0   => B0,                                      
            D1   => B1,                                      
            D2   => B2,                                      
            D3   => B3,                                      
            D4   => B4,                                      
            D5   => B5,                                      
                                                             
            M1   => M,                                      
                                                             
            RS    => (RSMUX_SEL == "LOCAL")  ? RS : 1'bx, 
            CE    => (CEMUX_SEL == "LOCAL")  ? CE : 1'bx,                                     
            CLK  => CLK,                                     
            RSCI => (RSMUX_SEL == "LOCAL")  ? 1'bx : RS,
            CECI => (CEMUX_SEL == "LOCAL")  ? 1'bx : CE,                                    
                                                             
            Y2   => L6A,                                      
            Y3   => L6B,                                      
            CR2  => L7QQ,
            Q2   => L7Q,                                      
                                                             
            RSCO => RSCO,                                    
            CECO => CECO                                                                                                  
        );                                     
}; // end of implementation impl_CD_S of gopLUT7QQL6AB

/*****************************************************************************************

  Author    []

  Abstract  [Implement this using gate device gopLUT7QQL6AB]

  Revision History:

 *****************************************************************************************/
implementation impl_AB of gopLUT7QQL6AB
{
    
    device devL7QQL6AB gatedev
        parameter map 
        ( 
            CP_INITA          => INITA,
            CP_INITB          => INITB,
            CP_MODEA          => MODE,
            CP_MODEB          => MODE,
                              
            CP_FF0_RS         => FF_RS,
            CP_FF0_INIT       => FF_INIT,
            CP_Q0MUX_SEL      => QMUX_SEL,
            CP_FFAPP0_RS      => FFAPP_RS,
            CP_FFAPP0_INIT    => FFAPP_INIT,
            CP_FFAPP0MUX_SEL  => FFAPPMUX_SEL,
            
            CP_CR0POSTMUX_SEL => CR0POSTMUX_SEL,
             
            CP_RS_MODE        => RS_MODE,
            CP_LRS_POL        => LRS_POL,
            CP_LRS_EN         => LRS_EN,
            CP_LCE_POL        => LCE_POL,
            CP_LCE_EN         => LCE_EN,
            CP_CLK_POL        => CLK_POL,
            
            CP_RSMUX_SEL      => RSMUX_SEL,
            CP_CEMUX_SEL      => CEMUX_SEL,
            
            CP_GRS_EN         => GRS_EN,
            CP_LATCH_EN       => LATCH_EN 
        )
        port map 
        ( 
            A0   => A0, 
            A1   => A1,
            A2   => A2,
            A3   => A3,
            A4   => A4, 
            A5   => A5, 
                 
            B0   => B0, 
            B1   => B1,
            B2   => B2,
            B3   => B3,
            B4   => B4,     
            B5   => B5,
                                   
            M0   => M,  

            RS   => (RSMUX_SEL == "LOCAL")  ? RS : 1'bx,
            CE   => (CEMUX_SEL == "LOCAL")  ? CE : 1'bx,
            CLK  => CLK,
            RSCI => (RSMUX_SEL == "LOCAL")  ? 1'bx : RS,
            CECI => (CEMUX_SEL == "LOCAL")  ? 1'bx : CE,

            Y0   => L6A,
            Y1   => L6B,
            CR0  => L7QQ,
            Q0   => L7Q,
            
            RSCO => RSCO,     
            CECO => CECO  
            
        );
}; // end of implementation impl_AB of gopLUT7QQL6AB  

/************************************************************
                                                             
  Author    []                                               
                                                             
  Abstract  [Implement this using gate device gopLUT7QQL6AB]  
                                                             
  Revision History:                                          
                                                             
 ***********************************************************/
implementation impl_CD of gopLUT7QQL6AB             
{                                                            
                                                             
    device devL7QQL6CD gatedev                              
        parameter map                                        
        (                                                    
            CP_INITC          => INITA,                      
            CP_INITD          => INITB,                      
            CP_MODEC          => MODE,                       
            CP_MODED          => MODE,                       
                                                             
            CP_FF2_RS         => FF_RS,                      
            CP_FF2_INIT       => FF_INIT,                    
            CP_Q2MUX_SEL      => QMUX_SEL,
            CP_FFAPP2_RS      => FFAPP_RS,
            CP_FFAPP2_INIT    => FFAPP_INIT,
            CP_FFAPP2MUX_SEL  => FFAPPMUX_SEL,
                                   
            CP_CR2POSTMUX_SEL => CR0POSTMUX_SEL,                       
                                                             
            CP_RS_MODE        => RS_MODE,                    
            CP_LRS_POL        => LRS_POL,                    
            CP_LRS_EN         => LRS_EN,                     
            CP_LCE_POL        => LCE_POL,                    
            CP_LCE_EN         => LCE_EN,                     
            CP_CLK_POL        => CLK_POL,                    
                                                             
            CP_RSMUX_SEL      => RSMUX_SEL,                    
            CP_CEMUX_SEL      => CEMUX_SEL,                    
                                                             
            CP_GRS_EN         => GRS_EN,                     
            CP_LATCH_EN       => LATCH_EN                    
        )                                                    
        port map                                             
        (                                                    
            C0   => A0,                                      
            C1   => A1,                                      
            C2   => A2,                                      
            C3   => A3,                                      
            C4   => A4,                                      
            C5   => A5,                                      
                                                             
            D0   => B0,                                      
            D1   => B1,                                      
            D2   => B2,                                      
            D3   => B3,                                      
            D4   => B4,                                      
            D5   => B5,                                      
                                                             
            M1   => M,                                      
                                                             
            RS    => (RSMUX_SEL == "LOCAL")  ? RS : 1'bx, 
            CE    => (CEMUX_SEL == "LOCAL")  ? CE : 1'bx,                                     
            CLK  => CLK,                                     
            RSCI => (RSMUX_SEL == "LOCAL")  ? 1'bx : RS,
            CECI => (CEMUX_SEL == "LOCAL")  ? 1'bx : CE,                                    
                                                             
            Y2   => L6A,                                      
            Y3   => L6B,                                      
            CR2  => L7QQ,
            Q2   => L7Q,                                      
                                                             
            RSCO => RSCO,                                    
            CECO => CECO                                                                                                  
        );                                     
}; // end of implementation impl_CD of gopLUT7QQL6AB










