

================================================================
== Vitis HLS Report for 'edge_detect'
================================================================
* Date:           Mon Jul 28 11:58:14 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        edge_detect
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4241|     4241|  21.205 us|  21.205 us|  4242|  4242|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_24_1_VITIS_LOOP_25_2  |     4239|     4239|        17|          1|          1|  4224|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      687|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     -|     1698|     2532|    0|
|Memory               |        2|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      128|    -|
|Register             |        -|     -|      955|      224|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        2|     0|     2653|     3571|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+------+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------+---------------+---------+----+-----+------+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  170|   296|    0|
    |in_r_m_axi_U     |in_r_m_axi     |        0|   0|  764|  1118|    0|
    |out_r_m_axi_U    |out_r_m_axi    |        0|   0|  764|  1118|    0|
    +-----------------+---------------+---------+----+-----+------+-----+
    |Total            |               |        0|   0| 1698|  2532|    0|
    +-----------------+---------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |            Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |lineBuffer1_U  |lineBuffer1_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    66|    8|     1|          528|
    |lineBuffer2_U  |lineBuffer2_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    66|    8|     1|          528|
    +---------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                              |        2|  0|   0|    0|   132|   16|     2|         1056|
    +---------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Gx_fu_625_p2                        |         +|   0|  0|  17|          11|          11|
    |add_ln24_1_fu_328_p2                |         +|   0|  0|  14|           7|           1|
    |add_ln24_fu_302_p2                  |         +|   0|  0|  20|          13|           1|
    |add_ln25_fu_507_p2                  |         +|   0|  0|  14|           7|           1|
    |add_ln32_1_fu_420_p2                |         +|   0|  0|  21|          14|          14|
    |add_ln32_2_fu_438_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln32_fu_410_p2                  |         +|   0|  0|  15|           8|           2|
    |add_ln51_fu_463_p2                  |         +|   0|  0|  15|           8|           2|
    |add_ln52_fu_597_p2                  |         +|   0|  0|  17|          10|          10|
    |add_ln54_1_fu_664_p2                |         +|   0|  0|  17|          10|          10|
    |add_ln54_fu_654_p2                  |         +|   0|  0|  16|           9|           9|
    |add_ln67_1_fu_703_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln67_2_fu_501_p2                |         +|   0|  0|  20|          13|          13|
    |add_ln67_fu_491_p2                  |         +|   0|  0|  15|           8|           8|
    |gradient_fu_798_p2                  |         +|   0|  0|  19|          12|          12|
    |Gy_fu_686_p2                        |         -|   0|  0|  17|          11|          11|
    |neg27_fu_777_p2                     |         -|   0|  0|  18|           1|          11|
    |neg_fu_756_p2                       |         -|   0|  0|  18|           1|          11|
    |sub_ln52_fu_607_p2                  |         -|   0|  0|  17|          11|          11|
    |sub_ln53_1_fu_619_p2                |         -|   0|  0|  17|          11|          11|
    |sub_ln53_fu_613_p2                  |         -|   0|  0|  17|          11|          11|
    |sub_ln55_1_fu_680_p2                |         -|   0|  0|  17|          11|          11|
    |sub_ln55_fu_674_p2                  |         -|   0|  0|  18|          11|          11|
    |ap_block_state10_pp0_stage0_iter8   |       and|   0|  0|   2|           1|           1|
    |ap_block_state12_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state13_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state18_pp0_stage0_iter16  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_651                    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op102_readreq_state3   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op113_read_state10     |       and|   0|  0|   2|           1|           1|
    |abscond28_fu_782_p2                 |      icmp|   0|  0|  11|          11|           1|
    |abscond_fu_761_p2                   |      icmp|   0|  0|  11|          11|           1|
    |cmp50_not11_fu_340_p2               |      icmp|   0|  0|  10|           7|           1|
    |cmp50_not_mid1_fu_334_p2            |      icmp|   0|  0|  10|           7|           1|
    |empty_24_fu_392_p2                  |      icmp|   0|  0|  10|           7|           7|
    |empty_25_fu_398_p2                  |      icmp|   0|  0|  10|           7|           1|
    |icmp_ln24_fu_296_p2                 |      icmp|   0|  0|  12|          13|          13|
    |icmp_ln25_fu_314_p2                 |      icmp|   0|  0|  10|           7|           7|
    |icmp_ln51_fu_479_p2                 |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln60_fu_808_p2                 |      icmp|   0|  0|  20|          32|          32|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |empty_26_fu_404_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln51_fu_485_p2                   |        or|   0|  0|   2|           1|           1|
    |abs29_fu_787_p3                     |    select|   0|  0|  11|           1|          11|
    |abs_fu_766_p3                       |    select|   0|  0|  11|           1|          11|
    |select_ln24_1_fu_346_p3             |    select|   0|  0|   2|           1|           1|
    |select_ln24_2_fu_354_p3             |    select|   0|  0|   7|           1|           7|
    |select_ln24_fu_320_p3               |    select|   0|  0|   7|           1|           1|
    |select_ln57_fu_819_p3               |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |gradient_1_fu_813_p2                |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 687|         450|         430|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter10                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter16                 |   9|          2|    1|          2|
    |ap_phi_mux_newPixel_1_phi_fu_270_p4      |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_newPixel_1_reg_266  |   9|          2|    8|         16|
    |col_fu_156                               |   9|          2|    7|         14|
    |in_r_blk_n_AR                            |   9|          2|    1|          2|
    |in_r_blk_n_R                             |   9|          2|    1|          2|
    |indvar_flatten_fu_164                    |   9|          2|   13|         26|
    |out_r_blk_n_AW                           |   9|          2|    1|          2|
    |out_r_blk_n_B                            |   9|          2|    1|          2|
    |out_r_blk_n_W                            |   9|          2|    1|          2|
    |row_fu_160                               |   9|          2|    7|         14|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 128|         28|   51|        104|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |Gx_reg_950                               |  11|   0|   11|          0|
    |Gy_reg_957                               |  11|   0|   11|          0|
    |add_ln67_2_reg_928                       |  13|   0|   13|          0|
    |ap_CS_fsm                                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_newPixel_1_reg_266  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_newPixel_1_reg_266  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_newPixel_1_reg_266  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_newPixel_1_reg_266  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter5_newPixel_1_reg_266  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter6_newPixel_1_reg_266  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter7_newPixel_1_reg_266  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter8_newPixel_1_reg_266  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter9_newPixel_1_reg_266  |   8|   0|    8|          0|
    |col_fu_156                               |   7|   0|    7|          0|
    |empty_19_fu_148                          |   8|   0|    8|          0|
    |empty_20_fu_152                          |   8|   0|    8|          0|
    |empty_21_fu_172                          |   8|   0|    8|          0|
    |empty_22_fu_176                          |   8|   0|    8|          0|
    |empty_26_reg_903                         |   1|   0|    1|          0|
    |empty_fu_144                             |   8|   0|    8|          0|
    |icmp_ln24_reg_899                        |   1|   0|    1|          0|
    |in_r_addr_reg_907                        |  64|   0|   64|          0|
    |indvar_flatten_fu_164                    |  13|   0|   13|          0|
    |inputImage_read_reg_894                  |  64|   0|   64|          0|
    |lineBuffer1_addr_reg_913                 |   7|   0|    7|          0|
    |lineBuffer1_load_reg_939                 |   8|   0|    8|          0|
    |lineBuffer2_addr_reg_918                 |   7|   0|    7|          0|
    |lineBuffer2_load_reg_933                 |   8|   0|    8|          0|
    |newPixel_2_reg_945                       |   8|   0|    8|          0|
    |newPixel_fu_168                          |   8|   0|    8|          0|
    |or_ln51_reg_924                          |   1|   0|    1|          0|
    |out_r_addr_reg_964                       |  64|   0|   64|          0|
    |outputImage_read_reg_889                 |  64|   0|   64|          0|
    |row_fu_160                               |   7|   0|    7|          0|
    |select_ln57_reg_970                      |   8|   0|   32|         24|
    |add_ln67_2_reg_928                       |  64|  32|   13|          0|
    |empty_26_reg_903                         |  64|  32|    1|          0|
    |icmp_ln24_reg_899                        |  64|  32|    1|          0|
    |lineBuffer1_load_reg_939                 |  64|  32|    8|          0|
    |lineBuffer2_addr_reg_918                 |  64|  32|    7|          0|
    |lineBuffer2_load_reg_933                 |  64|  32|    8|          0|
    |or_ln51_reg_924                          |  64|  32|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 955| 224|  570|         24|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|         control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|         control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|         control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|         control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|         control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|         control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|         control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|     edge_detect|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|     edge_detect|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|     edge_detect|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|     edge_detect|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|     edge_detect|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|     edge_detect|  return value|
|m_axi_in_r_AWVALID     |  out|    1|       m_axi|            in_r|       pointer|
|m_axi_in_r_AWREADY     |   in|    1|       m_axi|            in_r|       pointer|
|m_axi_in_r_AWADDR      |  out|   64|       m_axi|            in_r|       pointer|
|m_axi_in_r_AWID        |  out|    1|       m_axi|            in_r|       pointer|
|m_axi_in_r_AWLEN       |  out|    8|       m_axi|            in_r|       pointer|
|m_axi_in_r_AWSIZE      |  out|    3|       m_axi|            in_r|       pointer|
|m_axi_in_r_AWBURST     |  out|    2|       m_axi|            in_r|       pointer|
|m_axi_in_r_AWLOCK      |  out|    2|       m_axi|            in_r|       pointer|
|m_axi_in_r_AWCACHE     |  out|    4|       m_axi|            in_r|       pointer|
|m_axi_in_r_AWPROT      |  out|    3|       m_axi|            in_r|       pointer|
|m_axi_in_r_AWQOS       |  out|    4|       m_axi|            in_r|       pointer|
|m_axi_in_r_AWREGION    |  out|    4|       m_axi|            in_r|       pointer|
|m_axi_in_r_AWUSER      |  out|    1|       m_axi|            in_r|       pointer|
|m_axi_in_r_WVALID      |  out|    1|       m_axi|            in_r|       pointer|
|m_axi_in_r_WREADY      |   in|    1|       m_axi|            in_r|       pointer|
|m_axi_in_r_WDATA       |  out|   32|       m_axi|            in_r|       pointer|
|m_axi_in_r_WSTRB       |  out|    4|       m_axi|            in_r|       pointer|
|m_axi_in_r_WLAST       |  out|    1|       m_axi|            in_r|       pointer|
|m_axi_in_r_WID         |  out|    1|       m_axi|            in_r|       pointer|
|m_axi_in_r_WUSER       |  out|    1|       m_axi|            in_r|       pointer|
|m_axi_in_r_ARVALID     |  out|    1|       m_axi|            in_r|       pointer|
|m_axi_in_r_ARREADY     |   in|    1|       m_axi|            in_r|       pointer|
|m_axi_in_r_ARADDR      |  out|   64|       m_axi|            in_r|       pointer|
|m_axi_in_r_ARID        |  out|    1|       m_axi|            in_r|       pointer|
|m_axi_in_r_ARLEN       |  out|    8|       m_axi|            in_r|       pointer|
|m_axi_in_r_ARSIZE      |  out|    3|       m_axi|            in_r|       pointer|
|m_axi_in_r_ARBURST     |  out|    2|       m_axi|            in_r|       pointer|
|m_axi_in_r_ARLOCK      |  out|    2|       m_axi|            in_r|       pointer|
|m_axi_in_r_ARCACHE     |  out|    4|       m_axi|            in_r|       pointer|
|m_axi_in_r_ARPROT      |  out|    3|       m_axi|            in_r|       pointer|
|m_axi_in_r_ARQOS       |  out|    4|       m_axi|            in_r|       pointer|
|m_axi_in_r_ARREGION    |  out|    4|       m_axi|            in_r|       pointer|
|m_axi_in_r_ARUSER      |  out|    1|       m_axi|            in_r|       pointer|
|m_axi_in_r_RVALID      |   in|    1|       m_axi|            in_r|       pointer|
|m_axi_in_r_RREADY      |  out|    1|       m_axi|            in_r|       pointer|
|m_axi_in_r_RDATA       |   in|   32|       m_axi|            in_r|       pointer|
|m_axi_in_r_RLAST       |   in|    1|       m_axi|            in_r|       pointer|
|m_axi_in_r_RID         |   in|    1|       m_axi|            in_r|       pointer|
|m_axi_in_r_RUSER       |   in|    1|       m_axi|            in_r|       pointer|
|m_axi_in_r_RRESP       |   in|    2|       m_axi|            in_r|       pointer|
|m_axi_in_r_BVALID      |   in|    1|       m_axi|            in_r|       pointer|
|m_axi_in_r_BREADY      |  out|    1|       m_axi|            in_r|       pointer|
|m_axi_in_r_BRESP       |   in|    2|       m_axi|            in_r|       pointer|
|m_axi_in_r_BID         |   in|    1|       m_axi|            in_r|       pointer|
|m_axi_in_r_BUSER       |   in|    1|       m_axi|            in_r|       pointer|
|m_axi_out_r_AWVALID    |  out|    1|       m_axi|           out_r|       pointer|
|m_axi_out_r_AWREADY    |   in|    1|       m_axi|           out_r|       pointer|
|m_axi_out_r_AWADDR     |  out|   64|       m_axi|           out_r|       pointer|
|m_axi_out_r_AWID       |  out|    1|       m_axi|           out_r|       pointer|
|m_axi_out_r_AWLEN      |  out|    8|       m_axi|           out_r|       pointer|
|m_axi_out_r_AWSIZE     |  out|    3|       m_axi|           out_r|       pointer|
|m_axi_out_r_AWBURST    |  out|    2|       m_axi|           out_r|       pointer|
|m_axi_out_r_AWLOCK     |  out|    2|       m_axi|           out_r|       pointer|
|m_axi_out_r_AWCACHE    |  out|    4|       m_axi|           out_r|       pointer|
|m_axi_out_r_AWPROT     |  out|    3|       m_axi|           out_r|       pointer|
|m_axi_out_r_AWQOS      |  out|    4|       m_axi|           out_r|       pointer|
|m_axi_out_r_AWREGION   |  out|    4|       m_axi|           out_r|       pointer|
|m_axi_out_r_AWUSER     |  out|    1|       m_axi|           out_r|       pointer|
|m_axi_out_r_WVALID     |  out|    1|       m_axi|           out_r|       pointer|
|m_axi_out_r_WREADY     |   in|    1|       m_axi|           out_r|       pointer|
|m_axi_out_r_WDATA      |  out|   32|       m_axi|           out_r|       pointer|
|m_axi_out_r_WSTRB      |  out|    4|       m_axi|           out_r|       pointer|
|m_axi_out_r_WLAST      |  out|    1|       m_axi|           out_r|       pointer|
|m_axi_out_r_WID        |  out|    1|       m_axi|           out_r|       pointer|
|m_axi_out_r_WUSER      |  out|    1|       m_axi|           out_r|       pointer|
|m_axi_out_r_ARVALID    |  out|    1|       m_axi|           out_r|       pointer|
|m_axi_out_r_ARREADY    |   in|    1|       m_axi|           out_r|       pointer|
|m_axi_out_r_ARADDR     |  out|   64|       m_axi|           out_r|       pointer|
|m_axi_out_r_ARID       |  out|    1|       m_axi|           out_r|       pointer|
|m_axi_out_r_ARLEN      |  out|    8|       m_axi|           out_r|       pointer|
|m_axi_out_r_ARSIZE     |  out|    3|       m_axi|           out_r|       pointer|
|m_axi_out_r_ARBURST    |  out|    2|       m_axi|           out_r|       pointer|
|m_axi_out_r_ARLOCK     |  out|    2|       m_axi|           out_r|       pointer|
|m_axi_out_r_ARCACHE    |  out|    4|       m_axi|           out_r|       pointer|
|m_axi_out_r_ARPROT     |  out|    3|       m_axi|           out_r|       pointer|
|m_axi_out_r_ARQOS      |  out|    4|       m_axi|           out_r|       pointer|
|m_axi_out_r_ARREGION   |  out|    4|       m_axi|           out_r|       pointer|
|m_axi_out_r_ARUSER     |  out|    1|       m_axi|           out_r|       pointer|
|m_axi_out_r_RVALID     |   in|    1|       m_axi|           out_r|       pointer|
|m_axi_out_r_RREADY     |  out|    1|       m_axi|           out_r|       pointer|
|m_axi_out_r_RDATA      |   in|   32|       m_axi|           out_r|       pointer|
|m_axi_out_r_RLAST      |   in|    1|       m_axi|           out_r|       pointer|
|m_axi_out_r_RID        |   in|    1|       m_axi|           out_r|       pointer|
|m_axi_out_r_RUSER      |   in|    1|       m_axi|           out_r|       pointer|
|m_axi_out_r_RRESP      |   in|    2|       m_axi|           out_r|       pointer|
|m_axi_out_r_BVALID     |   in|    1|       m_axi|           out_r|       pointer|
|m_axi_out_r_BREADY     |  out|    1|       m_axi|           out_r|       pointer|
|m_axi_out_r_BRESP      |   in|    2|       m_axi|           out_r|       pointer|
|m_axi_out_r_BID        |   in|    1|       m_axi|           out_r|       pointer|
|m_axi_out_r_BUSER      |   in|    1|       m_axi|           out_r|       pointer|
|EDGE_THRESHOLD         |   in|   32|     ap_none|  EDGE_THRESHOLD|        scalar|
+-----------------------+-----+-----+------------+----------------+--------------+

