# compile vhdl design source files
vhdl xil_defaultlib  "../../../Display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl"
vhdl xil_defaultlib  "../../../Display.srcs/sources_1/new/Display.vhd"
vhdl xil_defaultlib  "../../../Display.srcs/sim_1/new/TB_Display.vhd"

# Do not sort compile order
nosort
