$date
	Sat Oct 22 21:06:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#296528
b1010 !
1"
#296530
b1010 &
b1010 %
1$
#296531
0"
#296534
b101 &
b101 %
#296538
b10000 &
b10000 %
#296542
b1000 &
b1000 %
#296546
b100 &
b100 %
#296550
b10 &
b10 %
#296554
b1 &
b1 %
1#
#296558
b0 &
0#
b0 %
0$
#1350085
b10001 !
1"
#1350086
b10001 &
b10001 %
1$
#1350087
0"
#1350090
b110100 &
b110100 %
#1350094
b11010 &
b11010 %
#1350098
b1101 &
b1101 %
#1350102
b101000 &
b101000 %
#1350106
b10100 &
b10100 %
#1350110
b1010 &
b1010 %
#1350114
b101 &
b101 %
#1350118
b10000 &
b10000 %
#1350122
b1000 &
b1000 %
#1350126
b100 &
b100 %
#1350130
b10 &
b10 %
#1350134
b1 &
1#
b1 %
#1350138
b0 &
b0 %
0#
0$
#2347876
b110 !
1"
#2347878
b110 &
b110 %
1$
#2347879
0"
#2347882
b11 &
b11 %
#2347886
b1010 &
b1010 %
#2347890
b101 &
b101 %
#2347894
b10000 &
b10000 %
#2347898
b1000 &
b1000 %
#2347902
b100 &
b100 %
#2347906
b10 &
b10 %
#2347910
b1 &
1#
b1 %
#2347914
b0 &
b0 %
0#
0$
#4500012
