{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540172731489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540172731520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 21 20:45:30 2018 " "Processing started: Sun Oct 21 20:45:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540172731520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540172731520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off videogame -c juego " "Command: quartus_map --read_settings_files=on --write_settings_files=off videogame -c juego" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540172731520 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540172737520 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540172737536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juego.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juego.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 juego-Behavioral " "Found design unit 1: juego-Behavioral" {  } { { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540172769846 ""} { "Info" "ISGN_ENTITY_NAME" "1 juego " "Found entity 1: juego" {  } { { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540172769846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540172769846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sincronizacion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file video_sincronizacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_sincronizacion-Behavioral " "Found design unit 1: video_sincronizacion-Behavioral" {  } { { "video_sincronizacion.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/video_sincronizacion.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540172769846 ""} { "Info" "ISGN_ENTITY_NAME" "1 video_sincronizacion " "Found entity 1: video_sincronizacion" {  } { { "video_sincronizacion.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/video_sincronizacion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540172769846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540172769846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "print.vhd 2 1 " "Found 2 design units, including 1 entities, in source file print.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 print-behavioral " "Found design unit 1: print-behavioral" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540172769861 ""} { "Info" "ISGN_ENTITY_NAME" "1 print " "Found entity 1: print" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540172769861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540172769861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor25-behavioral " "Found design unit 1: divisor25-behavioral" {  } { { "divisor25.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/divisor25.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540172769877 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor25 " "Found entity 1: divisor25" {  } { { "divisor25.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/divisor25.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540172769877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540172769877 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "juego " "Elaborating entity \"juego\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540172770080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor25 divisor25:divisor " "Elaborating entity \"divisor25\" for hierarchy \"divisor25:divisor\"" {  } { { "juego.vhd" "divisor" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540172770096 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock divisor25.vhd(22) " "VHDL Process Statement warning at divisor25.vhd(22): signal \"clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divisor25.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/divisor25.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540172770096 "|juego|divisor25:divisor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sincronizacion video_sincronizacion:video " "Elaborating entity \"video_sincronizacion\" for hierarchy \"video_sincronizacion:video\"" {  } { { "juego.vhd" "video" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540172770096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "print print:print_cuadrado " "Elaborating entity \"print\" for hierarchy \"print:print_cuadrado\"" {  } { { "juego.vhd" "print_cuadrado" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540172770111 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vgaR\[2\] GND " "Pin \"vgaR\[2\]\" is stuck at GND" {  } { { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540172774189 "|juego|vgaR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaR\[3\] GND " "Pin \"vgaR\[3\]\" is stuck at GND" {  } { { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540172774189 "|juego|vgaR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaG\[2\] GND " "Pin \"vgaG\[2\]\" is stuck at GND" {  } { { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540172774189 "|juego|vgaG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaG\[3\] GND " "Pin \"vgaG\[3\]\" is stuck at GND" {  } { { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540172774189 "|juego|vgaG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaB\[2\] GND " "Pin \"vgaB\[2\]\" is stuck at GND" {  } { { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540172774189 "|juego|vgaB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaB\[3\] GND " "Pin \"vgaB\[3\]\" is stuck at GND" {  } { { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540172774189 "|juego|vgaB[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1540172774189 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1540172775064 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540172792219 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540172792219 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "859 " "Implemented 859 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540172792407 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540172792407 ""} { "Info" "ICUT_CUT_TM_LCELLS" "840 " "Implemented 840 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540172792407 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540172792407 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540172792438 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 21 20:46:32 2018 " "Processing ended: Sun Oct 21 20:46:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540172792438 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540172792438 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:21 " "Total CPU time (on all processors): 00:01:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540172792438 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540172792438 ""}
