{"Doug E. Shaw": [["New architectures for a new biology", ["Doug E. Shaw"], "https://doi.org/10.1109/HPCA.2006.1598107", "hpca", 2006]], "Kypros Constantinides": [["BulletProof: a defect-tolerant CMP switch architecture", ["Kypros Constantinides", "Stephen Plaza", "Jason A. Blome", "Bin Zhang", "Valeria Bertacco", "Scott A. Mahlke", "Todd M. Austin", "Michael Orshansky"], "https://doi.org/10.1109/HPCA.2006.1598108", "hpca", 2006]], "Yingmin Li": [["CMP design space exploration subject to physical constraints", ["Yingmin Li", "Benjamin C. Lee", "David M. Brooks", "Zhigang Hu", "Kevin Skadron"], "https://doi.org/10.1109/HPCA.2006.1598109", "hpca", 2006]], "David A. Penry": [["Exploiting parallelism and structure to accelerate the simulation of chip multi-processors", ["David A. Penry", "Daniel Fay", "David Hodgdon", "Ryan Wells", "Graham Schelle", "David I. August", "Dan Connors"], "https://doi.org/10.1109/HPCA.2006.1598110", "hpca", 2006]], "Shiliang Hu": [["An approach for implementing efficient superscalar CISC processors", ["Shiliang Hu", "Ilhyun Kim", "Mikko H. Lipasti", "James E. Smith"], "https://doi.org/10.1109/HPCA.2006.1598111", "hpca", 2006]], "Miquel Pericas": [["A decoupled KILO-instruction processor", ["Miquel Pericas", "Adrian Cristal", "Ruben Gonzalez", "Daniel A. Jimenez", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2006.1598112", "hpca", 2006]], "Samantika Subramaniam": [["Store vectors for scalable memory dependence prediction and scheduling", ["Samantika Subramaniam", "Gabriel H. Loh"], "https://doi.org/10.1109/HPCA.2006.1598113", "hpca", 2006]], "Jian Li": [["Dynamic power-performance adaptation of parallel computation on chip multiprocessors", ["Jian Li", "Jose F. Martinez"], "https://doi.org/10.1109/HPCA.2006.1598114", "hpca", 2006]], "Aamer Jaleel": [["Last level cache (LLC) performance of data mining workloads on a CMP - a case study of parallel bioinformatics workloads", ["Aamer Jaleel", "Matthew Mattina", "Bruce L. Jacob"], "https://doi.org/10.1109/HPCA.2006.1598115", "hpca", 2006]], "P. J. Joseph": [["Construction and use of linear regression models for processor performance analysis", ["P. J. Joseph", "Kapil Vaswani", "Matthew J. Thazhuthaveetil"], "https://doi.org/10.1109/HPCA.2006.1598116", "hpca", 2006]], "Per Stenstrom": [["Chip-multiprocessing and beyond", ["Per Stenstrom"], "https://doi.org/10.1109/HPCA.2006.1598117", "hpca", 2006]], "Nicholas Riley": [["Probabilistic counter updates for predictor hysteresis and stratification", ["Nicholas Riley", "Craig B. Zilles"], "https://doi.org/10.1109/HPCA.2006.1598118", "hpca", 2006]], "Canturk Isci": [["Phase characterization for power: evaluating control-flow-based and event-counter-based techniques", ["Canturk Isci", "Margaret Martonosi"], "https://doi.org/10.1109/HPCA.2006.1598119", "hpca", 2006]], "Vivek Pandey": [["DMA-aware memory energy management", ["Vivek Pandey", "Weihang Jiang", "Yuanyuan Zhou", "Ricardo Bianchini"], "https://doi.org/10.1109/HPCA.2006.1598120", "hpca", 2006]], "Prateek Pujara": [["Increasing the cache efficiency by eliminating noise", ["Prateek Pujara", "Aneesh Aggarwal"], "https://doi.org/10.1109/HPCA.2006.1598121", "hpca", 2006]], "Ravi K. Venkatesan": [["Retention-aware placement in DRAM (RAPID): software methods for quasi-non-volatile DRAM", ["Ravi K. Venkatesan", "Stephen Herr", "Eric Rotenberg"], "https://doi.org/10.1109/HPCA.2006.1598122", "hpca", 2006]], "Chaiyasit Manovit": [["Completely verifying memory consistency of test program executions", ["Chaiyasit Manovit", "Sudheendra Hangal"], "https://doi.org/10.1109/HPCA.2006.1598123", "hpca", 2006]], "Hao Yu": [["High performance file I/O for the Blue Gene/L supercomputer", ["Hao Yu", "Ramendra K. Sahoo", "C. Howson", "George Almasi", "Jose G. Castanos", "Manish Gupta", "Jose E. Moreira", "Jeffrey J. Parker", "Thomas Engelsiepen", "Robert B. Ross", "Rajeev Thakur", "Robert Latham", "William D. Gropp"], "https://doi.org/10.1109/HPCA.2006.1598125", "hpca", 2006]], "Raj Yavatkar": [["Industrial Perspectives: Platform Design Challenges with Many cores", ["Raj Yavatkar"], "https://doi.org/10.1109/HPCA.2006.1598126", "hpca", 2006]], "Renato Recio": [["Industrial Perspectives: System IO Network Evolution - Closing Requirement Gaps", ["Renato Recio"], "https://doi.org/10.1109/HPCA.2006.1598127", "hpca", 2006]], "Philip G. Emma": [["Industrial Perspectives: The Next Roadblocks in SOC Evolution: On-Chip Storage Capacity and Off-Chip Bandwidth", ["Philip G. Emma"], "https://doi.org/10.1109/HPCA.2006.1598128", "hpca", 2006]], "Jun Nakano": [["ReViveI/O: efficient handling of I/O in highly-available rollback-recovery servers", ["Jun Nakano", "Pablo Montesinos", "Kourosh Gharachorloo", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2006.1598129", "hpca", 2006]], "Sumeet Kumar": [["Reducing resource redundancy for concurrent error detection techniques in high performance microprocessors", ["Sumeet Kumar", "Aneesh Aggarwal"], "https://doi.org/10.1109/HPCA.2006.1598130", "hpca", 2006]], "Weidong Shi": [["InfoShield: a security architecture for protecting information usage in memory", ["Weidong Shi", "Joshua B. Fryman", "Guofei Gu", "Hsien-Hsin S. Lee", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1109/HPCA.2006.1598131", "hpca", 2006]], "Milos Prvulovic": [["CORD: cost-effective (and nearly overhead-free) order-recording and data race detection", ["Milos Prvulovic"], "https://doi.org/10.1109/HPCA.2006.1598132", "hpca", 2006]], "Ruke Huang": [["Software-hardware cooperative memory disambiguation", ["Ruke Huang", "Alok Garg", "Michael C. Huang"], "https://doi.org/10.1109/HPCA.2006.1598133", "hpca", 2006]], "Kevin E. Moore": [["LogTM: log-based transactional memory", ["Kevin E. Moore", "Jayaram Bobba", "Michelle J. Moravan", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/HPCA.2006.1598134", "hpca", 2006]], "Alex Gontmakher": [["Speculative synchronization and thread management for fine granularity threads", ["Alex Gontmakher", "Avi Mendelson", "Assaf Schuster", "Gregory Shklover"], "https://doi.org/10.1109/HPCA.2006.1598136", "hpca", 2006]], "Joseph J. Sharkey": [["Efficient instruction schedulers for SMT processors", ["Joseph J. Sharkey", "Dmitry V. Ponomarev"], "https://doi.org/10.1109/HPCA.2006.1598137", "hpca", 2006]]}