
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.009905                       # Number of seconds simulated
sim_ticks                                  9905199492                       # Number of ticks simulated
final_tick                               522514402380                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 185322                       # Simulator instruction rate (inst/s)
host_op_rate                                   234893                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 234442                       # Simulator tick rate (ticks/s)
host_mem_usage                               67377700                       # Number of bytes of host memory used
host_seconds                                 42250.15                       # Real time elapsed on the host
sim_insts                                  7829886457                       # Number of instructions simulated
sim_ops                                    9924249664                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       356864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        82048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       280320                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        82304                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       196352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        81792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       356864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       103680                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1577728                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           37504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       467072                       # Number of bytes written to this memory
system.physmem.bytes_written::total            467072                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2788                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          641                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2190                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          643                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1534                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          639                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         2788                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          810                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12326                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3649                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3649                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       465210                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     36027947                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       503978                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      8283326                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       452288                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28300288                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       503978                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      8309171                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       439365                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     19823124                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       491055                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      8257481                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       426443                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     36027947                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       503978                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     10467230                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               159282809                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       465210                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       503978                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       452288                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       503978                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       439365                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       491055                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       426443                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       503978                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3786294                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          47154224                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               47154224                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          47154224                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       465210                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     36027947                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       503978                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      8283326                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       452288                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28300288                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       503978                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      8309171                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       439365                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     19823124                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       491055                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      8257481                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       426443                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     36027947                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       503978                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     10467230                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              206437034                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus0.numCycles                23753477                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         1758459                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1586370                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        93909                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       652499                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          627153                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           96931                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         4187                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     18634839                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11056134                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            1758459                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       724084                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2185973                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         295124                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1262269                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1071081                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        94195                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     22281943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.582121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.899943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20095970     90.19%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           77609      0.35%     90.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          161089      0.72%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           66841      0.30%     91.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          361911      1.62%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          323295      1.45%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           62275      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          130923      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1002030      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     22281943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074030                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.465453                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        18509748                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1388756                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2177662                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         7145                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        198626                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       154488                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          236                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      12962526                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1454                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        198626                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        18530794                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1216950                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       104548                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2165465                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        65554                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      12954709                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         29098                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        22921                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1009                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     15217120                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     61008801                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     61008801                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     13472728                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         1744383                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1519                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          772                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           160306                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      3054115                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1544484                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        14025                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        75266                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          12928270                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1521                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         12422123                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         6864                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1010567                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      2423437                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     22281943                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.557497                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.352829                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17851690     80.12%     80.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1335557      5.99%     86.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1090518      4.89%     91.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       472390      2.12%     93.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       594827      2.67%     95.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       570382      2.56%     98.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       324942      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        25606      0.11%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        16031      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     22281943                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          31460     11.21%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        242187     86.27%     97.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         7074      2.52%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      7795890     62.76%     62.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       108381      0.87%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          744      0.01%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2976614     23.96%     87.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      1540494     12.40%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      12422123                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.522960                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             280721                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022598                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     47413774                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     13940726                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12315593                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      12702844                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22424                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       119772                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          369                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        10169                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1102                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        198626                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1176720                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        18652                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     12929804                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          137                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      3054115                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1544484                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          773                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         12339                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          369                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        53881                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        56092                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       109973                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     12334854                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2967125                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        87269                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   13                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             4507425                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1616500                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           1540300                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.519286                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              12316015                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             12315593                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          6653533                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         13115794                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.518475                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.507292                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11751451                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      1179671                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1498                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        95754                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22083317                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.532142                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.354104                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17815758     80.68%     80.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1561740      7.07%     87.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       731269      3.31%     91.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       721670      3.27%     94.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       196889      0.89%     95.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       834082      3.78%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        62591      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        45893      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       113425      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22083317                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11751451                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               4468658                       # Number of memory references committed
system.switch_cpus0.commit.loads              2934343                       # Number of loads committed
system.switch_cpus0.commit.membars                748                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1551996                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         10449671                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       113801                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       113425                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            34900988                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           26060900                       # The number of ROB writes
system.switch_cpus0.timesIdled                 406708                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1471534                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11751451                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.375347                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.375347                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.420991                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.420991                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60975129                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       14307352                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       15431155                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1496                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                23753477                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2126017                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1770168                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       195247                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       805671                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          774343                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          228331                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9030                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     18495333                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11665679                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2126017                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1002674                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2429749                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         545440                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        933830                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles          476                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines          1150317                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       186637                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     22207834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.645690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.017675                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        19778085     89.06%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          148170      0.67%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          186286      0.84%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          298742      1.35%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          126157      0.57%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          161009      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          187963      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           86418      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1235004      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     22207834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089503                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.491115                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        18386162                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      1054160                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2418133                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1237                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        348134                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       323365                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          284                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      14260507                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1622                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        348134                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        18405313                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          59967                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       941716                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2400172                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        52525                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      14172844                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          7695                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        36281                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     19792153                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     65902640                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     65902640                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16518747                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         3273406                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3407                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1768                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           184811                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1329623                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       693105                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         7829                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       157853                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          13834721                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3419                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13259030                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        14128                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1705425                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3489787                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          116                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     22207834                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.597043                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.319293                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     16590918     74.71%     74.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2561919     11.54%     86.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1046555      4.71%     90.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       586713      2.64%     93.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       795147      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       246054      1.11%     98.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       240961      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       129298      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        10269      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     22207834                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          91531     78.90%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         12628     10.89%     89.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11852     10.22%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11169640     84.24%     84.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       180974      1.36%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1638      0.01%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1216131      9.17%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       690647      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13259030                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.558193                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             116011                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008750                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     48856033                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     15543646                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     12910746                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13375041                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         9814                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       256020                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           84                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        10766                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        348134                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          45681                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         5844                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     13838144                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        10613                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1329623                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       693105                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1769                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          5070                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           84                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       114729                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       110396                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       225125                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13026488                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1195631                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       232542                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1886160                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1841164                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            690529                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.548403                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              12910840                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             12910746                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7734203                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         20781573                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.543531                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.372166                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9610357                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11842224                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1995974                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3303                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       196680                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     21859700                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.541738                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.361491                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     16845878     77.06%     77.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2541743     11.63%     88.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       923194      4.22%     92.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       458908      2.10%     95.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       420072      1.92%     96.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       176454      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       174839      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        83119      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       235493      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     21859700                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9610357                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11842224                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1755942                       # Number of memory references committed
system.switch_cpus1.commit.loads              1073603                       # Number of loads committed
system.switch_cpus1.commit.membars               1648                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1716326                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10662050                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       244572                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       235493                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            35462340                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           28024543                       # The number of ROB writes
system.switch_cpus1.timesIdled                 282929                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1545643                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9610357                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11842224                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9610357                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.471654                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.471654                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.404587                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.404587                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        58610182                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18040801                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       13185240                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3300                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus2.numCycles                23753477                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1839904                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1505056                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       181927                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       754661                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          723016                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          188567                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8054                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     17846859                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              10442580                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1839904                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       911583                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2186466                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         530438                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        501717                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1099577                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       182974                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     20879606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.611117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.960782                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        18693140     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          118296      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          186448      0.89%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          297944      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          123218      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          137165      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          147231      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           96544      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1079620      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     20879606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.077458                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.439623                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        17680769                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       669487                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2179271                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         5780                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        344296                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       301140                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          270                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      12749293                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1604                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        344296                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        17709047                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         171383                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       416677                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2157244                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        80956                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      12739779                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         3338                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         21569                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        30486                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         5307                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     17683540                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     59259986                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     59259986                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     15052778                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2630731                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3234                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1778                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           240481                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1215394                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       652451                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        19331                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       147995                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          12719705                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3246                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         12024679                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        15766                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1634250                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3662599                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          307                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     20879606                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.575905                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.268656                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     15809770     75.72%     75.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2035863      9.75%     85.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1111472      5.32%     90.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       758449      3.63%     94.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       709209      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       203396      0.97%     98.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       160465      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        53937      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        37045      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     20879606                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2853     12.65%     12.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          8849     39.23%     51.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        10854     48.12%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     10073708     83.78%     83.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       190171      1.58%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1455      0.01%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1111300      9.24%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       648045      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      12024679                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.506228                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              22556                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001876                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     44967285                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     14357348                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     11828000                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      12047235                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        35219                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       221716                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          154                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        20791                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          778                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        344296                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         116985                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        10599                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     12722977                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         3560                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1215394                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       652451                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1778                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7765                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          154                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       105367                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       104679                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       210046                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     11851140                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1045368                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       173538                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   26                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1693068                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1667247                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            647700                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.498922                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              11828211                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             11828000                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          6918022                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         18073392                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.497948                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.382774                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      8842624                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     10838766                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1884247                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         2939                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       185499                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     20535310                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.527811                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.380212                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     16132135     78.56%     78.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2133831     10.39%     88.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       830584      4.04%     92.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       446795      2.18%     95.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       333923      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       187258      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       115833      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       103206      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       251745      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     20535310                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      8842624                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      10838766                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1625338                       # Number of memory references committed
system.switch_cpus2.commit.loads               993678                       # Number of loads committed
system.switch_cpus2.commit.membars               1466                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1555801                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          9766568                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       220180                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       251745                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            33006513                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           25790363                       # The number of ROB writes
system.switch_cpus2.timesIdled                 290766                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2873871                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            8842624                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             10838766                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      8842624                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.686248                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.686248                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.372267                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.372267                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        53440120                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       16396051                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       11890388                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          2936                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                23753477                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2125538                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1769747                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       195219                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       804632                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          773650                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          228282                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9029                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     18480547                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11661677                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2125538                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1001932                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2428925                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         545443                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        950171                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles          459                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines          1149589                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       186635                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     22208576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.645410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.017328                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        19779651     89.06%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          148234      0.67%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          186388      0.84%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          298903      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          125999      0.57%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          160649      0.72%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          187622      0.84%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           86098      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1235032      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     22208576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.089483                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.490946                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        18371721                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      1070143                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2417335                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1207                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        348162                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       323311                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          284                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      14254726                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1615                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        348162                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        18390831                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          59652                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       958127                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2399419                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        52378                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      14167011                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          7605                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        36292                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     19786027                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     65873205                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     65873205                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16506764                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3279257                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3418                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1780                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           184910                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1328631                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       692550                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         7941                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       157615                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          13828033                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3431                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13251443                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        14211                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1707780                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3492906                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          128                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     22208576                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.596681                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.319059                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     16595456     74.73%     74.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2559678     11.53%     86.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1046613      4.71%     90.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       585627      2.64%     93.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       794599      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       246008      1.11%     98.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       241193      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       129152      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        10250      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     22208576                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          91647     78.95%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         12584     10.84%     89.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        11854     10.21%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11163695     84.25%     84.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       180886      1.37%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1637      0.01%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1215178      9.17%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       690047      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13251443                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.557874                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             116085                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008760                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     48841758                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     15539327                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     12902973                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13367528                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         9920                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       255821                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           85                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        10701                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        348162                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          45441                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         5842                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     13831468                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        10762                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1328631                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       692550                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1781                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          5092                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           85                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       114465                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       110720                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       225185                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13018527                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1194605                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       232916                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1884540                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1840185                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            689935                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.548068                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              12903064                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             12902973                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7729756                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         20766761                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.543204                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372218                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9603380                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11833562                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1997962                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3303                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       196656                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     21860414                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.541324                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.361017                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     16850224     77.08%     77.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2539840     11.62%     88.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       922285      4.22%     92.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       458995      2.10%     95.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       419806      1.92%     96.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       176291      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       174675      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        82946      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       235352      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     21860414                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9603380                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11833562                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1754653                       # Number of memory references committed
system.switch_cpus3.commit.loads              1072808                       # Number of loads committed
system.switch_cpus3.commit.membars               1648                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1715052                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10654264                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       244389                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       235352                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            35456521                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           28011232                       # The number of ROB writes
system.switch_cpus3.timesIdled                 282813                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1544901                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9603380                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11833562                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9603380                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.473450                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.473450                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.404294                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.404294                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        58573666                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18031028                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       13180003                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3300                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus4.numCycles                23753477                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1727435                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1550277                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       137556                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      1169420                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         1151608                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           98424                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         4041                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     18384965                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               9828936                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1727435                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1250032                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2192538                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         457245                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        441867                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1112590                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       134659                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     21338321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.513345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.747445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        19145783     89.72%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          343235      1.61%     91.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          162942      0.76%     92.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          338406      1.59%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           99591      0.47%     94.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          315577      1.48%     95.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           46753      0.22%     95.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           75451      0.35%     96.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          810583      3.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     21338321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.072723                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.413789                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        18155675                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       675593                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2188090                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1755                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        317204                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       155808                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         1747                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      10933835                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         4274                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        317204                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        18181732                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         461912                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       135632                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2164106                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        77731                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      10916352                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          8388                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        63044                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     14240628                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     49373144                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     49373144                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     11492884                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2747741                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         1393                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          706                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           165868                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      2026372                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       305145                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         2658                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        69559                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          10859242                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         1397                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         10150831                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         6717                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      2004642                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4113427                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     21338321                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.475709                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.084827                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     16880881     79.11%     79.11% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      1376598      6.45%     85.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1527224      7.16%     92.72% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       874998      4.10%     96.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       437507      2.05%     98.87% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       109983      0.52%     99.39% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       125624      0.59%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         2944      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         2562      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     21338321                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          16218     56.72%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          6893     24.11%     80.82% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         5483     19.18%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      7923179     78.05%     78.05% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        75768      0.75%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          688      0.01%     78.81% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     78.81% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1849017     18.22%     97.02% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       302179      2.98%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      10150831                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.427341                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              28594                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002817                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     41675294                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     12865310                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      9891583                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      10179425                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         7735                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       418182                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           30                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         8496                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        317204                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         359305                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         9650                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     10860647                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          397                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      2026372                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       305145                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          705                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          3692                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents          209                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           30                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        92579                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        52791                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       145370                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     10026102                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1823386                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       124729                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2125538                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1529372                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            302152                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.422090                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               9894186                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              9891583                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          5997896                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         12829511                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.416427                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.467508                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      7898464                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      8842027                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2019090                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         1386                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       136526                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     21021117                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.420626                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.292282                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     17755204     84.46%     84.46% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      1264923      6.02%     90.48% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       830713      3.95%     94.43% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       258020      1.23%     95.66% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       440190      2.09%     97.75% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        81736      0.39%     98.14% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        51886      0.25%     98.39% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        46698      0.22%     98.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       291747      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     21021117                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      7898464                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       8842027                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1904837                       # Number of memory references committed
system.switch_cpus4.commit.loads              1608188                       # Number of loads committed
system.switch_cpus4.commit.membars                692                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1361575                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          7711445                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       105621                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       291747                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            31590461                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           22039707                       # The number of ROB writes
system.switch_cpus4.timesIdled                 415508                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2415156                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            7898464                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              8842027                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      7898464                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      3.007354                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                3.007354                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.332518                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.332518                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        46689744                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       12833494                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       11703005                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          1384                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus5.numCycles                23753477                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2124967                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1769646                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       195284                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       804217                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          774165                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          228001                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         9041                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     18478442                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11658813                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2124967                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1002166                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2428378                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         545402                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        952797                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus5.fetch.CacheLines          1149528                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       186562                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     22207974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.645285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.017180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        19779596     89.07%     89.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          148202      0.67%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          186445      0.84%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          299211      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          125350      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          160216      0.72%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          188139      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           86083      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1234732      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     22207974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.089459                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.490826                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        18369440                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      1072631                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2416600                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1231                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        348064                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       322858                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      14250494                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1593                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        348064                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        18388611                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          60046                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       960323                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2398663                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        52260                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      14161728                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          7672                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        36156                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     19777823                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     65848158                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     65848158                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     16499725                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3278048                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3383                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1746                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           183899                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1328279                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       692329                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         7873                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       157861                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          13822147                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3395                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         13244769                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        14339                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1705558                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3493234                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           95                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     22207974                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.596397                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.318587                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     16596472     74.73%     74.73% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2559695     11.53%     86.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1045020      4.71%     90.96% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       587033      2.64%     93.61% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       794051      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       246167      1.11%     98.29% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       240019      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       129354      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        10163      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     22207974                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          91682     78.96%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         12597     10.85%     89.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        11835     10.19%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     11158419     84.25%     84.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       180708      1.36%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1636      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1214083      9.17%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       689923      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      13244769                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.557593                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             116114                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008767                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     48827965                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     15531179                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     12897239                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      13360883                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         9891                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       255874                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           82                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        10753                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        348064                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          45904                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         5737                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     13825547                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        10781                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1328279                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       692329                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1747                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          4946                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           82                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       115071                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       110428                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       225499                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     13012536                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1193945                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       232233                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1883747                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1839168                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            689802                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.547816                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              12897338                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             12897239                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7725895                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         20759995                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.542962                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372153                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      9599295                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     11828639                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1996879                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3299                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       196721                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     21859910                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.541111                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.360796                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     16851515     77.09%     77.09% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2538816     11.61%     88.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       922615      4.22%     92.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       458750      2.10%     95.02% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       419314      1.92%     96.94% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       175948      0.80%     97.74% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       174700      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        82869      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       235383      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     21859910                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      9599295                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      11828639                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1753956                       # Number of memory references committed
system.switch_cpus5.commit.loads              1072392                       # Number of loads committed
system.switch_cpus5.commit.membars               1646                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1714367                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         10649845                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       244306                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       235383                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            35449980                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           27999177                       # The number of ROB writes
system.switch_cpus5.timesIdled                 282884                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1545503                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            9599295                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             11828639                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      9599295                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.474502                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.474502                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.404122                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.404122                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        58548329                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       18023038                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       13176708                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3296                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus6.numCycles                23753477                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1757550                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1585623                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        94064                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       655415                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          627224                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           96633                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         4141                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     18627005                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11049282                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1757550                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       723857                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2184373                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         295657                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       1260932                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.MiscStallCycles           26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus6.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.switch_cpus6.fetch.CacheLines          1070835                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        94346                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     22271614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.582024                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.899705                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        20087241     90.19%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           77390      0.35%     90.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          160286      0.72%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           66621      0.30%     91.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          362528      1.63%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          323155      1.45%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           62511      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          131212      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1000670      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     22271614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.073991                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.465165                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        18496050                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      1393343                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2176076                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         7119                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        199020                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       154363                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          234                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      12954374                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1440                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        199020                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        18517653                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        1224668                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        99584                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2163470                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        67213                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      12946771                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         30121                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        23832                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents          847                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     15203409                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     60972050                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     60972050                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     13457386                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         1746011                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         1511                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          769                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           163841                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      3053335                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      1543606                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        14165                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        75287                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          12920078                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         1513                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         12411886                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         7185                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1013688                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      2435044                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     22271614                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.557296                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.352349                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     17841916     80.11%     80.11% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      1337795      6.01%     86.12% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1090870      4.90%     91.02% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       470990      2.11%     93.13% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       594620      2.67%     95.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       569250      2.56%     98.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       324533      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        25667      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        15973      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     22271614                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          31404     11.21%     11.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        241731     86.27%     97.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         7069      2.52%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      7788236     62.75%     62.75% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       108181      0.87%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          742      0.01%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      2975120     23.97%     87.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      1539607     12.40%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      12411886                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.522529                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             280204                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022575                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     47382775                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     13935645                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     12304991                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      12692090                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        22223                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       120629                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          368                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        10249                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         1098                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        199020                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1182540                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        19052                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     12921603                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          141                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      3053335                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      1543606                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          767                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         12470                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          368                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        54152                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        55968                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       110120                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     12324340                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      2965285                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        87546                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   12                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             4504692                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1614975                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           1539407                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.518844                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              12305399                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             12304991                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          6646542                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         13110145                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.518029                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.506977                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      9990333                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     11739786                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1183140                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         1494                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        95898                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     22072594                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.531872                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.353839                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     17807921     80.68%     80.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      1562075      7.08%     87.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       730845      3.31%     91.07% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       720664      3.26%     94.33% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       196791      0.89%     95.22% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       832124      3.77%     98.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        62678      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        45791      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       113705      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     22072594                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      9990333                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      11739786                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               4466056                       # Number of memory references committed
system.switch_cpus6.commit.loads              2932699                       # Number of loads committed
system.switch_cpus6.commit.membars                746                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1550382                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         10439206                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       113612                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       113705                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            34881789                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           26044918                       # The number of ROB writes
system.switch_cpus6.timesIdled                 406211                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1481863                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            9990333                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             11739786                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      9990333                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.377646                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.377646                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.420584                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.420584                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        60924662                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       14292237                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       15421668                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          1492                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                23753477                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1927291                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1577346                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       190412                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       789264                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          756420                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          198125                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         8610                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     18543416                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              10779051                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1927291                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       954545                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2248289                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         521844                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        519756                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.MiscStallCycles          429                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus7.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus7.fetch.CacheLines          1136498                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       190370                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     21640888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.611810                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.953917                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        19392599     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          104059      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          166103      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          224454      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          232197      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          195735      0.90%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          109922      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          163055      0.75%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1052764      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     21640888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081137                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.453788                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        18354338                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       711143                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2243986                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         2661                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        328757                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       316728                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          230                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      13227973                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1347                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        328757                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        18404810                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         137748                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       457173                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2196783                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       115614                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      13222631                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         16430                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        49918                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     18446920                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     61511015                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     61511015                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     15943896                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2502994                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3262                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1692                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           345702                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1239909                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       669200                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         7838                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       219230                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          13206037                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3272                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         12522644                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1906                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1493520                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3594115                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          114                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     21640888                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.578657                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.266760                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     16298680     75.31%     75.31% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2231349     10.31%     85.63% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1119142      5.17%     90.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       816229      3.77%     94.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       646937      2.99%     97.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       264369      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       166025      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        86675      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        11482      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     21640888                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           2593     12.31%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          8068     38.29%     50.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        10408     49.40%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     10533083     84.11%     84.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       186980      1.49%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1567      0.01%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1134149      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       666865      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      12522644                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.527192                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              21069                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001682                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     46709146                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     14702891                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     12332244                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      12543713                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        25623                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       204212                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        10339                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        328757                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         110223                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        11817                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     13209329                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          570                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1239909                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       669200                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1695                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         10023                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       110081                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       108014                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       218095                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     12348086                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1066513                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       174553                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1733315                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1753474                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            666802                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.519843                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              12332375                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             12332244                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7080250                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         19088202                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.519176                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.370923                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      9294200                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     11436216                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1773099                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3158                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       192590                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     21312130                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.536606                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.377805                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     16580955     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2365012     11.10%     88.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       875759      4.11%     93.01% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       417061      1.96%     94.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       375777      1.76%     96.73% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       202807      0.95%     97.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       163231      0.77%     98.44% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        80250      0.38%     98.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       251278      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     21312130                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      9294200                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      11436216                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1694555                       # Number of memory references committed
system.switch_cpus7.commit.loads              1035694                       # Number of loads committed
system.switch_cpus7.commit.membars               1576                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1649090                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         10303872                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       235466                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       251278                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            34270102                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           26747432                       # The number of ROB writes
system.switch_cpus7.timesIdled                 283415                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2112589                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            9294200                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             11436216                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      9294200                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.555731                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.555731                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.391277                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.391277                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        55567916                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       17180555                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       12257217                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3154                       # number of misc regfile writes
system.l20.replacements                          2824                       # number of replacements
system.l20.tagsinuse                      4095.914038                       # Cycle average of tags in use
system.l20.total_refs                          316423                       # Total number of references to valid blocks.
system.l20.sampled_refs                          6920                       # Sample count of references to valid blocks.
system.l20.avg_refs                         45.725867                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           11.631764                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    28.076139                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1355.925934                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2700.280201                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.002840                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.006855                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.331037                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.659248                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999979                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4475                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4476                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1900                       # number of Writeback hits
system.l20.Writeback_hits::total                 1900                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            6                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4481                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4482                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4481                       # number of overall hits
system.l20.overall_hits::total                   4482                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           36                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2788                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2824                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           36                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2788                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2824                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           36                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2788                       # number of overall misses
system.l20.overall_misses::total                 2824                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     38064646                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1437497217                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1475561863                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     38064646                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1437497217                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1475561863                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     38064646                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1437497217                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1475561863                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           37                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7263                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7300                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1900                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1900                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            6                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           37                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7269                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7306                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           37                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7269                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7306                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.383863                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.386849                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.383547                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.386532                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.383547                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.386532                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1057351.277778                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 515601.584290                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 522507.741856                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1057351.277778                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 515601.584290                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 522507.741856                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1057351.277778                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 515601.584290                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 522507.741856                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 628                       # number of writebacks
system.l20.writebacks::total                      628                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2788                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2824                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2788                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2824                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2788                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2824                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     35479846                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1237254302                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1272734148                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     35479846                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1237254302                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1272734148                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     35479846                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1237254302                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1272734148                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.383863                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.386849                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.383547                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.386532                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.383547                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.386532                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 985551.277778                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 443778.444046                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 450684.896601                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 985551.277778                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 443778.444046                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 450684.896601                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 985551.277778                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 443778.444046                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 450684.896601                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           680                       # number of replacements
system.l21.tagsinuse                      4095.502910                       # Cycle average of tags in use
system.l21.total_refs                          245940                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4776                       # Sample count of references to valid blocks.
system.l21.avg_refs                         51.494975                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          124.182802                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    34.840967                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   326.291860                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3610.187281                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.030318                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.008506                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.079661                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.881393                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999879                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         2828                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2830                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             898                       # number of Writeback hits
system.l21.Writeback_hits::total                  898                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           13                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   13                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         2841                       # number of demand (read+write) hits
system.l21.demand_hits::total                    2843                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         2841                       # number of overall hits
system.l21.overall_hits::total                   2843                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          641                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  680                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          641                       # number of demand (read+write) misses
system.l21.demand_misses::total                   680                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          641                       # number of overall misses
system.l21.overall_misses::total                  680                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     56166777                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    277534697                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      333701474                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     56166777                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    277534697                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       333701474                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     56166777                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    277534697                       # number of overall miss cycles
system.l21.overall_miss_latency::total      333701474                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           41                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3469                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3510                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          898                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              898                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           13                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               13                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           41                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3482                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3523                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           41                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3482                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3523                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.951220                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.184779                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.193732                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.951220                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.184090                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.193017                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.951220                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.184090                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.193017                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 1440173.769231                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 432971.446178                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 490737.461765                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 1440173.769231                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 432971.446178                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 490737.461765                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 1440173.769231                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 432971.446178                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 490737.461765                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 403                       # number of writebacks
system.l21.writebacks::total                      403                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          641                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             680                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          641                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              680                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          641                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             680                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     53357721                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    231217348                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    284575069                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     53357721                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    231217348                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    284575069                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     53357721                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    231217348                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    284575069                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.184779                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.193732                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.951220                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.184090                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.193017                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.951220                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.184090                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.193017                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1368146.692308                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 360713.491420                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 418492.748529                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 1368146.692308                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 360713.491420                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 418492.748529                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 1368146.692308                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 360713.491420                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 418492.748529                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          2225                       # number of replacements
system.l22.tagsinuse                      4095.585566                       # Cycle average of tags in use
system.l22.total_refs                          349160                       # Total number of references to valid blocks.
system.l22.sampled_refs                          6319                       # Sample count of references to valid blocks.
system.l22.avg_refs                         55.255578                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           37.478340                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    26.250461                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   861.946968                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3169.909797                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.009150                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.006409                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.210436                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.773904                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999899                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         4283                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   4284                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1540                       # number of Writeback hits
system.l22.Writeback_hits::total                 1540                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           14                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   14                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         4297                       # number of demand (read+write) hits
system.l22.demand_hits::total                    4298                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         4297                       # number of overall hits
system.l22.overall_hits::total                   4298                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           35                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         2189                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 2224                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            1                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           35                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         2190                       # number of demand (read+write) misses
system.l22.demand_misses::total                  2225                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           35                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         2190                       # number of overall misses
system.l22.overall_misses::total                 2225                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     29542574                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1110683923                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1140226497                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data       171982                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total       171982                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     29542574                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1110855905                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1140398479                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     29542574                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1110855905                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1140398479                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           36                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         6472                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               6508                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1540                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1540                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           15                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           36                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         6487                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                6523                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           36                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         6487                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               6523                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.338226                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.341733                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.066667                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.066667                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.337598                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.341101                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.337598                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.341101                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 844073.542857                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 507393.295112                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 512691.770234                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data       171982                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total       171982                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 844073.542857                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 507240.139269                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 512538.642247                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 844073.542857                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 507240.139269                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 512538.642247                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 524                       # number of writebacks
system.l22.writebacks::total                      524                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         2189                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            2224                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         2190                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             2225                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         2190                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            2225                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     27029574                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    953513723                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    980543297                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data       100182                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total       100182                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     27029574                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    953613905                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    980643479                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     27029574                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    953613905                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    980643479                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.338226                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.341733                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.066667                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.066667                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.337598                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.341101                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.337598                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.341101                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 772273.542857                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 435593.295112                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 440891.770234                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       100182                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total       100182                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 772273.542857                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 435440.139269                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 440738.642247                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 772273.542857                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 435440.139269                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 440738.642247                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           682                       # number of replacements
system.l23.tagsinuse                      4095.542662                       # Cycle average of tags in use
system.l23.total_refs                          245938                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4778                       # Sample count of references to valid blocks.
system.l23.avg_refs                         51.473001                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          124.222948                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    34.839756                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   326.497570                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3609.982387                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.030328                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.008506                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.079711                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.881343                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999888                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         2828                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   2830                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             896                       # number of Writeback hits
system.l23.Writeback_hits::total                  896                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           12                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   12                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         2840                       # number of demand (read+write) hits
system.l23.demand_hits::total                    2842                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         2840                       # number of overall hits
system.l23.overall_hits::total                   2842                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           39                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          643                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  682                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           39                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          643                       # number of demand (read+write) misses
system.l23.demand_misses::total                   682                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           39                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          643                       # number of overall misses
system.l23.overall_misses::total                  682                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     55633295                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    289084613                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      344717908                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     55633295                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    289084613                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       344717908                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     55633295                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    289084613                       # number of overall miss cycles
system.l23.overall_miss_latency::total      344717908                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         3471                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               3512                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          896                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              896                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           12                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               12                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         3483                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                3524                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         3483                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               3524                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.951220                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.185249                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.194191                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.951220                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.184611                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.193530                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.951220                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.184611                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.193530                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1426494.743590                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 449587.267496                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 505451.478006                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1426494.743590                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 449587.267496                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 505451.478006                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1426494.743590                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 449587.267496                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 505451.478006                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 404                       # number of writebacks
system.l23.writebacks::total                      404                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          643                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             682                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          643                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              682                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          643                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             682                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     52830641                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    242879970                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    295710611                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     52830641                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    242879970                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    295710611                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     52830641                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    242879970                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    295710611                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.185249                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.194191                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.951220                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.184611                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.193530                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.951220                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.184611                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.193530                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1354631.820513                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 377729.346812                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 433593.271261                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 1354631.820513                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 377729.346812                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 433593.271261                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 1354631.820513                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 377729.346812                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 433593.271261                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          1568                       # number of replacements
system.l24.tagsinuse                      4095.803401                       # Cycle average of tags in use
system.l24.total_refs                          169303                       # Total number of references to valid blocks.
system.l24.sampled_refs                          5664                       # Sample count of references to valid blocks.
system.l24.avg_refs                         29.891066                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           54.311992                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    25.115235                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   806.530577                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3209.845597                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.013260                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.006132                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.196907                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.783654                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999952                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         3560                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   3561                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             617                       # number of Writeback hits
system.l24.Writeback_hits::total                  617                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data            6                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         3566                       # number of demand (read+write) hits
system.l24.demand_hits::total                    3567                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         3566                       # number of overall hits
system.l24.overall_hits::total                   3567                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           34                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         1534                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 1568                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           34                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         1534                       # number of demand (read+write) misses
system.l24.demand_misses::total                  1568                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           34                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         1534                       # number of overall misses
system.l24.overall_misses::total                 1568                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     30571472                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    657767436                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      688338908                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     30571472                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    657767436                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       688338908                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     30571472                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    657767436                       # number of overall miss cycles
system.l24.overall_miss_latency::total      688338908                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           35                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         5094                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               5129                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          617                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              617                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data            6                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           35                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         5100                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                5135                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           35                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         5100                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               5135                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.301139                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.305713                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.300784                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.305355                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.300784                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.305355                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 899160.941176                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 428792.331160                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 438991.650510                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 899160.941176                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 428792.331160                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 438991.650510                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 899160.941176                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 428792.331160                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 438991.650510                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 235                       # number of writebacks
system.l24.writebacks::total                      235                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           34                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         1534                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            1568                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           34                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         1534                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             1568                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           34                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         1534                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            1568                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     28129956                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    547578133                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    575708089                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     28129956                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    547578133                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    575708089                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     28129956                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    547578133                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    575708089                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.301139                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.305713                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.300784                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.305355                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.300784                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.305355                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 827351.647059                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 356960.973272                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 367160.771046                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 827351.647059                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 356960.973272                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 367160.771046                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 827351.647059                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 356960.973272                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 367160.771046                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           677                       # number of replacements
system.l25.tagsinuse                      4095.548936                       # Cycle average of tags in use
system.l25.total_refs                          245924                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4773                       # Sample count of references to valid blocks.
system.l25.avg_refs                         51.523989                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          124.229328                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    33.883054                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   325.557732                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3611.878822                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.030329                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.008272                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.079482                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.881806                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999890                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         2818                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   2820                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             892                       # number of Writeback hits
system.l25.Writeback_hits::total                  892                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           12                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   12                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         2830                       # number of demand (read+write) hits
system.l25.demand_hits::total                    2832                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         2830                       # number of overall hits
system.l25.overall_hits::total                   2832                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           38                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          640                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  678                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           38                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          640                       # number of demand (read+write) misses
system.l25.demand_misses::total                   678                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           38                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          640                       # number of overall misses
system.l25.overall_misses::total                  678                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     55003937                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    289730340                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      344734277                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     55003937                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    289730340                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       344734277                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     55003937                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    289730340                       # number of overall miss cycles
system.l25.overall_miss_latency::total      344734277                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           40                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         3458                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               3498                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          892                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              892                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           12                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               12                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           40                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         3470                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                3510                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           40                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         3470                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               3510                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.950000                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.185078                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.193825                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.950000                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.184438                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.193162                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.950000                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.184438                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.193162                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1447472.026316                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 452703.656250                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 508457.635693                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1447472.026316                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 452703.656250                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 508457.635693                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1447472.026316                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 452703.656250                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 508457.635693                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 402                       # number of writebacks
system.l25.writebacks::total                      402                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          640                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             678                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          640                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              678                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          640                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             678                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     52274902                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    243838694                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    296113596                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     52274902                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    243838694                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    296113596                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     52274902                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    243838694                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    296113596                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.185078                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.193825                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.950000                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.184438                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.193162                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.950000                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.184438                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.193162                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1375655.315789                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 380997.959375                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 436745.716814                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1375655.315789                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 380997.959375                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 436745.716814                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1375655.315789                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 380997.959375                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 436745.716814                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          2821                       # number of replacements
system.l26.tagsinuse                      4095.919582                       # Cycle average of tags in use
system.l26.total_refs                          316412                       # Total number of references to valid blocks.
system.l26.sampled_refs                          6917                       # Sample count of references to valid blocks.
system.l26.avg_refs                         45.744109                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           11.639008                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    26.925072                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  1356.797240                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          2700.558262                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.002842                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.006574                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.331249                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.659316                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999980                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         4469                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   4470                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            1895                       # number of Writeback hits
system.l26.Writeback_hits::total                 1895                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            6                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         4475                       # number of demand (read+write) hits
system.l26.demand_hits::total                    4476                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         4475                       # number of overall hits
system.l26.overall_hits::total                   4476                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           33                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         2788                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 2821                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           33                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         2788                       # number of demand (read+write) misses
system.l26.demand_misses::total                  2821                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           33                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         2788                       # number of overall misses
system.l26.overall_misses::total                 2821                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     34180889                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   1436711536                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     1470892425                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     34180889                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   1436711536                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      1470892425                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     34180889                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   1436711536                       # number of overall miss cycles
system.l26.overall_miss_latency::total     1470892425                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           34                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         7257                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               7291                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         1895                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             1895                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data            6                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           34                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         7263                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                7297                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           34                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         7263                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               7297                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.970588                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.384181                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.386915                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.970588                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.383863                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.386597                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.970588                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.383863                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.386597                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1035784.515152                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 515319.776184                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 521408.161999                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1035784.515152                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 515319.776184                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 521408.161999                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1035784.515152                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 515319.776184                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 521408.161999                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 624                       # number of writebacks
system.l26.writebacks::total                      624                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           33                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         2788                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            2821                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           33                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         2788                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             2821                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           33                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         2788                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            2821                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     31810640                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   1236417763                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   1268228403                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     31810640                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   1236417763                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   1268228403                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     31810640                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   1236417763                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   1268228403                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.384181                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.386915                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.970588                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.383863                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.386597                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.970588                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.383863                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.386597                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 963958.787879                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 443478.394189                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 449566.963134                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 963958.787879                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 443478.394189                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 449566.963134                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 963958.787879                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 443478.394189                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 449566.963134                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           850                       # number of replacements
system.l27.tagsinuse                      4095.343066                       # Cycle average of tags in use
system.l27.total_refs                          257610                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4946                       # Sample count of references to valid blocks.
system.l27.avg_refs                         52.084513                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           79.570644                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    34.483952                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   400.570026                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3580.718444                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.019426                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.008419                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.097795                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.874199                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999840                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         3035                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   3037                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             952                       # number of Writeback hits
system.l27.Writeback_hits::total                  952                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           15                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         3050                       # number of demand (read+write) hits
system.l27.demand_hits::total                    3052                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         3050                       # number of overall hits
system.l27.overall_hits::total                   3052                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           39                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          811                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  850                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           39                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          811                       # number of demand (read+write) misses
system.l27.demand_misses::total                   850                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           39                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          811                       # number of overall misses
system.l27.overall_misses::total                  850                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     50142787                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    372663416                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      422806203                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     50142787                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    372663416                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       422806203                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     50142787                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    372663416                       # number of overall miss cycles
system.l27.overall_miss_latency::total      422806203                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           41                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         3846                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               3887                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          952                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              952                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           15                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           41                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         3861                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                3902                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           41                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         3861                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               3902                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.210868                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.218678                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.210049                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.217837                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.210049                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.217837                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1285712.487179                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 459510.993835                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 497419.062353                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1285712.487179                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 459510.993835                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 497419.062353                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1285712.487179                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 459510.993835                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 497419.062353                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 429                       # number of writebacks
system.l27.writebacks::total                      429                       # number of writebacks
system.l27.ReadReq_mshr_hits::switch_cpus7.data            1                       # number of ReadReq MSHR hits
system.l27.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l27.demand_mshr_hits::switch_cpus7.data            1                       # number of demand (read+write) MSHR hits
system.l27.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l27.overall_mshr_hits::switch_cpus7.data            1                       # number of overall MSHR hits
system.l27.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          810                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             849                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          810                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              849                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          810                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             849                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     47341788                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    314059819                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    361401607                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     47341788                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    314059819                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    361401607                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     47341788                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    314059819                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    361401607                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.210608                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.218420                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.209790                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.217581                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.209790                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.217581                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst      1213892                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 387728.171605                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 425679.160188                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst      1213892                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 387728.171605                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 425679.160188                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst      1213892                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 387728.171605                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 425679.160188                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               571.355348                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001078922                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   580                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1725998.141379                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    30.058113                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   541.297236                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.048170                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.867464                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.915634                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1071032                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1071032                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1071032                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1071032                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1071032                       # number of overall hits
system.cpu0.icache.overall_hits::total        1071032                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           49                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           49                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           49                       # number of overall misses
system.cpu0.icache.overall_misses::total           49                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     48944507                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     48944507                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     48944507                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     48944507                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     48944507                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     48944507                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1071081                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1071081                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1071081                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1071081                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1071081                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1071081                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000046                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000046                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 998867.489796                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 998867.489796                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 998867.489796                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 998867.489796                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 998867.489796                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 998867.489796                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     38438619                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     38438619                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     38438619                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     38438619                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     38438619                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     38438619                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1038881.594595                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1038881.594595                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 1038881.594595                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1038881.594595                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 1038881.594595                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1038881.594595                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7269                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               393102906                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7525                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              52239.588837                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   110.797145                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   145.202855                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.432801                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.567199                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2799401                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2799401                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      1532778                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1532778                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          753                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          753                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          748                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          748                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      4332179                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4332179                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      4332179                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4332179                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        26187                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        26187                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           18                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           18                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        26205                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         26205                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        26205                       # number of overall misses
system.cpu0.dcache.overall_misses::total        26205                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6810100053                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6810100053                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1410562                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1410562                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6811510615                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6811510615                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6811510615                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6811510615                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2825588                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2825588                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      1532796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1532796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      4358384                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4358384                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      4358384                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4358384                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009268                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009268                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006013                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006013                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006013                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006013                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 260056.518616                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 260056.518616                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 78364.555556                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 78364.555556                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 259931.715894                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 259931.715894                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 259931.715894                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 259931.715894                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1900                       # number of writebacks
system.cpu0.dcache.writebacks::total             1900                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        18924                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        18924                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           12                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        18936                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        18936                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        18936                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        18936                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7263                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7263                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7269                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7269                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7269                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7269                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1766598986                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1766598986                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1766983586                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1766983586                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1766983586                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1766983586                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002570                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002570                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001668                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001668                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001668                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001668                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 243232.684290                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 243232.684290                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 243084.824047                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 243084.824047                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 243084.824047                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 243084.824047                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               491.752253                       # Cycle average of tags in use
system.cpu1.icache.total_refs               974733820                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1965189.153226                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    36.752253                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          455                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.058898                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.729167                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.788065                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1150259                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1150259                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1150259                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1150259                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1150259                       # number of overall hits
system.cpu1.icache.overall_hits::total        1150259                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           56                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           56                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           56                       # number of overall misses
system.cpu1.icache.overall_misses::total           56                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     82630466                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     82630466                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     82630466                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     82630466                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     82630466                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     82630466                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1150315                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1150315                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1150315                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1150315                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1150315                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1150315                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000049                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000049                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000049                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000049                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000049                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 1475544.035714                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 1475544.035714                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 1475544.035714                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 1475544.035714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 1475544.035714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 1475544.035714                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       250159                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs 83386.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     56637779                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     56637779                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     56637779                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     56637779                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     56637779                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     56637779                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1381409.243902                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 1381409.243902                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 1381409.243902                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 1381409.243902                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 1381409.243902                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 1381409.243902                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3482                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               144342215                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3738                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              38614.824773                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   219.541985                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    36.458015                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.857586                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.142414                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       915900                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         915900                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       678932                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        678932                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1739                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1739                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1650                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1650                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1594832                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1594832                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1594832                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1594832                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         8970                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         8970                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           74                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           74                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         9044                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          9044                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         9044                       # number of overall misses
system.cpu1.dcache.overall_misses::total         9044                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1220857662                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1220857662                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5406159                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5406159                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1226263821                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1226263821                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1226263821                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1226263821                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       924870                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       924870                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       679006                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       679006                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1739                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1739                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1650                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1650                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1603876                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1603876                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1603876                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1603876                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009699                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009699                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000109                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000109                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005639                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005639                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005639                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005639                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 136104.533110                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 136104.533110                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 73056.202703                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 73056.202703                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 135588.657784                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 135588.657784                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 135588.657784                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 135588.657784                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        14271                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        14271                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          898                       # number of writebacks
system.cpu1.dcache.writebacks::total              898                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         5501                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         5501                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           61                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           61                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         5562                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         5562                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         5562                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         5562                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3469                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3469                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           13                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           13                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3482                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3482                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3482                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3482                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    467191942                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    467191942                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       931954                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       931954                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    468123896                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    468123896                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    468123896                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    468123896                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003751                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003751                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002171                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002171                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002171                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002171                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 134676.258864                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 134676.258864                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 71688.769231                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 71688.769231                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 134441.095922                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 134441.095922                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 134441.095922                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 134441.095922                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               519.419221                       # Cycle average of tags in use
system.cpu2.icache.total_refs               977203042                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   526                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1857800.460076                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    29.419221                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          490                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.047146                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.785256                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.832403                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1099527                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1099527                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1099527                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1099527                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1099527                       # number of overall hits
system.cpu2.icache.overall_hits::total        1099527                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           50                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           50                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           50                       # number of overall misses
system.cpu2.icache.overall_misses::total           50                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     35276569                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     35276569                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     35276569                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     35276569                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     35276569                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     35276569                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1099577                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1099577                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1099577                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1099577                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1099577                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1099577                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000045                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000045                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 705531.380000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 705531.380000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 705531.380000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 705531.380000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 705531.380000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 705531.380000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           14                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           14                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     29922389                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     29922389                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     29922389                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     29922389                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     29922389                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     29922389                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 831177.472222                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 831177.472222                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 831177.472222                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 831177.472222                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 831177.472222                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 831177.472222                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  6487                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               162704794                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  6743                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              24129.437046                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   228.035328                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    27.964672                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.890763                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.109237                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       761364                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         761364                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       628603                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        628603                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1734                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1734                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1468                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1468                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1389967                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1389967                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1389967                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1389967                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        16743                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        16743                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           89                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           89                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        16832                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         16832                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        16832                       # number of overall misses
system.cpu2.dcache.overall_misses::total        16832                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3853704159                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3853704159                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      8100109                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8100109                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3861804268                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3861804268                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3861804268                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3861804268                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       778107                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       778107                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       628692                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       628692                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1468                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1468                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1406799                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1406799                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1406799                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1406799                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021518                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021518                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000142                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000142                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.011965                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.011965                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.011965                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.011965                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 230168.079735                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 230168.079735                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 91012.460674                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 91012.460674                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 229432.287785                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 229432.287785                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 229432.287785                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 229432.287785                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1540                       # number of writebacks
system.cpu2.dcache.writebacks::total             1540                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        10271                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        10271                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           74                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           74                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        10345                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        10345                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        10345                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        10345                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         6472                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         6472                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         6487                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         6487                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         6487                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         6487                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1410468989                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1410468989                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1098718                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1098718                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1411567707                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1411567707                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1411567707                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1411567707                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008318                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008318                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004611                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004611                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004611                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004611                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 217934.021786                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 217934.021786                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 73247.866667                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 73247.866667                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 217599.461538                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 217599.461538                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 217599.461538                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 217599.461538                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               491.751090                       # Cycle average of tags in use
system.cpu3.icache.total_refs               974733092                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1965187.685484                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    36.751090                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.058896                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.788063                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1149531                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1149531                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1149531                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1149531                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1149531                       # number of overall hits
system.cpu3.icache.overall_hits::total        1149531                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           56                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           56                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           56                       # number of overall misses
system.cpu3.icache.overall_misses::total           56                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     82572657                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     82572657                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     82572657                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     82572657                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     82572657                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     82572657                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1149587                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1149587                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1149587                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1149587                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1149587                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1149587                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000049                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000049                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000049                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000049                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000049                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1474511.732143                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1474511.732143                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1474511.732143                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1474511.732143                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1474511.732143                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1474511.732143                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs       243545                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs 81181.666667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           15                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     56104358                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     56104358                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     56104358                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     56104358                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     56104358                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     56104358                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1368398.975610                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 1368398.975610                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 1368398.975610                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 1368398.975610                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 1368398.975610                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 1368398.975610                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3483                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               144340842                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  3739                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              38604.129981                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   219.541573                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    36.458427                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.857584                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.142416                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       914987                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         914987                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       678461                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        678461                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1750                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1750                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1650                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1650                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1593448                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1593448                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1593448                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1593448                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         8942                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         8942                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           52                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           52                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         8994                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          8994                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         8994                       # number of overall misses
system.cpu3.dcache.overall_misses::total         8994                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1241481333                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1241481333                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      4093718                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      4093718                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1245575051                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1245575051                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1245575051                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1245575051                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       923929                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       923929                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       678513                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       678513                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1750                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1750                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1650                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1650                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1602442                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1602442                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1602442                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1602442                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009678                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009678                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000077                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000077                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005613                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005613                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005613                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005613                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 138837.098300                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 138837.098300                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 78725.346154                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 78725.346154                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 138489.554258                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 138489.554258                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 138489.554258                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 138489.554258                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          896                       # number of writebacks
system.cpu3.dcache.writebacks::total              896                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         5471                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         5471                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           40                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         5511                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         5511                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         5511                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         5511                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3471                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3471                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           12                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3483                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3483                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3483                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3483                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    478715146                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    478715146                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       808972                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       808972                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    479524118                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    479524118                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    479524118                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    479524118                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003757                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003757                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002174                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002174                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002174                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002174                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 137918.509363                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 137918.509363                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 67414.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 67414.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 137675.600919                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 137675.600919                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 137675.600919                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 137675.600919                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               551.440851                       # Cycle average of tags in use
system.cpu4.icache.total_refs               888928392                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1581723.117438                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    25.789703                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   525.651148                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.041330                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.842390                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.883719                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1112545                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1112545                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1112545                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1112545                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1112545                       # number of overall hits
system.cpu4.icache.overall_hits::total        1112545                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           45                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           45                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           45                       # number of overall misses
system.cpu4.icache.overall_misses::total           45                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     38538343                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     38538343                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     38538343                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     38538343                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     38538343                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     38538343                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1112590                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1112590                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1112590                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1112590                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1112590                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1112590                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000040                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000040                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 856407.622222                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 856407.622222                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 856407.622222                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 856407.622222                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 856407.622222                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 856407.622222                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           10                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           10                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     30919417                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     30919417                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     30919417                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     30919417                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     30919417                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     30919417                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 883411.914286                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 883411.914286                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 883411.914286                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 883411.914286                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 883411.914286                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 883411.914286                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  5100                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               199381598                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  5356                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              37225.839806                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   184.302352                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    71.697648                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.719931                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.280069                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      1673841                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        1673841                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       295221                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        295221                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          694                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          694                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          692                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          692                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1969062                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1969062                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1969062                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1969062                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        18093                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        18093                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           30                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        18123                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         18123                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        18123                       # number of overall misses
system.cpu4.dcache.overall_misses::total        18123                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   4356055795                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   4356055795                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      2491710                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      2491710                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   4358547505                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   4358547505                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   4358547505                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   4358547505                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      1691934                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1691934                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       295251                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       295251                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          694                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          694                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          692                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          692                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1987185                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1987185                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1987185                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1987185                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010694                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010694                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000102                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.009120                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.009120                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.009120                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.009120                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 240759.177306                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 240759.177306                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data        83057                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total        83057                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 240498.124207                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 240498.124207                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 240498.124207                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 240498.124207                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          617                       # number of writebacks
system.cpu4.dcache.writebacks::total              617                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        12999                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        12999                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           24                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        13023                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        13023                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        13023                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        13023                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         5094                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         5094                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            6                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         5100                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         5100                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         5100                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         5100                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    903554598                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    903554598                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       385071                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       385071                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    903939669                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    903939669                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    903939669                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    903939669                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003011                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003011                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002566                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002566                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002566                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002566                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 177376.246172                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 177376.246172                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 64178.500000                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64178.500000                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 177243.072353                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 177243.072353                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 177243.072353                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 177243.072353                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               490.794312                       # Cycle average of tags in use
system.cpu5.icache.total_refs               974733036                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1969157.648485                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    35.794312                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.057363                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.786529                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1149475                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1149475                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1149475                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1149475                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1149475                       # number of overall hits
system.cpu5.icache.overall_hits::total        1149475                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           53                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           53                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           53                       # number of overall misses
system.cpu5.icache.overall_misses::total           53                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     77672334                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     77672334                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     77672334                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     77672334                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     77672334                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     77672334                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1149528                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1149528                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1149528                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1149528                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1149528                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1149528                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000046                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000046                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1465515.735849                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1465515.735849                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1465515.735849                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1465515.735849                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1465515.735849                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1465515.735849                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs       186475                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs       186475                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           13                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           13                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           40                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           40                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           40                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     55475117                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     55475117                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     55475117                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     55475117                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     55475117                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     55475117                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1386877.925000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1386877.925000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1386877.925000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1386877.925000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1386877.925000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1386877.925000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  3469                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               144340021                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  3725                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              38748.998926                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   219.574187                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    36.425813                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.857712                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.142288                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       914477                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         914477                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       678187                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        678187                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1715                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1715                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1648                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1648                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1592664                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1592664                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1592664                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1592664                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         8962                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         8962                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           48                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           48                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         9010                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          9010                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         9010                       # number of overall misses
system.cpu5.dcache.overall_misses::total         9010                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   1243544510                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1243544510                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      3879875                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      3879875                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1247424385                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1247424385                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1247424385                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1247424385                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       923439                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       923439                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       678235                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       678235                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1648                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1648                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1601674                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1601674                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1601674                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1601674                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009705                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009705                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000071                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000071                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005625                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005625                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005625                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005625                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 138757.477126                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 138757.477126                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 80830.729167                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 80830.729167                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 138448.877358                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 138448.877358                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 138448.877358                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 138448.877358                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          892                       # number of writebacks
system.cpu5.dcache.writebacks::total              892                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         5504                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         5504                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           36                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         5540                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         5540                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         5540                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         5540                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         3458                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         3458                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           12                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         3470                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         3470                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         3470                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         3470                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    478695135                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    478695135                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       816626                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       816626                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    479511761                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    479511761                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    479511761                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    479511761                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003745                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003745                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002166                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002166                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002166                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002166                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 138431.213129                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 138431.213129                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 68052.166667                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 68052.166667                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 138187.827378                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 138187.827378                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 138187.827378                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 138187.827378                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               570.257777                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1001078679                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   577                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1734971.714038                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    28.960506                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   541.297271                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.046411                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.867464                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.913875                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1070789                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1070789                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1070789                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1070789                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1070789                       # number of overall hits
system.cpu6.icache.overall_hits::total        1070789                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           45                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           45                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           45                       # number of overall misses
system.cpu6.icache.overall_misses::total           45                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     43994066                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     43994066                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     43994066                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     43994066                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     43994066                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     43994066                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1070834                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1070834                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1070834                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1070834                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1070834                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1070834                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000042                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000042                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 977645.911111                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 977645.911111                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 977645.911111                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 977645.911111                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 977645.911111                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 977645.911111                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs        29214                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs        14607                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           11                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           11                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           34                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           34                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           34                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     34570079                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     34570079                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     34570079                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     34570079                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     34570079                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     34570079                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1016767.029412                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1016767.029412                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1016767.029412                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1016767.029412                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1016767.029412                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1016767.029412                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  7263                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               393100444                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  7519                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              52280.947466                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   110.794890                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   145.205110                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.432793                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.567207                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      2797898                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        2797898                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      1531823                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       1531823                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          751                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          751                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          746                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          746                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      4329721                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         4329721                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      4329721                       # number of overall hits
system.cpu6.dcache.overall_hits::total        4329721                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        26268                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        26268                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           19                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        26287                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         26287                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        26287                       # number of overall misses
system.cpu6.dcache.overall_misses::total        26287                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   6856649702                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   6856649702                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      1510711                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      1510711                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   6858160413                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   6858160413                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   6858160413                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   6858160413                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      2824166                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      2824166                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      1531842                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      1531842                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          746                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          746                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      4356008                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      4356008                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      4356008                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      4356008                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009301                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009301                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000012                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.006035                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.006035                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.006035                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.006035                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 261026.713187                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 261026.713187                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 79511.105263                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 79511.105263                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 260895.515388                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 260895.515388                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 260895.515388                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 260895.515388                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         1895                       # number of writebacks
system.cpu6.dcache.writebacks::total             1895                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        19011                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        19011                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           13                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        19024                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        19024                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        19024                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        19024                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         7257                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         7257                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            6                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         7263                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         7263                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         7263                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         7263                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   1765333695                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   1765333695                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       401222                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       401222                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   1765734917                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   1765734917                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   1765734917                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   1765734917                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002570                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002570                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001667                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001667                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001667                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001667                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 243259.431583                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 243259.431583                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 66870.333333                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 66870.333333                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 243113.715682                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 243113.715682                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 243113.715682                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 243113.715682                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               511.264066                       # Cycle average of tags in use
system.cpu7.icache.total_refs               971586808                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1882920.170543                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    36.264066                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.058115                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.819333                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1136446                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1136446                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1136446                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1136446                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1136446                       # number of overall hits
system.cpu7.icache.overall_hits::total        1136446                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           51                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           51                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           51                       # number of overall misses
system.cpu7.icache.overall_misses::total           51                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     55298741                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     55298741                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     55298741                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     55298741                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     55298741                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     55298741                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1136497                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1136497                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1136497                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1136497                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1136497                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1136497                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000045                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000045                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1084289.039216                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1084289.039216                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1084289.039216                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1084289.039216                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1084289.039216                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1084289.039216                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs       189045                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs       189045                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     50610998                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     50610998                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     50610998                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     50610998                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     50610998                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     50610998                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1234414.585366                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1234414.585366                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1234414.585366                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1234414.585366                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1234414.585366                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1234414.585366                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  3861                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               148050195                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  4117                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              35960.698324                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   222.933517                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    33.066483                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.870834                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.129166                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       779883                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         779883                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       655743                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        655743                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1675                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1675                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1577                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1577                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1435626                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1435626                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1435626                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1435626                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        12167                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        12167                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           86                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        12253                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         12253                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        12253                       # number of overall misses
system.cpu7.dcache.overall_misses::total        12253                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   2284858844                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   2284858844                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      6899373                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      6899373                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   2291758217                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   2291758217                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   2291758217                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   2291758217                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       792050                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       792050                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       655829                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       655829                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1675                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1675                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1577                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1577                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1447879                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1447879                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1447879                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1447879                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015361                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015361                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000131                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000131                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008463                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008463                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008463                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008463                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 187791.472343                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 187791.472343                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 80225.267442                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 80225.267442                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 187036.498572                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 187036.498572                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 187036.498572                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 187036.498572                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          952                       # number of writebacks
system.cpu7.dcache.writebacks::total              952                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         8321                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         8321                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           71                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         8392                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         8392                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         8392                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         8392                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         3846                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         3846                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         3861                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         3861                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         3861                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         3861                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    577042241                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    577042241                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       961500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       961500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    578003741                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    578003741                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    578003741                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    578003741                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004856                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004856                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002667                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002667                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002667                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002667                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 150036.984139                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 150036.984139                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 149703.118622                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 149703.118622                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 149703.118622                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 149703.118622                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
