

================================================================
== Vivado HLS Report for 'fft_stage_first'
================================================================
* Date:           Thu Nov 16 12:07:19 2017

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        fft
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k70tfbg484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.70|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  6145|  6145|  6145|  6145|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  6144|  6144|        12|          -|          -|   512|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|     38|     28|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|     14|   1164|   1126|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    182|
|Register         |        -|      -|    248|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|     14|   1450|   1336|
+-----------------+---------+-------+-------+-------+
|Available        |      270|    240|  84400|  42200|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      5|      1|      3|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |fft_fadd_32ns_32ndEe_U7   |fft_fadd_32ns_32ndEe  |        0|      2|  227|  214|
    |fft_fadd_32ns_32ndEe_U8   |fft_fadd_32ns_32ndEe  |        0|      2|  227|  214|
    |fft_faddfsub_32nscud_U6   |fft_faddfsub_32nscud  |        0|      2|  227|  214|
    |fft_fmul_32ns_32neOg_U9   |fft_fmul_32ns_32neOg  |        0|      3|  128|  135|
    |fft_fmul_32ns_32neOg_U10  |fft_fmul_32ns_32neOg  |        0|      3|  128|  135|
    |fft_fsub_32ns_32nbkb_U5   |fft_fsub_32ns_32nbkb  |        0|      2|  227|  214|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|     14| 1164| 1126|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+----+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+----+----+------------+------------+
    |i_4_fu_202_p2      |     +    |      0|  38|  16|           2|          11|
    |ap_block_state1    |    or    |      0|   0|   2|           1|           1|
    |i_lower_fu_184_p2  |    or    |      0|   0|  10|          10|           1|
    +-------------------+----------+-------+----+----+------------+------------+
    |Total              |          |      0|  38|  28|          13|          13|
    +-------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |X_I_address0       |  13|          3|   10|         30|
    |X_R_address0       |  13|          3|   10|         30|
    |ap_NS_fsm          |  73|         14|    1|         14|
    |ap_done            |   9|          2|    1|          2|
    |grp_fu_124_p0      |  13|          3|   32|         96|
    |grp_fu_124_p1      |  13|          3|   32|         96|
    |grp_fu_128_opcode  |  13|          3|    2|          6|
    |grp_fu_128_p0      |  13|          3|   32|         96|
    |grp_fu_128_p1      |  13|          3|   32|         96|
    |i_reg_112          |   9|          2|   11|         22|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 182|         39|  163|        488|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |  13|   0|   13|          0|
    |ap_done_reg     |   1|   0|    1|          0|
    |i_4_reg_265     |  11|   0|   11|          0|
    |i_reg_112       |  11|   0|   11|          0|
    |reg_158         |  32|   0|   32|          0|
    |reg_165         |  32|   0|   32|          0|
    |temp_I_reg_259  |  32|   0|   32|          0|
    |temp_R_reg_253  |  32|   0|   32|          0|
    |tmp_24_reg_211  |   9|   0|   64|         55|
    |tmp_25_reg_227  |  32|   0|   32|          0|
    |tmp_26_reg_232  |  32|   0|   32|          0|
    |tmp_s_reg_237   |  11|   0|   64|         53|
    +----------------+----+----+-----+-----------+
    |Total           | 248|   0|  356|        108|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------+-----+-----+------------+-----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | fft_stage_first | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | fft_stage_first | return value |
|ap_start        |  in |    1| ap_ctrl_hs | fft_stage_first | return value |
|ap_done         | out |    1| ap_ctrl_hs | fft_stage_first | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | fft_stage_first | return value |
|ap_idle         | out |    1| ap_ctrl_hs | fft_stage_first | return value |
|ap_ready        | out |    1| ap_ctrl_hs | fft_stage_first | return value |
|X_R_address0    | out |   10|  ap_memory |       X_R       |     array    |
|X_R_ce0         | out |    1|  ap_memory |       X_R       |     array    |
|X_R_q0          |  in |   32|  ap_memory |       X_R       |     array    |
|X_I_address0    | out |   10|  ap_memory |       X_I       |     array    |
|X_I_ce0         | out |    1|  ap_memory |       X_I       |     array    |
|X_I_q0          |  in |   32|  ap_memory |       X_I       |     array    |
|OUT_R_address0  | out |   10|  ap_memory |      OUT_R      |     array    |
|OUT_R_ce0       | out |    1|  ap_memory |      OUT_R      |     array    |
|OUT_R_we0       | out |    1|  ap_memory |      OUT_R      |     array    |
|OUT_R_d0        | out |   32|  ap_memory |      OUT_R      |     array    |
|OUT_R_address1  | out |   10|  ap_memory |      OUT_R      |     array    |
|OUT_R_ce1       | out |    1|  ap_memory |      OUT_R      |     array    |
|OUT_R_we1       | out |    1|  ap_memory |      OUT_R      |     array    |
|OUT_R_d1        | out |   32|  ap_memory |      OUT_R      |     array    |
|OUT_I_address0  | out |   10|  ap_memory |      OUT_I      |     array    |
|OUT_I_ce0       | out |    1|  ap_memory |      OUT_I      |     array    |
|OUT_I_we0       | out |    1|  ap_memory |      OUT_I      |     array    |
|OUT_I_d0        | out |   32|  ap_memory |      OUT_I      |     array    |
|OUT_I_address1  | out |   10|  ap_memory |      OUT_I      |     array    |
|OUT_I_ce1       | out |    1|  ap_memory |      OUT_I      |     array    |
|OUT_I_we1       | out |    1|  ap_memory |      OUT_I      |     array    |
|OUT_I_d1        | out |   32|  ap_memory |      OUT_I      |     array    |
+----------------+-----+-----+------------+-----------------+--------------+

