Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: LFG.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LFG.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LFG"
Output Format                      : NGC
Target Device                      : xc3s50a-5-vq100

---- Source Options
Top Module Name                    : LFG
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Utkan/LabProject/LCG.vhd" in Library work.
Architecture behavioral of Entity lcg is up to date.
Compiling vhdl file "C:/Users/Utkan/LabProject/SeedGen.vhd" in Library work.
Architecture behavioral of Entity seedgen is up to date.
Compiling vhdl file "C:/Users/Utkan/LabProject/LFG.vhd" in Library work.
Entity <lfg> compiled.
Entity <LFG> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <LFG> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <SeedGen> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <LCG> in library <work> (architecture <Behavioral>) with generics.
	a = 29
	b = 7
	m = 65535


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <LFG> in library <work> (Architecture <Behavioral>).
INFO:Xst:1561 - "C:/Users/Utkan/LabProject/LFG.vhd" line 128: Mux is complete : default of case is discarded
Entity <LFG> analyzed. Unit <LFG> generated.

Analyzing Entity <SeedGen> in library <work> (Architecture <Behavioral>).
Entity <SeedGen> analyzed. Unit <SeedGen> generated.

Analyzing generic Entity <LCG> in library <work> (Architecture <Behavioral>).
	a = 29
	b = 7
	m = 65535
Entity <LCG> analyzed. Unit <LCG> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <LCG>.
    Related source file is "C:/Users/Utkan/LabProject/LCG.vhd".
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <DONE>.
    Found 1-bit register for signal <RUNNING>.
    Found 16-bit register for signal <CURR>.
    Found 16-bit register for signal <curr_int>.
    Found 16-bit adder for signal <curr_int$addsub0000>.
    Found 16x5-bit multiplier for signal <curr_int$mult0000> created at line 71.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
Unit <LCG> synthesized.


Synthesizing Unit <SeedGen>.
    Related source file is "C:/Users/Utkan/LabProject/SeedGen.vhd".
WARNING:Xst:646 - Signal <lcg_running> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 20                                             |
    | Inputs             | 2                                              |
    | Outputs            | 10                                             |
    | Clock              | CLK                       (rising_edge)        |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <S0>.
    Found 16-bit register for signal <S1>.
    Found 16-bit register for signal <S2>.
    Found 16-bit register for signal <S3>.
    Found 16-bit register for signal <S4>.
    Found 16-bit register for signal <S5>.
    Found 16-bit register for signal <S6>.
    Found 1-bit register for signal <DONE>.
    Found 1-bit register for signal <lcg_run>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 114 D-type flip-flop(s).
Unit <SeedGen> synthesized.


Synthesizing Unit <LFG>.
    Related source file is "C:/Users/Utkan/LabProject/LFG.vhd".
INFO:Xst:1799 - State 10 is never reached in FSM <State>.
INFO:Xst:1799 - State 01 is never reached in FSM <State>.
INFO:Xst:1799 - State 11 is never reached in FSM <State>.
    Found finite state machine <FSM_2> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 1                                              |
    | Transitions        | 1                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <DONE>.
    Found 16-bit register for signal <CURR>.
    Found 16-bit adder for signal <CURR$add0000> created at line 121.
    Found 17-bit register for signal <r0>.
    Found 17-bit register for signal <r1>.
    Found 17-bit register for signal <r2>.
    Found 17-bit register for signal <r3>.
    Found 17-bit register for signal <r4>.
    Found 17-bit register for signal <r5>.
    Found 17-bit register for signal <r6>.
    Found 17-bit adder for signal <r6$addsub0000> created at line 113.
    Found 1-bit register for signal <seedgen_run>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 137 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <LFG> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 16x5-bit multiplier                                   : 1
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 2
 17-bit adder                                          : 1
# Registers                                            : 23
 1-bit register                                        : 6
 16-bit register                                       : 10
 17-bit register                                       : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <State/FSM> on signal <State[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | unreached
 10    | unreached
 11    | unreached
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <SDGN/State/FSM> on signal <State[1:10]> with one-hot encoding.
---------------------
 State | Encoding
---------------------
 0000  | 0000000001
 0001  | 0000000100
 0010  | 0000001000
 0011  | 0000010000
 0100  | 0000100000
 0101  | 0001000000
 0110  | 0010000000
 0111  | 0100000000
 1001  | 1000000000
 1011  | 0000000010
---------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <SDGN/LCG/State/FSM> on signal <State[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 10
-------------------
WARNING:Xst:1899 - Due to constant pushing, all outputs of the instance <SDGN> of the block <SeedGen> are unconnected in block <LFG>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:1293 - FF/Latch <r4_8> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r4_9> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r4_10> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r4_11> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r4_12> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r4_13> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r4_14> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r4_15> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CURR_15> (without init value) has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CURR_14> (without init value) has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CURR_13> (without init value) has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CURR_12> (without init value) has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CURR_11> (without init value) has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CURR_10> (without init value) has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CURR_9> (without init value) has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CURR_8> (without init value) has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CURR_7> (without init value) has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CURR_6> (without init value) has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CURR_5> (without init value) has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CURR_4> (without init value) has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CURR_3> (without init value) has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CURR_2> (without init value) has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CURR_1> (without init value) has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CURR_0> (without init value) has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DONE> (without init value) has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r0_0> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r0_1> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r0_2> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r0_3> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r0_4> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r0_5> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r0_6> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r0_7> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r0_8> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r0_9> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r0_10> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r0_11> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r0_12> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r0_13> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r0_14> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r0_15> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r4_0> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r4_1> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r4_2> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r4_3> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r4_4> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r4_5> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r4_6> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r4_7> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <r0_16> of sequential type is unconnected in block <LFG>.
WARNING:Xst:2677 - Node <r4_16> of sequential type is unconnected in block <LFG>.
WARNING:Xst:2677 - Node <r0_16> of sequential type is unconnected in block <LFG>.
WARNING:Xst:2677 - Node <r4_16> of sequential type is unconnected in block <LFG>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# Adders/Subtractors                                   : 1
 16-bit adder                                          : 1
# Registers                                            : 49
 Flip-Flops                                            : 49

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <r4_8> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r4_9> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r4_10> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r4_11> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r4_12> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r4_13> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r4_14> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r4_15> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CURR_15> (without init value) has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CURR_14> (without init value) has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CURR_13> (without init value) has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CURR_12> (without init value) has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CURR_11> (without init value) has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CURR_10> (without init value) has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CURR_9> (without init value) has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CURR_8> (without init value) has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CURR_7> (without init value) has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CURR_6> (without init value) has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CURR_5> (without init value) has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CURR_4> (without init value) has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CURR_3> (without init value) has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CURR_2> (without init value) has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CURR_1> (without init value) has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CURR_0> (without init value) has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DONE> (without init value) has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r0_0> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r0_1> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r0_2> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r0_3> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r0_4> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r0_5> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r0_6> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r0_7> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r0_8> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r0_9> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r0_10> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r0_11> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r0_12> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r0_13> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r0_14> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r0_15> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r4_0> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r4_1> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r4_2> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r4_3> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r4_4> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r4_5> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r4_6> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r4_7> has a constant value of 0 in block <LFG>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <LFG> ...

Optimizing unit <LCG> ...

Optimizing unit <SeedGen> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LFG, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : LFG.ngr
Top Level Output File Name         : LFG
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 1
#      GND                         : 1
# IO Buffers                       : 17
#      OBUF                        : 17
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50avq100-5 

 Number of Slices:                        0  out of    704     0%  
 Number of IOs:                          19
 Number of bonded IOBs:                  17  out of     68    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.25 secs
 
--> 

Total memory usage is 4551732 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  104 (   0 filtered)
Number of infos    :    5 (   0 filtered)

