# compile verilog/system verilog design source files
verilog xil_defaultlib "D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/enumdefine.v" --include "../../../../../../SpinalTemplateSbt-master/VerilogHDL" \
"../../../../../../SpinalTemplateSbt-master/VerilogHDL/fp_acc.v" \
"../../../../../../SpinalTemplateSbt-master/VerilogHDL/fp_adder.v" \
"../../../../nvdla_bp.srcs/sim_1/new/tb_acc.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
