<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>DBGDEVID</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">DBGDEVID, Debug Device ID register 0</h1><p>The DBGDEVID characteristics are:</p><h2>Purpose</h2>
          <p>Adds to the information given by the <a href="AArch32-dbgdidr.html">DBGDIDR</a> by describing other features of the debug implementation.</p>
        <p>This 
        register
       is part of the Debug registers functional group.</p><h2>Configuration</h2>
        <p>There is one instance of this register that is used in both Secure and Non-secure states.</p>
      
          <p>This register is required in all implementations.</p>
        <h2>Attributes</h2>
          <p>DBGDEVID is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The DBGDEVID bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4"><a href="#CIDMask">CIDMask</a></td><td class="lr" colspan="4"><a href="#AuxRegs">AuxRegs</a></td><td class="lr" colspan="4"><a href="#DoubleLock">DoubleLock</a></td><td class="lr" colspan="4"><a href="#VirtExtns">VirtExtns</a></td><td class="lr" colspan="4"><a href="#VectorCatch">VectorCatch</a></td><td class="lr" colspan="4"><a href="#BPAddrMask">BPAddrMask</a></td><td class="lr" colspan="4"><a href="#WPAddrMask">WPAddrMask</a></td><td class="lr" colspan="4"><a href="#PCSample">PCSample</a></td></tr></tbody></table><h4 id="CIDMask">CIDMask, bits [31:28]
                  </h4>
              <p>Indicates the level of support for the Context ID matching breakpoint masking capability. Permitted values of this field are:</p>
            <table class="valuetable"><tr><th>CIDMask</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Context ID masking is not implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Context ID masking is implemented.</p>
                </td></tr></table>
              <p>All other values are reserved. The value of this for ARMv8 is <span class="binarynumber">0000</span>.</p>
            <h4 id="AuxRegs">AuxRegs, bits [27:24]
                  </h4>
              <p>Indicates support for Auxiliary registers. Permitted values for this field are:</p>
            <table class="valuetable"><tr><th>AuxRegs</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>None supported.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Support for External Debug Auxiliary Control Register, <a href="ext-edacr.html">EDACR</a>.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            <h4 id="DoubleLock">DoubleLock, bits [23:20]
                  </h4>
              <p>Indicates the presence of the <a href="AArch32-dbgosdlr.html">DBGOSDLR</a>, OS Double Lock Register. Permitted values of this field are:</p>
            <table class="valuetable"><tr><th>DoubleLock</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>The <a href="AArch32-dbgosdlr.html">DBGOSDLR</a> is not present.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>The <a href="AArch32-dbgosdlr.html">DBGOSDLR</a> is present.</p>
                </td></tr></table>
              <p>All other values are reserved. The value of this for ARMv8 is <span class="binarynumber">0001</span>.</p>
            <h4 id="VirtExtns">VirtExtns, bits [19:16]
                  </h4>
              <p>Indicates whether EL2 is implemented. Permitted values of this field are:</p>
            <table class="valuetable"><tr><th>VirtExtns</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>EL2 is not implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>EL2 is implemented.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            <h4 id="VectorCatch">VectorCatch, bits [15:12]
                  </h4>
              <p>Defines the form of Vector Catch exception implemented. Permitted values of this field are:</p>
            <table class="valuetable"><tr><th>VectorCatch</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Address matching Vector Catch exception implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Exception matching Vector Catch exception implemented.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            <h4 id="BPAddrMask">BPAddrMask, bits [11:8]
                  </h4>
              <p>Indicates the level of support for the instruction address matching breakpoint masking capability. Permitted values of this field are:</p>
            <table class="valuetable"><tr><th>BPAddrMask</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Breakpoint address masking might be implemented. If not implemented, <a href="AArch32-dbgbcrn.html">DBGBCR&lt;n&gt;</a>[28:24] is RAZ/WI.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Breakpoint address masking is implemented.</p>
                </td></tr><tr><td class="bitfield">1111</td><td>
                  <p>Breakpoint address masking is not implemented. <a href="AArch32-dbgbcrn.html">DBGBCR&lt;n&gt;</a>[28:24] is <span class="arm-defined-word">RES0</span>.</p>
                </td></tr></table>
              <p>All other values are reserved. The value of this for ARMv8 is <span class="binarynumber">1111</span>.</p>
            <h4 id="WPAddrMask">WPAddrMask, bits [7:4]
                  </h4>
              <p>Indicates the level of support for the data address matching watchpoint masking capability. Permitted values of this field are:</p>
            <table class="valuetable"><tr><th>WPAddrMask</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Watchpoint address masking might be implemented. If not implemented, <a href="AArch32-dbgwcrn.html">DBGWCR&lt;n&gt;</a>.MASK (Address mask) is RAZ/WI.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Watchpoint address masking is implemented.</p>
                </td></tr><tr><td class="bitfield">1111</td><td>
                  <p>Watchpoint address masking is not implemented. <a href="AArch32-dbgwcrn.html">DBGWCR&lt;n&gt;</a>.MASK (Address mask) is <span class="arm-defined-word">RES0</span>.</p>
                </td></tr></table>
              <p>All other values are reserved. The value of this for ARMv8 is <span class="binarynumber">0001</span>.</p>
            <h4 id="PCSample">PCSample, bits [3:0]
                  </h4>
              <p>Indicates the level of PC Sample-based Profiling support using external debug registers. Permitted values of this field are:</p>
            <table class="valuetable"><tr><th>PCSample</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Architecture-defined form of PC Sample-based Profiling not implemented using external debug registers.</p>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>Only <a href="ext-edpcsr.html">EDPCSR</a> and <a href="ext-edcidsr.html">EDCIDSR</a> are implemented. This option is only permitted if EL3 and EL2 are not implemented.</p>
                </td></tr><tr><td class="bitfield">0011</td><td>
                  <p><a href="ext-edpcsr.html">EDPCSR</a>, <a href="ext-edcidsr.html">EDCIDSR</a>, and <a href="ext-edvidsr.html">EDVIDSR</a> are implemented.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            <div class="access_mechanisms"><h2>Accessing the DBGDEVID</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRC with the following syntax:</p><p class="asm-code">MRC  &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>opc2</th><th>CRn</th><th>coproc</th><th>CRm</th></tr><tr><td>p14, 0, 
                &lt;Rt&gt;, c7, c2, 7</td><td>000</td><td>111</td><td>0111</td><td>1110</td><td>0010</td></tr></table><ul></ul></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th class="accessibility_control" colspan="3">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">E2H</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>RO</td><td>
        n/a
      </td><td>RO</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>RO</td><td>RO</td><td>RO</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RO</td><td>RO</td></tr></table><p><p>This table applies to all instructions that can access this register.</p></p><h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when 
            accessing this register.
          </p></div><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1
        :
      </p><ul><li><p>If <a href="AArch64-mdcr_el2.html">MDCR_EL2</a>.TDA==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch32
        and
        SCR_EL3.NS==1
        :
      </p><ul><li><p>If <a href="AArch32-hdcr.html">HDCR</a>.TDA==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.</p></li></ul><p>
        When
        EL3 is implemented and is using AArch64
        :
      </p><ul><li><p>If <a href="AArch64-mdcr_el3.html">MDCR_EL3</a>.TDA==1, read accesses to this register from EL1 and EL2 are trapped to EL3.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
