TimeQuest Timing Analyzer report for lab5
Mon Apr 13 14:10:49 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clk'
 13. Slow Model Hold: 'clk'
 14. Slow Model Minimum Pulse Width: 'clk'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Propagation Delay
 20. Minimum Propagation Delay
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'clk'
 27. Fast Model Hold: 'clk'
 28. Fast Model Minimum Pulse Width: 'clk'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Propagation Delay
 34. Minimum Propagation Delay
 35. Multicorner Timing Analysis Summary
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Progagation Delay
 41. Minimum Progagation Delay
 42. Setup Transfers
 43. Hold Transfers
 44. Report TCCS
 45. Report RSKM
 46. Unconstrained Paths
 47. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name      ; lab5                                             ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C20F484C7                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.40        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   3.7%      ;
+----------------------------+-------------+


+------------------------------------------------------+
; SDC File List                                        ;
+------------------+--------+--------------------------+
; SDC File Path    ; Status ; Read at                  ;
+------------------+--------+--------------------------+
; g26_lab5_FSM.sdc ; OK     ; Mon Apr 13 14:10:23 2015 ;
+------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 62.83 MHz ; 62.83 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------+
; Slow Model Setup Summary      ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 4.083 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.445 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; clk   ; 7.686 ; 0.000                  ;
+-------+-------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.083 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg0                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.881     ;
; 4.083 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg1                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.881     ;
; 4.083 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg2                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.881     ;
; 4.083 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg3                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.881     ;
; 4.083 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg4                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.881     ;
; 4.083 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg5                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.881     ;
; 4.083 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg6                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.881     ;
; 4.083 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg7                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.881     ;
; 4.163 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg0                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[43] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.801     ;
; 4.163 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg1                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[43] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.801     ;
; 4.163 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg2                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[43] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.801     ;
; 4.163 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg3                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[43] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.801     ;
; 4.163 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg4                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[43] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.801     ;
; 4.163 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg5                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[43] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.801     ;
; 4.163 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg6                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[43] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.801     ;
; 4.163 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg7                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[43] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.801     ;
; 4.243 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg0                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[42] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.721     ;
; 4.243 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg1                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[42] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.721     ;
; 4.243 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg2                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[42] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.721     ;
; 4.243 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg3                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[42] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.721     ;
; 4.243 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg4                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[42] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.721     ;
; 4.243 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg5                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[42] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.721     ;
; 4.243 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg6                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[42] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.721     ;
; 4.243 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg7                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[42] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.721     ;
; 4.274 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|I2C_SDAT~reg0                                                                                 ; I2C_SDAT                                                             ; clk          ; clk         ; 20.000       ; -2.820     ; 2.906      ;
; 4.280 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[0]                   ; FL_ADDR[0]                                                           ; clk          ; clk         ; 20.000       ; -2.824     ; 2.896      ;
; 4.280 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[17]                  ; FL_ADDR[17]                                                          ; clk          ; clk         ; 20.000       ; -2.824     ; 2.896      ;
; 4.280 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[6]                   ; FL_DQ[6]                                                             ; clk          ; clk         ; 20.000       ; -2.824     ; 2.896      ;
; 4.284 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|AUD_BCLK                                                                                      ; AUD_BCLK                                                             ; clk          ; clk         ; 20.000       ; -2.820     ; 2.896      ;
; 4.284 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|AUD_MCLK                                                                                      ; AUD_MCLK                                                             ; clk          ; clk         ; 20.000       ; -2.820     ; 2.896      ;
; 4.284 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[5]                   ; FL_DQ[5]                                                             ; clk          ; clk         ; 20.000       ; -2.820     ; 2.896      ;
; 4.284 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|I2C_SCLK                                                                                      ; I2C_SCLK                                                             ; clk          ; clk         ; 20.000       ; -2.820     ; 2.896      ;
; 4.285 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|AUD_DACLRCK                                                                                   ; AUD_DACLRCK                                                          ; clk          ; clk         ; 20.000       ; -2.819     ; 2.896      ;
; 4.285 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[4]                   ; FL_DQ[4]                                                             ; clk          ; clk         ; 20.000       ; -2.819     ; 2.896      ;
; 4.290 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[7]                   ; FL_DQ[7]                                                             ; clk          ; clk         ; 20.000       ; -2.824     ; 2.886      ;
; 4.294 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[0]                   ; FL_DQ[0]                                                             ; clk          ; clk         ; 20.000       ; -2.810     ; 2.896      ;
; 4.294 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[1]                   ; FL_DQ[1]                                                             ; clk          ; clk         ; 20.000       ; -2.810     ; 2.896      ;
; 4.295 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|AUD_DACDAT                                                                                    ; AUD_DACDAT                                                           ; clk          ; clk         ; 20.000       ; -2.819     ; 2.886      ;
; 4.297 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[2]                   ; FL_DQ[2]                                                             ; clk          ; clk         ; 20.000       ; -2.807     ; 2.896      ;
; 4.297 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[3]                   ; FL_DQ[3]                                                             ; clk          ; clk         ; 20.000       ; -2.807     ; 2.896      ;
; 4.298 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[13]                  ; FL_ADDR[13]                                                          ; clk          ; clk         ; 20.000       ; -2.816     ; 2.886      ;
; 4.298 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[14]                  ; FL_ADDR[14]                                                          ; clk          ; clk         ; 20.000       ; -2.816     ; 2.886      ;
; 4.298 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[15]                  ; FL_ADDR[15]                                                          ; clk          ; clk         ; 20.000       ; -2.816     ; 2.886      ;
; 4.298 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[16]                  ; FL_ADDR[16]                                                          ; clk          ; clk         ; 20.000       ; -2.816     ; 2.886      ;
; 4.299 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|I2C_SDAT~en                                                                                   ; I2C_SDAT                                                             ; clk          ; clk         ; 20.000       ; -2.809     ; 2.892      ;
; 4.302 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[1]                   ; FL_ADDR[1]                                                           ; clk          ; clk         ; 20.000       ; -2.812     ; 2.886      ;
; 4.302 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[12]                  ; FL_ADDR[12]                                                          ; clk          ; clk         ; 20.000       ; -2.812     ; 2.886      ;
; 4.302 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_ce_n                         ; FL_CE_N                                                              ; clk          ; clk         ; 20.000       ; -2.812     ; 2.886      ;
; 4.304 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[2]                   ; FL_ADDR[2]                                                           ; clk          ; clk         ; 20.000       ; -2.820     ; 2.876      ;
; 4.304 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_oe_n                         ; FL_OE_N                                                              ; clk          ; clk         ; 20.000       ; -2.810     ; 2.886      ;
; 4.305 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[3]                   ; FL_ADDR[3]                                                           ; clk          ; clk         ; 20.000       ; -2.819     ; 2.876      ;
; 4.305 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[8]                   ; FL_ADDR[8]                                                           ; clk          ; clk         ; 20.000       ; -2.819     ; 2.876      ;
; 4.305 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE~_Duplicate_6 ; FL_DQ[6]                                                             ; clk          ; clk         ; 20.000       ; -2.813     ; 2.882      ;
; 4.309 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE~_Duplicate_5 ; FL_DQ[5]                                                             ; clk          ; clk         ; 20.000       ; -2.809     ; 2.882      ;
; 4.310 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE~_Duplicate_4 ; FL_DQ[4]                                                             ; clk          ; clk         ; 20.000       ; -2.808     ; 2.882      ;
; 4.313 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[5]                   ; FL_ADDR[5]                                                           ; clk          ; clk         ; 20.000       ; -2.821     ; 2.866      ;
; 4.313 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[6]                   ; FL_ADDR[6]                                                           ; clk          ; clk         ; 20.000       ; -2.821     ; 2.866      ;
; 4.315 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE~_Duplicate_7 ; FL_DQ[7]                                                             ; clk          ; clk         ; 20.000       ; -2.813     ; 2.872      ;
; 4.317 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[21]                  ; FL_ADDR[21]                                                          ; clk          ; clk         ; 20.000       ; -2.807     ; 2.876      ;
; 4.319 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE              ; FL_DQ[0]                                                             ; clk          ; clk         ; 20.000       ; -2.799     ; 2.882      ;
; 4.319 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE~_Duplicate_1 ; FL_DQ[1]                                                             ; clk          ; clk         ; 20.000       ; -2.799     ; 2.882      ;
; 4.320 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[9]                   ; FL_ADDR[9]                                                           ; clk          ; clk         ; 20.000       ; -2.814     ; 2.866      ;
; 4.320 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[20]                  ; FL_ADDR[20]                                                          ; clk          ; clk         ; 20.000       ; -2.814     ; 2.866      ;
; 4.322 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE~_Duplicate_2 ; FL_DQ[2]                                                             ; clk          ; clk         ; 20.000       ; -2.796     ; 2.882      ;
; 4.322 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE~_Duplicate_3 ; FL_DQ[3]                                                             ; clk          ; clk         ; 20.000       ; -2.796     ; 2.882      ;
; 4.323 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[4]                   ; FL_ADDR[4]                                                           ; clk          ; clk         ; 20.000       ; -2.811     ; 2.866      ;
; 4.323 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[7]                   ; FL_ADDR[7]                                                           ; clk          ; clk         ; 20.000       ; -2.811     ; 2.866      ;
; 4.323 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[18]                  ; FL_ADDR[18]                                                          ; clk          ; clk         ; 20.000       ; -2.811     ; 2.866      ;
; 4.323 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_we_n                         ; FL_WE_N                                                              ; clk          ; clk         ; 20.000       ; -2.811     ; 2.866      ;
; 4.323 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg0                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[41] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.641     ;
; 4.323 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg1                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[41] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.641     ;
; 4.323 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg2                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[41] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.641     ;
; 4.323 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg3                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[41] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.641     ;
; 4.323 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg4                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[41] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.641     ;
; 4.323 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg5                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[41] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.641     ;
; 4.323 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg6                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[41] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.641     ;
; 4.323 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg7                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[41] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.641     ;
; 4.324 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_reset_n                      ; FL_RST_N                                                             ; clk          ; clk         ; 20.000       ; -2.810     ; 2.866      ;
; 4.330 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[11]                  ; FL_ADDR[11]                                                          ; clk          ; clk         ; 20.000       ; -2.814     ; 2.856      ;
; 4.332 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[10]                  ; FL_ADDR[10]                                                          ; clk          ; clk         ; 20.000       ; -2.812     ; 2.856      ;
; 4.337 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[19]                  ; FL_ADDR[19]                                                          ; clk          ; clk         ; 20.000       ; -2.807     ; 2.856      ;
; 4.403 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg0                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[40] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.561     ;
; 4.403 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg1                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[40] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.561     ;
; 4.403 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg2                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[40] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.561     ;
; 4.403 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg3                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[40] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.561     ;
; 4.403 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg4                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[40] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.561     ;
; 4.403 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg5                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[40] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.561     ;
; 4.403 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg6                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[40] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.561     ;
; 4.403 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg7                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[40] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.561     ;
; 4.483 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg0                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[39] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.481     ;
; 4.483 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg1                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[39] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.481     ;
; 4.483 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg2                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[39] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.481     ;
; 4.483 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg3                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[39] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.481     ;
; 4.483 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg4                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[39] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.481     ;
; 4.483 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg5                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[39] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.481     ;
; 4.483 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg6                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[39] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.481     ;
; 4.483 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg7                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[39] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.481     ;
; 4.563 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg0                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[38] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.401     ;
; 4.563 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg1                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[38] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.401     ;
; 4.563 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg2                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[38] ; clk          ; clk         ; 20.000       ; -0.074     ; 15.401     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; g26_note_timer_board:Gate1|TRIGGER                                                                                                               ; g26_note_timer_board:Gate1|TRIGGER                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[2]                   ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[2]                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WAIT_COMMAND       ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WAIT_COMMAND         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[1]                   ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[1]                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[0]                   ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[0]                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_ERASE_CYCLE        ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_ERASE_CYCLE          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WRITE_CYCLE        ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WRITE_CYCLE          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|state[3]                                                                                       ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|state[3]                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_READ               ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_READ                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE~_Duplicate_8     ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE~_Duplicate_8       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_READ                   ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_READ                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|state[2]                                                                                       ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|state[2]                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|state[1]                                                                                       ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|state[1]                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WAIT_UNTIL_WRITTEN ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WAIT_UNTIL_WRITTEN   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WAIT_COMMAND           ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WAIT_COMMAND             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|Bcount[0]                                                                                         ; g26_flash_read:Gate2|g26_audio_interface:Gate3|Bcount[0]                                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|Bcount[2]                                                                                         ; g26_flash_read:Gate2|g26_audio_interface:Gate3|Bcount[2]                                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|Mcount                                                                                            ; g26_flash_read:Gate2|g26_audio_interface:Gate3|Mcount                                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|Bcount[1]                                                                                         ; g26_flash_read:Gate2|g26_audio_interface:Gate3|Bcount[1]                                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_RESET                  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_RESET                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sw_init1                                                                                    ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sw_init1                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sw_init0                                                                                    ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sw_init0                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sab2                                                                                        ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sab2                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sw2b2                                                                                       ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sw2b2                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sw1b2                                                                                       ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sw1b2                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.s0                                                                                          ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.s0                                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sack11                                                                                      ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sack11                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sack21                                                                                      ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sack21                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sack31                                                                                      ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sack31                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.send                                                                                        ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.send                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sab1                                                                                        ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sab1                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sw2b1                                                                                       ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sw2b1                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sw1b1                                                                                       ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sw1b1                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sab3                                                                                        ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sab3                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sw1b3                                                                                       ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sw1b3                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sw2b3                                                                                       ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sw2b3                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state2.sw_write                                                                                   ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state2.sw_write                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|word_count[3]                                                                                     ; g26_flash_read:Gate2|g26_audio_interface:Gate3|word_count[3]                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sack33                                                                                      ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sack33                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|bit_count[0]                                                                                      ; g26_flash_read:Gate2|g26_audio_interface:Gate3|bit_count[0]                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|bit_count[1]                                                                                      ; g26_flash_read:Gate2|g26_audio_interface:Gate3|bit_count[1]                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|bit_count[2]                                                                                      ; g26_flash_read:Gate2|g26_audio_interface:Gate3|bit_count[2]                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|SCI_READY                                                                                         ; g26_flash_read:Gate2|g26_audio_interface:Gate3|SCI_READY                                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.s2                                                                                          ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.s2                                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sack23                                                                                      ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sack23                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sack13                                                                                      ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sack13                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|word_count[1]                                                                                     ; g26_flash_read:Gate2|g26_audio_interface:Gate3|word_count[1]                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|word_count[2]                                                                                     ; g26_flash_read:Gate2|g26_audio_interface:Gate3|word_count[2]                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|word_count[0]                                                                                     ; g26_flash_read:Gate2|g26_audio_interface:Gate3|word_count[0]                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|iflash_address[0]                                                                              ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|iflash_address[0]                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|init                                                                                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|init                                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|AUD_BCLK~_Duplicate_1                                                                             ; g26_flash_read:Gate2|g26_audio_interface:Gate3|AUD_BCLK~_Duplicate_1                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; y.WTH                                                                                                                                            ; y.WTH                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; y.WTL                                                                                                                                            ; y.WTL                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; y.WSH                                                                                                                                            ; y.WSH                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state2.sw_init0                                                                                   ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state2.sw_init0                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.623 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[6]                     ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_data[14]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.909      ;
; 0.625 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[4]                     ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_data[12]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44]                                                                             ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.911      ;
; 0.627 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[3]                     ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_data[11]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.913      ;
; 0.628 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[1]                     ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_data[9]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.914      ;
; 0.629 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sw2b1                                                                                       ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sw2b2                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.915      ;
; 0.633 ; addresscounter[7]                                                                                                                                ; addresscounter[7]                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.919      ;
; 0.634 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|Bcount[1]                                                                                         ; g26_flash_read:Gate2|g26_audio_interface:Gate3|Bcount[0]                                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.920      ;
; 0.637 ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_counter:U1|cntr_akk:auto_generated|safe_q[23]                                                     ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_counter:U1|cntr_akk:auto_generated|safe_q[23]                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.923      ;
; 0.639 ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[39]                                                                             ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|iflash_address[16]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.925      ;
; 0.640 ; g26_note_timer_board:Gate1|count[8]                                                                                                              ; g26_note_timer_board:Gate1|count[8]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.926      ;
; 0.640 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|Bcount[1]                                                                                         ; g26_flash_read:Gate2|g26_audio_interface:Gate3|AUD_BCLK~_Duplicate_1                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.926      ;
; 0.643 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_ACKNOWLEDGE        ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WAIT_COMMAND         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.929      ;
; 0.645 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sack11                                                                                      ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sack12                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.931      ;
; 0.647 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|SCI_READY                                                                                         ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state2.sw_write                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.933      ;
; 0.651 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|word_count[0]                                                                                     ; g26_flash_read:Gate2|g26_audio_interface:Gate3|SCI_WORD2[4]                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.937      ;
; 0.651 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|word_count[0]                                                                                     ; g26_flash_read:Gate2|g26_audio_interface:Gate3|SCI_WORD1[1]                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.937      ;
; 0.652 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state2.sw_init1                                                                                   ; g26_flash_read:Gate2|g26_audio_interface:Gate3|word_count[1]                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.938      ;
; 0.655 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|word_count[0]                                                                                     ; g26_flash_read:Gate2|g26_audio_interface:Gate3|SCI_WORD2[2]                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.941      ;
; 0.655 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|word_count[0]                                                                                     ; g26_flash_read:Gate2|g26_audio_interface:Gate3|SCI_WORD2[0]                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.941      ;
; 0.656 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|word_count[0]                                                                                     ; g26_flash_read:Gate2|g26_audio_interface:Gate3|SCI_WORD1[0]                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.942      ;
; 0.657 ; y.WTH                                                                                                                                            ; whetherstop                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.943      ;
; 0.658 ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|state[2]                                                                                       ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|state[3]                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.944      ;
; 0.662 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state2.sw_write                                                                                   ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state2.sw_init1                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.948      ;
; 0.663 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|cycle_counter[4]                       ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|cycle_counter[4]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.949      ;
; 0.663 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state2.sw_write                                                                                   ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state2.sw_init0                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.949      ;
; 0.664 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_ACKNOWLEDGE            ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_ERASE_CYCLE_DELAY    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.950      ;
; 0.669 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_ACKNOWLEDGE            ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_CHECK_WRITE_COMPLETE ; clk          ; clk         ; 0.000        ; 0.000      ; 0.955      ;
; 0.669 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_ACKNOWLEDGE            ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_CHECK_ERASE_DONE     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.955      ;
; 0.673 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|word_count[2]                                                                                     ; g26_flash_read:Gate2|g26_audio_interface:Gate3|SCI_WORD1[2]                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.959      ;
; 0.674 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_ACKNOWLEDGE            ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WAIT_UNTIL_WRITTEN   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.960      ;
; 0.675 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|word_count[2]                                                                                     ; g26_flash_read:Gate2|g26_audio_interface:Gate3|SCI_WORD1[3]                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.961      ;
; 0.680 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WRITE_CYCLE_DELAY  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[1]                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.966      ;
; 0.680 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WRITE_CYCLE_DELAY  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[0]                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.966      ;
; 0.681 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WRITE_CYCLE_DELAY  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WRITE_CYCLE          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.967      ;
; 0.686 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|bit_count[0]                                                                                      ; g26_flash_read:Gate2|g26_audio_interface:Gate3|bit_count[1]                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.972      ;
; 0.691 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|bit_count[0]                                                                                      ; g26_flash_read:Gate2|g26_audio_interface:Gate3|bit_count[2]                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.977      ;
; 0.760 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|address_reg[7]                                                              ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|address_reg[7]                       ; clk          ; clk         ; 0.000        ; 0.000      ; 1.046      ;
; 0.760 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|address_reg[18]                                                             ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|address_reg[18]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.046      ;
; 0.766 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|address_reg[17]                                                             ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|address_reg[17]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.052      ;
; 0.766 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|address_reg[20]                                                             ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|address_reg[20]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.052      ;
; 0.768 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[2]                     ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_data[10]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.054      ;
; 0.772 ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|iflash_address[11]                                                                             ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|address_reg[11]                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 1.058      ;
; 0.774 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[5]                     ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_data[13]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.060      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg0 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg0 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg1 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg1 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg2 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg2 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg3 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg3 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg4 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg4 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg5 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg5 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg6 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg6 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg7 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg7 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_9p01:auto_generated|ram_block1a0~porta_address_reg0                 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_9p01:auto_generated|ram_block1a0~porta_address_reg0                 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_9p01:auto_generated|ram_block1a0~porta_address_reg1                 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_9p01:auto_generated|ram_block1a0~porta_address_reg1                 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_9p01:auto_generated|ram_block1a0~porta_address_reg2                 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_9p01:auto_generated|ram_block1a0~porta_address_reg2                 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_9p01:auto_generated|ram_block1a0~porta_address_reg3                 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_9p01:auto_generated|ram_block1a0~porta_address_reg3                 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg0                                           ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg0                                           ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg1                                           ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg1                                           ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg2                                           ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg2                                           ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg3                                           ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg3                                           ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg4                                           ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg4                                           ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg5                                           ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg5                                           ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg6                                           ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg6                                           ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg7                                           ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg7                                           ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a7~porta_address_reg0                                           ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a7~porta_address_reg0                                           ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a7~porta_address_reg1                                           ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a7~porta_address_reg1                                           ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a7~porta_address_reg2                                           ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a7~porta_address_reg2                                           ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a7~porta_address_reg3                                           ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a7~porta_address_reg3                                           ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a7~porta_address_reg4                                           ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a7~porta_address_reg4                                           ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a7~porta_address_reg5                                           ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a7~porta_address_reg5                                           ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a7~porta_address_reg6                                           ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a7~porta_address_reg6                                           ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a7~porta_address_reg7                                           ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a7~porta_address_reg7                                           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clk   ; Rise       ; addresscounter[0]                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; addresscounter[0]                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clk   ; Rise       ; addresscounter[1]                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; addresscounter[1]                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clk   ; Rise       ; addresscounter[2]                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; addresscounter[2]                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clk   ; Rise       ; addresscounter[3]                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; addresscounter[3]                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clk   ; Rise       ; addresscounter[4]                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; addresscounter[4]                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clk   ; Rise       ; addresscounter[5]                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; addresscounter[5]                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clk   ; Rise       ; addresscounter[6]                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; addresscounter[6]                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clk   ; Rise       ; addresscounter[7]                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; addresscounter[7]                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|cycle_counter[0]                                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|cycle_counter[0]                                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|cycle_counter[1]                                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|cycle_counter[1]                                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|cycle_counter[2]                                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|cycle_counter[2]                                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|cycle_counter[3]                                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|cycle_counter[3]                                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|cycle_counter[4]                                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|cycle_counter[4]                                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[0]                                 ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[0]                                 ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; FL_DQ[*]  ; clk        ; 0.728 ; 0.728 ; Rise       ; clk             ;
;  FL_DQ[0] ; clk        ; 0.092 ; 0.092 ; Rise       ; clk             ;
;  FL_DQ[1] ; clk        ; 0.057 ; 0.057 ; Rise       ; clk             ;
;  FL_DQ[2] ; clk        ; 0.219 ; 0.219 ; Rise       ; clk             ;
;  FL_DQ[3] ; clk        ; 0.245 ; 0.245 ; Rise       ; clk             ;
;  FL_DQ[4] ; clk        ; 0.728 ; 0.728 ; Rise       ; clk             ;
;  FL_DQ[5] ; clk        ; 0.452 ; 0.452 ; Rise       ; clk             ;
;  FL_DQ[6] ; clk        ; 0.630 ; 0.630 ; Rise       ; clk             ;
;  FL_DQ[7] ; clk        ; 0.398 ; 0.398 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; FL_DQ[*]  ; clk        ; 0.191  ; 0.191  ; Rise       ; clk             ;
;  FL_DQ[0] ; clk        ; 0.156  ; 0.156  ; Rise       ; clk             ;
;  FL_DQ[1] ; clk        ; 0.191  ; 0.191  ; Rise       ; clk             ;
;  FL_DQ[2] ; clk        ; 0.029  ; 0.029  ; Rise       ; clk             ;
;  FL_DQ[3] ; clk        ; 0.003  ; 0.003  ; Rise       ; clk             ;
;  FL_DQ[4] ; clk        ; -0.480 ; -0.480 ; Rise       ; clk             ;
;  FL_DQ[5] ; clk        ; -0.204 ; -0.204 ; Rise       ; clk             ;
;  FL_DQ[6] ; clk        ; -0.382 ; -0.382 ; Rise       ; clk             ;
;  FL_DQ[7] ; clk        ; -0.150 ; -0.150 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; AUD_BCLK     ; clk        ; 5.716 ; 5.716 ; Rise       ; clk             ;
; AUD_DACDAT   ; clk        ; 5.705 ; 5.705 ; Rise       ; clk             ;
; AUD_DACLRCK  ; clk        ; 5.715 ; 5.715 ; Rise       ; clk             ;
; AUD_MCLK     ; clk        ; 5.716 ; 5.716 ; Rise       ; clk             ;
; FL_ADDR[*]   ; clk        ; 5.720 ; 5.720 ; Rise       ; clk             ;
;  FL_ADDR[0]  ; clk        ; 5.720 ; 5.720 ; Rise       ; clk             ;
;  FL_ADDR[1]  ; clk        ; 5.698 ; 5.698 ; Rise       ; clk             ;
;  FL_ADDR[2]  ; clk        ; 5.696 ; 5.696 ; Rise       ; clk             ;
;  FL_ADDR[3]  ; clk        ; 5.695 ; 5.695 ; Rise       ; clk             ;
;  FL_ADDR[4]  ; clk        ; 5.677 ; 5.677 ; Rise       ; clk             ;
;  FL_ADDR[5]  ; clk        ; 5.687 ; 5.687 ; Rise       ; clk             ;
;  FL_ADDR[6]  ; clk        ; 5.687 ; 5.687 ; Rise       ; clk             ;
;  FL_ADDR[7]  ; clk        ; 5.677 ; 5.677 ; Rise       ; clk             ;
;  FL_ADDR[8]  ; clk        ; 5.695 ; 5.695 ; Rise       ; clk             ;
;  FL_ADDR[9]  ; clk        ; 5.680 ; 5.680 ; Rise       ; clk             ;
;  FL_ADDR[10] ; clk        ; 5.668 ; 5.668 ; Rise       ; clk             ;
;  FL_ADDR[11] ; clk        ; 5.670 ; 5.670 ; Rise       ; clk             ;
;  FL_ADDR[12] ; clk        ; 5.698 ; 5.698 ; Rise       ; clk             ;
;  FL_ADDR[13] ; clk        ; 5.702 ; 5.702 ; Rise       ; clk             ;
;  FL_ADDR[14] ; clk        ; 5.702 ; 5.702 ; Rise       ; clk             ;
;  FL_ADDR[15] ; clk        ; 5.702 ; 5.702 ; Rise       ; clk             ;
;  FL_ADDR[16] ; clk        ; 5.702 ; 5.702 ; Rise       ; clk             ;
;  FL_ADDR[17] ; clk        ; 5.720 ; 5.720 ; Rise       ; clk             ;
;  FL_ADDR[18] ; clk        ; 5.677 ; 5.677 ; Rise       ; clk             ;
;  FL_ADDR[19] ; clk        ; 5.663 ; 5.663 ; Rise       ; clk             ;
;  FL_ADDR[20] ; clk        ; 5.680 ; 5.680 ; Rise       ; clk             ;
;  FL_ADDR[21] ; clk        ; 5.683 ; 5.683 ; Rise       ; clk             ;
; FL_CE_N      ; clk        ; 5.698 ; 5.698 ; Rise       ; clk             ;
; FL_DQ[*]     ; clk        ; 5.720 ; 5.720 ; Rise       ; clk             ;
;  FL_DQ[0]    ; clk        ; 5.706 ; 5.706 ; Rise       ; clk             ;
;  FL_DQ[1]    ; clk        ; 5.706 ; 5.706 ; Rise       ; clk             ;
;  FL_DQ[2]    ; clk        ; 5.703 ; 5.703 ; Rise       ; clk             ;
;  FL_DQ[3]    ; clk        ; 5.703 ; 5.703 ; Rise       ; clk             ;
;  FL_DQ[4]    ; clk        ; 5.715 ; 5.715 ; Rise       ; clk             ;
;  FL_DQ[5]    ; clk        ; 5.716 ; 5.716 ; Rise       ; clk             ;
;  FL_DQ[6]    ; clk        ; 5.720 ; 5.720 ; Rise       ; clk             ;
;  FL_DQ[7]    ; clk        ; 5.710 ; 5.710 ; Rise       ; clk             ;
; FL_OE_N      ; clk        ; 5.696 ; 5.696 ; Rise       ; clk             ;
; FL_RST_N     ; clk        ; 5.676 ; 5.676 ; Rise       ; clk             ;
; FL_WE_N      ; clk        ; 5.677 ; 5.677 ; Rise       ; clk             ;
; I2C_SCLK     ; clk        ; 5.716 ; 5.716 ; Rise       ; clk             ;
; I2C_SDAT     ; clk        ; 5.726 ; 5.726 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; AUD_BCLK     ; clk        ; 5.716 ; 5.716 ; Rise       ; clk             ;
; AUD_DACDAT   ; clk        ; 5.705 ; 5.705 ; Rise       ; clk             ;
; AUD_DACLRCK  ; clk        ; 5.715 ; 5.715 ; Rise       ; clk             ;
; AUD_MCLK     ; clk        ; 5.716 ; 5.716 ; Rise       ; clk             ;
; FL_ADDR[*]   ; clk        ; 5.663 ; 5.663 ; Rise       ; clk             ;
;  FL_ADDR[0]  ; clk        ; 5.720 ; 5.720 ; Rise       ; clk             ;
;  FL_ADDR[1]  ; clk        ; 5.698 ; 5.698 ; Rise       ; clk             ;
;  FL_ADDR[2]  ; clk        ; 5.696 ; 5.696 ; Rise       ; clk             ;
;  FL_ADDR[3]  ; clk        ; 5.695 ; 5.695 ; Rise       ; clk             ;
;  FL_ADDR[4]  ; clk        ; 5.677 ; 5.677 ; Rise       ; clk             ;
;  FL_ADDR[5]  ; clk        ; 5.687 ; 5.687 ; Rise       ; clk             ;
;  FL_ADDR[6]  ; clk        ; 5.687 ; 5.687 ; Rise       ; clk             ;
;  FL_ADDR[7]  ; clk        ; 5.677 ; 5.677 ; Rise       ; clk             ;
;  FL_ADDR[8]  ; clk        ; 5.695 ; 5.695 ; Rise       ; clk             ;
;  FL_ADDR[9]  ; clk        ; 5.680 ; 5.680 ; Rise       ; clk             ;
;  FL_ADDR[10] ; clk        ; 5.668 ; 5.668 ; Rise       ; clk             ;
;  FL_ADDR[11] ; clk        ; 5.670 ; 5.670 ; Rise       ; clk             ;
;  FL_ADDR[12] ; clk        ; 5.698 ; 5.698 ; Rise       ; clk             ;
;  FL_ADDR[13] ; clk        ; 5.702 ; 5.702 ; Rise       ; clk             ;
;  FL_ADDR[14] ; clk        ; 5.702 ; 5.702 ; Rise       ; clk             ;
;  FL_ADDR[15] ; clk        ; 5.702 ; 5.702 ; Rise       ; clk             ;
;  FL_ADDR[16] ; clk        ; 5.702 ; 5.702 ; Rise       ; clk             ;
;  FL_ADDR[17] ; clk        ; 5.720 ; 5.720 ; Rise       ; clk             ;
;  FL_ADDR[18] ; clk        ; 5.677 ; 5.677 ; Rise       ; clk             ;
;  FL_ADDR[19] ; clk        ; 5.663 ; 5.663 ; Rise       ; clk             ;
;  FL_ADDR[20] ; clk        ; 5.680 ; 5.680 ; Rise       ; clk             ;
;  FL_ADDR[21] ; clk        ; 5.683 ; 5.683 ; Rise       ; clk             ;
; FL_CE_N      ; clk        ; 5.698 ; 5.698 ; Rise       ; clk             ;
; FL_DQ[*]     ; clk        ; 5.678 ; 5.678 ; Rise       ; clk             ;
;  FL_DQ[0]    ; clk        ; 5.681 ; 5.681 ; Rise       ; clk             ;
;  FL_DQ[1]    ; clk        ; 5.681 ; 5.681 ; Rise       ; clk             ;
;  FL_DQ[2]    ; clk        ; 5.678 ; 5.678 ; Rise       ; clk             ;
;  FL_DQ[3]    ; clk        ; 5.678 ; 5.678 ; Rise       ; clk             ;
;  FL_DQ[4]    ; clk        ; 5.690 ; 5.690 ; Rise       ; clk             ;
;  FL_DQ[5]    ; clk        ; 5.691 ; 5.691 ; Rise       ; clk             ;
;  FL_DQ[6]    ; clk        ; 5.695 ; 5.695 ; Rise       ; clk             ;
;  FL_DQ[7]    ; clk        ; 5.685 ; 5.685 ; Rise       ; clk             ;
; FL_OE_N      ; clk        ; 5.696 ; 5.696 ; Rise       ; clk             ;
; FL_RST_N     ; clk        ; 5.676 ; 5.676 ; Rise       ; clk             ;
; FL_WE_N      ; clk        ; 5.677 ; 5.677 ; Rise       ; clk             ;
; I2C_SCLK     ; clk        ; 5.716 ; 5.716 ; Rise       ; clk             ;
; I2C_SDAT     ; clk        ; 5.701 ; 5.701 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Propagation Delay                                                        ;
+------------+-------------------------+--------+--------+--------+--------+
; Input Port ; Output Port             ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------------------+--------+--------+--------+--------+
; songnumber ; segmentsofnotenumber[0] ; 10.280 ; 10.280 ; 10.280 ; 10.280 ;
; songnumber ; segmentsofnotenumber[1] ; 9.611  ; 9.611  ; 9.611  ; 9.611  ;
; songnumber ; segmentsofnotenumber[2] ; 9.948  ; 9.948  ; 9.948  ; 9.948  ;
; songnumber ; segmentsofnotenumber[3] ; 9.738  ; 9.738  ; 9.738  ; 9.738  ;
; songnumber ; segmentsofnotenumber[4] ; 9.744  ; 9.744  ; 9.744  ; 9.744  ;
; songnumber ; segmentsofnotenumber[5] ; 10.297 ; 10.297 ; 10.297 ; 10.297 ;
; songnumber ; segmentsofnotenumber[6] ; 10.667 ; 10.667 ; 10.667 ; 10.667 ;
; songnumber ; segmentsofoctave[0]     ; 10.857 ; 10.857 ; 10.857 ; 10.857 ;
; songnumber ; segmentsofoctave[1]     ; 10.249 ; 10.249 ; 10.249 ; 10.249 ;
; songnumber ; segmentsofoctave[2]     ; 11.088 ; 11.088 ; 11.088 ; 11.088 ;
; songnumber ; segmentsofoctave[3]     ; 10.849 ; 10.849 ; 10.849 ; 10.849 ;
; songnumber ; segmentsofoctave[4]     ; 9.583  ; 9.583  ; 9.583  ; 9.583  ;
; songnumber ; segmentsofoctave[5]     ; 10.326 ; 10.326 ; 10.326 ; 10.326 ;
; songnumber ; segmentsofoctave[6]     ; 10.843 ; 10.843 ; 10.843 ; 10.843 ;
; songnumber ; segmentsofvolume[0]     ; 10.801 ; 10.801 ; 10.801 ; 10.801 ;
; songnumber ; segmentsofvolume[1]     ; 9.133  ; 9.133  ; 9.133  ; 9.133  ;
; songnumber ; segmentsofvolume[2]     ; 9.397  ; 9.397  ; 9.397  ; 9.397  ;
; songnumber ; segmentsofvolume[3]     ; 9.866  ; 9.866  ; 9.866  ; 9.866  ;
; songnumber ; segmentsofvolume[4]     ; 9.817  ; 9.817  ; 9.817  ; 9.817  ;
; songnumber ; segmentsofvolume[5]     ; 10.641 ; 10.641 ; 10.641 ; 10.641 ;
; songnumber ; segmentsofvolume[6]     ; 10.896 ; 10.896 ; 10.896 ; 10.896 ;
+------------+-------------------------+--------+--------+--------+--------+


+--------------------------------------------------------------------------+
; Minimum Propagation Delay                                                ;
+------------+-------------------------+--------+--------+--------+--------+
; Input Port ; Output Port             ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------------------+--------+--------+--------+--------+
; songnumber ; segmentsofnotenumber[0] ; 9.760  ; 9.760  ; 9.760  ; 9.760  ;
; songnumber ; segmentsofnotenumber[1] ; 9.087  ; 9.087  ; 9.087  ; 9.087  ;
; songnumber ; segmentsofnotenumber[2] ; 9.426  ; 9.426  ; 9.426  ; 9.426  ;
; songnumber ; segmentsofnotenumber[3] ; 9.218  ; 9.218  ; 9.218  ; 9.218  ;
; songnumber ; segmentsofnotenumber[4] ; 9.219  ; 9.219  ; 9.219  ; 9.219  ;
; songnumber ; segmentsofnotenumber[5] ; 9.777  ; 9.777  ; 9.777  ; 9.777  ;
; songnumber ; segmentsofnotenumber[6] ; 10.148 ; 10.148 ; 10.148 ; 10.148 ;
; songnumber ; segmentsofoctave[0]     ; 10.210 ; 10.210 ; 10.210 ; 10.210 ;
; songnumber ; segmentsofoctave[1]     ; 9.608  ; 9.608  ; 9.608  ; 9.608  ;
; songnumber ; segmentsofoctave[2]     ; 9.387  ; 9.387  ; 9.387  ; 9.387  ;
; songnumber ; segmentsofoctave[3]     ; 10.204 ; 10.204 ; 10.204 ; 10.204 ;
; songnumber ; segmentsofoctave[4]     ; 8.136  ; 8.136  ; 8.136  ; 8.136  ;
; songnumber ; segmentsofoctave[5]     ; 9.722  ; 9.722  ; 9.722  ; 9.722  ;
; songnumber ; segmentsofoctave[6]     ; 10.238 ; 10.238 ; 10.238 ; 10.238 ;
; songnumber ; segmentsofvolume[0]     ; 10.125 ; 10.125 ; 10.125 ; 10.125 ;
; songnumber ; segmentsofvolume[1]     ; 8.454  ; 8.454  ; 8.454  ; 8.454  ;
; songnumber ; segmentsofvolume[2]     ; 8.716  ; 8.716  ; 8.716  ; 8.716  ;
; songnumber ; segmentsofvolume[3]     ; 9.186  ; 9.186  ; 9.186  ; 9.186  ;
; songnumber ; segmentsofvolume[4]     ; 9.121  ; 9.121  ; 9.121  ; 9.121  ;
; songnumber ; segmentsofvolume[5]     ; 9.946  ; 9.946  ; 9.946  ; 9.946  ;
; songnumber ; segmentsofvolume[6]     ; 10.172 ; 10.172 ; 10.172 ; 10.172 ;
+------------+-------------------------+--------+--------+--------+--------+


+-------------------------------+
; Fast Model Setup Summary      ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 6.771 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; clk   ; 8.077 ; 0.000                  ;
+-------+-------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.771  ; g26_flash_read:Gate2|g26_audio_interface:Gate3|I2C_SDAT~en                                                                                   ; I2C_SDAT                                                                                                                     ; clk          ; clk         ; 20.000       ; -1.736     ; 1.493      ;
; 6.778  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE~_Duplicate_6 ; FL_DQ[6]                                                                                                                     ; clk          ; clk         ; 20.000       ; -1.739     ; 1.483      ;
; 6.779  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE~_Duplicate_5 ; FL_DQ[5]                                                                                                                     ; clk          ; clk         ; 20.000       ; -1.738     ; 1.483      ;
; 6.781  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE~_Duplicate_4 ; FL_DQ[4]                                                                                                                     ; clk          ; clk         ; 20.000       ; -1.736     ; 1.483      ;
; 6.781  ; g26_flash_read:Gate2|g26_audio_interface:Gate3|I2C_SDAT~reg0                                                                                 ; I2C_SDAT                                                                                                                     ; clk          ; clk         ; 20.000       ; -1.742     ; 1.477      ;
; 6.788  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[0]                   ; FL_ADDR[0]                                                                                                                   ; clk          ; clk         ; 20.000       ; -1.745     ; 1.467      ;
; 6.788  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[17]                  ; FL_ADDR[17]                                                                                                                  ; clk          ; clk         ; 20.000       ; -1.745     ; 1.467      ;
; 6.788  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[6]                   ; FL_DQ[6]                                                                                                                     ; clk          ; clk         ; 20.000       ; -1.745     ; 1.467      ;
; 6.788  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE~_Duplicate_7 ; FL_DQ[7]                                                                                                                     ; clk          ; clk         ; 20.000       ; -1.739     ; 1.473      ;
; 6.789  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE              ; FL_DQ[0]                                                                                                                     ; clk          ; clk         ; 20.000       ; -1.728     ; 1.483      ;
; 6.789  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE~_Duplicate_1 ; FL_DQ[1]                                                                                                                     ; clk          ; clk         ; 20.000       ; -1.728     ; 1.483      ;
; 6.789  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[5]                   ; FL_DQ[5]                                                                                                                     ; clk          ; clk         ; 20.000       ; -1.744     ; 1.467      ;
; 6.791  ; g26_flash_read:Gate2|g26_audio_interface:Gate3|AUD_BCLK                                                                                      ; AUD_BCLK                                                                                                                     ; clk          ; clk         ; 20.000       ; -1.742     ; 1.467      ;
; 6.791  ; g26_flash_read:Gate2|g26_audio_interface:Gate3|AUD_MCLK                                                                                      ; AUD_MCLK                                                                                                                     ; clk          ; clk         ; 20.000       ; -1.742     ; 1.467      ;
; 6.791  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE~_Duplicate_2 ; FL_DQ[2]                                                                                                                     ; clk          ; clk         ; 20.000       ; -1.726     ; 1.483      ;
; 6.791  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE~_Duplicate_3 ; FL_DQ[3]                                                                                                                     ; clk          ; clk         ; 20.000       ; -1.726     ; 1.483      ;
; 6.791  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[4]                   ; FL_DQ[4]                                                                                                                     ; clk          ; clk         ; 20.000       ; -1.742     ; 1.467      ;
; 6.791  ; g26_flash_read:Gate2|g26_audio_interface:Gate3|I2C_SCLK                                                                                      ; I2C_SCLK                                                                                                                     ; clk          ; clk         ; 20.000       ; -1.742     ; 1.467      ;
; 6.792  ; g26_flash_read:Gate2|g26_audio_interface:Gate3|AUD_DACLRCK                                                                                   ; AUD_DACLRCK                                                                                                                  ; clk          ; clk         ; 20.000       ; -1.741     ; 1.467      ;
; 6.798  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[7]                   ; FL_DQ[7]                                                                                                                     ; clk          ; clk         ; 20.000       ; -1.745     ; 1.457      ;
; 6.799  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[0]                   ; FL_DQ[0]                                                                                                                     ; clk          ; clk         ; 20.000       ; -1.734     ; 1.467      ;
; 6.799  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[1]                   ; FL_DQ[1]                                                                                                                     ; clk          ; clk         ; 20.000       ; -1.734     ; 1.467      ;
; 6.801  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[2]                   ; FL_DQ[2]                                                                                                                     ; clk          ; clk         ; 20.000       ; -1.732     ; 1.467      ;
; 6.801  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[3]                   ; FL_DQ[3]                                                                                                                     ; clk          ; clk         ; 20.000       ; -1.732     ; 1.467      ;
; 6.802  ; g26_flash_read:Gate2|g26_audio_interface:Gate3|AUD_DACDAT                                                                                    ; AUD_DACDAT                                                                                                                   ; clk          ; clk         ; 20.000       ; -1.741     ; 1.457      ;
; 6.803  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[13]                  ; FL_ADDR[13]                                                                                                                  ; clk          ; clk         ; 20.000       ; -1.740     ; 1.457      ;
; 6.803  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[14]                  ; FL_ADDR[14]                                                                                                                  ; clk          ; clk         ; 20.000       ; -1.740     ; 1.457      ;
; 6.803  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[15]                  ; FL_ADDR[15]                                                                                                                  ; clk          ; clk         ; 20.000       ; -1.740     ; 1.457      ;
; 6.803  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[16]                  ; FL_ADDR[16]                                                                                                                  ; clk          ; clk         ; 20.000       ; -1.740     ; 1.457      ;
; 6.807  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[1]                   ; FL_ADDR[1]                                                                                                                   ; clk          ; clk         ; 20.000       ; -1.736     ; 1.457      ;
; 6.807  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[12]                  ; FL_ADDR[12]                                                                                                                  ; clk          ; clk         ; 20.000       ; -1.736     ; 1.457      ;
; 6.807  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_ce_n                         ; FL_CE_N                                                                                                                      ; clk          ; clk         ; 20.000       ; -1.736     ; 1.457      ;
; 6.809  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[2]                   ; FL_ADDR[2]                                                                                                                   ; clk          ; clk         ; 20.000       ; -1.744     ; 1.447      ;
; 6.809  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_oe_n                         ; FL_OE_N                                                                                                                      ; clk          ; clk         ; 20.000       ; -1.734     ; 1.457      ;
; 6.811  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[3]                   ; FL_ADDR[3]                                                                                                                   ; clk          ; clk         ; 20.000       ; -1.742     ; 1.447      ;
; 6.811  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[8]                   ; FL_ADDR[8]                                                                                                                   ; clk          ; clk         ; 20.000       ; -1.742     ; 1.447      ;
; 6.819  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[5]                   ; FL_ADDR[5]                                                                                                                   ; clk          ; clk         ; 20.000       ; -1.744     ; 1.437      ;
; 6.819  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[6]                   ; FL_ADDR[6]                                                                                                                   ; clk          ; clk         ; 20.000       ; -1.744     ; 1.437      ;
; 6.821  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[21]                  ; FL_ADDR[21]                                                                                                                  ; clk          ; clk         ; 20.000       ; -1.732     ; 1.447      ;
; 6.825  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[9]                   ; FL_ADDR[9]                                                                                                                   ; clk          ; clk         ; 20.000       ; -1.738     ; 1.437      ;
; 6.825  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[20]                  ; FL_ADDR[20]                                                                                                                  ; clk          ; clk         ; 20.000       ; -1.738     ; 1.437      ;
; 6.828  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[4]                   ; FL_ADDR[4]                                                                                                                   ; clk          ; clk         ; 20.000       ; -1.735     ; 1.437      ;
; 6.828  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[7]                   ; FL_ADDR[7]                                                                                                                   ; clk          ; clk         ; 20.000       ; -1.735     ; 1.437      ;
; 6.828  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[18]                  ; FL_ADDR[18]                                                                                                                  ; clk          ; clk         ; 20.000       ; -1.735     ; 1.437      ;
; 6.828  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_we_n                         ; FL_WE_N                                                                                                                      ; clk          ; clk         ; 20.000       ; -1.735     ; 1.437      ;
; 6.829  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_reset_n                      ; FL_RST_N                                                                                                                     ; clk          ; clk         ; 20.000       ; -1.734     ; 1.437      ;
; 6.835  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[11]                  ; FL_ADDR[11]                                                                                                                  ; clk          ; clk         ; 20.000       ; -1.738     ; 1.427      ;
; 6.837  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[10]                  ; FL_ADDR[10]                                                                                                                  ; clk          ; clk         ; 20.000       ; -1.736     ; 1.427      ;
; 6.841  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[19]                  ; FL_ADDR[19]                                                                                                                  ; clk          ; clk         ; 20.000       ; -1.732     ; 1.427      ;
; 10.145 ; FL_DQ[4]                                                                                                                                     ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[4] ; clk          ; clk         ; 20.000       ; 1.798      ; 1.685      ;
; 10.148 ; FL_DQ[6]                                                                                                                                     ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[6] ; clk          ; clk         ; 20.000       ; 1.798      ; 1.682      ;
; 10.260 ; FL_DQ[5]                                                                                                                                     ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[5] ; clk          ; clk         ; 20.000       ; 1.798      ; 1.570      ;
; 10.301 ; FL_DQ[7]                                                                                                                                     ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[7] ; clk          ; clk         ; 20.000       ; 1.795      ; 1.526      ;
; 10.371 ; FL_DQ[3]                                                                                                                                     ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[3] ; clk          ; clk         ; 20.000       ; 1.798      ; 1.459      ;
; 10.389 ; FL_DQ[2]                                                                                                                                     ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[2] ; clk          ; clk         ; 20.000       ; 1.798      ; 1.441      ;
; 10.403 ; FL_DQ[0]                                                                                                                                     ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[0] ; clk          ; clk         ; 20.000       ; 1.798      ; 1.427      ;
; 10.422 ; FL_DQ[1]                                                                                                                                     ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[1] ; clk          ; clk         ; 20.000       ; 1.798      ; 1.408      ;
; 13.159 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg0                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.811      ;
; 13.159 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg1                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.811      ;
; 13.159 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg2                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.811      ;
; 13.159 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg3                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.811      ;
; 13.159 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg4                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.811      ;
; 13.159 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg5                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.811      ;
; 13.159 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg6                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.811      ;
; 13.159 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg7                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.811      ;
; 13.194 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg0                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[43]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.776      ;
; 13.194 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg1                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[43]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.776      ;
; 13.194 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg2                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[43]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.776      ;
; 13.194 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg3                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[43]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.776      ;
; 13.194 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg4                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[43]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.776      ;
; 13.194 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg5                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[43]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.776      ;
; 13.194 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg6                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[43]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.776      ;
; 13.194 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg7                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[43]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.776      ;
; 13.229 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg0                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[42]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.741      ;
; 13.229 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg1                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[42]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.741      ;
; 13.229 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg2                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[42]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.741      ;
; 13.229 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg3                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[42]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.741      ;
; 13.229 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg4                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[42]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.741      ;
; 13.229 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg5                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[42]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.741      ;
; 13.229 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg6                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[42]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.741      ;
; 13.229 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg7                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[42]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.741      ;
; 13.264 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg0                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[41]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.706      ;
; 13.264 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg1                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[41]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.706      ;
; 13.264 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg2                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[41]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.706      ;
; 13.264 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg3                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[41]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.706      ;
; 13.264 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg4                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[41]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.706      ;
; 13.264 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg5                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[41]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.706      ;
; 13.264 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg6                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[41]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.706      ;
; 13.264 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg7                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[41]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.706      ;
; 13.299 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg0                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[40]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.671      ;
; 13.299 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg1                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[40]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.671      ;
; 13.299 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg2                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[40]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.671      ;
; 13.299 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg3                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[40]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.671      ;
; 13.299 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg4                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[40]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.671      ;
; 13.299 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg5                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[40]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.671      ;
; 13.299 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg6                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[40]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.671      ;
; 13.299 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg7                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[40]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.671      ;
; 13.334 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg0                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[39]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.636      ;
; 13.334 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg1                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[39]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.636      ;
; 13.334 ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg2                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[39]                                                         ; clk          ; clk         ; 20.000       ; -0.062     ; 6.636      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; g26_note_timer_board:Gate1|TRIGGER                                                                                                               ; g26_note_timer_board:Gate1|TRIGGER                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[2]                   ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[2]                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WAIT_COMMAND       ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WAIT_COMMAND         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[1]                   ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[1]                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[0]                   ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[0]                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_ERASE_CYCLE        ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_ERASE_CYCLE          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WRITE_CYCLE        ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WRITE_CYCLE          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|state[3]                                                                                       ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|state[3]                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_READ               ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_READ                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE~_Duplicate_8     ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE~_Duplicate_8       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_READ                   ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_READ                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|state[2]                                                                                       ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|state[2]                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|state[1]                                                                                       ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|state[1]                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WAIT_UNTIL_WRITTEN ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WAIT_UNTIL_WRITTEN   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WAIT_COMMAND           ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WAIT_COMMAND             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|Bcount[0]                                                                                         ; g26_flash_read:Gate2|g26_audio_interface:Gate3|Bcount[0]                                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|Bcount[2]                                                                                         ; g26_flash_read:Gate2|g26_audio_interface:Gate3|Bcount[2]                                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|Mcount                                                                                            ; g26_flash_read:Gate2|g26_audio_interface:Gate3|Mcount                                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|Bcount[1]                                                                                         ; g26_flash_read:Gate2|g26_audio_interface:Gate3|Bcount[1]                                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_RESET                  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_RESET                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sw_init1                                                                                    ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sw_init1                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sw_init0                                                                                    ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sw_init0                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sab2                                                                                        ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sab2                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sw2b2                                                                                       ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sw2b2                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sw1b2                                                                                       ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sw1b2                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.s0                                                                                          ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.s0                                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sack11                                                                                      ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sack11                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sack21                                                                                      ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sack21                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sack31                                                                                      ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sack31                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.send                                                                                        ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.send                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sab1                                                                                        ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sab1                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sw2b1                                                                                       ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sw2b1                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sw1b1                                                                                       ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sw1b1                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sab3                                                                                        ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sab3                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sw1b3                                                                                       ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sw1b3                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sw2b3                                                                                       ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sw2b3                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state2.sw_write                                                                                   ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state2.sw_write                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|word_count[3]                                                                                     ; g26_flash_read:Gate2|g26_audio_interface:Gate3|word_count[3]                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sack33                                                                                      ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sack33                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|bit_count[0]                                                                                      ; g26_flash_read:Gate2|g26_audio_interface:Gate3|bit_count[0]                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|bit_count[1]                                                                                      ; g26_flash_read:Gate2|g26_audio_interface:Gate3|bit_count[1]                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|bit_count[2]                                                                                      ; g26_flash_read:Gate2|g26_audio_interface:Gate3|bit_count[2]                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|SCI_READY                                                                                         ; g26_flash_read:Gate2|g26_audio_interface:Gate3|SCI_READY                                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.s2                                                                                          ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.s2                                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sack23                                                                                      ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sack23                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sack13                                                                                      ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sack13                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|word_count[1]                                                                                     ; g26_flash_read:Gate2|g26_audio_interface:Gate3|word_count[1]                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|word_count[2]                                                                                     ; g26_flash_read:Gate2|g26_audio_interface:Gate3|word_count[2]                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|word_count[0]                                                                                     ; g26_flash_read:Gate2|g26_audio_interface:Gate3|word_count[0]                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|iflash_address[0]                                                                              ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|iflash_address[0]                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|init                                                                                           ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|init                                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|AUD_BCLK~_Duplicate_1                                                                             ; g26_flash_read:Gate2|g26_audio_interface:Gate3|AUD_BCLK~_Duplicate_1                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; y.WTH                                                                                                                                            ; y.WTH                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; y.WTL                                                                                                                                            ; y.WTL                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; y.WSH                                                                                                                                            ; y.WSH                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state2.sw_init0                                                                                   ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state2.sw_init0                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.241 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[6]                     ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_data[14]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[4]                     ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_data[12]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sw2b1                                                                                       ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sw2b2                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44]                                                                             ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[3]                     ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_data[11]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[1]                     ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_data[9]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; addresscounter[7]                                                                                                                                ; addresscounter[7]                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|Bcount[1]                                                                                         ; g26_flash_read:Gate2|g26_audio_interface:Gate3|Bcount[0]                                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.397      ;
; 0.249 ; g26_note_timer_board:Gate1|count[8]                                                                                                              ; g26_note_timer_board:Gate1|count[8]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[39]                                                                             ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|iflash_address[16]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_counter:U1|cntr_akk:auto_generated|safe_q[23]                                                     ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_counter:U1|cntr_akk:auto_generated|safe_q[23]                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|Bcount[1]                                                                                         ; g26_flash_read:Gate2|g26_audio_interface:Gate3|AUD_BCLK~_Duplicate_1                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.402      ;
; 0.252 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_ACKNOWLEDGE        ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WAIT_COMMAND         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.404      ;
; 0.255 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sack11                                                                                      ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state.sack12                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|word_count[0]                                                                                     ; g26_flash_read:Gate2|g26_audio_interface:Gate3|SCI_WORD2[4]                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|word_count[0]                                                                                     ; g26_flash_read:Gate2|g26_audio_interface:Gate3|SCI_WORD1[1]                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.407      ;
; 0.257 ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|state[2]                                                                                       ; g26_flash_read:Gate2|g26_flash_read_control:Gate1|state[3]                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.409      ;
; 0.257 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|SCI_READY                                                                                         ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state2.sw_write                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.409      ;
; 0.259 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|word_count[0]                                                                                     ; g26_flash_read:Gate2|g26_audio_interface:Gate3|SCI_WORD2[2]                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.411      ;
; 0.259 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|word_count[0]                                                                                     ; g26_flash_read:Gate2|g26_audio_interface:Gate3|SCI_WORD2[0]                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.411      ;
; 0.259 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|word_count[0]                                                                                     ; g26_flash_read:Gate2|g26_audio_interface:Gate3|SCI_WORD1[0]                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.411      ;
; 0.259 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state2.sw_init1                                                                                   ; g26_flash_read:Gate2|g26_audio_interface:Gate3|word_count[1]                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.411      ;
; 0.260 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_ACKNOWLEDGE            ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_ERASE_CYCLE_DELAY    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.412      ;
; 0.260 ; y.WTH                                                                                                                                            ; whetherstop                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.412      ;
; 0.260 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state2.sw_write                                                                                   ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state2.sw_init1                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.412      ;
; 0.260 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state2.sw_write                                                                                   ; g26_flash_read:Gate2|g26_audio_interface:Gate3|state2.sw_init0                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.412      ;
; 0.263 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|cycle_counter[4]                       ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|cycle_counter[4]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.415      ;
; 0.264 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|word_count[2]                                                                                     ; g26_flash_read:Gate2|g26_audio_interface:Gate3|SCI_WORD1[2]                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.416      ;
; 0.265 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_ACKNOWLEDGE            ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_CHECK_WRITE_COMPLETE ; clk          ; clk         ; 0.000        ; 0.000      ; 0.417      ;
; 0.265 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_ACKNOWLEDGE            ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_CHECK_ERASE_DONE     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.417      ;
; 0.265 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|word_count[2]                                                                                     ; g26_flash_read:Gate2|g26_audio_interface:Gate3|SCI_WORD1[3]                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.417      ;
; 0.269 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state.s_ACKNOWLEDGE            ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WAIT_UNTIL_WRITTEN   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.421      ;
; 0.270 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WRITE_CYCLE_DELAY  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[1]                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.422      ;
; 0.270 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WRITE_CYCLE_DELAY  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[0]                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.422      ;
; 0.271 ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WRITE_CYCLE_DELAY  ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WRITE_CYCLE          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.423      ;
; 0.271 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|bit_count[0]                                                                                      ; g26_flash_read:Gate2|g26_audio_interface:Gate3|bit_count[1]                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.423      ;
; 0.276 ; g26_flash_read:Gate2|g26_audio_interface:Gate3|bit_count[0]                                                                                      ; g26_flash_read:Gate2|g26_audio_interface:Gate3|bit_count[2]                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.428      ;
; 0.282 ; addresscounter[7]                                                                                                                                ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a7~porta_address_reg7                                 ; clk          ; clk         ; 0.000        ; 0.065      ; 0.485      ;
; 0.283 ; addresscounter[1]                                                                                                                                ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a7~porta_address_reg1                                 ; clk          ; clk         ; 0.000        ; 0.065      ; 0.486      ;
; 0.288 ; addresscounter[2]                                                                                                                                ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a7~porta_address_reg2                                 ; clk          ; clk         ; 0.000        ; 0.065      ; 0.491      ;
; 0.289 ; addresscounter[3]                                                                                                                                ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a7~porta_address_reg3                                 ; clk          ; clk         ; 0.000        ; 0.065      ; 0.492      ;
; 0.292 ; addresscounter[6]                                                                                                                                ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a7~porta_address_reg6                                 ; clk          ; clk         ; 0.000        ; 0.065      ; 0.495      ;
; 0.294 ; addresscounter[5]                                                                                                                                ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a7~porta_address_reg5                                 ; clk          ; clk         ; 0.000        ; 0.065      ; 0.497      ;
; 0.296 ; addresscounter[4]                                                                                                                                ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a7~porta_address_reg4                                 ; clk          ; clk         ; 0.000        ; 0.065      ; 0.499      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a0~porta_address_reg0 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a0~porta_address_reg0 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a0~porta_address_reg1 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a0~porta_address_reg1 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a0~porta_address_reg2 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a0~porta_address_reg2 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a0~porta_address_reg3 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a0~porta_address_reg3 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a0~porta_address_reg4 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a0~porta_address_reg4 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a0~porta_address_reg5 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a0~porta_address_reg5 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a0~porta_address_reg6 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a0~porta_address_reg6 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a0~porta_address_reg7 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a0~porta_address_reg7 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg0 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg0 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg1 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg1 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg2 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg2 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg3 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg3 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg4 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg4 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg5 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg5 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg6 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg6 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg7 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg7 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_9p01:auto_generated|ram_block1a0~porta_address_reg0                 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_9p01:auto_generated|ram_block1a0~porta_address_reg0                 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_9p01:auto_generated|ram_block1a0~porta_address_reg1                 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_9p01:auto_generated|ram_block1a0~porta_address_reg1                 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_9p01:auto_generated|ram_block1a0~porta_address_reg2                 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_9p01:auto_generated|ram_block1a0~porta_address_reg2                 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g26_note_timer_board:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_9p01:auto_generated|ram_block1a0~porta_address_reg3                 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g26_note_timer_board:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_9p01:auto_generated|ram_block1a0~porta_address_reg3                 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg0                                           ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg0                                           ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg1                                           ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg1                                           ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg2                                           ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg2                                           ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg3                                           ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg3                                           ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg4                                           ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg4                                           ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg5                                           ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg5                                           ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg6                                           ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg6                                           ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg7                                           ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg7                                           ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a7~porta_address_reg0                                           ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a7~porta_address_reg0                                           ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a7~porta_address_reg1                                           ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a7~porta_address_reg1                                           ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a7~porta_address_reg2                                           ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a7~porta_address_reg2                                           ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a7~porta_address_reg3                                           ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a7~porta_address_reg3                                           ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a7~porta_address_reg4                                           ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a7~porta_address_reg4                                           ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a7~porta_address_reg5                                           ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a7~porta_address_reg5                                           ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a7~porta_address_reg6                                           ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a7~porta_address_reg6                                           ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a7~porta_address_reg7                                           ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a7~porta_address_reg7                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; addresscounter[0]                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; addresscounter[0]                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; addresscounter[1]                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; addresscounter[1]                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; addresscounter[2]                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; addresscounter[2]                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; addresscounter[3]                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; addresscounter[3]                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; addresscounter[4]                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; addresscounter[4]                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; addresscounter[5]                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; addresscounter[5]                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; addresscounter[6]                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; addresscounter[6]                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; addresscounter[7]                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; addresscounter[7]                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|cycle_counter[0]                                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|cycle_counter[0]                                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|cycle_counter[1]                                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|cycle_counter[1]                                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|cycle_counter[2]                                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|cycle_counter[2]                                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|cycle_counter[3]                                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|cycle_counter[3]                                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|cycle_counter[4]                                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|cycle_counter[4]                                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[0]                                 ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[0]                                 ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; FL_DQ[*]  ; clk        ; -0.145 ; -0.145 ; Rise       ; clk             ;
;  FL_DQ[0] ; clk        ; -0.403 ; -0.403 ; Rise       ; clk             ;
;  FL_DQ[1] ; clk        ; -0.422 ; -0.422 ; Rise       ; clk             ;
;  FL_DQ[2] ; clk        ; -0.389 ; -0.389 ; Rise       ; clk             ;
;  FL_DQ[3] ; clk        ; -0.371 ; -0.371 ; Rise       ; clk             ;
;  FL_DQ[4] ; clk        ; -0.145 ; -0.145 ; Rise       ; clk             ;
;  FL_DQ[5] ; clk        ; -0.260 ; -0.260 ; Rise       ; clk             ;
;  FL_DQ[6] ; clk        ; -0.148 ; -0.148 ; Rise       ; clk             ;
;  FL_DQ[7] ; clk        ; -0.301 ; -0.301 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; FL_DQ[*]  ; clk        ; 0.542 ; 0.542 ; Rise       ; clk             ;
;  FL_DQ[0] ; clk        ; 0.523 ; 0.523 ; Rise       ; clk             ;
;  FL_DQ[1] ; clk        ; 0.542 ; 0.542 ; Rise       ; clk             ;
;  FL_DQ[2] ; clk        ; 0.509 ; 0.509 ; Rise       ; clk             ;
;  FL_DQ[3] ; clk        ; 0.491 ; 0.491 ; Rise       ; clk             ;
;  FL_DQ[4] ; clk        ; 0.265 ; 0.265 ; Rise       ; clk             ;
;  FL_DQ[5] ; clk        ; 0.380 ; 0.380 ; Rise       ; clk             ;
;  FL_DQ[6] ; clk        ; 0.268 ; 0.268 ; Rise       ; clk             ;
;  FL_DQ[7] ; clk        ; 0.421 ; 0.421 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; AUD_BCLK     ; clk        ; 3.209 ; 3.209 ; Rise       ; clk             ;
; AUD_DACDAT   ; clk        ; 3.198 ; 3.198 ; Rise       ; clk             ;
; AUD_DACLRCK  ; clk        ; 3.208 ; 3.208 ; Rise       ; clk             ;
; AUD_MCLK     ; clk        ; 3.209 ; 3.209 ; Rise       ; clk             ;
; FL_ADDR[*]   ; clk        ; 3.212 ; 3.212 ; Rise       ; clk             ;
;  FL_ADDR[0]  ; clk        ; 3.212 ; 3.212 ; Rise       ; clk             ;
;  FL_ADDR[1]  ; clk        ; 3.193 ; 3.193 ; Rise       ; clk             ;
;  FL_ADDR[2]  ; clk        ; 3.191 ; 3.191 ; Rise       ; clk             ;
;  FL_ADDR[3]  ; clk        ; 3.189 ; 3.189 ; Rise       ; clk             ;
;  FL_ADDR[4]  ; clk        ; 3.172 ; 3.172 ; Rise       ; clk             ;
;  FL_ADDR[5]  ; clk        ; 3.181 ; 3.181 ; Rise       ; clk             ;
;  FL_ADDR[6]  ; clk        ; 3.181 ; 3.181 ; Rise       ; clk             ;
;  FL_ADDR[7]  ; clk        ; 3.172 ; 3.172 ; Rise       ; clk             ;
;  FL_ADDR[8]  ; clk        ; 3.189 ; 3.189 ; Rise       ; clk             ;
;  FL_ADDR[9]  ; clk        ; 3.175 ; 3.175 ; Rise       ; clk             ;
;  FL_ADDR[10] ; clk        ; 3.163 ; 3.163 ; Rise       ; clk             ;
;  FL_ADDR[11] ; clk        ; 3.165 ; 3.165 ; Rise       ; clk             ;
;  FL_ADDR[12] ; clk        ; 3.193 ; 3.193 ; Rise       ; clk             ;
;  FL_ADDR[13] ; clk        ; 3.197 ; 3.197 ; Rise       ; clk             ;
;  FL_ADDR[14] ; clk        ; 3.197 ; 3.197 ; Rise       ; clk             ;
;  FL_ADDR[15] ; clk        ; 3.197 ; 3.197 ; Rise       ; clk             ;
;  FL_ADDR[16] ; clk        ; 3.197 ; 3.197 ; Rise       ; clk             ;
;  FL_ADDR[17] ; clk        ; 3.212 ; 3.212 ; Rise       ; clk             ;
;  FL_ADDR[18] ; clk        ; 3.172 ; 3.172 ; Rise       ; clk             ;
;  FL_ADDR[19] ; clk        ; 3.159 ; 3.159 ; Rise       ; clk             ;
;  FL_ADDR[20] ; clk        ; 3.175 ; 3.175 ; Rise       ; clk             ;
;  FL_ADDR[21] ; clk        ; 3.179 ; 3.179 ; Rise       ; clk             ;
; FL_CE_N      ; clk        ; 3.193 ; 3.193 ; Rise       ; clk             ;
; FL_DQ[*]     ; clk        ; 3.222 ; 3.222 ; Rise       ; clk             ;
;  FL_DQ[0]    ; clk        ; 3.211 ; 3.211 ; Rise       ; clk             ;
;  FL_DQ[1]    ; clk        ; 3.211 ; 3.211 ; Rise       ; clk             ;
;  FL_DQ[2]    ; clk        ; 3.209 ; 3.209 ; Rise       ; clk             ;
;  FL_DQ[3]    ; clk        ; 3.209 ; 3.209 ; Rise       ; clk             ;
;  FL_DQ[4]    ; clk        ; 3.219 ; 3.219 ; Rise       ; clk             ;
;  FL_DQ[5]    ; clk        ; 3.221 ; 3.221 ; Rise       ; clk             ;
;  FL_DQ[6]    ; clk        ; 3.222 ; 3.222 ; Rise       ; clk             ;
;  FL_DQ[7]    ; clk        ; 3.212 ; 3.212 ; Rise       ; clk             ;
; FL_OE_N      ; clk        ; 3.191 ; 3.191 ; Rise       ; clk             ;
; FL_RST_N     ; clk        ; 3.171 ; 3.171 ; Rise       ; clk             ;
; FL_WE_N      ; clk        ; 3.172 ; 3.172 ; Rise       ; clk             ;
; I2C_SCLK     ; clk        ; 3.209 ; 3.209 ; Rise       ; clk             ;
; I2C_SDAT     ; clk        ; 3.229 ; 3.229 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; AUD_BCLK     ; clk        ; 3.209 ; 3.209 ; Rise       ; clk             ;
; AUD_DACDAT   ; clk        ; 3.198 ; 3.198 ; Rise       ; clk             ;
; AUD_DACLRCK  ; clk        ; 3.208 ; 3.208 ; Rise       ; clk             ;
; AUD_MCLK     ; clk        ; 3.209 ; 3.209 ; Rise       ; clk             ;
; FL_ADDR[*]   ; clk        ; 3.159 ; 3.159 ; Rise       ; clk             ;
;  FL_ADDR[0]  ; clk        ; 3.212 ; 3.212 ; Rise       ; clk             ;
;  FL_ADDR[1]  ; clk        ; 3.193 ; 3.193 ; Rise       ; clk             ;
;  FL_ADDR[2]  ; clk        ; 3.191 ; 3.191 ; Rise       ; clk             ;
;  FL_ADDR[3]  ; clk        ; 3.189 ; 3.189 ; Rise       ; clk             ;
;  FL_ADDR[4]  ; clk        ; 3.172 ; 3.172 ; Rise       ; clk             ;
;  FL_ADDR[5]  ; clk        ; 3.181 ; 3.181 ; Rise       ; clk             ;
;  FL_ADDR[6]  ; clk        ; 3.181 ; 3.181 ; Rise       ; clk             ;
;  FL_ADDR[7]  ; clk        ; 3.172 ; 3.172 ; Rise       ; clk             ;
;  FL_ADDR[8]  ; clk        ; 3.189 ; 3.189 ; Rise       ; clk             ;
;  FL_ADDR[9]  ; clk        ; 3.175 ; 3.175 ; Rise       ; clk             ;
;  FL_ADDR[10] ; clk        ; 3.163 ; 3.163 ; Rise       ; clk             ;
;  FL_ADDR[11] ; clk        ; 3.165 ; 3.165 ; Rise       ; clk             ;
;  FL_ADDR[12] ; clk        ; 3.193 ; 3.193 ; Rise       ; clk             ;
;  FL_ADDR[13] ; clk        ; 3.197 ; 3.197 ; Rise       ; clk             ;
;  FL_ADDR[14] ; clk        ; 3.197 ; 3.197 ; Rise       ; clk             ;
;  FL_ADDR[15] ; clk        ; 3.197 ; 3.197 ; Rise       ; clk             ;
;  FL_ADDR[16] ; clk        ; 3.197 ; 3.197 ; Rise       ; clk             ;
;  FL_ADDR[17] ; clk        ; 3.212 ; 3.212 ; Rise       ; clk             ;
;  FL_ADDR[18] ; clk        ; 3.172 ; 3.172 ; Rise       ; clk             ;
;  FL_ADDR[19] ; clk        ; 3.159 ; 3.159 ; Rise       ; clk             ;
;  FL_ADDR[20] ; clk        ; 3.175 ; 3.175 ; Rise       ; clk             ;
;  FL_ADDR[21] ; clk        ; 3.179 ; 3.179 ; Rise       ; clk             ;
; FL_CE_N      ; clk        ; 3.193 ; 3.193 ; Rise       ; clk             ;
; FL_DQ[*]     ; clk        ; 3.199 ; 3.199 ; Rise       ; clk             ;
;  FL_DQ[0]    ; clk        ; 3.201 ; 3.201 ; Rise       ; clk             ;
;  FL_DQ[1]    ; clk        ; 3.201 ; 3.201 ; Rise       ; clk             ;
;  FL_DQ[2]    ; clk        ; 3.199 ; 3.199 ; Rise       ; clk             ;
;  FL_DQ[3]    ; clk        ; 3.199 ; 3.199 ; Rise       ; clk             ;
;  FL_DQ[4]    ; clk        ; 3.209 ; 3.209 ; Rise       ; clk             ;
;  FL_DQ[5]    ; clk        ; 3.211 ; 3.211 ; Rise       ; clk             ;
;  FL_DQ[6]    ; clk        ; 3.212 ; 3.212 ; Rise       ; clk             ;
;  FL_DQ[7]    ; clk        ; 3.202 ; 3.202 ; Rise       ; clk             ;
; FL_OE_N      ; clk        ; 3.191 ; 3.191 ; Rise       ; clk             ;
; FL_RST_N     ; clk        ; 3.171 ; 3.171 ; Rise       ; clk             ;
; FL_WE_N      ; clk        ; 3.172 ; 3.172 ; Rise       ; clk             ;
; I2C_SCLK     ; clk        ; 3.209 ; 3.209 ; Rise       ; clk             ;
; I2C_SDAT     ; clk        ; 3.219 ; 3.219 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------+
; Propagation Delay                                                    ;
+------------+-------------------------+-------+-------+-------+-------+
; Input Port ; Output Port             ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------------------+-------+-------+-------+-------+
; songnumber ; segmentsofnotenumber[0] ; 4.484 ; 4.484 ; 4.484 ; 4.484 ;
; songnumber ; segmentsofnotenumber[1] ; 4.255 ; 4.255 ; 4.255 ; 4.255 ;
; songnumber ; segmentsofnotenumber[2] ; 4.411 ; 4.411 ; 4.411 ; 4.411 ;
; songnumber ; segmentsofnotenumber[3] ; 4.341 ; 4.341 ; 4.341 ; 4.341 ;
; songnumber ; segmentsofnotenumber[4] ; 4.333 ; 4.333 ; 4.333 ; 4.333 ;
; songnumber ; segmentsofnotenumber[5] ; 4.506 ; 4.506 ; 4.506 ; 4.506 ;
; songnumber ; segmentsofnotenumber[6] ; 4.658 ; 4.658 ; 4.658 ; 4.658 ;
; songnumber ; segmentsofoctave[0]     ; 4.646 ; 4.646 ; 4.646 ; 4.646 ;
; songnumber ; segmentsofoctave[1]     ; 4.442 ; 4.442 ; 4.442 ; 4.442 ;
; songnumber ; segmentsofoctave[2]     ; 4.695 ; 4.695 ; 4.695 ; 4.695 ;
; songnumber ; segmentsofoctave[3]     ; 4.625 ; 4.625 ; 4.625 ; 4.625 ;
; songnumber ; segmentsofoctave[4]     ; 4.269 ; 4.269 ; 4.269 ; 4.269 ;
; songnumber ; segmentsofoctave[5]     ; 4.510 ; 4.510 ; 4.510 ; 4.510 ;
; songnumber ; segmentsofoctave[6]     ; 4.654 ; 4.654 ; 4.654 ; 4.654 ;
; songnumber ; segmentsofvolume[0]     ; 4.583 ; 4.583 ; 4.583 ; 4.583 ;
; songnumber ; segmentsofvolume[1]     ; 4.063 ; 4.063 ; 4.063 ; 4.063 ;
; songnumber ; segmentsofvolume[2]     ; 4.164 ; 4.164 ; 4.164 ; 4.164 ;
; songnumber ; segmentsofvolume[3]     ; 4.342 ; 4.342 ; 4.342 ; 4.342 ;
; songnumber ; segmentsofvolume[4]     ; 4.316 ; 4.316 ; 4.316 ; 4.316 ;
; songnumber ; segmentsofvolume[5]     ; 4.570 ; 4.570 ; 4.570 ; 4.570 ;
; songnumber ; segmentsofvolume[6]     ; 4.660 ; 4.660 ; 4.660 ; 4.660 ;
+------------+-------------------------+-------+-------+-------+-------+


+----------------------------------------------------------------------+
; Minimum Propagation Delay                                            ;
+------------+-------------------------+-------+-------+-------+-------+
; Input Port ; Output Port             ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------------------+-------+-------+-------+-------+
; songnumber ; segmentsofnotenumber[0] ; 4.308 ; 4.308 ; 4.308 ; 4.308 ;
; songnumber ; segmentsofnotenumber[1] ; 4.073 ; 4.073 ; 4.073 ; 4.073 ;
; songnumber ; segmentsofnotenumber[2] ; 4.232 ; 4.232 ; 4.232 ; 4.232 ;
; songnumber ; segmentsofnotenumber[3] ; 4.164 ; 4.164 ; 4.164 ; 4.164 ;
; songnumber ; segmentsofnotenumber[4] ; 4.148 ; 4.148 ; 4.148 ; 4.148 ;
; songnumber ; segmentsofnotenumber[5] ; 4.330 ; 4.330 ; 4.330 ; 4.330 ;
; songnumber ; segmentsofnotenumber[6] ; 4.481 ; 4.481 ; 4.481 ; 4.481 ;
; songnumber ; segmentsofoctave[0]     ; 4.425 ; 4.425 ; 4.425 ; 4.425 ;
; songnumber ; segmentsofoctave[1]     ; 4.224 ; 4.224 ; 4.224 ; 4.224 ;
; songnumber ; segmentsofoctave[2]     ; 4.117 ; 4.117 ; 4.117 ; 4.117 ;
; songnumber ; segmentsofoctave[3]     ; 4.409 ; 4.409 ; 4.409 ; 4.409 ;
; songnumber ; segmentsofoctave[4]     ; 3.724 ; 3.724 ; 3.724 ; 3.724 ;
; songnumber ; segmentsofoctave[5]     ; 4.300 ; 4.300 ; 4.300 ; 4.300 ;
; songnumber ; segmentsofoctave[6]     ; 4.445 ; 4.445 ; 4.445 ; 4.445 ;
; songnumber ; segmentsofvolume[0]     ; 4.342 ; 4.342 ; 4.342 ; 4.342 ;
; songnumber ; segmentsofvolume[1]     ; 3.822 ; 3.822 ; 3.822 ; 3.822 ;
; songnumber ; segmentsofvolume[2]     ; 3.920 ; 3.920 ; 3.920 ; 3.920 ;
; songnumber ; segmentsofvolume[3]     ; 4.101 ; 4.101 ; 4.101 ; 4.101 ;
; songnumber ; segmentsofvolume[4]     ; 4.065 ; 4.065 ; 4.065 ; 4.065 ;
; songnumber ; segmentsofvolume[5]     ; 4.316 ; 4.316 ; 4.316 ; 4.316 ;
; songnumber ; segmentsofvolume[6]     ; 4.419 ; 4.419 ; 4.419 ; 4.419 ;
+------------+-------------------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 4.083 ; 0.215 ; N/A      ; N/A     ; 7.686               ;
;  clk             ; 4.083 ; 0.215 ; N/A      ; N/A     ; 7.686               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk             ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; FL_DQ[*]  ; clk        ; 0.728 ; 0.728 ; Rise       ; clk             ;
;  FL_DQ[0] ; clk        ; 0.092 ; 0.092 ; Rise       ; clk             ;
;  FL_DQ[1] ; clk        ; 0.057 ; 0.057 ; Rise       ; clk             ;
;  FL_DQ[2] ; clk        ; 0.219 ; 0.219 ; Rise       ; clk             ;
;  FL_DQ[3] ; clk        ; 0.245 ; 0.245 ; Rise       ; clk             ;
;  FL_DQ[4] ; clk        ; 0.728 ; 0.728 ; Rise       ; clk             ;
;  FL_DQ[5] ; clk        ; 0.452 ; 0.452 ; Rise       ; clk             ;
;  FL_DQ[6] ; clk        ; 0.630 ; 0.630 ; Rise       ; clk             ;
;  FL_DQ[7] ; clk        ; 0.398 ; 0.398 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; FL_DQ[*]  ; clk        ; 0.542 ; 0.542 ; Rise       ; clk             ;
;  FL_DQ[0] ; clk        ; 0.523 ; 0.523 ; Rise       ; clk             ;
;  FL_DQ[1] ; clk        ; 0.542 ; 0.542 ; Rise       ; clk             ;
;  FL_DQ[2] ; clk        ; 0.509 ; 0.509 ; Rise       ; clk             ;
;  FL_DQ[3] ; clk        ; 0.491 ; 0.491 ; Rise       ; clk             ;
;  FL_DQ[4] ; clk        ; 0.265 ; 0.265 ; Rise       ; clk             ;
;  FL_DQ[5] ; clk        ; 0.380 ; 0.380 ; Rise       ; clk             ;
;  FL_DQ[6] ; clk        ; 0.268 ; 0.268 ; Rise       ; clk             ;
;  FL_DQ[7] ; clk        ; 0.421 ; 0.421 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; AUD_BCLK     ; clk        ; 5.716 ; 5.716 ; Rise       ; clk             ;
; AUD_DACDAT   ; clk        ; 5.705 ; 5.705 ; Rise       ; clk             ;
; AUD_DACLRCK  ; clk        ; 5.715 ; 5.715 ; Rise       ; clk             ;
; AUD_MCLK     ; clk        ; 5.716 ; 5.716 ; Rise       ; clk             ;
; FL_ADDR[*]   ; clk        ; 5.720 ; 5.720 ; Rise       ; clk             ;
;  FL_ADDR[0]  ; clk        ; 5.720 ; 5.720 ; Rise       ; clk             ;
;  FL_ADDR[1]  ; clk        ; 5.698 ; 5.698 ; Rise       ; clk             ;
;  FL_ADDR[2]  ; clk        ; 5.696 ; 5.696 ; Rise       ; clk             ;
;  FL_ADDR[3]  ; clk        ; 5.695 ; 5.695 ; Rise       ; clk             ;
;  FL_ADDR[4]  ; clk        ; 5.677 ; 5.677 ; Rise       ; clk             ;
;  FL_ADDR[5]  ; clk        ; 5.687 ; 5.687 ; Rise       ; clk             ;
;  FL_ADDR[6]  ; clk        ; 5.687 ; 5.687 ; Rise       ; clk             ;
;  FL_ADDR[7]  ; clk        ; 5.677 ; 5.677 ; Rise       ; clk             ;
;  FL_ADDR[8]  ; clk        ; 5.695 ; 5.695 ; Rise       ; clk             ;
;  FL_ADDR[9]  ; clk        ; 5.680 ; 5.680 ; Rise       ; clk             ;
;  FL_ADDR[10] ; clk        ; 5.668 ; 5.668 ; Rise       ; clk             ;
;  FL_ADDR[11] ; clk        ; 5.670 ; 5.670 ; Rise       ; clk             ;
;  FL_ADDR[12] ; clk        ; 5.698 ; 5.698 ; Rise       ; clk             ;
;  FL_ADDR[13] ; clk        ; 5.702 ; 5.702 ; Rise       ; clk             ;
;  FL_ADDR[14] ; clk        ; 5.702 ; 5.702 ; Rise       ; clk             ;
;  FL_ADDR[15] ; clk        ; 5.702 ; 5.702 ; Rise       ; clk             ;
;  FL_ADDR[16] ; clk        ; 5.702 ; 5.702 ; Rise       ; clk             ;
;  FL_ADDR[17] ; clk        ; 5.720 ; 5.720 ; Rise       ; clk             ;
;  FL_ADDR[18] ; clk        ; 5.677 ; 5.677 ; Rise       ; clk             ;
;  FL_ADDR[19] ; clk        ; 5.663 ; 5.663 ; Rise       ; clk             ;
;  FL_ADDR[20] ; clk        ; 5.680 ; 5.680 ; Rise       ; clk             ;
;  FL_ADDR[21] ; clk        ; 5.683 ; 5.683 ; Rise       ; clk             ;
; FL_CE_N      ; clk        ; 5.698 ; 5.698 ; Rise       ; clk             ;
; FL_DQ[*]     ; clk        ; 5.720 ; 5.720 ; Rise       ; clk             ;
;  FL_DQ[0]    ; clk        ; 5.706 ; 5.706 ; Rise       ; clk             ;
;  FL_DQ[1]    ; clk        ; 5.706 ; 5.706 ; Rise       ; clk             ;
;  FL_DQ[2]    ; clk        ; 5.703 ; 5.703 ; Rise       ; clk             ;
;  FL_DQ[3]    ; clk        ; 5.703 ; 5.703 ; Rise       ; clk             ;
;  FL_DQ[4]    ; clk        ; 5.715 ; 5.715 ; Rise       ; clk             ;
;  FL_DQ[5]    ; clk        ; 5.716 ; 5.716 ; Rise       ; clk             ;
;  FL_DQ[6]    ; clk        ; 5.720 ; 5.720 ; Rise       ; clk             ;
;  FL_DQ[7]    ; clk        ; 5.710 ; 5.710 ; Rise       ; clk             ;
; FL_OE_N      ; clk        ; 5.696 ; 5.696 ; Rise       ; clk             ;
; FL_RST_N     ; clk        ; 5.676 ; 5.676 ; Rise       ; clk             ;
; FL_WE_N      ; clk        ; 5.677 ; 5.677 ; Rise       ; clk             ;
; I2C_SCLK     ; clk        ; 5.716 ; 5.716 ; Rise       ; clk             ;
; I2C_SDAT     ; clk        ; 5.726 ; 5.726 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; AUD_BCLK     ; clk        ; 3.209 ; 3.209 ; Rise       ; clk             ;
; AUD_DACDAT   ; clk        ; 3.198 ; 3.198 ; Rise       ; clk             ;
; AUD_DACLRCK  ; clk        ; 3.208 ; 3.208 ; Rise       ; clk             ;
; AUD_MCLK     ; clk        ; 3.209 ; 3.209 ; Rise       ; clk             ;
; FL_ADDR[*]   ; clk        ; 3.159 ; 3.159 ; Rise       ; clk             ;
;  FL_ADDR[0]  ; clk        ; 3.212 ; 3.212 ; Rise       ; clk             ;
;  FL_ADDR[1]  ; clk        ; 3.193 ; 3.193 ; Rise       ; clk             ;
;  FL_ADDR[2]  ; clk        ; 3.191 ; 3.191 ; Rise       ; clk             ;
;  FL_ADDR[3]  ; clk        ; 3.189 ; 3.189 ; Rise       ; clk             ;
;  FL_ADDR[4]  ; clk        ; 3.172 ; 3.172 ; Rise       ; clk             ;
;  FL_ADDR[5]  ; clk        ; 3.181 ; 3.181 ; Rise       ; clk             ;
;  FL_ADDR[6]  ; clk        ; 3.181 ; 3.181 ; Rise       ; clk             ;
;  FL_ADDR[7]  ; clk        ; 3.172 ; 3.172 ; Rise       ; clk             ;
;  FL_ADDR[8]  ; clk        ; 3.189 ; 3.189 ; Rise       ; clk             ;
;  FL_ADDR[9]  ; clk        ; 3.175 ; 3.175 ; Rise       ; clk             ;
;  FL_ADDR[10] ; clk        ; 3.163 ; 3.163 ; Rise       ; clk             ;
;  FL_ADDR[11] ; clk        ; 3.165 ; 3.165 ; Rise       ; clk             ;
;  FL_ADDR[12] ; clk        ; 3.193 ; 3.193 ; Rise       ; clk             ;
;  FL_ADDR[13] ; clk        ; 3.197 ; 3.197 ; Rise       ; clk             ;
;  FL_ADDR[14] ; clk        ; 3.197 ; 3.197 ; Rise       ; clk             ;
;  FL_ADDR[15] ; clk        ; 3.197 ; 3.197 ; Rise       ; clk             ;
;  FL_ADDR[16] ; clk        ; 3.197 ; 3.197 ; Rise       ; clk             ;
;  FL_ADDR[17] ; clk        ; 3.212 ; 3.212 ; Rise       ; clk             ;
;  FL_ADDR[18] ; clk        ; 3.172 ; 3.172 ; Rise       ; clk             ;
;  FL_ADDR[19] ; clk        ; 3.159 ; 3.159 ; Rise       ; clk             ;
;  FL_ADDR[20] ; clk        ; 3.175 ; 3.175 ; Rise       ; clk             ;
;  FL_ADDR[21] ; clk        ; 3.179 ; 3.179 ; Rise       ; clk             ;
; FL_CE_N      ; clk        ; 3.193 ; 3.193 ; Rise       ; clk             ;
; FL_DQ[*]     ; clk        ; 3.199 ; 3.199 ; Rise       ; clk             ;
;  FL_DQ[0]    ; clk        ; 3.201 ; 3.201 ; Rise       ; clk             ;
;  FL_DQ[1]    ; clk        ; 3.201 ; 3.201 ; Rise       ; clk             ;
;  FL_DQ[2]    ; clk        ; 3.199 ; 3.199 ; Rise       ; clk             ;
;  FL_DQ[3]    ; clk        ; 3.199 ; 3.199 ; Rise       ; clk             ;
;  FL_DQ[4]    ; clk        ; 3.209 ; 3.209 ; Rise       ; clk             ;
;  FL_DQ[5]    ; clk        ; 3.211 ; 3.211 ; Rise       ; clk             ;
;  FL_DQ[6]    ; clk        ; 3.212 ; 3.212 ; Rise       ; clk             ;
;  FL_DQ[7]    ; clk        ; 3.202 ; 3.202 ; Rise       ; clk             ;
; FL_OE_N      ; clk        ; 3.191 ; 3.191 ; Rise       ; clk             ;
; FL_RST_N     ; clk        ; 3.171 ; 3.171 ; Rise       ; clk             ;
; FL_WE_N      ; clk        ; 3.172 ; 3.172 ; Rise       ; clk             ;
; I2C_SCLK     ; clk        ; 3.209 ; 3.209 ; Rise       ; clk             ;
; I2C_SDAT     ; clk        ; 3.219 ; 3.219 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Progagation Delay                                                        ;
+------------+-------------------------+--------+--------+--------+--------+
; Input Port ; Output Port             ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------------------+--------+--------+--------+--------+
; songnumber ; segmentsofnotenumber[0] ; 10.280 ; 10.280 ; 10.280 ; 10.280 ;
; songnumber ; segmentsofnotenumber[1] ; 9.611  ; 9.611  ; 9.611  ; 9.611  ;
; songnumber ; segmentsofnotenumber[2] ; 9.948  ; 9.948  ; 9.948  ; 9.948  ;
; songnumber ; segmentsofnotenumber[3] ; 9.738  ; 9.738  ; 9.738  ; 9.738  ;
; songnumber ; segmentsofnotenumber[4] ; 9.744  ; 9.744  ; 9.744  ; 9.744  ;
; songnumber ; segmentsofnotenumber[5] ; 10.297 ; 10.297 ; 10.297 ; 10.297 ;
; songnumber ; segmentsofnotenumber[6] ; 10.667 ; 10.667 ; 10.667 ; 10.667 ;
; songnumber ; segmentsofoctave[0]     ; 10.857 ; 10.857 ; 10.857 ; 10.857 ;
; songnumber ; segmentsofoctave[1]     ; 10.249 ; 10.249 ; 10.249 ; 10.249 ;
; songnumber ; segmentsofoctave[2]     ; 11.088 ; 11.088 ; 11.088 ; 11.088 ;
; songnumber ; segmentsofoctave[3]     ; 10.849 ; 10.849 ; 10.849 ; 10.849 ;
; songnumber ; segmentsofoctave[4]     ; 9.583  ; 9.583  ; 9.583  ; 9.583  ;
; songnumber ; segmentsofoctave[5]     ; 10.326 ; 10.326 ; 10.326 ; 10.326 ;
; songnumber ; segmentsofoctave[6]     ; 10.843 ; 10.843 ; 10.843 ; 10.843 ;
; songnumber ; segmentsofvolume[0]     ; 10.801 ; 10.801 ; 10.801 ; 10.801 ;
; songnumber ; segmentsofvolume[1]     ; 9.133  ; 9.133  ; 9.133  ; 9.133  ;
; songnumber ; segmentsofvolume[2]     ; 9.397  ; 9.397  ; 9.397  ; 9.397  ;
; songnumber ; segmentsofvolume[3]     ; 9.866  ; 9.866  ; 9.866  ; 9.866  ;
; songnumber ; segmentsofvolume[4]     ; 9.817  ; 9.817  ; 9.817  ; 9.817  ;
; songnumber ; segmentsofvolume[5]     ; 10.641 ; 10.641 ; 10.641 ; 10.641 ;
; songnumber ; segmentsofvolume[6]     ; 10.896 ; 10.896 ; 10.896 ; 10.896 ;
+------------+-------------------------+--------+--------+--------+--------+


+----------------------------------------------------------------------+
; Minimum Progagation Delay                                            ;
+------------+-------------------------+-------+-------+-------+-------+
; Input Port ; Output Port             ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------------------+-------+-------+-------+-------+
; songnumber ; segmentsofnotenumber[0] ; 4.308 ; 4.308 ; 4.308 ; 4.308 ;
; songnumber ; segmentsofnotenumber[1] ; 4.073 ; 4.073 ; 4.073 ; 4.073 ;
; songnumber ; segmentsofnotenumber[2] ; 4.232 ; 4.232 ; 4.232 ; 4.232 ;
; songnumber ; segmentsofnotenumber[3] ; 4.164 ; 4.164 ; 4.164 ; 4.164 ;
; songnumber ; segmentsofnotenumber[4] ; 4.148 ; 4.148 ; 4.148 ; 4.148 ;
; songnumber ; segmentsofnotenumber[5] ; 4.330 ; 4.330 ; 4.330 ; 4.330 ;
; songnumber ; segmentsofnotenumber[6] ; 4.481 ; 4.481 ; 4.481 ; 4.481 ;
; songnumber ; segmentsofoctave[0]     ; 4.425 ; 4.425 ; 4.425 ; 4.425 ;
; songnumber ; segmentsofoctave[1]     ; 4.224 ; 4.224 ; 4.224 ; 4.224 ;
; songnumber ; segmentsofoctave[2]     ; 4.117 ; 4.117 ; 4.117 ; 4.117 ;
; songnumber ; segmentsofoctave[3]     ; 4.409 ; 4.409 ; 4.409 ; 4.409 ;
; songnumber ; segmentsofoctave[4]     ; 3.724 ; 3.724 ; 3.724 ; 3.724 ;
; songnumber ; segmentsofoctave[5]     ; 4.300 ; 4.300 ; 4.300 ; 4.300 ;
; songnumber ; segmentsofoctave[6]     ; 4.445 ; 4.445 ; 4.445 ; 4.445 ;
; songnumber ; segmentsofvolume[0]     ; 4.342 ; 4.342 ; 4.342 ; 4.342 ;
; songnumber ; segmentsofvolume[1]     ; 3.822 ; 3.822 ; 3.822 ; 3.822 ;
; songnumber ; segmentsofvolume[2]     ; 3.920 ; 3.920 ; 3.920 ; 3.920 ;
; songnumber ; segmentsofvolume[3]     ; 4.101 ; 4.101 ; 4.101 ; 4.101 ;
; songnumber ; segmentsofvolume[4]     ; 4.065 ; 4.065 ; 4.065 ; 4.065 ;
; songnumber ; segmentsofvolume[5]     ; 4.316 ; 4.316 ; 4.316 ; 4.316 ;
; songnumber ; segmentsofvolume[6]     ; 4.419 ; 4.419 ; 4.419 ; 4.419 ;
+------------+-------------------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 735260   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 735260   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Mon Apr 13 14:10:15 2015
Info: Command: quartus_sta lab5 -c lab5
Info: qsta_default_script.tcl version: #2
Warning: Ignored assignments for entity "lab5" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity lab5 -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity lab5 -section_id "Root Region" was ignored
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Reading SDC File: 'g26_lab5_FSM.sdc'
Warning: For set_input_delay/set_output_delay, port AUD_BCLK relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port AUD_BCLK relative to clock clk does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port AUD_DACDAT relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port AUD_DACDAT relative to clock clk does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port AUD_DACLRCK relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port AUD_DACLRCK relative to clock clk does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port AUD_MCLK relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port AUD_MCLK relative to clock clk does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[0] relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[0] relative to clock clk does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[10] relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[10] relative to clock clk does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[11] relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[11] relative to clock clk does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[12] relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[12] relative to clock clk does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[13] relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[13] relative to clock clk does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[14] relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[14] relative to clock clk does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[15] relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[15] relative to clock clk does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[16] relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[16] relative to clock clk does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[17] relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[17] relative to clock clk does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[18] relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[18] relative to clock clk does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[19] relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[19] relative to clock clk does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[1] relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[1] relative to clock clk does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[20] relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[20] relative to clock clk does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[21] relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[21] relative to clock clk does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[2] relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[2] relative to clock clk does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[3] relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[3] relative to clock clk does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[4] relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[4] relative to clock clk does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[5] relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[5] relative to clock clk does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[6] relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[6] relative to clock clk does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[7] relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[7] relative to clock clk does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[8] relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[8] relative to clock clk does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[9] relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port FL_ADDR[9] relative to clock clk does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port FL_CE_N relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port FL_CE_N relative to clock clk does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port FL_DQ[0] relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port FL_DQ[0] relative to clock clk does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port FL_DQ[1] relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port FL_DQ[1] relative to clock clk does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port FL_DQ[2] relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port FL_DQ[2] relative to clock clk does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port FL_DQ[3] relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port FL_DQ[3] relative to clock clk does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port FL_DQ[4] relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port FL_DQ[4] relative to clock clk does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port FL_DQ[5] relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port FL_DQ[5] relative to clock clk does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port FL_DQ[6] relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port FL_DQ[6] relative to clock clk does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port FL_DQ[7] relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port FL_DQ[7] relative to clock clk does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port FL_OE_N relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port FL_OE_N relative to clock clk does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port FL_RST_N relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port FL_RST_N relative to clock clk does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port FL_WE_N relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port FL_WE_N relative to clock clk does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port I2C_SCLK relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port I2C_SCLK relative to clock clk does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port I2C_SDAT relative to clock clk does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port I2C_SDAT relative to clock clk does not have delay for flag (rise, min)
Info: Analyzing Slow Model
Info: Worst-case setup slack is 4.083
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.083         0.000 clk 
Info: Worst-case hold slack is 0.445
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.445         0.000 clk 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 7.686
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     7.686         0.000 clk 
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info: Started post-fitting delay annotation
Warning: Found 62 output pins without output pin load capacitance assignment
    Info: Pin "I2C_SDAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "triggerforled" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "segmentsofnotenumber[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "segmentsofnotenumber[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "segmentsofnotenumber[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "segmentsofnotenumber[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "segmentsofnotenumber[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "segmentsofnotenumber[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "segmentsofnotenumber[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "segmentsofoctave[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "segmentsofoctave[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "segmentsofoctave[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "segmentsofoctave[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "segmentsofoctave[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "segmentsofoctave[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "segmentsofoctave[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "segmentsofvolume[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "segmentsofvolume[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "segmentsofvolume[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "segmentsofvolume[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "segmentsofvolume[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "segmentsofvolume[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "segmentsofvolume[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_CE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_OE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_RST_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_MCLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_BCLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_DACDAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_DACLRCK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "I2C_SCLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Worst-case setup slack is 6.771
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     6.771         0.000 clk 
Info: Worst-case hold slack is 0.215
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.215         0.000 clk 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 8.077
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     8.077         0.000 clk 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is fully constrained for setup requirements
Info: Design is fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 84 warnings
    Info: Peak virtual memory: 228 megabytes
    Info: Processing ended: Mon Apr 13 14:10:49 2015
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:02


