TRACE::2022-02-23.20:00:03::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:03::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:03::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:03::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:00:03::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:03::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:00:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-02-23.20:00:04::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2022-02-23.20:00:04::SCWWriter::formatted JSON is {
	"platformName":	"ADC_interface_low_Hz_mk2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ADC_interface_low_Hz_mk2",
	"platHandOff":	"C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/design_1_wrapper_mk2.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper_mk2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-02-23.20:00:04::SCWWriter::formatted JSON is {
	"platformName":	"ADC_interface_low_Hz_mk2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ADC_interface_low_Hz_mk2",
	"platHandOff":	"C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/design_1_wrapper_mk2.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper_mk2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ADC_interface_low_Hz_mk2",
	"systems":	[{
			"systemName":	"ADC_interface_low_Hz_mk2",
			"systemDesc":	"ADC_interface_low_Hz_mk2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ADC_interface_low_Hz_mk2"
		}]
}
TRACE::2022-02-23.20:00:04::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-02-23.20:00:04::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2022-02-23.20:00:04::SCWWriter::formatted JSON is {
	"platformName":	"ADC_interface_low_Hz_mk2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ADC_interface_low_Hz_mk2",
	"platHandOff":	"C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/design_1_wrapper_mk2.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper_mk2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ADC_interface_low_Hz_mk2",
	"systems":	[{
			"systemName":	"ADC_interface_low_Hz_mk2",
			"systemDesc":	"ADC_interface_low_Hz_mk2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ADC_interface_low_Hz_mk2"
		}]
}
TRACE::2022-02-23.20:00:04::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:04::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:04::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:04::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:00:04::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:04::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:00:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-23.20:00:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-23.20:00:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:00:04::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:04::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:04::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:04::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:00:04::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:04::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:00:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-23.20:00:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-23.20:00:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:00:04::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:04::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:04::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:04::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:00:04::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:04::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:00:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-23.20:00:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-23.20:00:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:00:04::SCWDomain::checking for install qemu data   : 
TRACE::2022-02-23.20:00:04::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:04::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:04::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:04::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:00:04::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:04::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:00:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-23.20:00:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-23.20:00:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:00:04::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:04::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:04::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:04::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:00:04::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:04::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:00:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-23.20:00:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-23.20:00:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:00:04::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:04::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:04::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:04::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:00:04::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:04::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:00:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-23.20:00:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-23.20:00:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:00:04::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:04::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-02-23.20:00:04::SCWMssOS::No sw design opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:04::SCWMssOS::mss does not exists at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:04::SCWMssOS::Creating sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:04::SCWMssOS::Adding the swdes entry, created swdb C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss with des name C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:04::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:04::SCWMssOS::Writing mss at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:04::SCWMssOS::Completed writing the mss file at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp
TRACE::2022-02-23.20:00:04::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-02-23.20:00:04::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-02-23.20:00:04::SCWMssOS::Completed writing the mss file at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp
TRACE::2022-02-23.20:00:04::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-02-23.20:00:06::SCWMssOS::Saving the mss changes C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-02-23.20:00:06::SCWMssOS::Writing the mss file completed C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWMssOS::Commit changes completed.
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:00:06::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:00:06::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-02-23.20:00:06::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:00:06::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:00:06::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-02-23.20:00:06::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:00:06::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:00:06::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-02-23.20:00:06::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWWriter::formatted JSON is {
	"platformName":	"ADC_interface_low_Hz_mk2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ADC_interface_low_Hz_mk2",
	"platHandOff":	"C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/design_1_wrapper_mk2.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper_mk2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ADC_interface_low_Hz_mk2",
	"systems":	[{
			"systemName":	"ADC_interface_low_Hz_mk2",
			"systemDesc":	"ADC_interface_low_Hz_mk2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ADC_interface_low_Hz_mk2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"406f64e03333d168727a7cc528a41858",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-02-23.20:00:06::SCWPlatform::Started generating the artifacts platform ADC_interface_low_Hz_mk2
TRACE::2022-02-23.20:00:06::SCWPlatform::Sanity checking of platform is completed
LOG::2022-02-23.20:00:06::SCWPlatform::Started generating the artifacts for system configuration ADC_interface_low_Hz_mk2
LOG::2022-02-23.20:00:06::SCWSystem::Checking the domain standalone_domain
LOG::2022-02-23.20:00:06::SCWSystem::Not a boot domain 
LOG::2022-02-23.20:00:06::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-02-23.20:00:06::SCWDomain::Generating domain artifcats
TRACE::2022-02-23.20:00:06::SCWMssOS::Generating standalone artifcats
TRACE::2022-02-23.20:00:06::SCWMssOS:: Copying the user libraries. 
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:00:06::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:00:06::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-02-23.20:00:06::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWMssOS::Completed writing the mss file at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp
TRACE::2022-02-23.20:00:06::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-02-23.20:00:06::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-02-23.20:00:06::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-02-23.20:00:06::SCWMssOS::skipping the bsp build ... 
TRACE::2022-02-23.20:00:06::SCWMssOS::Copying to export directory.
TRACE::2022-02-23.20:00:06::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-02-23.20:00:06::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-02-23.20:00:06::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-02-23.20:00:06::SCWSystem::Completed Processing the sysconfig ADC_interface_low_Hz_mk2
LOG::2022-02-23.20:00:06::SCWPlatform::Completed generating the artifacts for system configuration ADC_interface_low_Hz_mk2
TRACE::2022-02-23.20:00:06::SCWPlatform::Started preparing the platform 
TRACE::2022-02-23.20:00:06::SCWSystem::Writing the bif file for system config ADC_interface_low_Hz_mk2
TRACE::2022-02-23.20:00:06::SCWSystem::dir created 
TRACE::2022-02-23.20:00:06::SCWSystem::Writing the bif 
TRACE::2022-02-23.20:00:06::SCWPlatform::Started writing the spfm file 
TRACE::2022-02-23.20:00:06::SCWPlatform::Started writing the xpfm file 
TRACE::2022-02-23.20:00:06::SCWPlatform::Completed generating the platform
TRACE::2022-02-23.20:00:06::SCWMssOS::Saving the mss changes C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-02-23.20:00:06::SCWMssOS::Completed writemss as part of save.
TRACE::2022-02-23.20:00:06::SCWMssOS::Commit changes completed.
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:00:06::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:00:06::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-02-23.20:00:06::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:00:06::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:00:06::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-02-23.20:00:06::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:00:06::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:00:06::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-02-23.20:00:06::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWWriter::formatted JSON is {
	"platformName":	"ADC_interface_low_Hz_mk2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ADC_interface_low_Hz_mk2",
	"platHandOff":	"C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/design_1_wrapper_mk2.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper_mk2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ADC_interface_low_Hz_mk2",
	"systems":	[{
			"systemName":	"ADC_interface_low_Hz_mk2",
			"systemDesc":	"ADC_interface_low_Hz_mk2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ADC_interface_low_Hz_mk2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"406f64e03333d168727a7cc528a41858",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-02-23.20:00:06::SCWPlatform::updated the xpfm file.
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:00:06::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:00:06::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-02-23.20:00:06::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWMssOS::Saving the mss changes C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-02-23.20:00:06::SCWMssOS::Completed writemss as part of save.
TRACE::2022-02-23.20:00:06::SCWMssOS::Commit changes completed.
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:00:06::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:00:06::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-02-23.20:00:06::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:00:06::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:00:06::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-02-23.20:00:06::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:00:06::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:00:06::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-02-23.20:00:06::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWWriter::formatted JSON is {
	"platformName":	"ADC_interface_low_Hz_mk2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ADC_interface_low_Hz_mk2",
	"platHandOff":	"C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/design_1_wrapper_mk2.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper_mk2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ADC_interface_low_Hz_mk2",
	"systems":	[{
			"systemName":	"ADC_interface_low_Hz_mk2",
			"systemDesc":	"ADC_interface_low_Hz_mk2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ADC_interface_low_Hz_mk2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"406f64e03333d168727a7cc528a41858",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:00:06::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:00:06::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-02-23.20:00:06::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:00:06::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:00:06::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-02-23.20:00:06::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:00:06::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:00:06::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-02-23.20:00:06::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWMssOS::Saving the mss changes C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-02-23.20:00:06::SCWMssOS::Completed writemss as part of save.
TRACE::2022-02-23.20:00:06::SCWMssOS::Commit changes completed.
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:00:06::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:00:06::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-02-23.20:00:06::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:00:06::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:00:06::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-02-23.20:00:06::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:00:06::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:00:06::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-02-23.20:00:06::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWWriter::formatted JSON is {
	"platformName":	"ADC_interface_low_Hz_mk2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ADC_interface_low_Hz_mk2",
	"platHandOff":	"C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/design_1_wrapper_mk2.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper_mk2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ADC_interface_low_Hz_mk2",
	"systems":	[{
			"systemName":	"ADC_interface_low_Hz_mk2",
			"systemDesc":	"ADC_interface_low_Hz_mk2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ADC_interface_low_Hz_mk2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"406f64e03333d168727a7cc528a41858",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-02-23.20:00:06::SCWMssOS::Saving the mss changes C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-02-23.20:00:06::SCWMssOS::Completed writemss as part of save.
TRACE::2022-02-23.20:00:06::SCWMssOS::Commit changes completed.
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:00:06::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:00:06::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-02-23.20:00:06::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:00:06::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:00:06::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-02-23.20:00:06::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:00:06::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-02-23.20:00:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:00:06::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-02-23.20:00:06::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWWriter::formatted JSON is {
	"platformName":	"ADC_interface_low_Hz_mk2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ADC_interface_low_Hz_mk2",
	"platHandOff":	"C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/design_1_wrapper_mk2.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper_mk2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ADC_interface_low_Hz_mk2",
	"systems":	[{
			"systemName":	"ADC_interface_low_Hz_mk2",
			"systemDesc":	"ADC_interface_low_Hz_mk2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ADC_interface_low_Hz_mk2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"406f64e03333d168727a7cc528a41858",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-02-23.20:00:06::SCWPlatform::Clearing the existing platform
TRACE::2022-02-23.20:00:06::SCWSystem::Clearing the existing sysconfig
TRACE::2022-02-23.20:00:06::SCWMssOS::Removing the swdes entry for  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:06::SCWSystem::Clearing the domains completed.
TRACE::2022-02-23.20:00:06::SCWPlatform::Clearing the opened hw db.
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform:: Platform location is C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:00:06::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:00:06::SCWPlatform::Removing the HwDB with name C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:00:06::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:06::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:00:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-02-23.20:00:07::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2022-02-23.20:00:07::SCWReader::Active system found as  ADC_interface_low_Hz_mk2
TRACE::2022-02-23.20:00:07::SCWReader::Handling sysconfig ADC_interface_low_Hz_mk2
TRACE::2022-02-23.20:00:07::SCWDomain::checking for install qemu data   : 
TRACE::2022-02-23.20:00:07::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:07::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:07::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:07::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:00:07::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:07::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:00:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-02-23.20:00:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-02-23.20:00:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:00:07::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:07::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:07::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:07::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:00:07::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:07::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:00:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-02-23.20:00:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-02-23.20:00:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:00:07::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:07::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:07::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:07::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:00:07::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:07::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:00:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-02-23.20:00:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-02-23.20:00:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:00:07::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:07::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:07::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:07::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:00:07::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:07::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:00:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-02-23.20:00:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-02-23.20:00:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:00:07::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:07::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-02-23.20:00:07::SCWMssOS::No sw design opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:07::SCWMssOS::mss exists loading the mss file  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:07::SCWMssOS::Opened the sw design from mss  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:07::SCWMssOS::Adding the swdes entry C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-02-23.20:00:07::SCWMssOS::updating the scw layer about changes
TRACE::2022-02-23.20:00:07::SCWMssOS::Opened the sw design.  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:07::SCWMssOS::Saving the mss changes C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-02-23.20:00:07::SCWMssOS::Completed writemss as part of save.
TRACE::2022-02-23.20:00:07::SCWMssOS::Commit changes completed.
TRACE::2022-02-23.20:00:07::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-02-23.20:00:07::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-02-23.20:00:07::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:07::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:07::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:07::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:00:07::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:00:07::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:00:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-02-23.20:00:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-02-23.20:00:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:00:07::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-02-23.20:00:07::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:00:07::SCWReader::No isolation master present  
LOG::2022-02-23.20:01:19::SCWPlatform::Started generating the artifacts platform ADC_interface_low_Hz_mk2
TRACE::2022-02-23.20:01:19::SCWPlatform::Sanity checking of platform is completed
LOG::2022-02-23.20:01:19::SCWPlatform::Started generating the artifacts for system configuration ADC_interface_low_Hz_mk2
LOG::2022-02-23.20:01:19::SCWSystem::Checking the domain standalone_domain
LOG::2022-02-23.20:01:19::SCWSystem::Not a boot domain 
LOG::2022-02-23.20:01:19::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-02-23.20:01:19::SCWDomain::Generating domain artifcats
TRACE::2022-02-23.20:01:19::SCWMssOS::Generating standalone artifcats
TRACE::2022-02-23.20:01:19::SCWMssOS:: Copying the user libraries. 
TRACE::2022-02-23.20:01:19::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:01:19::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:01:19::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:01:19::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:01:19::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:01:19::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:01:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-02-23.20:01:19::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-02-23.20:01:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:01:19::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:01:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-02-23.20:01:19::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:01:19::SCWMssOS::Completed writing the mss file at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp
TRACE::2022-02-23.20:01:19::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:01:19::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-02-23.20:01:19::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-02-23.20:01:19::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-02-23.20:01:19::SCWMssOS::doing bsp build ... 
TRACE::2022-02-23.20:01:19::SCWMssOS::System Command Ran  C: & cd  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp & make 
TRACE::2022-02-23.20:01:20::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-02-23.20:01:20::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-02-23.20:01:20::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2022-02-23.20:01:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_7/src"

TRACE::2022-02-23.20:01:20::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-23.20:01:20::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-02-23.20:01:20::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:01:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_14/src"

TRACE::2022-02-23.20:01:20::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_14/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-23.20:01:20::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-02-23.20:01:20::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:01:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_8/src"

TRACE::2022-02-23.20:01:20::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-23.20:01:20::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-02-23.20:01:20::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:01:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_13/src"

TRACE::2022-02-23.20:01:20::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-02-23.20:01:20::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-02-23.20:01:20::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:01:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_8/src"

TRACE::2022-02-23.20:01:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_6/src"

TRACE::2022-02-23.20:01:20::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-02-23.20:01:20::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-02-23.20:01:20::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:01:20::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-02-23.20:01:20::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-02-23.20:01:20::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:01:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_7/src"

TRACE::2022-02-23.20:01:20::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-02-23.20:01:20::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-02-23.20:01:20::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:01:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_14/src"

TRACE::2022-02-23.20:01:20::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_14/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-02-23.20:01:20::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-02-23.20:01:20::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:01:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_8/src"

TRACE::2022-02-23.20:01:20::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-02-23.20:01:20::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-02-23.20:01:20::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:01:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_13/src"

TRACE::2022-02-23.20:01:20::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_13/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-02-23.20:01:20::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-02-23.20:01:20::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:01:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_8/src"

TRACE::2022-02-23.20:01:20::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2022-02-23.20:01:20::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2022-02-23.20:01:20::SCWMssOS::tra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:01:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_6/src"

TRACE::2022-02-23.20:01:20::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-02-23.20:01:20::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-02-23.20:01:20::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

ERROR::2022-02-23.20:01:21::SCWMssOS::Failed to build  the bsp sources for domain - standalone_domain
ERROR::2022-02-23.20:01:21::SCWSystem::Error in Processing the domain standalone_domain
LOG::2022-02-23.20:03:27::SCWPlatform::Started generating the artifacts platform ADC_interface_low_Hz_mk2
TRACE::2022-02-23.20:03:27::SCWPlatform::Sanity checking of platform is completed
LOG::2022-02-23.20:03:27::SCWPlatform::Started generating the artifacts for system configuration ADC_interface_low_Hz_mk2
LOG::2022-02-23.20:03:27::SCWSystem::Checking the domain standalone_domain
LOG::2022-02-23.20:03:27::SCWSystem::Not a boot domain 
LOG::2022-02-23.20:03:27::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-02-23.20:03:27::SCWDomain::Generating domain artifcats
TRACE::2022-02-23.20:03:27::SCWMssOS::Generating standalone artifcats
TRACE::2022-02-23.20:03:27::SCWMssOS:: Copying the user libraries. 
TRACE::2022-02-23.20:03:27::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:03:27::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:03:27::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:03:27::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:03:27::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:03:27::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:03:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-02-23.20:03:27::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-02-23.20:03:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:03:27::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:03:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-02-23.20:03:27::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:03:27::SCWMssOS::Completed writing the mss file at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp
TRACE::2022-02-23.20:03:27::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:03:27::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-02-23.20:03:27::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-02-23.20:03:27::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-02-23.20:03:27::SCWMssOS::doing bsp build ... 
TRACE::2022-02-23.20:03:27::SCWMssOS::System Command Ran  C: & cd  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp & make 
TRACE::2022-02-23.20:03:27::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-02-23.20:03:27::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-02-23.20:03:27::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2022-02-23.20:03:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_7/src"

TRACE::2022-02-23.20:03:27::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-23.20:03:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-02-23.20:03:27::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:03:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_14/src"

TRACE::2022-02-23.20:03:27::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_14/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-23.20:03:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-02-23.20:03:27::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:03:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_8/src"

TRACE::2022-02-23.20:03:27::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-23.20:03:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-02-23.20:03:27::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:03:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_13/src"

TRACE::2022-02-23.20:03:27::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-02-23.20:03:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-02-23.20:03:27::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:03:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_8/src"

TRACE::2022-02-23.20:03:27::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-02-23.20:03:27::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-02-23.20:03:27::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:03:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_6/src"

TRACE::2022-02-23.20:03:28::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-02-23.20:03:28::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-02-23.20:03:28::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:03:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_7/src"

TRACE::2022-02-23.20:03:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_14/src"

TRACE::2022-02-23.20:03:28::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-02-23.20:03:28::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-02-23.20:03:28::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:03:28::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_14/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-02-23.20:03:28::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-02-23.20:03:28::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:03:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_8/src"

TRACE::2022-02-23.20:03:28::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-02-23.20:03:28::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-02-23.20:03:28::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:03:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_13/src"

TRACE::2022-02-23.20:03:28::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_13/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-02-23.20:03:28::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-02-23.20:03:28::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:03:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_8/src"

TRACE::2022-02-23.20:03:28::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2022-02-23.20:03:28::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2022-02-23.20:03:28::SCWMssOS::tra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:03:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_6/src"

TRACE::2022-02-23.20:03:28::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-02-23.20:03:28::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-02-23.20:03:28::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

ERROR::2022-02-23.20:03:28::SCWMssOS::Failed to build  the bsp sources for domain - standalone_domain
ERROR::2022-02-23.20:03:28::SCWSystem::Error in Processing the domain standalone_domain
LOG::2022-02-23.20:04:48::SCWPlatform::Started generating the artifacts platform ADC_interface_low_Hz_mk2
TRACE::2022-02-23.20:04:48::SCWPlatform::Sanity checking of platform is completed
LOG::2022-02-23.20:04:48::SCWPlatform::Started generating the artifacts for system configuration ADC_interface_low_Hz_mk2
LOG::2022-02-23.20:04:48::SCWSystem::Checking the domain standalone_domain
LOG::2022-02-23.20:04:48::SCWSystem::Not a boot domain 
LOG::2022-02-23.20:04:48::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-02-23.20:04:48::SCWDomain::Generating domain artifcats
TRACE::2022-02-23.20:04:48::SCWMssOS::Generating standalone artifcats
TRACE::2022-02-23.20:04:48::SCWMssOS:: Copying the user libraries. 
TRACE::2022-02-23.20:04:48::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:04:48::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:04:48::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:04:48::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:04:48::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:04:48::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:04:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-02-23.20:04:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-02-23.20:04:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:04:48::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:04:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-02-23.20:04:48::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:04:48::SCWMssOS::Completed writing the mss file at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp
TRACE::2022-02-23.20:04:48::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:04:48::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-02-23.20:04:48::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-02-23.20:04:48::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-02-23.20:04:48::SCWMssOS::doing bsp build ... 
TRACE::2022-02-23.20:04:48::SCWMssOS::System Command Ran  C: & cd  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp & make 
TRACE::2022-02-23.20:04:48::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-02-23.20:04:48::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-02-23.20:04:48::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2022-02-23.20:04:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_7/src"

TRACE::2022-02-23.20:04:48::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-23.20:04:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-02-23.20:04:48::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:04:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_14/src"

TRACE::2022-02-23.20:04:48::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_14/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-23.20:04:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-02-23.20:04:48::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:04:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_8/src"

TRACE::2022-02-23.20:04:48::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-23.20:04:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-02-23.20:04:48::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:04:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_13/src"

TRACE::2022-02-23.20:04:48::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-02-23.20:04:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-02-23.20:04:48::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:04:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_8/src"

TRACE::2022-02-23.20:04:48::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-02-23.20:04:48::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-02-23.20:04:48::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:04:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_6/src"

TRACE::2022-02-23.20:04:48::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-02-23.20:04:48::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-02-23.20:04:48::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:04:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_7/src"

TRACE::2022-02-23.20:04:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_14/src"

TRACE::2022-02-23.20:04:48::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-02-23.20:04:48::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-02-23.20:04:48::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:04:48::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_14/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-02-23.20:04:48::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-02-23.20:04:48::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:04:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_8/src"

TRACE::2022-02-23.20:04:48::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-02-23.20:04:48::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-02-23.20:04:48::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:04:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_13/src"

TRACE::2022-02-23.20:04:48::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_13/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-02-23.20:04:48::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-02-23.20:04:48::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:04:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_8/src"

TRACE::2022-02-23.20:04:48::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2022-02-23.20:04:48::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2022-02-23.20:04:48::SCWMssOS::tra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:04:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_6/src"

TRACE::2022-02-23.20:04:48::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-02-23.20:04:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-02-23.20:04:48::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

ERROR::2022-02-23.20:04:49::SCWMssOS::Failed to build  the bsp sources for domain - standalone_domain
ERROR::2022-02-23.20:04:49::SCWSystem::Error in Processing the domain standalone_domain
TRACE::2022-02-23.20:06:05::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:06:05::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:06:05::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:06:05::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:06:05::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:06:05::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:06:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-02-23.20:06:05::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2022-02-23.20:06:05::SCWReader::Active system found as  ADC_interface_low_Hz_mk2
TRACE::2022-02-23.20:06:05::SCWReader::Handling sysconfig ADC_interface_low_Hz_mk2
TRACE::2022-02-23.20:06:05::SCWDomain::checking for install qemu data   : 
TRACE::2022-02-23.20:06:05::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:06:05::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:06:05::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:06:05::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:06:05::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:06:05::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:06:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-02-23.20:06:05::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-02-23.20:06:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:06:05::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:06:05::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:06:05::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:06:05::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:06:05::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:06:05::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:06:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-02-23.20:06:05::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-02-23.20:06:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:06:05::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:06:05::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:06:05::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:06:05::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:06:05::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:06:05::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:06:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-02-23.20:06:05::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-02-23.20:06:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:06:05::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:06:05::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:06:05::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:06:05::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:06:05::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:06:05::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:06:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-02-23.20:06:05::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-02-23.20:06:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:06:05::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:06:05::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-02-23.20:06:05::SCWMssOS::No sw design opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:06:05::SCWMssOS::mss exists loading the mss file  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:06:05::SCWMssOS::Opened the sw design from mss  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:06:05::SCWMssOS::Adding the swdes entry C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-02-23.20:06:05::SCWMssOS::updating the scw layer about changes
TRACE::2022-02-23.20:06:06::SCWMssOS::Opened the sw design.  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:06:06::SCWMssOS::Saving the mss changes C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:06:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-02-23.20:06:06::SCWMssOS::Completed writemss as part of save.
TRACE::2022-02-23.20:06:06::SCWMssOS::Commit changes completed.
TRACE::2022-02-23.20:06:06::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-02-23.20:06:06::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-02-23.20:06:06::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:06:06::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:06:06::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:06:06::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:06:06::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:06:06::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:06:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-02-23.20:06:06::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-02-23.20:06:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:06:06::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:06:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-02-23.20:06:06::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:06:06::SCWReader::No isolation master present  
LOG::2022-02-23.20:10:24::SCWPlatform::Started generating the artifacts platform ADC_interface_low_Hz_mk2
TRACE::2022-02-23.20:10:24::SCWPlatform::Sanity checking of platform is completed
LOG::2022-02-23.20:10:24::SCWPlatform::Started generating the artifacts for system configuration ADC_interface_low_Hz_mk2
LOG::2022-02-23.20:10:24::SCWSystem::Checking the domain standalone_domain
LOG::2022-02-23.20:10:24::SCWSystem::Not a boot domain 
LOG::2022-02-23.20:10:24::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-02-23.20:10:24::SCWDomain::Generating domain artifcats
TRACE::2022-02-23.20:10:24::SCWMssOS::Generating standalone artifcats
TRACE::2022-02-23.20:10:24::SCWMssOS:: Copying the user libraries. 
TRACE::2022-02-23.20:10:24::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:10:24::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:10:24::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:10:24::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:10:24::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:10:24::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:10:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-02-23.20:10:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-02-23.20:10:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-02-23.20:10:24::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:10:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/design_1_wrapper_mk2/microblaze_0/standalone_microblaze_0/bsp/system.mss|system_0||

TRACE::2022-02-23.20:10:24::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:10:24::SCWMssOS::Completed writing the mss file at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp
TRACE::2022-02-23.20:10:24::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:10:24::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-02-23.20:10:24::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-02-23.20:10:24::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-02-23.20:10:24::SCWMssOS::doing bsp build ... 
TRACE::2022-02-23.20:10:24::SCWMssOS::System Command Ran  C: & cd  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp & make 
TRACE::2022-02-23.20:10:24::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-02-23.20:10:24::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-02-23.20:10:24::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2022-02-23.20:10:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_7/src"

TRACE::2022-02-23.20:10:25::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-23.20:10:25::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-02-23.20:10:25::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:10:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_14/src"

TRACE::2022-02-23.20:10:25::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_14/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-23.20:10:25::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-02-23.20:10:25::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:10:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_8/src"

TRACE::2022-02-23.20:10:25::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-02-23.20:10:25::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-02-23.20:10:25::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:10:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_13/src"

TRACE::2022-02-23.20:10:25::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-02-23.20:10:25::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-02-23.20:10:25::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:10:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_8/src"

TRACE::2022-02-23.20:10:25::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-02-23.20:10:25::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-02-23.20:10:25::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:10:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_6/src"

TRACE::2022-02-23.20:10:25::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-02-23.20:10:25::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-02-23.20:10:25::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:10:25::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_7/src"

TRACE::2022-02-23.20:10:25::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_14/src"

TRACE::2022-02-23.20:10:25::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-02-23.20:10:25::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-02-23.20:10:25::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:10:25::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_14/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-02-23.20:10:25::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-02-23.20:10:25::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:10:25::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_8/src"

TRACE::2022-02-23.20:10:25::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-02-23.20:10:25::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-02-23.20:10:25::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:10:25::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_13/src"

TRACE::2022-02-23.20:10:25::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_13/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-02-23.20:10:25::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-02-23.20:10:25::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:10:25::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_8/src"

TRACE::2022-02-23.20:10:25::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2022-02-23.20:10:25::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2022-02-23.20:10:25::SCWMssOS::tra -fno-tree-loop-distribute-patterns"

TRACE::2022-02-23.20:10:25::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_6/src"

TRACE::2022-02-23.20:10:25::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-02-23.20:10:25::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-02-23.20:10:25::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

ERROR::2022-02-23.20:10:25::SCWMssOS::Failed to build  the bsp sources for domain - standalone_domain
ERROR::2022-02-23.20:10:25::SCWSystem::Error in Processing the domain standalone_domain
TRACE::2022-02-23.20:11:26::SCWPlatform::Clearing the existing platform
TRACE::2022-02-23.20:11:26::SCWSystem::Clearing the existing sysconfig
TRACE::2022-02-23.20:11:26::SCWMssOS::Removing the swdes entry for  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-02-23.20:11:26::SCWSystem::Clearing the domains completed.
TRACE::2022-02-23.20:11:26::SCWPlatform::Clearing the opened hw db.
TRACE::2022-02-23.20:11:26::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:11:26::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:11:26::SCWPlatform:: Platform location is C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw
TRACE::2022-02-23.20:11:26::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
TRACE::2022-02-23.20:11:26::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-02-23.20:11:26::SCWPlatform::Removing the HwDB with name C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk2.vitus/ADC_interface_low_Hz_mk2/hw/design_1_wrapper_mk2.xsa
