Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    6  Alloctr    6  Proc 1774 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL1
Cell Max-Routing-Layer = METAL8
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA78) needs more than one tracks
Warning: Layer METAL7 pitch 0.410 may be too small: wire/via-down 0.410, wire/via-up 0.500. (ZRT-026)
Transition layer name: METAL7(6)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   83  Alloctr   84  Proc   88 
[End of Read DB] Total (MB): Used   90  Alloctr   91  Proc 1862 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,343.36,340.44)
Number of routing layers = 8
layer METAL1, dir Hor, min width = 0.16, min space = 0.18 pitch = 0.41
layer METAL2, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.46
layer METAL3, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL4, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.46
layer METAL5, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL6, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.46
layer METAL7, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL8, dir Ver, min width = 0.40, min space = 0.42 pitch = 1.00
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   91  Alloctr   92  Proc 1862 
Net statistics:
Total number of nets     = 6077
Number of nets to route  = 6075
Number of nets with min-layer-mode soft = 8
Number of nets with min-layer-mode soft-cost-medium = 8
Number of nets with max-layer-mode hard = 6
6 nets are partially connected,
 of which 0 are detail routed and 6 are global routed.
4 nets are fully connected,
 of which 2 are detail routed and 2 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   93  Alloctr   94  Proc 1863 
Average gCell capacity  2.69     on layer (1)    METAL1
Average gCell capacity  7.63     on layer (2)    METAL2
Average gCell capacity  8.76     on layer (3)    METAL3
Average gCell capacity  7.64     on layer (4)    METAL4
Average gCell capacity  8.77     on layer (5)    METAL5
Average gCell capacity  7.06     on layer (6)    METAL6
Average gCell capacity  7.62     on layer (7)    METAL7
Average gCell capacity  3.72     on layer (8)    METAL8
Average number of tracks per gCell 9.03  on layer (1)    METAL1
Average number of tracks per gCell 8.12  on layer (2)    METAL2
Average number of tracks per gCell 9.03  on layer (3)    METAL3
Average number of tracks per gCell 8.12  on layer (4)    METAL4
Average number of tracks per gCell 9.03  on layer (5)    METAL5
Average number of tracks per gCell 8.12  on layer (6)    METAL6
Average number of tracks per gCell 9.03  on layer (7)    METAL7
Average number of tracks per gCell 3.75  on layer (8)    METAL8
Number of gCells = 67712
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   93  Alloctr   94  Proc 1864 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    1 
[End of Build Data] Total (MB): Used   93  Alloctr   94  Proc 1864 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    2 
[End of Blocked Pin Detection] Total (MB): Used   93  Alloctr   94  Proc 1866 
Information: Using 1 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    3  Alloctr    3  Proc    3 
[End of Initial Routing] Total (MB): Used   97  Alloctr   98  Proc 1870 
Initial. Routing result:
Initial. Both Dirs: Overflow =   905 Max = 6 GRCs =   883 (5.22%)
Initial. H routing: Overflow =   344 Max = 4 (GRCs =  1) GRCs =   304 (3.59%)
Initial. V routing: Overflow =   561 Max = 6 (GRCs =  1) GRCs =   579 (6.84%)
Initial. METAL1     Overflow =     3 Max = 1 (GRCs =  2) GRCs =     5 (0.06%)
Initial. METAL2     Overflow =   535 Max = 6 (GRCs =  1) GRCs =   553 (6.53%)
Initial. METAL3     Overflow =   340 Max = 4 (GRCs =  1) GRCs =   299 (3.53%)
Initial. METAL4     Overflow =    26 Max = 1 (GRCs = 26) GRCs =    26 (0.31%)
Initial. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 209878.48
Initial. Layer METAL1 wire length = 1012.40
Initial. Layer METAL2 wire length = 49453.12
Initial. Layer METAL3 wire length = 90778.13
Initial. Layer METAL4 wire length = 53763.44
Initial. Layer METAL5 wire length = 14191.50
Initial. Layer METAL6 wire length = 85.05
Initial. Layer METAL7 wire length = 254.19
Initial. Layer METAL8 wire length = 340.62
Initial. Total Number of Contacts = 45993
Initial. Via via1 count = 21643
Initial. Via via2 count = 18234
Initial. Via via3 count = 5600
Initial. Via via4 count = 477
Initial. Via via5 count = 16
Initial. Via via6 count = 11
Initial. Via via7 count = 12
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   97  Alloctr   98  Proc 1870 
phase1. Routing result:
phase1. Both Dirs: Overflow =   460 Max = 5 GRCs =   383 (2.26%)
phase1. H routing: Overflow =     3 Max = 1 (GRCs =  2) GRCs =     5 (0.06%)
phase1. V routing: Overflow =   456 Max = 5 (GRCs =  4) GRCs =   378 (4.47%)
phase1. METAL1     Overflow =     3 Max = 1 (GRCs =  2) GRCs =     5 (0.06%)
phase1. METAL2     Overflow =   456 Max = 5 (GRCs =  4) GRCs =   378 (4.47%)
phase1. METAL3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 210736.58
phase1. Layer METAL1 wire length = 1011.39
phase1. Layer METAL2 wire length = 48090.95
phase1. Layer METAL3 wire length = 87044.82
phase1. Layer METAL4 wire length = 55474.95
phase1. Layer METAL5 wire length = 18170.10
phase1. Layer METAL6 wire length = 349.54
phase1. Layer METAL7 wire length = 254.19
phase1. Layer METAL8 wire length = 340.62
phase1. Total Number of Contacts = 46670
phase1. Via via1 count = 21628
phase1. Via via2 count = 18197
phase1. Via via3 count = 6014
phase1. Via via4 count = 775
phase1. Via via5 count = 33
phase1. Via via6 count = 11
phase1. Via via7 count = 12
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   97  Alloctr   98  Proc 1870 
phase2. Routing result:
phase2. Both Dirs: Overflow =   276 Max = 4 GRCs =   211 (1.25%)
phase2. H routing: Overflow =     2 Max = 1 (GRCs =  1) GRCs =     4 (0.05%)
phase2. V routing: Overflow =   273 Max = 4 (GRCs =  3) GRCs =   207 (2.45%)
phase2. METAL1     Overflow =     2 Max = 1 (GRCs =  1) GRCs =     4 (0.05%)
phase2. METAL2     Overflow =   273 Max = 4 (GRCs =  3) GRCs =   207 (2.45%)
phase2. METAL3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 210743.26
phase2. Layer METAL1 wire length = 1010.15
phase2. Layer METAL2 wire length = 48098.61
phase2. Layer METAL3 wire length = 87046.09
phase2. Layer METAL4 wire length = 55473.96
phase2. Layer METAL5 wire length = 18170.10
phase2. Layer METAL6 wire length = 349.54
phase2. Layer METAL7 wire length = 254.19
phase2. Layer METAL8 wire length = 340.62
phase2. Total Number of Contacts = 46666
phase2. Via via1 count = 21626
phase2. Via via2 count = 18196
phase2. Via via3 count = 6013
phase2. Via via4 count = 775
phase2. Via via5 count = 33
phase2. Via via6 count = 11
phase2. Via via7 count = 12
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    7  Alloctr    7  Proc    7 
[End of Whole Chip Routing] Total (MB): Used   97  Alloctr   98  Proc 1870 

Congestion utilization per direction:
Average vertical track utilization   = 19.96 %
Peak    vertical track utilization   = 83.33 %
Average horizontal track utilization = 16.69 %
Peak    horizontal track utilization = 84.21 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   97  Alloctr   97  Proc 1870 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   90  Alloctr   91  Proc   96 
[GR: Done] Total (MB): Used   97  Alloctr   97  Proc 1870 
Writing out congestion map...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc   96 
[End of Global Routing] Total (MB): Used    6  Alloctr    7  Proc 1870 

                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
29%...43%...57%...71%...86%...100% done.

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 76 horizontal rows
    40 pre-routes for placement blockage/checking
    117 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : aes_core
  Version: S-2021.06-SP1
  Date   : Sun Oct 17 13:58:49 2021
****************************************
Std cell utilization: 97.97%  (45864/(46816-0))
(Non-fixed + Fixed)
Std cell utilization: 97.96%  (45740/(46816-124))
(Non-fixed only)
Chip area:            46816    sites, bbox (30.00 30.00 313.36 310.44) um
Std cell area:        45864    sites, (non-fixed:45740  fixed:124)
                      5642     cells, (non-fixed:5635   fixed:7)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      124      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       134 
Avg. std cell width:  3.67 um 
Site array:           unit     (width: 0.46 um, height: 3.69 um, rows: 76)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : aes_core
  Version: S-2021.06-SP1
  Date   : Sun Oct 17 13:58:49 2021
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL1     none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     none          ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
METAL7     none          ---         ---       via additive      ---
METAL8     none          ---         ---       via additive      ---
Legalizing 5566 illegal cells...
Starting legalizer.
Warning: Density is 98.0% (PSYN-1010)
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : aes_core
  Version: S-2021.06-SP1
  Date   : Sun Oct 17 13:58:49 2021
****************************************

avg cell displacement:    1.159 um ( 0.31 row height)
max cell displacement:    7.145 um ( 1.94 row height)
std deviation:            0.731 um ( 0.20 row height)
number of cell moved:      5163 cells (out of 5635 cells)

Total 0 cells has large displacement (e.g. > 11.070 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0856  TNS: 2.2974  Number of Violating Paths: 104

  Nets with DRC Violations: 1
  Total moveable cell area: 77639.1
  Total fixed cell area: 210.5
  Total physical cell area: 77849.6
  Core area: (30000 30000 313360 310440)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 76 horizontal rows
    40 pre-routes for placement blockage/checking
    117 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (3690), object's width and height(343360,340440). (PSYN-523)
Warning: Die area is not integer multiples of min site width (460), object's width and height(343360,340440). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
Routing clock nets...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL1
Cell Max-Routing-Layer = METAL8
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA78) needs more than one tracks
Warning: Layer METAL7 pitch 0.410 may be too small: wire/via-down 0.410, wire/via-up 0.500. (ZRT-026)
Transition layer name: METAL7(6)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   90  Alloctr   91  Proc 2424 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,343.36,340.44)
Number of routing layers = 8
layer METAL1, dir Hor, min width = 0.16, min space = 0.18 pitch = 0.41
layer METAL2, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.46
layer METAL3, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL4, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.46
layer METAL5, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL6, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.46
layer METAL7, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL8, dir Ver, min width = 0.40, min space = 0.42 pitch = 1.00
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   91  Alloctr   92  Proc 2424 
Net statistics:
Total number of nets     = 6077
Number of nets to route  = 8
Number of nets with min-layer-mode soft = 8
Number of nets with min-layer-mode soft-cost-medium = 8
Number of nets with max-layer-mode hard = 6
6 nets are partially connected,
 of which 0 are detail routed and 6 are global routed.
4 nets are fully connected,
 of which 2 are detail routed and 2 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used   93  Alloctr   94  Proc 2424 
Average gCell capacity  2.69     on layer (1)    METAL1
Average gCell capacity  7.63     on layer (2)    METAL2
Average gCell capacity  8.76     on layer (3)    METAL3
Average gCell capacity  7.64     on layer (4)    METAL4
Average gCell capacity  8.77     on layer (5)    METAL5
Average gCell capacity  7.06     on layer (6)    METAL6
Average gCell capacity  7.62     on layer (7)    METAL7
Average gCell capacity  3.72     on layer (8)    METAL8
Average number of tracks per gCell 9.03  on layer (1)    METAL1
Average number of tracks per gCell 8.12  on layer (2)    METAL2
Average number of tracks per gCell 9.03  on layer (3)    METAL3
Average number of tracks per gCell 8.12  on layer (4)    METAL4
Average number of tracks per gCell 9.03  on layer (5)    METAL5
Average number of tracks per gCell 8.12  on layer (6)    METAL6
Average number of tracks per gCell 9.03  on layer (7)    METAL7
Average number of tracks per gCell 3.75  on layer (8)    METAL8
Number of gCells = 67712
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   94  Alloctr   94  Proc 2424 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used   94  Alloctr   94  Proc 2424 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   94  Alloctr   94  Proc 2424 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   94  Alloctr   95  Proc 2424 
Initial. Routing result:
Initial. Both Dirs: Overflow =   452 Max = 1 GRCs =   452 (2.67%)
Initial. H routing: Overflow =   452 Max = 1 (GRCs = 452) GRCs =   452 (5.34%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. METAL1     Overflow =   452 Max = 1 (GRCs = 452) GRCs =   452 (5.34%)
Initial. METAL2     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. METAL3     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. METAL4     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. METAL5     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. METAL6     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. METAL7     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. METAL8     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 8641.08
Initial. Layer METAL1 wire length = 17.90
Initial. Layer METAL2 wire length = 3.13
Initial. Layer METAL3 wire length = 4357.81
Initial. Layer METAL4 wire length = 3644.20
Initial. Layer METAL5 wire length = 0.00
Initial. Layer METAL6 wire length = 0.00
Initial. Layer METAL7 wire length = 285.78
Initial. Layer METAL8 wire length = 332.25
Initial. Total Number of Contacts = 4582
Initial. Via via1 count = 1634
Initial. Via via2 count = 1634
Initial. Via via3 count = 1276
Initial. Via via4 count = 9
Initial. Via via5 count = 9
Initial. Via via6 count = 9
Initial. Via via7 count = 11
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   94  Alloctr   95  Proc 2424 
phase1. Routing result:
phase1. Both Dirs: Overflow =   452 Max = 1 GRCs =   452 (2.67%)
phase1. H routing: Overflow =   452 Max = 1 (GRCs = 452) GRCs =   452 (5.34%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. METAL1     Overflow =   452 Max = 1 (GRCs = 452) GRCs =   452 (5.34%)
phase1. METAL2     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. METAL3     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. METAL4     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. METAL5     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. METAL6     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. METAL7     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. METAL8     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 8641.08
phase1. Layer METAL1 wire length = 17.90
phase1. Layer METAL2 wire length = 3.13
phase1. Layer METAL3 wire length = 4357.81
phase1. Layer METAL4 wire length = 3644.20
phase1. Layer METAL5 wire length = 0.00
phase1. Layer METAL6 wire length = 0.00
phase1. Layer METAL7 wire length = 285.78
phase1. Layer METAL8 wire length = 332.25
phase1. Total Number of Contacts = 4582
phase1. Via via1 count = 1634
phase1. Via via2 count = 1634
phase1. Via via3 count = 1276
phase1. Via via4 count = 9
phase1. Via via5 count = 9
phase1. Via via6 count = 9
phase1. Via via7 count = 11
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   94  Alloctr   95  Proc 2424 
phase2. Routing result:
phase2. Both Dirs: Overflow =   452 Max = 1 GRCs =   452 (2.67%)
phase2. H routing: Overflow =   452 Max = 1 (GRCs = 452) GRCs =   452 (5.34%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. METAL1     Overflow =   452 Max = 1 (GRCs = 452) GRCs =   452 (5.34%)
phase2. METAL2     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. METAL3     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. METAL4     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. METAL5     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. METAL6     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. METAL7     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. METAL8     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 8641.08
phase2. Layer METAL1 wire length = 17.90
phase2. Layer METAL2 wire length = 3.13
phase2. Layer METAL3 wire length = 4357.81
phase2. Layer METAL4 wire length = 3644.20
phase2. Layer METAL5 wire length = 0.00
phase2. Layer METAL6 wire length = 0.00
phase2. Layer METAL7 wire length = 285.78
phase2. Layer METAL8 wire length = 332.25
phase2. Total Number of Contacts = 4582
phase2. Via via1 count = 1634
phase2. Via via2 count = 1634
phase2. Via via3 count = 1276
phase2. Via via4 count = 9
phase2. Via via5 count = 9
phase2. Via via6 count = 9
phase2. Via via7 count = 11
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   94  Alloctr   95  Proc 2424 

Congestion utilization per direction:
Average vertical track utilization   =  0.98 %
Peak    vertical track utilization   = 33.33 %
Average horizontal track utilization =  1.15 %
Peak    horizontal track utilization = 26.32 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   93  Alloctr   94  Proc 2424 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    3  Alloctr    3  Proc    0 
[GR: Done] Total (MB): Used   93  Alloctr   94  Proc 2424 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   90  Alloctr   91  Proc 2424 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Read routes] Total (MB): Used   87  Alloctr   88  Proc 2424 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 264 of 2883


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   88  Alloctr   89  Proc 2424 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   88  Alloctr   89  Proc 2424 

Number of wires with overlap after iteration 1 = 24 of 1822


Wire length and via report:
---------------------------
Number of METAL1 wires: 0                CONT1: 0
Number of METAL2 wires: 33               via1: 909
Number of METAL3 wires: 1060             via2: 909
Number of METAL4 wires: 712              via3: 998
Number of METAL5 wires: 0                via4: 9
Number of METAL6 wires: 1                via5: 9
Number of METAL7 wires: 9                via6: 9
Number of METAL8 wires: 7                via7: 11
Total number of wires: 1822              vias: 2854

Total METAL1 wire length: 0.0
Total METAL2 wire length: 18.2
Total METAL3 wire length: 4275.3
Total METAL4 wire length: 3433.6
Total METAL5 wire length: 0.0
Total METAL6 wire length: 0.8
Total METAL7 wire length: 286.4
Total METAL8 wire length: 333.7
Total wire length: 8348.0

Longest METAL1 wire length: 0.0
Longest METAL2 wire length: 2.9
Longest METAL3 wire length: 23.9
Longest METAL4 wire length: 41.4
Longest METAL5 wire length: 0.0
Longest METAL6 wire length: 0.8
Longest METAL7 wire length: 125.9
Longest METAL8 wire length: 115.2


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   86  Alloctr   87  Proc 2424 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   91  Alloctr   93  Proc 2424 
Total number of nets = 6077, of which 0 are not extracted
Total number of open nets = 6067, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/100 Partitions, Violations =  0
Routed  2/100 Partitions, Violations =  0
Routed  3/100 Partitions, Violations =  1
Routed  4/100 Partitions, Violations =  1
Routed  5/100 Partitions, Violations =  1
Routed  6/100 Partitions, Violations =  1
Routed  7/100 Partitions, Violations =  1
Routed  8/100 Partitions, Violations =  0
Routed  9/100 Partitions, Violations =  1
Routed  10/100 Partitions, Violations = 1
Routed  11/100 Partitions, Violations = 1
Routed  12/100 Partitions, Violations = 1
Routed  13/100 Partitions, Violations = 0
Routed  14/100 Partitions, Violations = 0
Routed  15/100 Partitions, Violations = 0
Routed  16/100 Partitions, Violations = 0
Routed  17/100 Partitions, Violations = 0
Routed  18/100 Partitions, Violations = 1
Routed  19/100 Partitions, Violations = 1
Routed  20/100 Partitions, Violations = 1
Routed  21/100 Partitions, Violations = 1
Routed  22/100 Partitions, Violations = 1
Routed  23/100 Partitions, Violations = 1
Routed  24/100 Partitions, Violations = 1
Routed  25/100 Partitions, Violations = 1
Routed  26/100 Partitions, Violations = 2
Routed  27/100 Partitions, Violations = 4
Routed  28/100 Partitions, Violations = 4
Routed  29/100 Partitions, Violations = 4
Routed  30/100 Partitions, Violations = 4
Routed  31/100 Partitions, Violations = 4
Routed  32/100 Partitions, Violations = 4
Routed  33/100 Partitions, Violations = 3
Routed  34/100 Partitions, Violations = 1
Routed  35/100 Partitions, Violations = 1
Routed  36/100 Partitions, Violations = 1
Routed  37/100 Partitions, Violations = 1
Routed  38/100 Partitions, Violations = 1
Routed  39/100 Partitions, Violations = 1
Routed  40/100 Partitions, Violations = 1
Routed  41/100 Partitions, Violations = 1
Routed  42/100 Partitions, Violations = 1
Routed  43/100 Partitions, Violations = 1
Routed  44/100 Partitions, Violations = 1
Routed  45/100 Partitions, Violations = 1
Routed  46/100 Partitions, Violations = 1
Routed  47/100 Partitions, Violations = 1
Routed  48/100 Partitions, Violations = 1
Routed  49/100 Partitions, Violations = 1
Routed  50/100 Partitions, Violations = 2
Routed  51/100 Partitions, Violations = 2
Routed  52/100 Partitions, Violations = 2
Routed  53/100 Partitions, Violations = 4
Routed  54/100 Partitions, Violations = 4
Routed  56/100 Partitions, Violations = 4
Routed  57/100 Partitions, Violations = 3
Routed  58/100 Partitions, Violations = 3
Routed  59/100 Partitions, Violations = 2
Routed  60/100 Partitions, Violations = 2
Routed  61/100 Partitions, Violations = 2
Routed  62/100 Partitions, Violations = 0
Routed  63/100 Partitions, Violations = 1
Routed  65/100 Partitions, Violations = 1
Routed  66/100 Partitions, Violations = 1
Routed  67/100 Partitions, Violations = 1
Routed  68/100 Partitions, Violations = 1
Routed  69/100 Partitions, Violations = 1
Routed  70/100 Partitions, Violations = 1
Routed  71/100 Partitions, Violations = 0
Routed  73/100 Partitions, Violations = 0
Routed  74/100 Partitions, Violations = 0
Routed  75/100 Partitions, Violations = 0
Routed  76/100 Partitions, Violations = 0
Routed  77/100 Partitions, Violations = 0
Routed  78/100 Partitions, Violations = 0
Routed  81/100 Partitions, Violations = 0
Routed  82/100 Partitions, Violations = 0
Routed  83/100 Partitions, Violations = 0
Routed  84/100 Partitions, Violations = 0
Routed  87/100 Partitions, Violations = 0
Routed  88/100 Partitions, Violations = 0
Routed  89/100 Partitions, Violations = 0
Routed  92/100 Partitions, Violations = 0
Routed  93/100 Partitions, Violations = 0
Routed  96/100 Partitions, Violations = 0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   12  Alloctr   12  Proc    0 
[Iter 0] Total (MB): Used   99  Alloctr  100  Proc 2424 

End DR iteration 0 with 100 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   86  Alloctr   88  Proc 2424 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   86  Alloctr   88  Proc 2424 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    8766 micron
Total Number of Contacts =             2822
Total Number of Wires =                1773
Total Number of PtConns =              1087
Total Number of Routed Wires =       1773
Total Routed Wire Length =           8259 micron
Total Number of Routed Contacts =       2822
        Layer   METAL1 :          0 micron
        Layer   METAL2 :        433 micron
        Layer   METAL3 :       4270 micron
        Layer   METAL4 :       3435 micron
        Layer   METAL5 :          4 micron
        Layer   METAL6 :          5 micron
        Layer   METAL7 :        286 micron
        Layer   METAL8 :        334 micron
        Via       via7 :         11
        Via       via6 :          9
        Via       via5 :          9
        Via       via4 :          9
        Via       via3 :        978
        Via       via2 :        903
        Via       via1 :        903

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 2822 vias)
 
    Layer VIA12      =  0.00% (0      / 903     vias)
        Un-optimized = 100.00% (903     vias)
    Layer VIA23      =  0.00% (0      / 903     vias)
        Un-optimized = 100.00% (903     vias)
    Layer VIA34      =  0.00% (0      / 978     vias)
        Un-optimized = 100.00% (978     vias)
    Layer VIA45      =  0.00% (0      / 9       vias)
        Un-optimized = 100.00% (9       vias)
    Layer VIA56      =  0.00% (0      / 9       vias)
        Un-optimized = 100.00% (9       vias)
    Layer VIA67      =  0.00% (0      / 9       vias)
        Un-optimized = 100.00% (9       vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.00% (0 / 2822 vias)
 
    Layer VIA12      =  0.00% (0      / 903     vias)
    Layer VIA23      =  0.00% (0      / 903     vias)
    Layer VIA34      =  0.00% (0      / 978     vias)
    Layer VIA45      =  0.00% (0      / 9       vias)
    Layer VIA56      =  0.00% (0      / 9       vias)
    Layer VIA67      =  0.00% (0      / 9       vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 2822 vias)
 
    Layer VIA12      =  0.00% (0      / 903     vias)
        Un-optimized = 100.00% (903     vias)
    Layer VIA23      =  0.00% (0      / 903     vias)
        Un-optimized = 100.00% (903     vias)
    Layer VIA34      =  0.00% (0      / 978     vias)
        Un-optimized = 100.00% (978     vias)
    Layer VIA45      =  0.00% (0      / 9       vias)
        Un-optimized = 100.00% (9       vias)
    Layer VIA56      =  0.00% (0      / 9       vias)
        Un-optimized = 100.00% (9       vias)
    Layer VIA67      =  0.00% (0      / 9       vias)
        Un-optimized = 100.00% (9       vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 

Total number of nets = 6077
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Routing of clock nets Successful.
RC Extraction...

  Loading design 'aes_core'
Information: The library cell 'HOLDX1' in the library 'slow' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer POLY1. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (8/6075 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL1 : 0.00022 0.00022 (RCEX-011)
Information: Library Derived Res for layer METAL1 : 0.00065 0.00065 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.00035 0.00035 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00038 0.00038 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00035 0.00035 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.00038 0.00038 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 0.00035 0.00035 (RCEX-011)
Information: Library Derived Cap for layer METAL7 : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Res for layer METAL7 : 0.00038 0.00038 (RCEX-011)
Information: Library Derived Cap for layer METAL8 : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer METAL8 : 6.7e-05 6.7e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00044 0.00044 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Vertical Res : 0.00028 0.00028 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00078 0.00078 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Report clock tree summary results after clock routing and extraction
Information: Updating graph... (UID-83)
Information: Input delay ('rise') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : clock tree
Design : aes_core
Version: S-2021.06-SP1
Date   : Sun Oct 17 13:58:53 2021
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

======================= Clock Tree Summary ========================
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
CLK                  889       7         7         0.0202    0.2977      0            210.4776
 
****************************************
Report : qor
Design : aes_core
Version: S-2021.06-SP1
Date   : Sun Oct 17 13:58:53 2021
****************************************


  Timing Path Group 'CLK'
  -----------------------------------
  Levels of Logic:              49.00
  Critical Path Length:          4.88
  Critical Path Slack:          -0.09
  Critical Path Clk Period:      5.00
  Total Negative Slack:         -2.25
  No. of Violating Paths:      104.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         13
  Hierarchical Port Count:       1527
  Leaf Cell Count:               5642
  Buf/Inv Cell Count:             821
  Buf Cell Count:                 184
  Inv Cell Count:                 637
  CT Buf/Inv Cell Count:            7
  Combinational Cell Count:      4753
  Sequential Cell Count:          889
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    48903.790777
  Noncombinational Area: 28945.761345
  Buf/Inv Area:           4752.719937
  Total Buffer Area:          1828.10
  Total Inverter Area:        2924.62
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      113049.14
  Net YLength        :      105795.88
  -----------------------------------
  Cell Area:             77849.552122
  Design Area:           77849.552122
  Net Length        :       218845.02


  Design Rules
  -----------------------------------
  Total Number of Nets:          6077
  Nets With Violations:             1
  Max Trans Violations:             0
  Max Cap Violations:               1
  -----------------------------------


  Hostname: ic53

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               11.89
  -----------------------------------------
  Overall Compile Time:               11.96
  Overall Compile Wall Clock Time:    12.27

  --------------------------------------------------------------------

  Design  WNS: 0.09  TNS: 2.25  Number of Violating Paths: 104


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


Warning: Starting from the 2011.09-SP4 release, clock_opt will NOT perform congestion-driven placement by default. (PSYN-1111)

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : Yes
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : No
COPT:  Update Clock Latency                 : No
COPT:  Optimize Hold for All Clocks         : Yes
COPT:  Optimize Hold Timing Only            : No
COPT:  Optimize DFT                         : No
COPT:  Area Recovery                        : No
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Congestion removal                   : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Building clock tree...
Operating Condition is max
Information: There is no scenario with cts_mode set to true, CTS will use old cts_scenario flow. (CTS-1115)
CTS: CTS Operating Condition(s): MAX(Worst) 

  Loading design 'aes_core'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 76 horizontal rows
    40 pre-routes for placement blockage/checking
    117 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Setting the GR Options
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL1 : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer METAL1 : 0.00062 0.00062 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.00033 0.00033 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 0.00028 0.00028 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00036 0.00036 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00033 0.00033 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 0.00028 0.00028 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.00036 0.00036 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 0.00033 0.00033 (RCEX-011)
Information: Library Derived Cap for layer METAL7 : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer METAL7 : 0.00036 0.00036 (RCEX-011)
Information: Library Derived Cap for layer METAL8 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer METAL8 : 6.4e-05 6.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Vertical Res : 0.00027 0.00027 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00078 0.00078 (RCEX-011)
LR: Layer METAL3: Average tracks per gcell 9.0, utilization 0.00
LR: Layer METAL4: Average tracks per gcell 8.1, utilization 0.00
LR: Layer METAL5: Average tracks per gcell 9.0, utilization 0.00
LR: Layer METAL6: Average tracks per gcell 8.1, utilization 0.00
LR: Layer METAL7: Average tracks per gcell 9.0, utilization 0.00
LR: Layer METAL8: Average tracks per gcell 3.7, utilization 0.00
LR: Clock routing service standing by
Using cts integrated global router

  Loading design 'aes_core'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer POLY1. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (8/6075 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL1 : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer METAL1 : 0.00062 0.00062 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.00033 0.00033 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 0.00028 0.00028 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00036 0.00036 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00033 0.00033 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 0.00028 0.00028 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.00036 0.00036 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 0.00033 0.00033 (RCEX-011)
Information: Library Derived Cap for layer METAL7 : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer METAL7 : 0.00036 0.00036 (RCEX-011)
Information: Library Derived Cap for layer METAL8 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer METAL8 : 6.4e-05 6.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Vertical Res : 0.00027 0.00027 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00078 0.00078 (RCEX-011)
CTS: Blockage Aware Algorithm
CTS:  Info: no multilevel skew group superceded clocks were identified
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 76 horizontal rows
    40 pre-routes for placement blockage/checking
    117 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all inverters have too large rise/fall delay skew
CTS: inverter CLKINVX16: rise/fall delay skew = 0.249563 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain CLK
CTS: Prepare sources for clock domain CLK
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain CLK
CTS: Prepare sources for clock domain CLK
Warning: Net CLK has been marked as synthesized. (CTS-232)
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 76 horizontal rows
    40 pre-routes for placement blockage/checking
    117 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all inverters have too large rise/fall delay skew
CTS: inverter CLKINVX16: rise/fall delay skew = 0.249563 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain CLK
CTS: Prepare sources for clock domain CLK

Pruning library cells (r/f, pwr)
    Min drive = 0.342335.
    Pruning DLY4X1 because drive of 0.128163 is less than 0.342335.
    Pruning DLY3X1 because drive of 0.132085 is less than 0.342335.
    Pruning DLY2X1 because drive of 0.134504 is less than 0.342335.
    Pruning DLY1X1 because drive of 0.134612 is less than 0.342335.
    Pruning CLKBUFX2 because drive of 0.242748 is less than 0.342335.
    Pruning BUFX2 because drive of 0.303891 is less than 0.342335.
    Pruning DLY4X4 because of a gain of 34.75.
    Pruning BUFX3 because it is (w/ power-considered) inferior to DLY2X4.
    Pruning DLY3X4 because of a gain of 29.16.
    Pruning DLY2X4 because it is (w/ power-considered) inferior to CLKBUFX4.
    Pruning DLY1X4 because it is inferior (w/ power-considered) to CLKBUFX4.
    Pruning BUFX6 because it is inferior (w/ power-considered) to CLKBUFX8.
    Pruning BUFX16 because it is (w/ power-considered) inferior to CLKBUFX12.
    Final pruned buffer set (11 buffers):
        CLKBUFX3
        CLKBUFX4
        BUFX4
        CLKBUFX6
        CLKBUFX8
        BUFX8
        BUFX12
        CLKBUFX12
        BUFX20
        CLKBUFX16
        CLKBUFX20

Pruning library cells (r/f, pwr)
    Min drive = 0.342335.
    Pruning INVXL because drive of 0.0907169 is less than 0.342335.
    Pruning INVX1 because drive of 0.16456 is less than 0.342335.
    Pruning CLKINVX1 because drive of 0.184628 is less than 0.342335.
    Pruning CLKINVX2 because drive of 0.276882 is less than 0.342335.
    Pruning INVX2 because it is (w/ power-considered) inferior to CLKINVX3.
    Pruning INVX3 because it is (w/ power-considered) inferior to CLKINVX4.
    Pruning INVX6 because it is (w/ power-considered) inferior to CLKINVX8.
    Pruning INVX16 because it is (w/ power-considered) inferior to CLKINVX12.
    Final pruned buffer set (11 buffers):
        CLKINVX3
        CLKINVX4
        INVX4
        CLKINVX6
        CLKINVX8
        INVX8
        INVX12
        CLKINVX12
        INVX20
        CLKINVX16
        CLKINVX20
CTS: BA: Net 'CLK'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.294377
CTS: BA: Max skew at toplevel pins = 0.020202
CTS: Prepare sources for clock domain CLK

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     0 seconds on ic53
CTS: ==================================================
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL1 : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer METAL1 : 0.00062 0.00062 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.00033 0.00033 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 0.00028 0.00028 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00036 0.00036 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00033 0.00033 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 0.00028 0.00028 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.00036 0.00036 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 0.00033 0.00033 (RCEX-011)
Information: Library Derived Cap for layer METAL7 : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer METAL7 : 0.00036 0.00036 (RCEX-011)
Information: Library Derived Cap for layer METAL8 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer METAL8 : 6.4e-05 6.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Vertical Res : 0.00027 0.00027 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00078 0.00078 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : CLK 
enable delay detour in ctdn

  Loading design 'aes_core'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer POLY1. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (8/6075 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL1 : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer METAL1 : 0.00062 0.00062 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.00033 0.00033 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 0.00028 0.00028 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00036 0.00036 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00033 0.00033 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 0.00028 0.00028 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.00036 0.00036 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 0.00033 0.00033 (RCEX-011)
Information: Library Derived Cap for layer METAL7 : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer METAL7 : 0.00036 0.00036 (RCEX-011)
Information: Library Derived Cap for layer METAL8 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer METAL8 : 6.4e-05 6.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Vertical Res : 0.00027 0.00027 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00078 0.00078 (RCEX-011)
Information: Design is detail routed.
Warning: CTO is in preroute mode, but the .ddc file is (partially) detail routed. (CTS-287)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 76 horizontal rows
    40 pre-routes for placement blockage/checking
    117 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 Cannot find specified mesh net 
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 76 horizontal rows
    40 pre-routes for placement blockage/checking
    117 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all inverters have too large rise/fall delay skew
CTS: inverter CLKINVX16: rise/fall delay skew = 0.249563 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain CLK
CTS: Prepare sources for clock domain CLK

Pruning library cells (r/f, pwr)
    Min drive = 0.342335.
    Pruning DLY4X1 because drive of 0.128163 is less than 0.342335.
    Pruning DLY3X1 because drive of 0.132085 is less than 0.342335.
    Pruning DLY2X1 because drive of 0.134504 is less than 0.342335.
    Pruning DLY1X1 because drive of 0.134612 is less than 0.342335.
    Pruning CLKBUFX2 because drive of 0.242748 is less than 0.342335.
    Pruning BUFX2 because drive of 0.303891 is less than 0.342335.
    Pruning DLY4X4 because of a gain of 34.75.
    Pruning BUFX3 because it is (w/ power-considered) inferior to DLY2X4.
    Pruning DLY3X4 because of a gain of 29.16.
    Pruning DLY2X4 because it is (w/ power-considered) inferior to CLKBUFX4.
    Pruning DLY1X4 because it is inferior (w/ power-considered) to CLKBUFX4.
    Pruning BUFX6 because it is inferior (w/ power-considered) to CLKBUFX8.
    Pruning BUFX16 because it is (w/ power-considered) inferior to CLKBUFX12.
    Final pruned buffer set (11 buffers):
        CLKBUFX3
        CLKBUFX4
        BUFX4
        CLKBUFX6
        CLKBUFX8
        BUFX8
        BUFX12
        CLKBUFX12
        BUFX20
        CLKBUFX16
        CLKBUFX20

Pruning library cells (r/f, pwr)
    Min drive = 0.342335.
    Pruning INVXL because drive of 0.0907169 is less than 0.342335.
    Pruning INVX1 because drive of 0.16456 is less than 0.342335.
    Pruning CLKINVX1 because drive of 0.184628 is less than 0.342335.
    Pruning CLKINVX2 because drive of 0.276882 is less than 0.342335.
    Pruning INVX2 because it is (w/ power-considered) inferior to CLKINVX3.
    Pruning INVX3 because it is (w/ power-considered) inferior to CLKINVX4.
    Pruning INVX6 because it is (w/ power-considered) inferior to CLKINVX8.
    Pruning INVX16 because it is (w/ power-considered) inferior to CLKINVX12.
    Final pruned buffer set (11 buffers):
        CLKINVX3
        CLKINVX4
        INVX4
        CLKINVX6
        CLKINVX8
        INVX8
        INVX12
        CLKINVX12
        INVX20
        CLKINVX16
        CLKINVX20
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     BUFX12, 
CTO-  :     BUFX16, 
CTO-  :     BUFX2, 
CTO-  :     BUFX20, 
CTO-  :     BUFX3, 
CTO-  :     BUFX4, 
CTO-  :     BUFX6, 
CTO-  :     BUFX8, 
CTO-  :     CLKBUFX12, 
CTO-  :     CLKBUFX16, 
CTO-  :     CLKBUFX2, 
CTO-  :     CLKBUFX20, 
CTO-  :     CLKBUFX3, 
CTO-  :     CLKBUFX4, 
CTO-  :     CLKBUFX6, 
CTO-  :     CLKBUFX8, 
CTO-  :     CLKINVX1, 
CTO-  :     CLKINVX12, 
CTO-  :     CLKINVX16, 
CTO-  :     CLKINVX2, 
CTO-  :     CLKINVX20, 
CTO-  :     CLKINVX3, 
CTO-  :     CLKINVX4, 
CTO-  :     CLKINVX6, 
CTO-  :     CLKINVX8, 
CTO-  :     DLY1X1, 
CTO-  :     DLY1X4, 
CTO-  :     DLY2X1, 
CTO-  :     DLY2X4, 
CTO-  :     DLY3X1, 
CTO-  :     DLY3X4, 
CTO-  :     DLY4X1, 
CTO-  :     DLY4X4, 
CTO-  :     INVX1, 
CTO-  :     INVX12, 
CTO-  :     INVX16, 
CTO-  :     INVX2, 
CTO-  :     INVX20, 
CTO-  :     INVX3, 
CTO-  :     INVX4, 
CTO-  :     INVX6, 
CTO-  :     INVX8, 
CTO-  :     INVXL, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'BUFX2'.
Using primary inverters equivalent to 'CLKINVX1'.
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Using the following scale factors for float pins:
  Corner 'max': 1.000
Worst clock corner:  max
Worst RC delay corner:  max
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.189865
Using the CTS integrated router

Selecting library cells for optimization
    Pruning weak driver DLY4X1.
    Pruning weak driver DLY3X1.
    Pruning weak driver DLY2X1.
    Pruning weak driver DLY1X1.
    Pruning weak driver CLKBUFX2.
    Pruning weak driver BUFX2.
    Pruning slow or multistage gate DLY4X4.
    Pruning slow or multistage gate DLY3X4.
    Final pruned buffer set (16 buffers):
        CLKBUFX3
        BUFX3
        DLY2X4
        CLKBUFX4
        DLY1X4
        BUFX4
        CLKBUFX6
        CLKBUFX8
        BUFX6
        BUFX8
        BUFX12
        BUFX16
        CLKBUFX12
        BUFX20
        CLKBUFX16
        CLKBUFX20

    Pruning weak driver INVXL.
    Pruning weak driver INVX1.
    Pruning weak driver CLKINVX1.
    Pruning weak driver CLKINVX2.
    Final pruned inverter set (15 inverters):
        INVX2
        CLKINVX3
        INVX3
        CLKINVX4
        INVX4
        CLKINVX6
        INVX6
        CLKINVX8
        INVX8
        INVX12
        INVX16
        CLKINVX12
        INVX20
        CLKINVX16
        CLKINVX20


Initializing parameters for clock CLK:
Root pin: CLK
Using max_transition: 0.500 ns
Using leaf_max_transition for clock CLK: 0.500 ns
Using the following target skews for global optimization:
  Corner 'max': 0.079 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 0.500 ns
Using leaf_max_transition for clock CLK : 0.500 ns


Starting optimization for clock CLK.
Using max_transition 0.500 ns
Using leaf_max_transition for clock CLK : 0.500 ns

****************************************
* Preoptimization report (clock 'CLK') *
****************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.020 0.000 0.020)
    Estimated Insertion Delay (r/f/b) = (0.381  -inf 0.381)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.011 0.000 0.011)
    Estimated Insertion Delay (r/f/b) = (0.015  -inf 0.015)
  Wire capacitance =  1.6 pf
  Total capacitance = 3.2 pf
  Max transition = 0.190 ns
  Cells = 8 (area=210.477570)
  Inverters = 7 (area=210.477570)
  Inverter Types
  ==============
    CLKINVX16: 1
    CLKINVX20: 5
    INVX20: 1

Report DRC violations for clock CLK (initial)
Total 0 DRC violations for clock CLK (initial)
 Start (0.368, 0.383), End (0.368, 0.383) 

RC optimization for clock 'CLK'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'max': +0.000
12%   25%   37%   50%   62%   75%   87%   100%   
12%   25%   37%   50%   62%   75%   87%   100%   
Coarse optimization for clock 'CLK'
12%   25%   37%   50%   62%   75%   87%   100%   
12%   25%   37%   50%   62%   75%   87%   100%   
12%   25%   37%   50%   62%   75%   87%   100%   
12%   25%   37%   50%   62%   75%   87%   100%   
 No back-to-back buffer chains found
 Start (0.368, 0.383), End (0.368, 0.383) 

Detailed optimization for clock 'CLK'
12%   25%   37%   50%   62%   75%   87%   100%   
Using max_transition 0.500 ns
Using leaf_max_transition for clock CLK : 0.500 ns
Starting optimization pass for clock CLK:
Start path based optimization 
 Start (0.361, 0.381), End (0.361, 0.381) 

 Start (0.361, 0.381), End (0.361, 0.381) 

12%   25%   37%   50%   62%   75%   87%   100%   
 Start (0.361, 0.381), End (0.361, 0.381) 

 Start (0.361, 0.381), End (0.361, 0.381) 

 Start (0.361, 0.381), End (0.361, 0.381) 

 Start (0.361, 0.381), End (0.361, 0.381) 

 Start (0.361, 0.381), End (0.361, 0.381) 

 Start (0.361, 0.381), End (0.361, 0.381) 

Start area recovery: (0.360668, 0.380864)
Using max_transition 0.500 ns
Using leaf_max_transition for clock CLK : 0.500 ns
Switch to low metal layer for clock 'CLK':

 Total 0 out of 0 nets switched to low metal layer for clock 'CLK' with largest cap change 0.00 percent
Switch metal layer for area recovery: (0.360668, 0.380864)
 Start (0.361, 0.381), End (0.361, 0.381) 

Buffer removal for area recovery: (0.360668, 0.380864)
Area recovery optimization for clock 'CLK':
12%   25%   37%   50%   62%   75%   87%   100%   
Sizing for area recovery: (0.360668, 0.380864)

 Total 0 buffers removed (all paths) for clock 'CLK'
Path buffer removal for area recovery: (0.360668, 0.380864)
Buffer pair removal for area recovery: (0.360668, 0.380864)
End area recovery: (0.360668, 0.380864)

*************************************************
* Multicorner optimization report (clock 'CLK') *
*************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.020 0.000 0.020)
    Estimated Insertion Delay (r/f/b) = (0.381  -inf 0.381)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.011 0.000 0.011)
    Estimated Insertion Delay (r/f/b) = (0.015  -inf 0.015)
  Wire capacitance =  1.6 pf
  Total capacitance = 3.2 pf
  Max transition = 0.190 ns
  Cells = 8 (area=210.477570)
  Inverters = 7 (area=210.477570)
  Inverter Types
  ==============
    CLKINVX16: 1
    CLKINVX20: 5
    INVX20: 1


++ Longest path for clock CLK in corner 'max':
 object                               fan cap  trn inc  arr r location
 CLK (port)                                     24   0    0 r ( 343   19) 
 CLK (port)                                     86  82   82 r ( 343   19) 
 CLK (net)                              1  82                 
 INVX20_G1B1I1/A (INVX20)                       87   3   85 r ( 212  135) 
 INVX20_G1B1I1/Y (INVX20)                      188 131  216 f ( 211  135) 
 CLK_G1B1I1_1 (net)                     6 452                 
 AES_CORE_DATAPATH/CLKINVX16_G1B2I4/A (CLKINVX20)
                                               189  11  227 f ( 105  268) 
 AES_CORE_DATAPATH/CLKINVX16_G1B2I4/Y (CLKINVX20)
                                               175 150  377 r ( 104  267) 
 AES_CORE_DATAPATH/CLK_G1B2I4 (net)    164 492                
 AES_CORE_DATAPATH/SBOX/SBOX_1_/base_new_pp_reg_5_/CK (MDFFHQX1)
                                               176   4  381 r ( 197  293) 


++ Shortest path for clock CLK in corner 'max':
 object                               fan cap  trn inc  arr r location
 CLK (port)                                     24   0    0 r ( 343   19) 
 CLK (port)                                     86  82   82 r ( 343   19) 
 CLK (net)                              1  82                 
 INVX20_G1B1I1/A (INVX20)                       87   3   85 r ( 212  135) 
 INVX20_G1B1I1/Y (INVX20)                      188 131  216 f ( 211  135) 
 CLK_G1B1I1_1 (net)                     6 452                 
 CLKINVX12_G1B2I1/A (CLKINVX16)                189   3  219 f ( 233  179) 
 CLKINVX12_G1B2I1/Y (CLKINVX16)                170 141  360 r ( 231  179) 
 CLK_G1B2I1_1 (net)                    102 370                
 AES_CORE_DATAPATH/rk_out_sel_pp1_reg/CK (DFFSX1)
                                               169   1  361 r ( 243  175) 


++ Longest path for clock CLK in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 CLK (port)                                     24   0    0 r ( 343   19) 
 CLK (port)                                      0   0    0 r ( 343   19) 
 CLK (net)                              1  82                 
 INVX20_G1B1I1/A (INVX20)                        6   2    2 r ( 212  135) 
 INVX20_G1B1I1/Y (INVX20)                        0   0    2 f ( 211  135) 
 CLK_G1B1I1_1 (net)                     6 452                 
 AES_CORE_DATAPATH/CLKINVX12_G1B2I6/A (CLKINVX20)
                                                17   7    9 f ( 124  157) 
 AES_CORE_DATAPATH/CLKINVX12_G1B2I6/Y (CLKINVX20)
                                                 0   0    9 r ( 123  157) 
 AES_CORE_DATAPATH/CLK_G1B2I6 (net)    158 433                
 AES_CORE_DATAPATH/key_reg_2__6_/CK (DFFRX1)    15   6   15 r (  31  234) 


++ Shortest path for clock CLK in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 CLK (port)                                     24   0    0 r ( 343   19) 
 CLK (port)                                      0   0    0 r ( 343   19) 
 CLK (net)                              1  82                 
 INVX20_G1B1I1/A (INVX20)                        6   2    2 r ( 212  135) 
 INVX20_G1B1I1/Y (INVX20)                        0   0    2 f ( 211  135) 
 CLK_G1B1I1_1 (net)                     6 452                 
 CLKINVX12_G1B2I1/A (CLKINVX16)                  4   2    4 f ( 233  179) 
 CLKINVX12_G1B2I1/Y (CLKINVX16)                  0   0    4 r ( 231  179) 
 CLK_G1B2I1_1 (net)                    102 370                
 AES_CORE_DATAPATH/rk_out_sel_pp1_reg/CK (DFFSX1)
                                                 1   0    4 r ( 243  175) 

Report DRC violations for clock CLK (final)
Total 0 DRC violations for clock CLK (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 76 horizontal rows
    40 pre-routes for placement blockage/checking
    117 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : aes_core
  Version: S-2021.06-SP1
  Date   : Sun Oct 17 13:58:57 2021
****************************************
Std cell utilization: 97.97%  (45864/(46816-0))
(Non-fixed + Fixed)
Std cell utilization: 96.80%  (28687/(46816-17182))
(Non-fixed only)
Chip area:            46816    sites, bbox (30.00 30.00 313.36 310.44) um
Std cell area:        45864    sites, (non-fixed:28687  fixed:17177)
                      5642     cells, (non-fixed:4746   fixed:896)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      17182    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       128 
Avg. std cell width:  3.39 um 
Site array:           unit     (width: 0.46 um, height: 3.69 um, rows: 76)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : aes_core
  Version: S-2021.06-SP1
  Date   : Sun Oct 17 13:58:57 2021
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL1     none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     none          ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
METAL7     none          ---         ---       via additive      ---
METAL8     none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : aes_core
  Version: S-2021.06-SP1
  Date   : Sun Oct 17 13:58:57 2021
****************************************

No cell displacement.


  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 0 out of 0 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
Setting hold fix requirement...
Performing optimization...

  Loading design 'aes_core'
Information: Input delay ('rise') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: Input delay ('rise') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)

                  Incremental high fanout optimization starts
================================================================

 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  Design  WNS: 0.0867  TNS: 2.2457  Number of Violating Paths: 104

  Nets with DRC Violations: 1
  Total moveable cell area: 77639.1
  Total fixed cell area: 210.5
  Total physical cell area: 77849.6
  Core area: (30000 30000 313360 310440)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:02   77849.6      0.09       2.2       3.0                                0.00  
    0:00:02   78170.4      0.02       0.2       3.0 AES_CORE_DATAPATH/bkp_reg_1__25_/D      0.00  
Information: Skipping DRC Phases 1 and 2 due to high utilization (0.985201 > 0.98)
    0:00:02   78219.6      0.00       0.0       4.6                                0.00  
    0:00:03   78015.9      0.00       0.0       4.6                                0.00  
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
    0:00:03   77944.6      0.00       0.0       4.6                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
20%...40%...60%...80%...100% done.

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 76 horizontal rows
    40 pre-routes for placement blockage/checking
    117 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : aes_core
  Version: S-2021.06-SP1
  Date   : Sun Oct 17 13:59:03 2021
****************************************
Std cell utilization: 98.09%  (45920/(46816-0))
(Non-fixed + Fixed)
Std cell utilization: 98.08%  (45796/(46816-124))
(Non-fixed only)
Chip area:            46816    sites, bbox (30.00 30.00 313.36 310.44) um
Std cell area:        45920    sites, (non-fixed:45796  fixed:124)
                      5655     cells, (non-fixed:5648   fixed:7)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      124      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       137 
Avg. std cell width:  3.75 um 
Site array:           unit     (width: 0.46 um, height: 3.69 um, rows: 76)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : aes_core
  Version: S-2021.06-SP1
  Date   : Sun Oct 17 13:59:03 2021
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL1     none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     none          ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
METAL7     none          ---         ---       via additive      ---
METAL8     none          ---         ---       via additive      ---
Legalizing 5592 illegal cells...
Starting legalizer.
Warning: Density is 98.1% (PSYN-1010)
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : aes_core
  Version: S-2021.06-SP1
  Date   : Sun Oct 17 13:59:03 2021
****************************************

avg cell displacement:    1.169 um ( 0.32 row height)
max cell displacement:    6.709 um ( 1.82 row height)
std deviation:            0.727 um ( 0.20 row height)
number of cell moved:      5174 cells (out of 5648 cells)

Total 0 cells has large displacement (e.g. > 11.070 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0502  TNS: 0.2885  Number of Violating Paths: 24

  Nets with DRC Violations: 5
  Total moveable cell area: 77734.1
  Total fixed cell area: 210.5
  Total physical cell area: 77944.6
  Core area: (30000 30000 313360 310440)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:07   77944.6      0.05       0.3       9.0                                0.00  
Information: Skipping DRC Phases 1 and 2 due to high utilization (0.981046 > 0.98)
    0:00:07   77902.2      0.00       0.0       9.0                                0.00  
    0:00:08   77824.1      0.00       0.0       9.0                                0.00  
    0:00:08   77810.5      0.00       0.0       9.0                                0.00  
    0:00:08   77810.5      0.00       0.0       9.0                                0.00  
    0:00:08   77810.5      0.00       0.0       9.0                                0.00  
    0:00:08   77810.5      0.00       0.0       9.0                                0.00  
    0:00:08   77810.5      0.00       0.0       9.0                                0.00  
    0:00:08   77810.5      0.00       0.0       9.0                                0.00  
    0:00:08   77810.5      0.00       0.0       9.0                                0.00  
    0:00:08   77810.5      0.00       0.0       9.0                                0.00  
    0:00:08   77810.5      0.00       0.0       9.0                                0.00  
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 76 horizontal rows
    40 pre-routes for placement blockage/checking
    117 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : aes_core
  Version: S-2021.06-SP1
  Date   : Sun Oct 17 13:59:05 2021
****************************************
Std cell utilization: 97.92%  (45841/(46816-0))
(Non-fixed + Fixed)
Std cell utilization: 97.91%  (45717/(46816-124))
(Non-fixed only)
Chip area:            46816    sites, bbox (30.00 30.00 313.36 310.44) um
Std cell area:        45841    sites, (non-fixed:45717  fixed:124)
                      5650     cells, (non-fixed:5643   fixed:7)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      124      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       134 
Avg. std cell width:  3.75 um 
Site array:           unit     (width: 0.46 um, height: 3.69 um, rows: 76)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : aes_core
  Version: S-2021.06-SP1
  Date   : Sun Oct 17 13:59:05 2021
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL1     none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     none          ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
METAL7     none          ---         ---       via additive      ---
METAL8     none          ---         ---       via additive      ---
Legalizing 24 illegal cells...
Starting legalizer.
Warning: Density is 97.9% (PSYN-1010)
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : aes_core
  Version: S-2021.06-SP1
  Date   : Sun Oct 17 13:59:05 2021
****************************************

avg cell displacement:    0.827 um ( 0.22 row height)
max cell displacement:   11.306 um ( 3.06 row height)
std deviation:            0.835 um ( 0.23 row height)
number of cell moved:       252 cells (out of 5643 cells)

Largest displacement cells:
  Cell: AES_CORE_DATAPATH/U2148 (CLKINVX1)
    Input location: (271.040 30.000)
    Legal location: (273.340 41.070)
    Displacement: 11.306 um, e.g. 3.06 row height.

Total 1 cells has large displacement (e.g. > 11.070 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0270  TNS: 0.1537  Number of Violating Paths: 12

  Nets with DRC Violations: 5
  Total moveable cell area: 77600.0
  Total fixed cell area: 210.5
  Total physical cell area: 77810.5
  Core area: (30000 30000 313360 310440)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 76 horizontal rows
    40 pre-routes for placement blockage/checking
    117 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (3690), object's width and height(343360,340440). (PSYN-523)
Warning: Die area is not integer multiples of min site width (460), object's width and height(343360,340440). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
Unsetting hold fix requirement...
clock_opt completed Successfully

  Loading design 'aes_core'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer POLY1. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (8/6083 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL1 : 0.00022 0.00022 (RCEX-011)
Information: Library Derived Res for layer METAL1 : 0.00065 0.00065 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.00035 0.00035 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00038 0.00038 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00035 0.00035 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.00038 0.00038 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 0.00035 0.00035 (RCEX-011)
Information: Library Derived Cap for layer METAL7 : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Res for layer METAL7 : 0.00038 0.00038 (RCEX-011)
Information: Library Derived Cap for layer METAL8 : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer METAL8 : 6.7e-05 6.7e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00044 0.00044 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Vertical Res : 0.00028 0.00028 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00078 0.00078 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : aes_core
Version: S-2021.06-SP1
Date   : Sun Oct 17 13:59:07 2021
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: slow   Library: slow

Information: Percent of Arnoldi-based delays =  4.06%

  Startpoint: AES_CORE_CONTROL_UNIT/state_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: AES_CORE_DATAPATH/col_reg_1__26_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.28       0.28
  AES_CORE_CONTROL_UNIT/state_reg_2_/CK (DFFRX2)          0.00       0.28 r
  AES_CORE_CONTROL_UNIT/state_reg_2_/Q (DFFRX2)           0.59       0.87 f
  AES_CORE_CONTROL_UNIT/U28/Y (CLKINVX3)                  0.06 *     0.93 r
  AES_CORE_CONTROL_UNIT/U21/Y (NAND2X2)                   0.06 *     0.99 f
  AES_CORE_CONTROL_UNIT/U34/Y (CLKINVX4)                  0.06 *     1.05 r
  AES_CORE_CONTROL_UNIT/U62/Y (NAND2X2)                   0.08 *     1.14 f
  AES_CORE_CONTROL_UNIT/U64/Y (OAI211X2)                  0.08 *     1.22 r
  AES_CORE_CONTROL_UNIT/U2/Y (INVX3)                      0.07 *     1.29 f
  AES_CORE_CONTROL_UNIT/U3/Y (INVX4)                      0.06 *     1.35 r
  AES_CORE_CONTROL_UNIT/encrypt_decrypt (control_unit)
                                                          0.00       1.35 r
  U5/Y (BUFX8)                                            0.15 *     1.50 r
  U6/Y (INVX12)                                           0.07 *     1.57 f
  AES_CORE_CONTROL_UNIT/IN1 (control_unit)                0.00       1.57 f
  AES_CORE_CONTROL_UNIT/U29/Y (OA22X2)                    0.30 *     1.87 f
  AES_CORE_CONTROL_UNIT/U17/Y (NAND2X1)                   0.10 *     1.97 r
  AES_CORE_CONTROL_UNIT/col_en[1] (control_unit)          0.00       1.97 r
  AES_CORE_DATAPATH/col_en_cnt_unit[1] (datapath)         0.00       1.97 r
  AES_CORE_DATAPATH/U281/Y (INVX2)                        0.07 *     2.03 f
  AES_CORE_DATAPATH/U2044/Y (OR2X6)                       0.18 *     2.21 f
  AES_CORE_DATAPATH/U2045/Y (NAND3X6)                     0.08 *     2.29 r
  AES_CORE_DATAPATH/U250/Y (BUFX20)                       0.13 *     2.42 r
  AES_CORE_DATAPATH/U251/Y (CLKINVX16)                    0.07 *     2.49 f
  AES_CORE_DATAPATH/U962/Y (NAND2X4)                      0.06 *     2.55 r
  AES_CORE_DATAPATH/U1873/Y (NOR2X2)                      0.05 *     2.60 f
  AES_CORE_DATAPATH/U1872/Y (OAI211X2)                    0.09 *     2.70 r
  AES_CORE_DATAPATH/U384/Y (BUFX12)                       0.22 *     2.91 r
  AES_CORE_DATAPATH/U808/Y (NOR2BX1)                      0.13 *     3.04 f
  AES_CORE_DATAPATH/U469/Y (BUFX12)                       0.15 *     3.19 f
  AES_CORE_DATAPATH/U2037/Y (AOI222X1)                    0.21 *     3.40 r
  AES_CORE_DATAPATH/U2036/Y (OAI221X2)                    0.19 *     3.59 f
  AES_CORE_DATAPATH/U246/Y (NAND2X1)                      0.13 *     3.72 r
  AES_CORE_DATAPATH/U296/Y (NAND2X1)                      0.11 *     3.83 f
  AES_CORE_DATAPATH/U558/Y (AOI221X2)                     0.22 *     4.06 r
  AES_CORE_DATAPATH/U557/Y (AOI221X2)                     0.11 *     4.17 f
  AES_CORE_DATAPATH/U556/Y (OA22X2)                       0.45 *     4.61 f
  AES_CORE_DATAPATH/U1216/Y (NAND2X2)                     0.11 *     4.72 r
  AES_CORE_DATAPATH/U868/Y (INVX1)                        0.09 *     4.81 f
  AES_CORE_DATAPATH/U1677/Y (OAI22XL)                     0.26 *     5.07 r
  AES_CORE_DATAPATH/col_reg_1__26_/D (DFFRX1)             0.00 *     5.07 r
  data arrival time                                                  5.07

  clock CLK (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.29       5.29
  AES_CORE_DATAPATH/col_reg_1__26_/CK (DFFRX1)            0.00       5.29 r
  library setup time                                     -0.25       5.04
  data required time                                                 5.04
  --------------------------------------------------------------------------
  data required time                                                 5.04
  data arrival time                                                 -5.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL1
Cell Max-Routing-Layer = METAL8
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA78) needs more than one tracks
Warning: Layer METAL7 pitch 0.410 may be too small: wire/via-down 0.410, wire/via-up 0.500. (ZRT-026)
Transition layer name: METAL7(6)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   91  Alloctr   91  Proc 2424 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,343.36,340.44)
Number of routing layers = 8
layer METAL1, dir Hor, min width = 0.16, min space = 0.18 pitch = 0.41
layer METAL2, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.46
layer METAL3, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL4, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.46
layer METAL5, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL6, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.46
layer METAL7, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL8, dir Ver, min width = 0.40, min space = 0.42 pitch = 1.00
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   92  Alloctr   93  Proc 2424 
Net statistics:
Total number of nets     = 6085
Number of nets to route  = 8
6 nets are partially connected,
 of which 6 are detail routed and 0 are global routed.
4 nets are fully connected,
 of which 4 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used   94  Alloctr   95  Proc 2424 
Average gCell capacity  2.68     on layer (1)    METAL1
Average gCell capacity  7.63     on layer (2)    METAL2
Average gCell capacity  8.76     on layer (3)    METAL3
Average gCell capacity  7.64     on layer (4)    METAL4
Average gCell capacity  8.77     on layer (5)    METAL5
Average gCell capacity  7.06     on layer (6)    METAL6
Average gCell capacity  7.62     on layer (7)    METAL7
Average gCell capacity  3.72     on layer (8)    METAL8
Average number of tracks per gCell 9.03  on layer (1)    METAL1
Average number of tracks per gCell 8.12  on layer (2)    METAL2
Average number of tracks per gCell 9.03  on layer (3)    METAL3
Average number of tracks per gCell 8.12  on layer (4)    METAL4
Average number of tracks per gCell 9.03  on layer (5)    METAL5
Average number of tracks per gCell 8.12  on layer (6)    METAL6
Average number of tracks per gCell 9.03  on layer (7)    METAL7
Average number of tracks per gCell 3.75  on layer (8)    METAL8
Number of gCells = 67712
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   94  Alloctr   95  Proc 2424 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used   94  Alloctr   95  Proc 2424 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   94  Alloctr   95  Proc 2424 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   94  Alloctr   95  Proc 2424 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 391.21
Initial. Layer METAL1 wire length = 0.00
Initial. Layer METAL2 wire length = 209.29
Initial. Layer METAL3 wire length = 181.91
Initial. Layer METAL4 wire length = 0.00
Initial. Layer METAL5 wire length = 0.00
Initial. Layer METAL6 wire length = 0.00
Initial. Layer METAL7 wire length = 0.00
Initial. Layer METAL8 wire length = 0.00
Initial. Total Number of Contacts = 325
Initial. Via via1 count = 184
Initial. Via via2 count = 139
Initial. Via via3 count = 2
Initial. Via via4 count = 0
Initial. Via via5 count = 0
Initial. Via via6 count = 0
Initial. Via via7 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   94  Alloctr   95  Proc 2424 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 391.21
phase1. Layer METAL1 wire length = 0.00
phase1. Layer METAL2 wire length = 209.29
phase1. Layer METAL3 wire length = 181.91
phase1. Layer METAL4 wire length = 0.00
phase1. Layer METAL5 wire length = 0.00
phase1. Layer METAL6 wire length = 0.00
phase1. Layer METAL7 wire length = 0.00
phase1. Layer METAL8 wire length = 0.00
phase1. Total Number of Contacts = 325
phase1. Via via1 count = 184
phase1. Via via2 count = 139
phase1. Via via3 count = 2
phase1. Via via4 count = 0
phase1. Via via5 count = 0
phase1. Via via6 count = 0
phase1. Via via7 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   94  Alloctr   95  Proc 2424 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 391.21
phase2. Layer METAL1 wire length = 0.00
phase2. Layer METAL2 wire length = 209.29
phase2. Layer METAL3 wire length = 181.91
phase2. Layer METAL4 wire length = 0.00
phase2. Layer METAL5 wire length = 0.00
phase2. Layer METAL6 wire length = 0.00
phase2. Layer METAL7 wire length = 0.00
phase2. Layer METAL8 wire length = 0.00
phase2. Total Number of Contacts = 325
phase2. Via via1 count = 184
phase2. Via via2 count = 139
phase2. Via via3 count = 2
phase2. Via via4 count = 0
phase2. Via via5 count = 0
phase2. Via via6 count = 0
phase2. Via via7 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   94  Alloctr   95  Proc 2424 

Congestion utilization per direction:
Average vertical track utilization   =  0.79 %
Peak    vertical track utilization   = 16.67 %
Average horizontal track utilization =  0.92 %
Peak    horizontal track utilization = 15.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   94  Alloctr   95  Proc 2424 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    3  Alloctr    3  Proc    0 
[GR: Done] Total (MB): Used   94  Alloctr   95  Proc 2424 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   91  Alloctr   92  Proc 2424 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Read routes] Total (MB): Used   88  Alloctr   89  Proc 2424 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 43 of 836


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   89  Alloctr   90  Proc 2424 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   89  Alloctr   90  Proc 2424 

Number of wires with overlap after iteration 1 = 25 of 448


Wire length and via report:
---------------------------
Number of METAL1 wires: 99               CONT1: 0
Number of METAL2 wires: 96               via1: 405
Number of METAL3 wires: 250              via2: 371
Number of METAL4 wires: 3                via3: 2
Number of METAL5 wires: 0                via4: 0
Number of METAL6 wires: 0                via5: 0
Number of METAL7 wires: 0                via6: 0
Number of METAL8 wires: 0                via7: 0
Total number of wires: 448               vias: 778

Total METAL1 wire length: 39.9
Total METAL2 wire length: 246.7
Total METAL3 wire length: 428.5
Total METAL4 wire length: 1.7
Total METAL5 wire length: 0.0
Total METAL6 wire length: 0.0
Total METAL7 wire length: 0.0
Total METAL8 wire length: 0.0
Total wire length: 716.8

Longest METAL1 wire length: 0.4
Longest METAL2 wire length: 7.4
Longest METAL3 wire length: 6.4
Longest METAL4 wire length: 0.8
Longest METAL5 wire length: 0.0
Longest METAL6 wire length: 0.0
Longest METAL7 wire length: 0.0
Longest METAL8 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   87  Alloctr   88  Proc 2424 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   92  Alloctr   93  Proc 2424 
Total number of nets = 6085, of which 0 are not extracted
Total number of open nets = 6075, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/100 Partitions, Violations =  0
Routed  2/100 Partitions, Violations =  0
Routed  3/100 Partitions, Violations =  0
Routed  4/100 Partitions, Violations =  0
Routed  5/100 Partitions, Violations =  1
Routed  6/100 Partitions, Violations =  1
Routed  7/100 Partitions, Violations =  1
Routed  8/100 Partitions, Violations =  1
Routed  9/100 Partitions, Violations =  1
Routed  10/100 Partitions, Violations = 1
Routed  11/100 Partitions, Violations = 1
Routed  12/100 Partitions, Violations = 0
Routed  13/100 Partitions, Violations = 1
Routed  14/100 Partitions, Violations = 1
Routed  15/100 Partitions, Violations = 1
Routed  16/100 Partitions, Violations = 1
Routed  17/100 Partitions, Violations = 1
Routed  18/100 Partitions, Violations = 0
Routed  19/100 Partitions, Violations = 0
Routed  20/100 Partitions, Violations = 0
Routed  21/100 Partitions, Violations = 0
Routed  22/100 Partitions, Violations = 0
Routed  23/100 Partitions, Violations = 0
Routed  24/100 Partitions, Violations = 0
Routed  25/100 Partitions, Violations = 1
Routed  26/100 Partitions, Violations = 1
Routed  27/100 Partitions, Violations = 1
Routed  28/100 Partitions, Violations = 1
Routed  29/100 Partitions, Violations = 1
Routed  30/100 Partitions, Violations = 1
Routed  31/100 Partitions, Violations = 7
Routed  32/100 Partitions, Violations = 6
Routed  33/100 Partitions, Violations = 11
Routed  34/100 Partitions, Violations = 11
Routed  35/100 Partitions, Violations = 11
Routed  36/100 Partitions, Violations = 11
Routed  37/100 Partitions, Violations = 11
Routed  38/100 Partitions, Violations = 11
Routed  39/100 Partitions, Violations = 6
Routed  40/100 Partitions, Violations = 6
Routed  41/100 Partitions, Violations = 1
Routed  42/100 Partitions, Violations = 1
Routed  43/100 Partitions, Violations = 1
Routed  44/100 Partitions, Violations = 1
Routed  45/100 Partitions, Violations = 1
Routed  46/100 Partitions, Violations = 1
Routed  47/100 Partitions, Violations = 1
Routed  48/100 Partitions, Violations = 5
Routed  49/100 Partitions, Violations = 5
Routed  50/100 Partitions, Violations = 5
Routed  51/100 Partitions, Violations = 5
Routed  52/100 Partitions, Violations = 5
Routed  53/100 Partitions, Violations = 5
Routed  54/100 Partitions, Violations = 5
Routed  56/100 Partitions, Violations = 5
Routed  57/100 Partitions, Violations = 0
Routed  58/100 Partitions, Violations = 0
Routed  59/100 Partitions, Violations = 0
Routed  60/100 Partitions, Violations = 0
Routed  61/100 Partitions, Violations = 1
Routed  62/100 Partitions, Violations = 7
Routed  63/100 Partitions, Violations = 7
Routed  65/100 Partitions, Violations = 7
Routed  66/100 Partitions, Violations = 7
Routed  67/100 Partitions, Violations = 7
Routed  68/100 Partitions, Violations = 7
Routed  69/100 Partitions, Violations = 6
Routed  70/100 Partitions, Violations = 0
Routed  71/100 Partitions, Violations = 0
Routed  73/100 Partitions, Violations = 0
Routed  74/100 Partitions, Violations = 0
Routed  75/100 Partitions, Violations = 0
Routed  76/100 Partitions, Violations = 0
Routed  77/100 Partitions, Violations = 0
Routed  78/100 Partitions, Violations = 0
Routed  81/100 Partitions, Violations = 0
Routed  82/100 Partitions, Violations = 0
Routed  83/100 Partitions, Violations = 0
Routed  84/100 Partitions, Violations = 0
Routed  87/100 Partitions, Violations = 0
Routed  88/100 Partitions, Violations = 0
Routed  89/100 Partitions, Violations = 0
Routed  92/100 Partitions, Violations = 0
Routed  93/100 Partitions, Violations = 0
Routed  96/100 Partitions, Violations = 0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   12  Alloctr   12  Proc    0 
[Iter 0] Total (MB): Used  100  Alloctr  101  Proc 2424 

End DR iteration 0 with 100 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   87  Alloctr   88  Proc 2424 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   87  Alloctr   88  Proc 2424 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    8877 micron
Total Number of Contacts =             2735
Total Number of Wires =                1867
Total Number of PtConns =              959
Total Number of Routed Wires =       1867
Total Routed Wire Length =           8430 micron
Total Number of Routed Contacts =       2735
        Layer   METAL1 :          0 micron
        Layer   METAL2 :        736 micron
        Layer   METAL3 :       4260 micron
        Layer   METAL4 :       3252 micron
        Layer   METAL5 :          4 micron
        Layer   METAL6 :          5 micron
        Layer   METAL7 :        286 micron
        Layer   METAL8 :        334 micron
        Via       via7 :         11
        Via       via6 :          9
        Via       via5 :          9
        Via       via4 :          9
        Via       via3 :        900
        Via       via2 :        893
        Via       via1 :        904

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 2735 vias)
 
    Layer VIA12      =  0.00% (0      / 904     vias)
        Un-optimized = 100.00% (904     vias)
    Layer VIA23      =  0.00% (0      / 893     vias)
        Un-optimized = 100.00% (893     vias)
    Layer VIA34      =  0.00% (0      / 900     vias)
        Un-optimized = 100.00% (900     vias)
    Layer VIA45      =  0.00% (0      / 9       vias)
        Un-optimized = 100.00% (9       vias)
    Layer VIA56      =  0.00% (0      / 9       vias)
        Un-optimized = 100.00% (9       vias)
    Layer VIA67      =  0.00% (0      / 9       vias)
        Un-optimized = 100.00% (9       vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.00% (0 / 2735 vias)
 
    Layer VIA12      =  0.00% (0      / 904     vias)
    Layer VIA23      =  0.00% (0      / 893     vias)
    Layer VIA34      =  0.00% (0      / 900     vias)
    Layer VIA45      =  0.00% (0      / 9       vias)
    Layer VIA56      =  0.00% (0      / 9       vias)
    Layer VIA67      =  0.00% (0      / 9       vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 2735 vias)
 
    Layer VIA12      =  0.00% (0      / 904     vias)
        Un-optimized = 100.00% (904     vias)
    Layer VIA23      =  0.00% (0      / 893     vias)
        Un-optimized = 100.00% (893     vias)
    Layer VIA34      =  0.00% (0      / 900     vias)
        Un-optimized = 100.00% (900     vias)
    Layer VIA45      =  0.00% (0      / 9       vias)
        Un-optimized = 100.00% (9       vias)
    Layer VIA56      =  0.00% (0      / 9       vias)
        Un-optimized = 100.00% (9       vias)
    Layer VIA67      =  0.00% (0      / 9       vias)
        Un-optimized = 100.00% (9       vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 

Total number of nets = 6085
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL1
Cell Max-Routing-Layer = METAL8
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA78) needs more than one tracks
Warning: Layer METAL7 pitch 0.410 may be too small: wire/via-down 0.410, wire/via-up 0.500. (ZRT-026)
Transition layer name: METAL7(6)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   91  Alloctr   92  Proc 2424 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,343.36,340.44)
Number of routing layers = 8
layer METAL1, dir Hor, min width = 0.16, min space = 0.18 pitch = 0.41
layer METAL2, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.46
layer METAL3, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL4, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.46
layer METAL5, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL6, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.46
layer METAL7, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL8, dir Ver, min width = 0.40, min space = 0.42 pitch = 1.00
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   92  Alloctr   93  Proc 2424 
Net statistics:
Total number of nets     = 6085
Number of nets to route  = 6075
10 nets are fully connected,
 of which 10 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used   94  Alloctr   95  Proc 2424 
Average gCell capacity  2.68     on layer (1)    METAL1
Average gCell capacity  7.63     on layer (2)    METAL2
Average gCell capacity  8.76     on layer (3)    METAL3
Average gCell capacity  7.64     on layer (4)    METAL4
Average gCell capacity  8.77     on layer (5)    METAL5
Average gCell capacity  7.06     on layer (6)    METAL6
Average gCell capacity  7.62     on layer (7)    METAL7
Average gCell capacity  3.72     on layer (8)    METAL8
Average number of tracks per gCell 9.03  on layer (1)    METAL1
Average number of tracks per gCell 8.12  on layer (2)    METAL2
Average number of tracks per gCell 9.03  on layer (3)    METAL3
Average number of tracks per gCell 8.12  on layer (4)    METAL4
Average number of tracks per gCell 9.03  on layer (5)    METAL5
Average number of tracks per gCell 8.12  on layer (6)    METAL6
Average number of tracks per gCell 9.03  on layer (7)    METAL7
Average number of tracks per gCell 3.75  on layer (8)    METAL8
Number of gCells = 67712
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   95  Alloctr   95  Proc 2424 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used   95  Alloctr   95  Proc 2424 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   95  Alloctr   95  Proc 2424 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Initial Routing] Total (MB): Used   98  Alloctr   99  Proc 2424 
Initial. Routing result:
Initial. Both Dirs: Overflow =   909 Max = 5 GRCs =   875 (5.17%)
Initial. H routing: Overflow =   341 Max = 3 (GRCs =  8) GRCs =   296 (3.50%)
Initial. V routing: Overflow =   568 Max = 5 (GRCs =  1) GRCs =   579 (6.84%)
Initial. METAL1     Overflow =     2 Max = 0 (GRCs =  4) GRCs =     4 (0.05%)
Initial. METAL2     Overflow =   544 Max = 5 (GRCs =  1) GRCs =   556 (6.57%)
Initial. METAL3     Overflow =   339 Max = 3 (GRCs =  8) GRCs =   292 (3.45%)
Initial. METAL4     Overflow =    24 Max = 2 (GRCs =  1) GRCs =    23 (0.27%)
Initial. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 203305.77
Initial. Layer METAL1 wire length = 967.02
Initial. Layer METAL2 wire length = 47807.69
Initial. Layer METAL3 wire length = 85639.84
Initial. Layer METAL4 wire length = 53016.61
Initial. Layer METAL5 wire length = 15512.48
Initial. Layer METAL6 wire length = 362.13
Initial. Layer METAL7 wire length = 0.00
Initial. Layer METAL8 wire length = 0.00
Initial. Total Number of Contacts = 43653
Initial. Via via1 count = 20662
Initial. Via via2 count = 17380
Initial. Via via3 count = 5061
Initial. Via via4 count = 538
Initial. Via via5 count = 12
Initial. Via via6 count = 0
Initial. Via via7 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   98  Alloctr   99  Proc 2424 
phase1. Routing result:
phase1. Both Dirs: Overflow =   461 Max = 5 GRCs =   377 (2.23%)
phase1. H routing: Overflow =     3 Max = 1 (GRCs =  1) GRCs =     6 (0.07%)
phase1. V routing: Overflow =   458 Max = 5 (GRCs =  1) GRCs =   371 (4.38%)
phase1. METAL1     Overflow =     2 Max = 0 (GRCs =  4) GRCs =     4 (0.05%)
phase1. METAL2     Overflow =   458 Max = 5 (GRCs =  1) GRCs =   371 (4.38%)
phase1. METAL3     Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.02%)
phase1. METAL4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 204127.17
phase1. Layer METAL1 wire length = 965.38
phase1. Layer METAL2 wire length = 46540.89
phase1. Layer METAL3 wire length = 81685.15
phase1. Layer METAL4 wire length = 54591.98
phase1. Layer METAL5 wire length = 19732.78
phase1. Layer METAL6 wire length = 610.99
phase1. Layer METAL7 wire length = 0.00
phase1. Layer METAL8 wire length = 0.00
phase1. Total Number of Contacts = 44263
phase1. Via via1 count = 20644
phase1. Via via2 count = 17356
phase1. Via via3 count = 5434
phase1. Via via4 count = 799
phase1. Via via5 count = 30
phase1. Via via6 count = 0
phase1. Via via7 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   98  Alloctr   99  Proc 2424 
phase2. Routing result:
phase2. Both Dirs: Overflow =   270 Max = 4 GRCs =   195 (1.15%)
phase2. H routing: Overflow =     1 Max = 0 (GRCs =  3) GRCs =     3 (0.04%)
phase2. V routing: Overflow =   269 Max = 4 (GRCs =  1) GRCs =   192 (2.27%)
phase2. METAL1     Overflow =     1 Max = 0 (GRCs =  3) GRCs =     3 (0.04%)
phase2. METAL2     Overflow =   269 Max = 4 (GRCs =  1) GRCs =   192 (2.27%)
phase2. METAL3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 204121.50
phase2. Layer METAL1 wire length = 962.51
phase2. Layer METAL2 wire length = 46536.18
phase2. Layer METAL3 wire length = 81702.10
phase2. Layer METAL4 wire length = 54584.99
phase2. Layer METAL5 wire length = 19724.72
phase2. Layer METAL6 wire length = 610.99
phase2. Layer METAL7 wire length = 0.00
phase2. Layer METAL8 wire length = 0.00
phase2. Total Number of Contacts = 44269
phase2. Via via1 count = 20643
phase2. Via via2 count = 17361
phase2. Via via3 count = 5436
phase2. Via via4 count = 799
phase2. Via via5 count = 30
phase2. Via via6 count = 0
phase2. Via via7 count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used   98  Alloctr   99  Proc 2424 
phase3. Routing result:
phase3. Both Dirs: Overflow =   270 Max = 4 GRCs =   195 (1.15%)
phase3. H routing: Overflow =     1 Max = 0 (GRCs =  3) GRCs =     3 (0.04%)
phase3. V routing: Overflow =   269 Max = 4 (GRCs =  1) GRCs =   192 (2.27%)
phase3. METAL1     Overflow =     1 Max = 0 (GRCs =  3) GRCs =     3 (0.04%)
phase3. METAL2     Overflow =   269 Max = 4 (GRCs =  1) GRCs =   192 (2.27%)
phase3. METAL3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 204121.50
phase3. Layer METAL1 wire length = 962.51
phase3. Layer METAL2 wire length = 46536.18
phase3. Layer METAL3 wire length = 81702.10
phase3. Layer METAL4 wire length = 54584.99
phase3. Layer METAL5 wire length = 19724.72
phase3. Layer METAL6 wire length = 610.99
phase3. Layer METAL7 wire length = 0.00
phase3. Layer METAL8 wire length = 0.00
phase3. Total Number of Contacts = 44269
phase3. Via via1 count = 20643
phase3. Via via2 count = 17361
phase3. Via via3 count = 5436
phase3. Via via4 count = 799
phase3. Via via5 count = 30
phase3. Via via6 count = 0
phase3. Via via7 count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   98  Alloctr   99  Proc 2424 

Congestion utilization per direction:
Average vertical track utilization   = 20.15 %
Peak    vertical track utilization   = 84.62 %
Average horizontal track utilization = 16.74 %
Peak    horizontal track utilization = 78.95 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   98  Alloctr   99  Proc 2424 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    6  Alloctr    6  Proc    0 
[GR: Done] Total (MB): Used   98  Alloctr   99  Proc 2424 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Global Routing] Total (MB): Used   95  Alloctr   95  Proc 2424 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Read routes] Total (MB): Used   97  Alloctr   98  Proc 2424 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 16639 of 55759


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   98  Alloctr   99  Proc 2424 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    3  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   98  Alloctr   99  Proc 2424 

Number of wires with overlap after iteration 1 = 7640 of 42946


Wire length and via report:
---------------------------
Number of METAL1 wires: 1394             CONT1: 0
Number of METAL2 wires: 22286            via1: 22265
Number of METAL3 wires: 15231            via2: 22295
Number of METAL4 wires: 3475             via3: 5813
Number of METAL5 wires: 530              via4: 926
Number of METAL6 wires: 27               via5: 51
Number of METAL7 wires: 3                via6: 6
Number of METAL8 wires: 0                via7: 0
Total number of wires: 42946             vias: 51356

Total METAL1 wire length: 1280.6
Total METAL2 wire length: 52695.2
Total METAL3 wire length: 86331.2
Total METAL4 wire length: 52389.1
Total METAL5 wire length: 19795.8
Total METAL6 wire length: 815.5
Total METAL7 wire length: 261.7
Total METAL8 wire length: 0.0
Total wire length: 213569.1

Longest METAL1 wire length: 100.7
Longest METAL2 wire length: 211.6
Longest METAL3 wire length: 204.9
Longest METAL4 wire length: 254.2
Longest METAL5 wire length: 194.6
Longest METAL6 wire length: 93.1
Longest METAL7 wire length: 188.6
Longest METAL8 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    0  Alloctr    1  Proc    0 
[Track Assign: Done] Total (MB): Used   96  Alloctr   97  Proc 2424 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used  101  Alloctr  102  Proc 2424 
Total number of nets = 6085, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/100 Partitions, Violations =  0
Routed  2/100 Partitions, Violations =  9
Routed  3/100 Partitions, Violations =  21
Routed  4/100 Partitions, Violations =  24
Routed  5/100 Partitions, Violations =  11
Routed  6/100 Partitions, Violations =  21
Routed  7/100 Partitions, Violations =  24
Routed  8/100 Partitions, Violations =  65
Routed  9/100 Partitions, Violations =  50
Routed  10/100 Partitions, Violations = 63
Routed  11/100 Partitions, Violations = 63
Routed  12/100 Partitions, Violations = 38
Routed  13/100 Partitions, Violations = 37
Routed  14/100 Partitions, Violations = 30
Routed  15/100 Partitions, Violations = 39
Routed  16/100 Partitions, Violations = 43
Routed  17/100 Partitions, Violations = 57
Routed  18/100 Partitions, Violations = 52
Routed  19/100 Partitions, Violations = 54
Routed  20/100 Partitions, Violations = 51
Routed  21/100 Partitions, Violations = 54
Routed  22/100 Partitions, Violations = 64
Routed  23/100 Partitions, Violations = 79
Routed  24/100 Partitions, Violations = 71
Routed  25/100 Partitions, Violations = 81
Routed  26/100 Partitions, Violations = 84
Routed  27/100 Partitions, Violations = 100
Routed  28/100 Partitions, Violations = 111
Routed  29/100 Partitions, Violations = 114
Routed  30/100 Partitions, Violations = 107
Routed  31/100 Partitions, Violations = 99
Routed  32/100 Partitions, Violations = 81
Routed  33/100 Partitions, Violations = 89
Routed  34/100 Partitions, Violations = 90
Routed  35/100 Partitions, Violations = 82
Routed  36/100 Partitions, Violations = 97
Routed  37/100 Partitions, Violations = 99
Routed  38/100 Partitions, Violations = 93
Routed  39/100 Partitions, Violations = 98
Routed  40/100 Partitions, Violations = 113
Routed  41/100 Partitions, Violations = 116
Routed  42/100 Partitions, Violations = 105
Routed  43/100 Partitions, Violations = 107
Routed  44/100 Partitions, Violations = 106
Routed  45/100 Partitions, Violations = 113
Routed  46/100 Partitions, Violations = 113
Routed  47/100 Partitions, Violations = 103
Routed  48/100 Partitions, Violations = 113
Routed  49/100 Partitions, Violations = 111
Routed  50/100 Partitions, Violations = 113
Routed  51/100 Partitions, Violations = 113
Routed  52/100 Partitions, Violations = 110
Routed  53/100 Partitions, Violations = 110
Routed  54/100 Partitions, Violations = 95
Routed  55/100 Partitions, Violations = 95
Routed  56/100 Partitions, Violations = 95
Routed  57/100 Partitions, Violations = 83
Routed  58/100 Partitions, Violations = 77
Routed  59/100 Partitions, Violations = 72
Routed  60/100 Partitions, Violations = 74
Routed  61/100 Partitions, Violations = 84
Routed  62/100 Partitions, Violations = 91
Routed  63/100 Partitions, Violations = 81
Routed  64/100 Partitions, Violations = 81
Routed  65/100 Partitions, Violations = 81
Routed  66/100 Partitions, Violations = 63
Routed  67/100 Partitions, Violations = 71
Routed  68/100 Partitions, Violations = 77
Routed  69/100 Partitions, Violations = 71
Routed  70/100 Partitions, Violations = 62
Routed  71/100 Partitions, Violations = 57
Routed  72/100 Partitions, Violations = 57
Routed  73/100 Partitions, Violations = 57
Routed  74/100 Partitions, Violations = 45
Routed  75/100 Partitions, Violations = 57
Routed  76/100 Partitions, Violations = 48
Routed  77/100 Partitions, Violations = 63
Routed  78/100 Partitions, Violations = 57
Routed  79/100 Partitions, Violations = 57
Routed  80/100 Partitions, Violations = 57
Routed  81/100 Partitions, Violations = 54
Routed  82/100 Partitions, Violations = 60
Routed  83/100 Partitions, Violations = 41
Routed  84/100 Partitions, Violations = 36
Routed  85/100 Partitions, Violations = 36
Routed  86/100 Partitions, Violations = 36
Routed  87/100 Partitions, Violations = 19
Routed  88/100 Partitions, Violations = 17
Routed  89/100 Partitions, Violations = 18
Routed  90/100 Partitions, Violations = 18
Routed  91/100 Partitions, Violations = 18
Routed  92/100 Partitions, Violations = 16
Routed  93/100 Partitions, Violations = 15
Routed  94/100 Partitions, Violations = 15
Routed  95/100 Partitions, Violations = 15
Routed  96/100 Partitions, Violations = 15
Routed  97/100 Partitions, Violations = 15
Routed  98/100 Partitions, Violations = 15
Routed  99/100 Partitions, Violations = 15
Routed  100/100 Partitions, Violations =        15

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      15
        Less than minimum area : 3
        Same net spacing : 4
        Short : 6
        Internal-only types : 2

[Iter 0] Elapsed real time: 0:00:04 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 0] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 0] Total (MB): Used  109  Alloctr  110  Proc 2424 

End DR iteration 0 with 100 parts

Start DR iteration 1: non-uniform partition
Routed  1/7 Partitions, Violations =    12
Routed  2/7 Partitions, Violations =    9
Routed  3/7 Partitions, Violations =    5
Routed  4/7 Partitions, Violations =    3
Routed  5/7 Partitions, Violations =    2
Routed  6/7 Partitions, Violations =    1
Routed  7/7 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:04 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 1] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 1] Total (MB): Used  109  Alloctr  110  Proc 2424 

End DR iteration 1 with 7 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:04 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   96  Alloctr   97  Proc 2424 
[DR: Done] Elapsed real time: 0:00:04 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   96  Alloctr   97  Proc 2424 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    225954 micron
Total Number of Contacts =             53723
Total Number of Wires =                47521
Total Number of PtConns =              9369
Total Number of Routed Wires =       47521
Total Routed Wire Length =           222578 micron
Total Number of Routed Contacts =       53723
        Layer    METAL1 :       1383 micron
        Layer    METAL2 :      53414 micron
        Layer    METAL3 :      91119 micron
        Layer    METAL4 :      58570 micron
        Layer    METAL5 :      19744 micron
        Layer    METAL6 :        842 micron
        Layer    METAL7 :        548 micron
        Layer    METAL8 :        334 micron
        Via        via7 :         11
        Via        via6 :         15
        Via        via5 :         68
        Via        via4 :        953
        Via        via3 :       7590
        Via        via2 :      22681
        Via        via1 :      21790
        Via   via1(rot) :        615

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 53723 vias)
 
    Layer VIA12      =  0.00% (0      / 22405   vias)
        Un-optimized = 100.00% (22405   vias)
    Layer VIA23      =  0.00% (0      / 22681   vias)
        Un-optimized = 100.00% (22681   vias)
    Layer VIA34      =  0.00% (0      / 7590    vias)
        Un-optimized = 100.00% (7590    vias)
    Layer VIA45      =  0.00% (0      / 953     vias)
        Un-optimized = 100.00% (953     vias)
    Layer VIA56      =  0.00% (0      / 68      vias)
        Un-optimized = 100.00% (68      vias)
    Layer VIA67      =  0.00% (0      / 15      vias)
        Un-optimized = 100.00% (15      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.00% (0 / 53723 vias)
 
    Layer VIA12      =  0.00% (0      / 22405   vias)
    Layer VIA23      =  0.00% (0      / 22681   vias)
    Layer VIA34      =  0.00% (0      / 7590    vias)
    Layer VIA45      =  0.00% (0      / 953     vias)
    Layer VIA56      =  0.00% (0      / 68      vias)
    Layer VIA67      =  0.00% (0      / 15      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 53723 vias)
 
    Layer VIA12      =  0.00% (0      / 22405   vias)
        Un-optimized = 100.00% (22405   vias)
    Layer VIA23      =  0.00% (0      / 22681   vias)
        Un-optimized = 100.00% (22681   vias)
    Layer VIA34      =  0.00% (0      / 7590    vias)
        Un-optimized = 100.00% (7590    vias)
    Layer VIA45      =  0.00% (0      / 953     vias)
        Un-optimized = 100.00% (953     vias)
    Layer VIA56      =  0.00% (0      / 68      vias)
        Un-optimized = 100.00% (68      vias)
    Layer VIA67      =  0.00% (0      / 15      vias)
        Un-optimized = 100.00% (15      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 

Total number of nets = 6085
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)

  Loading design 'aes_core'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer POLY1. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : aes_core
Version: S-2021.06-SP1
Date   : Sun Oct 17 13:59:19 2021
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: slow   Library: slow

Information: Percent of Arnoldi-based delays = 10.05%

  Startpoint: AES_CORE_DATAPATH/SBOX/SBOX_1_/out_gf_pp_reg_3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: AES_CORE_DATAPATH/key_reg_1__9_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.28       0.28
  AES_CORE_DATAPATH/SBOX/SBOX_1_/out_gf_pp_reg_3_/CK (DFFQX1)
                                                          0.00       0.28 r
  AES_CORE_DATAPATH/SBOX/SBOX_1_/out_gf_pp_reg_3_/Q (DFFQX1)
                                                          0.44       0.71 r
  AES_CORE_DATAPATH/SBOX/SBOX_1_/U169/Y (XOR2X1)          0.23 &     0.94 f
  AES_CORE_DATAPATH/SBOX/SBOX_1_/U162/Y (NOR2X1)          0.14 &     1.08 r
  AES_CORE_DATAPATH/SBOX/SBOX_1_/U160/Y (XNOR2X1)         0.20 &     1.28 f
  AES_CORE_DATAPATH/SBOX/SBOX_1_/U104/Y (OR2X1)           0.29 &     1.57 f
  AES_CORE_DATAPATH/SBOX/SBOX_1_/U110/Y (NAND2X1)         0.15 &     1.72 r
  AES_CORE_DATAPATH/SBOX/SBOX_1_/U153/Y (XNOR2X1)         0.36 &     2.08 r
  AES_CORE_DATAPATH/SBOX/SBOX_1_/U86/Y (XOR2X1)           0.33 &     2.41 r
  AES_CORE_DATAPATH/SBOX/SBOX_1_/U54/Y (XOR2X1)           0.26 &     2.67 f
  AES_CORE_DATAPATH/SBOX/SBOX_1_/U82/Y (NAND2X1)          0.14 &     2.80 r
  AES_CORE_DATAPATH/SBOX/SBOX_1_/U81/Y (XNOR2X2)          0.19 &     2.99 r
  AES_CORE_DATAPATH/SBOX/SBOX_1_/U100/Y (XOR2X2)          0.25 &     3.24 r
  AES_CORE_DATAPATH/SBOX/SBOX_1_/U87/Y (XNOR2X1)          0.28 &     3.52 r
  AES_CORE_DATAPATH/SBOX/SBOX_1_/U114/Y (XNOR2X1)         0.26 &     3.78 f
  AES_CORE_DATAPATH/SBOX/SBOX_1_/U113/Y (CLKXOR2X2)       0.36 &     4.14 f
  AES_CORE_DATAPATH/SBOX/SBOX_1_/sbox_out_enc[1] (sBox_8_1)
                                                          0.00       4.14 f
  AES_CORE_DATAPATH/SBOX/sbox_out_enc[9] (sBox)           0.00       4.14 f
  AES_CORE_DATAPATH/KEY_EXPANDER/g_out[9] (key_expander)
                                                          0.00       4.14 f
  AES_CORE_DATAPATH/KEY_EXPANDER/U260/Y (XOR2X1)          0.25 &     4.39 r
  AES_CORE_DATAPATH/KEY_EXPANDER/U203/Y (XNOR2X1)         0.21 &     4.60 f
  AES_CORE_DATAPATH/KEY_EXPANDER/U187/Y (OAI22XL)         0.26 &     4.87 r
  AES_CORE_DATAPATH/KEY_EXPANDER/key_out[73] (key_expander)
                                                          0.00       4.87 r
  AES_CORE_DATAPATH/U2199/Y (AOI2BB2XL)                   0.15 &     5.02 f
  AES_CORE_DATAPATH/U2198/Y (OAI221XL)                    0.15 &     5.16 r
  AES_CORE_DATAPATH/key_reg_1__9_/D (DFFRX1)              0.00 &     5.16 r
  data arrival time                                                  5.16

  clock CLK (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.29       5.29
  AES_CORE_DATAPATH/key_reg_1__9_/CK (DFFRX1)             0.00       5.29 r
  library setup time                                     -0.26       5.03
  data required time                                                 5.03
  --------------------------------------------------------------------------
  data required time                                                 5.03
  data arrival time                                                 -5.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL1
Cell Max-Routing-Layer = METAL8
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA78) needs more than one tracks
Warning: Layer METAL7 pitch 0.410 may be too small: wire/via-down 0.410, wire/via-up 0.500. (ZRT-026)
Transition layer name: METAL7(6)


Start checking for open nets ... 

Total number of nets = 6085, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 6085 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   91  Alloctr   92  Proc 2428 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/9 Partitions, Violations =    0
Checked 2/9 Partitions, Violations =    0
Checked 3/9 Partitions, Violations =    0
Checked 4/9 Partitions, Violations =    0
Checked 5/9 Partitions, Violations =    0
Checked 6/9 Partitions, Violations =    0
Checked 7/9 Partitions, Violations =    0
Checked 8/9 Partitions, Violations =    0
Checked 9/9 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  105  Alloctr  106  Proc 2428 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    225955 micron
Total Number of Contacts =             53723
Total Number of Wires =                47511
Total Number of PtConns =              9375
Total Number of Routed Wires =       47511
Total Routed Wire Length =           222578 micron
Total Number of Routed Contacts =       53723
        Layer    METAL1 :       1384 micron
        Layer    METAL2 :      53414 micron
        Layer    METAL3 :      91119 micron
        Layer    METAL4 :      58570 micron
        Layer    METAL5 :      19744 micron
        Layer    METAL6 :        842 micron
        Layer    METAL7 :        548 micron
        Layer    METAL8 :        334 micron
        Via        via7 :         11
        Via        via6 :         15
        Via        via5 :         68
        Via        via4 :        953
        Via        via3 :       7590
        Via        via2 :      22681
        Via        via1 :      21790
        Via   via1(rot) :        615

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 53723 vias)
 
    Layer VIA12      =  0.00% (0      / 22405   vias)
        Un-optimized = 100.00% (22405   vias)
    Layer VIA23      =  0.00% (0      / 22681   vias)
        Un-optimized = 100.00% (22681   vias)
    Layer VIA34      =  0.00% (0      / 7590    vias)
        Un-optimized = 100.00% (7590    vias)
    Layer VIA45      =  0.00% (0      / 953     vias)
        Un-optimized = 100.00% (953     vias)
    Layer VIA56      =  0.00% (0      / 68      vias)
        Un-optimized = 100.00% (68      vias)
    Layer VIA67      =  0.00% (0      / 15      vias)
        Un-optimized = 100.00% (15      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.00% (0 / 53723 vias)
 
    Layer VIA12      =  0.00% (0      / 22405   vias)
    Layer VIA23      =  0.00% (0      / 22681   vias)
    Layer VIA34      =  0.00% (0      / 7590    vias)
    Layer VIA45      =  0.00% (0      / 953     vias)
    Layer VIA56      =  0.00% (0      / 68      vias)
    Layer VIA67      =  0.00% (0      / 15      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 53723 vias)
 
    Layer VIA12      =  0.00% (0      / 22405   vias)
        Un-optimized = 100.00% (22405   vias)
    Layer VIA23      =  0.00% (0      / 22681   vias)
        Un-optimized = 100.00% (22681   vias)
    Layer VIA34      =  0.00% (0      / 7590    vias)
        Un-optimized = 100.00% (7590    vias)
    Layer VIA45      =  0.00% (0      / 953     vias)
        Un-optimized = 100.00% (953     vias)
    Layer VIA56      =  0.00% (0      / 68      vias)
        Un-optimized = 100.00% (68      vias)
    Layer VIA67      =  0.00% (0      / 15      vias)
        Un-optimized = 100.00% (15      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 


Verify Summary:

Total number of nets = 6085, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

 VA selected:  
ignorePGRail 1 ignoreDpt 1 ignoreBetweenFillers 1
-->clean up DB before adding filler
User specify 7 filler masters



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    5650 placeable cells
    0 cover cells
    158 IO cells/pins
    5808 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 76 horizontal rows
    40 pre-routes for placement blockage/checking
    117 pre-routes for map congestion calculation
    Auto Set : first cut = horizontal
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Processing std cells for voltage threshold type...
... design style 0
... number of base array 1 0
INFO:... use original rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
    Auto Set : first cut = horizontal
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
    split into 76 row segments
  Processing filler cells...
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 

Filling cell with master <FILL64> and connecting PG nets...
    0 filler cells with master <FILL64> were inserted
Filling cell with master <FILL32> and connecting PG nets...
    0 filler cells with master <FILL32> were inserted
Filling cell with master <FILL16> and connecting PG nets...
    0 filler cells with master <FILL16> were inserted
Filling cell with master <FILL8> and connecting PG nets...
    The first filler cell name is xofiller!FILL8!1
    The last filler cell name is xofiller!FILL8!2
    2 filler cells with master <FILL8> were inserted
Filling cell with master <FILL4> and connecting PG nets...
    The first filler cell name is xofiller!FILL4!1
    The last filler cell name is xofiller!FILL4!48
    48 filler cells with master <FILL4> were inserted
Filling cell with master <FILL2> and connecting PG nets...
    The first filler cell name is xofiller!FILL2!1
    The last filler cell name is xofiller!FILL2!193
    193 filler cells with master <FILL2> were inserted
Filling cell with master <FILL1> and connecting PG nets...
    The first filler cell name is xofiller!FILL1!1
    The last filler cell name is xofiller!FILL1!381
    381 filler cells with master <FILL1> were inserted
=== End of Filler Cell Insertion ===


-->clean up DB after adding filler
Information: PG PORT PUNCHING: Number of ports connected:                1248 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  1248 (MW-339)
icc_shell> route_opt
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
GART: Updated design time.
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL1 : 0.00022 0.00022 (RCEX-011)
Information: Library Derived Res for layer METAL1 : 0.00065 0.00065 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.00035 0.00035 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00038 0.00038 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00035 0.00035 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.00038 0.00038 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 0.00035 0.00035 (RCEX-011)
Information: Library Derived Cap for layer METAL7 : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Res for layer METAL7 : 0.00038 0.00038 (RCEX-011)
Information: Library Derived Cap for layer METAL8 : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer METAL8 : 6.7e-05 6.7e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00044 0.00044 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Vertical Res : 0.00028 0.00028 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00078 0.00078 (RCEX-011)
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Running Initial Route             Sun Oct 17 13:59:38 2021

  Beginning initial routing 
  --------------------------

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL1
Cell Max-Routing-Layer = METAL8
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA78) needs more than one tracks
Warning: Layer METAL7 pitch 0.410 may be too small: wire/via-down 0.410, wire/via-up 0.500. (ZRT-026)
Transition layer name: METAL7(6)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   96  Alloctr   97  Proc 2424 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,343.36,340.44)
Number of routing layers = 8
layer METAL1, dir Hor, min width = 0.16, min space = 0.18 pitch = 0.41
layer METAL2, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.46
layer METAL3, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL4, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.46
layer METAL5, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL6, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.46
layer METAL7, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL8, dir Ver, min width = 0.40, min space = 0.42 pitch = 1.00
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   99  Alloctr  100  Proc 2424 
Net statistics:
Total number of nets     = 6085
Number of nets to route  = 0
6085 nets are fully connected,
 of which 6085 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used  101  Alloctr  101  Proc 2424 
Average gCell capacity  2.68     on layer (1)    METAL1
Average gCell capacity  7.63     on layer (2)    METAL2
Average gCell capacity  8.76     on layer (3)    METAL3
Average gCell capacity  7.64     on layer (4)    METAL4
Average gCell capacity  8.77     on layer (5)    METAL5
Average gCell capacity  7.06     on layer (6)    METAL6
Average gCell capacity  7.62     on layer (7)    METAL7
Average gCell capacity  3.72     on layer (8)    METAL8
Average number of tracks per gCell 9.03  on layer (1)    METAL1
Average number of tracks per gCell 8.12  on layer (2)    METAL2
Average number of tracks per gCell 9.03  on layer (3)    METAL3
Average number of tracks per gCell 8.12  on layer (4)    METAL4
Average number of tracks per gCell 9.03  on layer (5)    METAL5
Average number of tracks per gCell 8.12  on layer (6)    METAL6
Average number of tracks per gCell 9.03  on layer (7)    METAL7
Average number of tracks per gCell 3.75  on layer (8)    METAL8
Number of gCells = 67712
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used  101  Alloctr  102  Proc 2424 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used  101  Alloctr  102  Proc 2424 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  101  Alloctr  102  Proc 2424 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  101  Alloctr  102  Proc 2424 
Initial. Routing result:
Initial. Both Dirs: Overflow =   157 Max = 3 GRCs =   164 (0.97%)
Initial. H routing: Overflow =    93 Max = 3 (GRCs =  1) GRCs =   102 (1.21%)
Initial. V routing: Overflow =    64 Max = 3 (GRCs =  1) GRCs =    62 (0.73%)
Initial. METAL1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL2     Overflow =    27 Max = 3 (GRCs =  1) GRCs =    25 (0.30%)
Initial. METAL3     Overflow =    93 Max = 3 (GRCs =  1) GRCs =   102 (1.21%)
Initial. METAL4     Overflow =    37 Max = 2 (GRCs =  2) GRCs =    37 (0.44%)
Initial. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL1   98.0 1.56 0.17 0.15 0.00 0.05 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
METAL2   25.4 13.6 11.7 17.6 0.79 15.3 10.2 3.46 0.80 0.00 0.57 0.00 0.00 0.18
METAL3   21.6 9.81 4.76 6.86 7.47 11.4 13.8 11.9 8.15 0.00 3.34 0.67 0.08 0.01
METAL4   34.7 10.7 9.25 10.9 0.46 9.14 10.3 7.38 4.27 0.00 2.32 0.24 0.07 0.06
METAL5   66.0 16.1 9.22 4.15 1.28 1.68 0.90 0.35 0.13 0.00 0.02 0.00 0.00 0.00
METAL6   97.0 1.93 0.34 0.56 0.00 0.08 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL7   98.1 1.74 0.02 0.00 0.00 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL8   98.8 0.38 0.56 0.18 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    67.5 7.00 4.51 5.07 1.25 4.73 4.42 2.89 1.67 0.00 0.78 0.11 0.02 0.03


Initial. Total Wire Length = 0.00
Initial. Layer METAL1 wire length = 0.00
Initial. Layer METAL2 wire length = 0.00
Initial. Layer METAL3 wire length = 0.00
Initial. Layer METAL4 wire length = 0.00
Initial. Layer METAL5 wire length = 0.00
Initial. Layer METAL6 wire length = 0.00
Initial. Layer METAL7 wire length = 0.00
Initial. Layer METAL8 wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via via1 count = 0
Initial. Via via2 count = 0
Initial. Via via3 count = 0
Initial. Via via4 count = 0
Initial. Via via5 count = 0
Initial. Via via6 count = 0
Initial. Via via7 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  101  Alloctr  102  Proc 2424 
phase1. Routing result:
phase1. Both Dirs: Overflow =   157 Max = 3 GRCs =   164 (0.97%)
phase1. H routing: Overflow =    93 Max = 3 (GRCs =  1) GRCs =   102 (1.21%)
phase1. V routing: Overflow =    64 Max = 3 (GRCs =  1) GRCs =    62 (0.73%)
phase1. METAL1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL2     Overflow =    27 Max = 3 (GRCs =  1) GRCs =    25 (0.30%)
phase1. METAL3     Overflow =    93 Max = 3 (GRCs =  1) GRCs =   102 (1.21%)
phase1. METAL4     Overflow =    37 Max = 2 (GRCs =  2) GRCs =    37 (0.44%)
phase1. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL1   98.0 1.56 0.17 0.15 0.00 0.05 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
METAL2   25.4 13.6 11.7 17.6 0.79 15.3 10.2 3.46 0.80 0.00 0.57 0.00 0.00 0.18
METAL3   21.6 9.81 4.76 6.86 7.47 11.4 13.8 11.9 8.15 0.00 3.34 0.67 0.08 0.01
METAL4   34.7 10.7 9.25 10.9 0.46 9.14 10.3 7.38 4.27 0.00 2.32 0.24 0.07 0.06
METAL5   66.0 16.1 9.22 4.15 1.28 1.68 0.90 0.35 0.13 0.00 0.02 0.00 0.00 0.00
METAL6   97.0 1.93 0.34 0.56 0.00 0.08 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL7   98.1 1.74 0.02 0.00 0.00 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL8   98.8 0.38 0.56 0.18 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    67.5 7.00 4.51 5.07 1.25 4.73 4.42 2.89 1.67 0.00 0.78 0.11 0.02 0.03


phase1. Total Wire Length = 0.00
phase1. Layer METAL1 wire length = 0.00
phase1. Layer METAL2 wire length = 0.00
phase1. Layer METAL3 wire length = 0.00
phase1. Layer METAL4 wire length = 0.00
phase1. Layer METAL5 wire length = 0.00
phase1. Layer METAL6 wire length = 0.00
phase1. Layer METAL7 wire length = 0.00
phase1. Layer METAL8 wire length = 0.00
phase1. Total Number of Contacts = 0
phase1. Via via1 count = 0
phase1. Via via2 count = 0
phase1. Via via3 count = 0
phase1. Via via4 count = 0
phase1. Via via5 count = 0
phase1. Via via6 count = 0
phase1. Via via7 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  101  Alloctr  102  Proc 2424 
phase2. Routing result:
phase2. Both Dirs: Overflow =   157 Max = 3 GRCs =   164 (0.97%)
phase2. H routing: Overflow =    93 Max = 3 (GRCs =  1) GRCs =   102 (1.21%)
phase2. V routing: Overflow =    64 Max = 3 (GRCs =  1) GRCs =    62 (0.73%)
phase2. METAL1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL2     Overflow =    27 Max = 3 (GRCs =  1) GRCs =    25 (0.30%)
phase2. METAL3     Overflow =    93 Max = 3 (GRCs =  1) GRCs =   102 (1.21%)
phase2. METAL4     Overflow =    37 Max = 2 (GRCs =  2) GRCs =    37 (0.44%)
phase2. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL1   98.0 1.56 0.17 0.15 0.00 0.05 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
METAL2   25.4 13.6 11.7 17.6 0.79 15.3 10.2 3.46 0.80 0.00 0.57 0.00 0.00 0.18
METAL3   21.6 9.81 4.76 6.86 7.47 11.4 13.8 11.9 8.15 0.00 3.34 0.67 0.08 0.01
METAL4   34.7 10.7 9.25 10.9 0.46 9.14 10.3 7.38 4.27 0.00 2.32 0.24 0.07 0.06
METAL5   66.0 16.1 9.22 4.15 1.28 1.68 0.90 0.35 0.13 0.00 0.02 0.00 0.00 0.00
METAL6   97.0 1.93 0.34 0.56 0.00 0.08 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL7   98.1 1.74 0.02 0.00 0.00 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL8   98.8 0.38 0.56 0.18 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    67.5 7.00 4.51 5.07 1.25 4.73 4.42 2.89 1.67 0.00 0.78 0.11 0.02 0.03


phase2. Total Wire Length = 0.00
phase2. Layer METAL1 wire length = 0.00
phase2. Layer METAL2 wire length = 0.00
phase2. Layer METAL3 wire length = 0.00
phase2. Layer METAL4 wire length = 0.00
phase2. Layer METAL5 wire length = 0.00
phase2. Layer METAL6 wire length = 0.00
phase2. Layer METAL7 wire length = 0.00
phase2. Layer METAL8 wire length = 0.00
phase2. Total Number of Contacts = 0
phase2. Via via1 count = 0
phase2. Via via2 count = 0
phase2. Via via3 count = 0
phase2. Via via4 count = 0
phase2. Via via5 count = 0
phase2. Via via6 count = 0
phase2. Via via7 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  101  Alloctr  102  Proc 2424 

Congestion utilization per direction:
Average vertical track utilization   = 17.57 %
Peak    vertical track utilization   = 69.23 %
Average horizontal track utilization = 16.29 %
Peak    horizontal track utilization = 73.68 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  101  Alloctr  102  Proc 2424 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    4  Alloctr    4  Proc    0 
[GR: Done] Total (MB): Used  101  Alloctr  102  Proc 2424 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Global Routing] Total (MB): Used   97  Alloctr   98  Proc 2424 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   98  Alloctr   99  Proc 2424 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-save_after_iterations                                  :        {1 }                
-save_cell_prefix                                       :        aes_core_INIT_RT    
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used  103  Alloctr  104  Proc 2424 
Total number of nets = 6085, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/100 Partitions, Violations =  0
Routed  2/100 Partitions, Violations =  0
Routed  3/100 Partitions, Violations =  0
Routed  4/100 Partitions, Violations =  0
Routed  5/100 Partitions, Violations =  0
Routed  6/100 Partitions, Violations =  0
Routed  7/100 Partitions, Violations =  0
Routed  8/100 Partitions, Violations =  0
Routed  9/100 Partitions, Violations =  0
Routed  10/100 Partitions, Violations = 0
Routed  11/100 Partitions, Violations = 0
Routed  12/100 Partitions, Violations = 0
Routed  13/100 Partitions, Violations = 0
Routed  14/100 Partitions, Violations = 0
Routed  15/100 Partitions, Violations = 0
Routed  16/100 Partitions, Violations = 0
Routed  17/100 Partitions, Violations = 0
Routed  18/100 Partitions, Violations = 0
Routed  19/100 Partitions, Violations = 0
Routed  20/100 Partitions, Violations = 0
Routed  21/100 Partitions, Violations = 0
Routed  22/100 Partitions, Violations = 0
Routed  23/100 Partitions, Violations = 0
Routed  24/100 Partitions, Violations = 0
Routed  25/100 Partitions, Violations = 0
Routed  26/100 Partitions, Violations = 0
Routed  27/100 Partitions, Violations = 0
Routed  28/100 Partitions, Violations = 0
Routed  29/100 Partitions, Violations = 0
Routed  30/100 Partitions, Violations = 0
Routed  31/100 Partitions, Violations = 0
Routed  32/100 Partitions, Violations = 0
Routed  33/100 Partitions, Violations = 0
Routed  34/100 Partitions, Violations = 0
Routed  35/100 Partitions, Violations = 0
Routed  36/100 Partitions, Violations = 0
Routed  37/100 Partitions, Violations = 0
Routed  38/100 Partitions, Violations = 0
Routed  39/100 Partitions, Violations = 0
Routed  40/100 Partitions, Violations = 0
Routed  41/100 Partitions, Violations = 0
Routed  42/100 Partitions, Violations = 0
Routed  43/100 Partitions, Violations = 0
Routed  44/100 Partitions, Violations = 0
Routed  45/100 Partitions, Violations = 0
Routed  46/100 Partitions, Violations = 0
Routed  47/100 Partitions, Violations = 0
Routed  48/100 Partitions, Violations = 0
Routed  49/100 Partitions, Violations = 0
Routed  50/100 Partitions, Violations = 0
Routed  51/100 Partitions, Violations = 0
Routed  52/100 Partitions, Violations = 0
Routed  53/100 Partitions, Violations = 0
Routed  54/100 Partitions, Violations = 0
Routed  55/100 Partitions, Violations = 0
Routed  56/100 Partitions, Violations = 0
Routed  57/100 Partitions, Violations = 0
Routed  58/100 Partitions, Violations = 0
Routed  59/100 Partitions, Violations = 0
Routed  60/100 Partitions, Violations = 0
Routed  61/100 Partitions, Violations = 0
Routed  62/100 Partitions, Violations = 0
Routed  63/100 Partitions, Violations = 0
Routed  64/100 Partitions, Violations = 0
Routed  65/100 Partitions, Violations = 0
Routed  66/100 Partitions, Violations = 0
Routed  67/100 Partitions, Violations = 0
Routed  68/100 Partitions, Violations = 0
Routed  69/100 Partitions, Violations = 0
Routed  70/100 Partitions, Violations = 0
Routed  71/100 Partitions, Violations = 0
Routed  72/100 Partitions, Violations = 0
Routed  73/100 Partitions, Violations = 0
Routed  74/100 Partitions, Violations = 0
Routed  75/100 Partitions, Violations = 0
Routed  76/100 Partitions, Violations = 0
Routed  77/100 Partitions, Violations = 0
Routed  78/100 Partitions, Violations = 0
Routed  79/100 Partitions, Violations = 0
Routed  80/100 Partitions, Violations = 0
Routed  81/100 Partitions, Violations = 0
Routed  82/100 Partitions, Violations = 0
Routed  83/100 Partitions, Violations = 0
Routed  84/100 Partitions, Violations = 0
Routed  85/100 Partitions, Violations = 0
Routed  86/100 Partitions, Violations = 0
Routed  87/100 Partitions, Violations = 0
Routed  88/100 Partitions, Violations = 0
Routed  89/100 Partitions, Violations = 0
Routed  90/100 Partitions, Violations = 0
Routed  91/100 Partitions, Violations = 0
Routed  92/100 Partitions, Violations = 0
Routed  93/100 Partitions, Violations = 0
Routed  94/100 Partitions, Violations = 0
Routed  95/100 Partitions, Violations = 0
Routed  96/100 Partitions, Violations = 0
Routed  97/100 Partitions, Violations = 0
Routed  98/100 Partitions, Violations = 0
Routed  99/100 Partitions, Violations = 0
Routed  100/100 Partitions, Violations =        0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 0] Total (MB): Used  111  Alloctr  112  Proc 2424 

End DR iteration 0 with 100 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   98  Alloctr   99  Proc 2424 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   98  Alloctr   99  Proc 2424 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    225955 micron
Total Number of Contacts =             53723
Total Number of Wires =                47511
Total Number of PtConns =              9375
Total Number of Routed Wires =       47511
Total Routed Wire Length =           222579 micron
Total Number of Routed Contacts =       53723
        Layer    METAL1 :       1385 micron
        Layer    METAL2 :      53414 micron
        Layer    METAL3 :      91119 micron
        Layer    METAL4 :      58570 micron
        Layer    METAL5 :      19744 micron
        Layer    METAL6 :        842 micron
        Layer    METAL7 :        548 micron
        Layer    METAL8 :        334 micron
        Via        via7 :         11
        Via        via6 :         15
        Via        via5 :         68
        Via        via4 :        953
        Via        via3 :       7590
        Via        via2 :      22681
        Via        via1 :      21790
        Via   via1(rot) :        615

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 53723 vias)
 
    Layer VIA12      =  0.00% (0      / 22405   vias)
        Un-optimized = 100.00% (22405   vias)
    Layer VIA23      =  0.00% (0      / 22681   vias)
        Un-optimized = 100.00% (22681   vias)
    Layer VIA34      =  0.00% (0      / 7590    vias)
        Un-optimized = 100.00% (7590    vias)
    Layer VIA45      =  0.00% (0      / 953     vias)
        Un-optimized = 100.00% (953     vias)
    Layer VIA56      =  0.00% (0      / 68      vias)
        Un-optimized = 100.00% (68      vias)
    Layer VIA67      =  0.00% (0      / 15      vias)
        Un-optimized = 100.00% (15      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.00% (0 / 53723 vias)
 
    Layer VIA12      =  0.00% (0      / 22405   vias)
    Layer VIA23      =  0.00% (0      / 22681   vias)
    Layer VIA34      =  0.00% (0      / 7590    vias)
    Layer VIA45      =  0.00% (0      / 953     vias)
    Layer VIA56      =  0.00% (0      / 68      vias)
    Layer VIA67      =  0.00% (0      / 15      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 53723 vias)
 
    Layer VIA12      =  0.00% (0      / 22405   vias)
        Un-optimized = 100.00% (22405   vias)
    Layer VIA23      =  0.00% (0      / 22681   vias)
        Un-optimized = 100.00% (22681   vias)
    Layer VIA34      =  0.00% (0      / 7590    vias)
        Un-optimized = 100.00% (7590    vias)
    Layer VIA45      =  0.00% (0      / 953     vias)
        Un-optimized = 100.00% (953     vias)
    Layer VIA56      =  0.00% (0      / 68      vias)
        Un-optimized = 100.00% (68      vias)
    Layer VIA67      =  0.00% (0      / 15      vias)
        Un-optimized = 100.00% (15      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 

Total number of nets = 6085
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Initial Route Done             Sun Oct 17 13:59:41 2021

  Loading design 'aes_core'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer POLY1. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : aes_core
Version: S-2021.06-SP1
Date   : Sun Oct 17 13:59:44 2021
****************************************


  Timing Path Group 'CLK'
  -----------------------------------
  Levels of Logic:              19.00
  Critical Path Length:          4.89
  Critical Path Slack:          -0.14
  Critical Path Clk Period:      5.00
  Total Negative Slack:        -10.98
  No. of Violating Paths:      284.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         13
  Hierarchical Port Count:       1527
  Leaf Cell Count:               5650
  Buf/Inv Cell Count:             829
  Buf Cell Count:                 182
  Inv Cell Count:                 647
  CT Buf/Inv Cell Count:            7
  Combinational Cell Count:      4761
  Sequential Cell Count:          889
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    48874.934983
  Noncombinational Area: 28935.576942
  Buf/Inv Area:           4734.048542
  Total Buffer Area:          1778.88
  Total Inverter Area:        2955.17
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      115894.40
  Net YLength        :      110014.70
  -----------------------------------
  Cell Area:             77810.511926
  Design Area:           77810.511926
  Net Length        :       225909.09


  Design Rules
  -----------------------------------
  Total Number of Nets:          6085
  Nets With Violations:            15
  Max Trans Violations:             2
  Max Cap Violations:              13
  -----------------------------------


  Hostname: ic53

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               14.51
  -----------------------------------------
  Overall Compile Time:               14.64
  Overall Compile Wall Clock Time:    15.15

  --------------------------------------------------------------------

  Design  WNS: 0.14  TNS: 10.98  Number of Violating Paths: 284


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.1360 TNS: 10.9769  Number of Violating Path: 284
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 15
ROPT:    Number of Route Violation: 0 
ROPT:    Running Optimization Stage 1             Sun Oct 17 13:59:44 2021

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------


  Loading design 'aes_core'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

  Design  WNS: 0.1360  TNS: 10.9769  Number of Violating Paths: 284

  Nets with DRC Violations: 15
  Total moveable cell area: 77600.0
  Total fixed cell area: 210.5
  Total physical cell area: 77810.5
  Core area: (30000 30000 313360 310440)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Beginning On-Route Optimization 
  --------------------------------

  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.


  Beginning Timing Optimization
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:00   77810.5      0.14      10.8      88.4                                0.00  
    0:00:00   77810.5      0.14      10.7      88.4                                0.00  
    0:00:00   77802.0      0.14      10.5      88.4                                0.00  
    0:00:00   77802.0      0.14      10.4      88.4                                0.00  
    0:00:00   77802.0      0.14      10.3      88.4                                0.00  
    0:00:00   77802.0      0.14      10.2      88.4                                0.00  
    0:00:00   77802.0      0.14      10.2      88.4                                0.00  
    0:00:00   77802.0      0.14      10.2      88.4                                0.00  
    0:00:00   77802.0      0.14      10.1      88.4                                0.00  
    0:00:00   77802.0      0.14      10.1      88.4                                0.00  
    0:00:00   77802.0      0.14      10.1      88.4                                0.00  
    0:00:00   77802.0      0.14      10.1      88.4                                0.00  
    0:00:00   77802.0      0.14      10.1      88.4                                0.00  
    0:00:00   77802.0      0.14      10.0      88.4                                0.00  
    0:00:00   77802.0      0.14      10.0      88.4                                0.00  
    0:00:00   77802.0      0.14      10.0      88.4                                0.00  
    0:00:00   77802.0      0.14      10.0      88.4                                0.00  
    0:00:00   77802.0      0.14      10.0      88.4                                0.00  
    0:00:00   77798.6      0.14      10.0      88.4                                0.00  
    0:00:00   77798.6      0.14       9.9      88.4                                0.00  
    0:00:00   77798.6      0.14       9.9      88.4                                0.00  
    0:00:00   77798.6      0.14       9.9      88.4                                0.00  
    0:00:00   77798.6      0.14       9.8      88.4                                0.00  
    0:00:00   77798.6      0.14       9.7      88.4                                0.00  
    0:00:00   77798.6      0.14       9.7      88.4                                0.00  
    0:00:00   77798.6      0.14       9.7      88.4                                0.00  
    0:00:00   77798.6      0.14       9.7      88.4                                0.00  
    0:00:00   77798.6      0.14       9.6      88.4                                0.00  
    0:00:00   77798.6      0.14       9.6      88.4                                0.00  
    0:00:00   77795.2      0.14       9.6      88.4                                0.00  
    0:00:00   77795.2      0.14       9.5      88.4                                0.00  
    0:00:00   77795.2      0.14       9.5      88.4                                0.00  
    0:00:00   77795.2      0.14       9.5      88.4                                0.00  
    0:00:00   77795.2      0.14       9.5      88.4                                0.00  


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

  Beginning Max Transition Fix
  -----------------------------

  Beginning Max Capacitance Fix
  ------------------------------

  Beginning Post-DRC Delay Recovery
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:00   77795.2      0.14       9.5      88.4 AES_CORE_DATAPATH/key_reg_1__2_/D      0.00  
    0:00:00   77795.2      0.14       9.2      88.4 AES_CORE_DATAPATH/bkp_reg_0__6_/D      0.00  
    0:00:00   77795.2      0.14       9.2      88.4 AES_CORE_DATAPATH/bkp_reg_0__6_/D      0.00  
    0:00:00   77795.2      0.14       9.2      88.4 AES_CORE_DATAPATH/bkp_1_reg_2__17_/D      0.00  
    0:00:00   77756.2      0.14       9.1      88.4 AES_CORE_DATAPATH/bkp_1_reg_0__4_/D      0.00  
    0:00:00   77756.2      0.14       9.1      88.4 AES_CORE_DATAPATH/bkp_1_reg_2__20_/D      0.00  
    0:00:01   77756.2      0.14       9.1      88.4 AES_CORE_DATAPATH/col_reg_0__17_/D      0.00  
    0:00:01   77756.2      0.14       8.9      88.4 AES_CORE_DATAPATH/bkp_reg_1__12_/D      0.00  
    0:00:01   77756.2      0.14       8.8      88.4 AES_CORE_DATAPATH/bkp_reg_3__13_/D      0.00  
    0:00:01   77756.2      0.14       8.7      88.4 AES_CORE_DATAPATH/bkp_1_reg_2__20_/D      0.00  
    0:00:01   77756.2      0.14       8.5      88.4 AES_CORE_DATAPATH/bkp_reg_0__6_/D      0.00  
    0:00:01   77751.1      0.14       8.5      88.4 AES_CORE_DATAPATH/bkp_reg_3__10_/D      0.00  
    0:00:01   77751.1      0.14       8.5      88.4 AES_CORE_DATAPATH/key_reg_0__2_/D      0.00  
    0:00:01   77754.5      0.14       8.4      88.4 AES_CORE_DATAPATH/bkp_reg_3__8_/D      0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 76 horizontal rows
    40 pre-routes for placement blockage/checking
    117 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : aes_core
  Version: S-2021.06-SP1
  Date   : Sun Oct 17 13:59:45 2021
****************************************
Std cell utilization: 97.85%  (45808/(46816-0))
(Non-fixed + Fixed)
Std cell utilization: 97.84%  (45684/(46816-124))
(Non-fixed only)
Chip area:            46816    sites, bbox (30.00 30.00 313.36 310.44) um
Std cell area:        45808    sites, (non-fixed:45684  fixed:124)
                      5650     cells, (non-fixed:5643   fixed:7)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      124      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       134 
Avg. std cell width:  3.75 um 
Site array:           unit     (width: 0.46 um, height: 3.69 um, rows: 76)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : aes_core
  Version: S-2021.06-SP1
  Date   : Sun Oct 17 13:59:45 2021
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL1     none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     none          ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
METAL7     none          ---         ---       via additive      ---
METAL8     none          ---         ---       via additive      ---

Total 2 (out of 5643) illegal cells need to be legalized.
Finding nearest legal location......100%
 
****************************************
  Report : Nearest Legal Location
  Design : aes_core
  Version: S-2021.06-SP1
  Date   : Sun Oct 17 13:59:45 2021
****************************************

No cell displacement.

Legalizing 2 illegal cells......100%
 
****************************************
  Report : Legalize Displacement
  Design : aes_core
  Version: S-2021.06-SP1
  Date   : Sun Oct 17 13:59:45 2021
****************************************

avg cell displacement:    2.760 um ( 0.75 row height)
max cell displacement:    2.760 um ( 0.75 row height)
std deviation:            0.000 um ( 0.00 row height)
number of cell moved:         1 cells (out of 5643 cells)

Total 0 cells has large displacement (e.g. > 11.070 um or 3 row height)

...100%

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 76 horizontal rows
    40 pre-routes for placement blockage/checking
    117 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (3690), object's width and height(343360,340440). (PSYN-523)
Warning: Die area is not integer multiples of min site width (460), object's width and height(343360,340440). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Optimization Stage 1 Done             Sun Oct 17 13:59:46 2021
ROPT:    Running Stage 1 Eco Route             Sun Oct 17 13:59:46 2021

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL1
Cell Max-Routing-Layer = METAL8
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA78) needs more than one tracks
Warning: Layer METAL7 pitch 0.410 may be too small: wire/via-down 0.410, wire/via-up 0.500. (ZRT-026)
Transition layer name: METAL7(6)
[ECO: Extraction] Elapsed real time: 0:00:00 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Extraction] Stage (MB): Used   88  Alloctr   88  Proc    0 
[ECO: Extraction] Total (MB): Used   92  Alloctr   93  Proc 2424 
Num of eco nets = 6085
Num of open eco nets = 60
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   88  Alloctr   88  Proc    0 
[ECO: Init] Total (MB): Used   93  Alloctr   94  Proc 2424 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   97  Alloctr   98  Proc 2424 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,343.36,340.44)
Number of routing layers = 8
layer METAL1, dir Hor, min width = 0.16, min space = 0.18 pitch = 0.41
layer METAL2, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.46
layer METAL3, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL4, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.46
layer METAL5, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL6, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.46
layer METAL7, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL8, dir Ver, min width = 0.40, min space = 0.42 pitch = 1.00
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used  100  Alloctr  100  Proc 2424 
Net statistics:
Total number of nets     = 6085
Number of nets to route  = 60
60 nets are partially connected,
 of which 60 are detail routed and 0 are global routed.
6025 nets are fully connected,
 of which 6025 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used  102  Alloctr  102  Proc 2424 
Average gCell capacity  2.68     on layer (1)    METAL1
Average gCell capacity  7.63     on layer (2)    METAL2
Average gCell capacity  8.76     on layer (3)    METAL3
Average gCell capacity  7.64     on layer (4)    METAL4
Average gCell capacity  8.77     on layer (5)    METAL5
Average gCell capacity  7.06     on layer (6)    METAL6
Average gCell capacity  7.62     on layer (7)    METAL7
Average gCell capacity  3.72     on layer (8)    METAL8
Average number of tracks per gCell 9.03  on layer (1)    METAL1
Average number of tracks per gCell 8.12  on layer (2)    METAL2
Average number of tracks per gCell 9.03  on layer (3)    METAL3
Average number of tracks per gCell 8.12  on layer (4)    METAL4
Average number of tracks per gCell 9.03  on layer (5)    METAL5
Average number of tracks per gCell 8.12  on layer (6)    METAL6
Average number of tracks per gCell 9.03  on layer (7)    METAL7
Average number of tracks per gCell 3.75  on layer (8)    METAL8
Number of gCells = 67712
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used  102  Alloctr  103  Proc 2424 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used  102  Alloctr  103  Proc 2424 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  102  Alloctr  103  Proc 2424 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  102  Alloctr  103  Proc 2424 
Initial. Routing result:
Initial. Both Dirs: Overflow =   156 Max = 3 GRCs =   165 (0.97%)
Initial. H routing: Overflow =    92 Max = 3 (GRCs =  1) GRCs =   101 (1.19%)
Initial. V routing: Overflow =    64 Max = 3 (GRCs =  1) GRCs =    64 (0.76%)
Initial. METAL1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL2     Overflow =    27 Max = 3 (GRCs =  1) GRCs =    27 (0.32%)
Initial. METAL3     Overflow =    92 Max = 3 (GRCs =  1) GRCs =   101 (1.19%)
Initial. METAL4     Overflow =    37 Max = 2 (GRCs =  2) GRCs =    37 (0.44%)
Initial. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL1   98.0 1.56 0.17 0.15 0.00 0.05 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
METAL2   25.4 13.5 11.7 17.7 0.79 15.3 10.3 3.43 0.82 0.00 0.57 0.00 0.00 0.18
METAL3   21.6 9.81 4.76 6.86 7.48 11.4 13.8 11.9 8.16 0.00 3.32 0.67 0.08 0.01
METAL4   34.7 10.7 9.25 10.9 0.46 9.14 10.3 7.38 4.27 0.00 2.32 0.24 0.07 0.06
METAL5   66.0 16.1 9.22 4.15 1.28 1.68 0.90 0.35 0.13 0.00 0.02 0.00 0.00 0.00
METAL6   97.0 1.93 0.34 0.56 0.00 0.08 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL7   98.1 1.74 0.02 0.00 0.00 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL8   98.8 0.38 0.56 0.18 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    67.5 7.00 4.51 5.07 1.25 4.72 4.42 2.89 1.67 0.00 0.78 0.11 0.02 0.03


Initial. Total Wire Length = 18.83
Initial. Layer METAL1 wire length = 2.47
Initial. Layer METAL2 wire length = 7.89
Initial. Layer METAL3 wire length = 8.46
Initial. Layer METAL4 wire length = 0.00
Initial. Layer METAL5 wire length = 0.00
Initial. Layer METAL6 wire length = 0.00
Initial. Layer METAL7 wire length = 0.00
Initial. Layer METAL8 wire length = 0.00
Initial. Total Number of Contacts = 23
Initial. Via via1 count = 13
Initial. Via via2 count = 10
Initial. Via via3 count = 0
Initial. Via via4 count = 0
Initial. Via via5 count = 0
Initial. Via via6 count = 0
Initial. Via via7 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  102  Alloctr  103  Proc 2424 
phase1. Routing result:
phase1. Both Dirs: Overflow =   155 Max = 3 GRCs =   164 (0.97%)
phase1. H routing: Overflow =    91 Max = 3 (GRCs =  1) GRCs =   100 (1.18%)
phase1. V routing: Overflow =    64 Max = 3 (GRCs =  1) GRCs =    64 (0.76%)
phase1. METAL1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL2     Overflow =    27 Max = 3 (GRCs =  1) GRCs =    27 (0.32%)
phase1. METAL3     Overflow =    91 Max = 3 (GRCs =  1) GRCs =   100 (1.18%)
phase1. METAL4     Overflow =    37 Max = 2 (GRCs =  2) GRCs =    37 (0.44%)
phase1. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL1   98.0 1.56 0.17 0.15 0.00 0.05 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
METAL2   25.4 13.6 11.8 17.7 0.79 15.2 10.3 3.40 0.80 0.00 0.57 0.00 0.00 0.18
METAL3   21.6 9.82 4.77 6.88 7.54 11.3 13.8 12.1 8.05 0.00 3.31 0.66 0.08 0.01
METAL4   34.7 10.7 9.26 10.9 0.46 9.13 10.3 7.40 4.25 0.00 2.32 0.24 0.07 0.06
METAL5   66.0 16.1 9.22 4.15 1.28 1.68 0.90 0.35 0.13 0.00 0.02 0.00 0.00 0.00
METAL6   97.0 1.93 0.34 0.56 0.00 0.08 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL7   98.1 1.74 0.02 0.00 0.00 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL8   98.8 0.38 0.56 0.18 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    67.5 7.00 4.52 5.08 1.26 4.71 4.42 2.91 1.65 0.00 0.78 0.11 0.02 0.03


phase1. Total Wire Length = 18.83
phase1. Layer METAL1 wire length = 2.47
phase1. Layer METAL2 wire length = 7.89
phase1. Layer METAL3 wire length = 8.46
phase1. Layer METAL4 wire length = 0.00
phase1. Layer METAL5 wire length = 0.00
phase1. Layer METAL6 wire length = 0.00
phase1. Layer METAL7 wire length = 0.00
phase1. Layer METAL8 wire length = 0.00
phase1. Total Number of Contacts = 23
phase1. Via via1 count = 13
phase1. Via via2 count = 10
phase1. Via via3 count = 0
phase1. Via via4 count = 0
phase1. Via via5 count = 0
phase1. Via via6 count = 0
phase1. Via via7 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  102  Alloctr  103  Proc 2424 
phase2. Routing result:
phase2. Both Dirs: Overflow =   155 Max = 3 GRCs =   164 (0.97%)
phase2. H routing: Overflow =    91 Max = 3 (GRCs =  1) GRCs =   100 (1.18%)
phase2. V routing: Overflow =    64 Max = 3 (GRCs =  1) GRCs =    64 (0.76%)
phase2. METAL1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL2     Overflow =    27 Max = 3 (GRCs =  1) GRCs =    27 (0.32%)
phase2. METAL3     Overflow =    91 Max = 3 (GRCs =  1) GRCs =   100 (1.18%)
phase2. METAL4     Overflow =    37 Max = 2 (GRCs =  2) GRCs =    37 (0.44%)
phase2. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL1   98.0 1.56 0.17 0.15 0.00 0.05 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
METAL2   25.4 13.6 11.8 17.7 0.79 15.2 10.3 3.40 0.80 0.00 0.57 0.00 0.00 0.18
METAL3   21.6 9.82 4.77 6.88 7.54 11.3 13.8 12.1 8.05 0.00 3.31 0.66 0.08 0.01
METAL4   34.7 10.7 9.26 10.9 0.46 9.13 10.3 7.40 4.25 0.00 2.32 0.24 0.07 0.06
METAL5   66.0 16.1 9.22 4.15 1.28 1.68 0.90 0.35 0.13 0.00 0.02 0.00 0.00 0.00
METAL6   97.0 1.93 0.34 0.56 0.00 0.08 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL7   98.1 1.74 0.02 0.00 0.00 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL8   98.8 0.38 0.56 0.18 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    67.5 7.00 4.52 5.08 1.26 4.71 4.42 2.91 1.65 0.00 0.78 0.11 0.02 0.03


phase2. Total Wire Length = 18.83
phase2. Layer METAL1 wire length = 2.47
phase2. Layer METAL2 wire length = 7.89
phase2. Layer METAL3 wire length = 8.46
phase2. Layer METAL4 wire length = 0.00
phase2. Layer METAL5 wire length = 0.00
phase2. Layer METAL6 wire length = 0.00
phase2. Layer METAL7 wire length = 0.00
phase2. Layer METAL8 wire length = 0.00
phase2. Total Number of Contacts = 23
phase2. Via via1 count = 13
phase2. Via via2 count = 10
phase2. Via via3 count = 0
phase2. Via via4 count = 0
phase2. Via via5 count = 0
phase2. Via via6 count = 0
phase2. Via via7 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  102  Alloctr  103  Proc 2424 

Congestion utilization per direction:
Average vertical track utilization   = 17.56 %
Peak    vertical track utilization   = 69.23 %
Average horizontal track utilization = 16.27 %
Peak    horizontal track utilization = 73.68 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  102  Alloctr  103  Proc 2424 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    4  Alloctr    4  Proc    0 
[GR: Done] Total (MB): Used  102  Alloctr  103  Proc 2424 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Global Routing] Total (MB): Used   98  Alloctr   99  Proc 2424 
[ECO: GR] Elapsed real time: 0:00:00 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: GR] Stage (MB): Used   94  Alloctr   94  Proc    0 
[ECO: GR] Total (MB): Used   98  Alloctr   99  Proc 2424 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   95  Alloctr   96  Proc 2424 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 114 of 189


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   96  Alloctr   97  Proc 2424 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   96  Alloctr   97  Proc 2424 

Number of wires with overlap after iteration 1 = 67 of 124


Wire length and via report:
---------------------------
Number of METAL1 wires: 58               CONT1: 0
Number of METAL2 wires: 41               via1: 55
Number of METAL3 wires: 21               via2: 38
Number of METAL4 wires: 2                via3: 8
Number of METAL5 wires: 2                via4: 4
Number of METAL6 wires: 0                via5: 0
Number of METAL7 wires: 0                via6: 0
Number of METAL8 wires: 0                via7: 0
Total number of wires: 124               vias: 105

Total METAL1 wire length: 34.7
Total METAL2 wire length: 47.0
Total METAL3 wire length: 31.8
Total METAL4 wire length: 3.7
Total METAL5 wire length: 4.1
Total METAL6 wire length: 0.0
Total METAL7 wire length: 0.0
Total METAL8 wire length: 0.0
Total wire length: 121.3

Longest METAL1 wire length: 2.2
Longest METAL2 wire length: 5.3
Longest METAL3 wire length: 2.8
Longest METAL4 wire length: 2.0
Longest METAL5 wire length: 3.2
Longest METAL6 wire length: 0.0
Longest METAL7 wire length: 0.0
Longest METAL8 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   94  Alloctr   95  Proc 2424 
[ECO: CDR] Elapsed real time: 0:00:01 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[ECO: CDR] Stage (MB): Used   89  Alloctr   90  Proc    0 
[ECO: CDR] Total (MB): Used   94  Alloctr   95  Proc 2424 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                


Begin ECO DRC check ...

Checked 1/9 Partitions, Violations =    192
Checked 2/9 Partitions, Violations =    237
Checked 3/9 Partitions, Violations =    237
Checked 4/9 Partitions, Violations =    239
Checked 5/9 Partitions, Violations =    293
Checked 6/9 Partitions, Violations =    299
Checked 7/9 Partitions, Violations =    299
Checked 8/9 Partitions, Violations =    299
Checked 9/9 Partitions, Violations =    303

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      303

[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  107  Alloctr  108  Proc 2424 

Total Wire Length =                    226020 micron
Total Number of Contacts =             53753
Total Number of Wires =                47580
Total Number of PtConns =              9369
Total Number of Routed Wires =       47580
Total Routed Wire Length =           222645 micron
Total Number of Routed Contacts =       53753
        Layer    METAL1 :       1417 micron
        Layer    METAL2 :      53431 micron
        Layer    METAL3 :      91127 micron
        Layer    METAL4 :      58574 micron
        Layer    METAL5 :      19748 micron
        Layer    METAL6 :        842 micron
        Layer    METAL7 :        548 micron
        Layer    METAL8 :        334 micron
        Via        via7 :         11
        Via        via6 :         15
        Via        via5 :         68
        Via        via4 :        957
        Via        via3 :       7598
        Via        via2 :      22698
        Via        via1 :      21791
        Via   via1(rot) :        615

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 53753 vias)
 
    Layer VIA12      =  0.00% (0      / 22406   vias)
        Un-optimized = 100.00% (22406   vias)
    Layer VIA23      =  0.00% (0      / 22698   vias)
        Un-optimized = 100.00% (22698   vias)
    Layer VIA34      =  0.00% (0      / 7598    vias)
        Un-optimized = 100.00% (7598    vias)
    Layer VIA45      =  0.00% (0      / 957     vias)
        Un-optimized = 100.00% (957     vias)
    Layer VIA56      =  0.00% (0      / 68      vias)
        Un-optimized = 100.00% (68      vias)
    Layer VIA67      =  0.00% (0      / 15      vias)
        Un-optimized = 100.00% (15      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.00% (0 / 53753 vias)
 
    Layer VIA12      =  0.00% (0      / 22406   vias)
    Layer VIA23      =  0.00% (0      / 22698   vias)
    Layer VIA34      =  0.00% (0      / 7598    vias)
    Layer VIA45      =  0.00% (0      / 957     vias)
    Layer VIA56      =  0.00% (0      / 68      vias)
    Layer VIA67      =  0.00% (0      / 15      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 53753 vias)
 
    Layer VIA12      =  0.00% (0      / 22406   vias)
        Un-optimized = 100.00% (22406   vias)
    Layer VIA23      =  0.00% (0      / 22698   vias)
        Un-optimized = 100.00% (22698   vias)
    Layer VIA34      =  0.00% (0      / 7598    vias)
        Un-optimized = 100.00% (7598    vias)
    Layer VIA45      =  0.00% (0      / 957     vias)
        Un-optimized = 100.00% (957     vias)
    Layer VIA56      =  0.00% (0      / 68      vias)
        Un-optimized = 100.00% (68      vias)
    Layer VIA67      =  0.00% (0      / 15      vias)
        Un-optimized = 100.00% (15      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
Total number of nets = 6085, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed  1/17 Partitions, Violations =   196
Routed  2/17 Partitions, Violations =   158
Routed  3/17 Partitions, Violations =   145
Routed  4/17 Partitions, Violations =   126
Routed  5/17 Partitions, Violations =   103
Routed  6/17 Partitions, Violations =   94
Routed  7/17 Partitions, Violations =   80
Routed  8/17 Partitions, Violations =   63
Routed  9/17 Partitions, Violations =   56
Routed  10/17 Partitions, Violations =  50
Routed  11/17 Partitions, Violations =  44
Routed  12/17 Partitions, Violations =  38
Routed  13/17 Partitions, Violations =  31
Routed  14/17 Partitions, Violations =  7
Routed  15/17 Partitions, Violations =  3
Routed  16/17 Partitions, Violations =  1
Routed  17/17 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 0] Total (MB): Used  107  Alloctr  108  Proc 2424 

End DR iteration 0 with 17 parts

Finish DR since reached 0 DRC


DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    226011 micron
Total Number of Contacts =             53745
Total Number of Wires =                47570
Total Number of PtConns =              9378
Total Number of Routed Wires =       47570
Total Routed Wire Length =           222634 micron
Total Number of Routed Contacts =       53745
        Layer    METAL1 :       1396 micron
        Layer    METAL2 :      53379 micron
        Layer    METAL3 :      91150 micron
        Layer    METAL4 :      58617 micron
        Layer    METAL5 :      19744 micron
        Layer    METAL6 :        842 micron
        Layer    METAL7 :        548 micron
        Layer    METAL8 :        334 micron
        Via        via7 :         11
        Via        via6 :         15
        Via        via5 :         68
        Via        via4 :        953
        Via        via3 :       7608
        Via        via2 :      22687
        Via        via1 :      21788
        Via   via1(rot) :        615

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 53745 vias)
 
    Layer VIA12      =  0.00% (0      / 22403   vias)
        Un-optimized = 100.00% (22403   vias)
    Layer VIA23      =  0.00% (0      / 22687   vias)
        Un-optimized = 100.00% (22687   vias)
    Layer VIA34      =  0.00% (0      / 7608    vias)
        Un-optimized = 100.00% (7608    vias)
    Layer VIA45      =  0.00% (0      / 953     vias)
        Un-optimized = 100.00% (953     vias)
    Layer VIA56      =  0.00% (0      / 68      vias)
        Un-optimized = 100.00% (68      vias)
    Layer VIA67      =  0.00% (0      / 15      vias)
        Un-optimized = 100.00% (15      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.00% (0 / 53745 vias)
 
    Layer VIA12      =  0.00% (0      / 22403   vias)
    Layer VIA23      =  0.00% (0      / 22687   vias)
    Layer VIA34      =  0.00% (0      / 7608    vias)
    Layer VIA45      =  0.00% (0      / 953     vias)
    Layer VIA56      =  0.00% (0      / 68      vias)
    Layer VIA67      =  0.00% (0      / 15      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 53745 vias)
 
    Layer VIA12      =  0.00% (0      / 22403   vias)
        Un-optimized = 100.00% (22403   vias)
    Layer VIA23      =  0.00% (0      / 22687   vias)
        Un-optimized = 100.00% (22687   vias)
    Layer VIA34      =  0.00% (0      / 7608    vias)
        Un-optimized = 100.00% (7608    vias)
    Layer VIA45      =  0.00% (0      / 953     vias)
        Un-optimized = 100.00% (953     vias)
    Layer VIA56      =  0.00% (0      / 68      vias)
        Un-optimized = 100.00% (68      vias)
    Layer VIA67      =  0.00% (0      / 15      vias)
        Un-optimized = 100.00% (15      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:01 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   99  Alloctr  100  Proc 2424 

Begin timing soft drc check ...

Created 901 soft drcs

Information: Merged away 228 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      673
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used  100  Alloctr  101  Proc 2424 
Total number of nets = 6085, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed  1/19 Partitions, Violations =   2
Routed  2/19 Partitions, Violations =   2
Routed  3/19 Partitions, Violations =   2
Routed  4/19 Partitions, Violations =   2
Routed  5/19 Partitions, Violations =   3
Routed  6/19 Partitions, Violations =   4
Routed  7/19 Partitions, Violations =   3
Routed  8/19 Partitions, Violations =   3
Routed  9/19 Partitions, Violations =   3
Routed  10/19 Partitions, Violations =  3
Routed  11/19 Partitions, Violations =  4
Routed  12/19 Partitions, Violations =  5
Routed  13/19 Partitions, Violations =  7
Routed  14/19 Partitions, Violations =  10
Routed  15/19 Partitions, Violations =  10
Routed  16/19 Partitions, Violations =  8
Routed  17/19 Partitions, Violations =  5
Routed  18/19 Partitions, Violations =  5
Routed  19/19 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      347
        Internal Soft Spacing types : 347

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 0] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 0] Total (MB): Used  107  Alloctr  108  Proc 2424 

End DR iteration 0 with 19 parts

Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      347
        Internal Soft Spacing types : 347

[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 1] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 1] Total (MB): Used  107  Alloctr  108  Proc 2424 

End DR iteration 1 with 0 parts

Stop DR since reached max number of iterations

[DR] Elapsed real time: 0:00:02 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   94  Alloctr   96  Proc 2424 
[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   94  Alloctr   96  Proc 2424 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = AES_CORE_DATAPATH/n3838
Net 2 = n2
Net 3 = n3
Net 4 = n4
Net 5 = n10
Net 6 = n11
Net 7 = n12
Net 8 = n13
Net 9 = n132
Net 10 = n83
Net 11 = AES_CORE_DATAPATH/n1776
Net 12 = n9
Net 13 = read_en
Net 14 = data_type[1]
Net 15 = write_en
Net 16 = n116
Net 17 = AES_CORE_DATAPATH/n545
Net 18 = AES_CORE_DATAPATH/n578
Net 19 = AES_CORE_DATAPATH/n581
Net 20 = AES_CORE_DATAPATH/n584
Net 21 = AES_CORE_DATAPATH/n1772
Net 22 = AES_CORE_DATAPATH/n465
Net 23 = AES_CORE_DATAPATH/n466
Net 24 = AES_CORE_DATAPATH/n467
Net 25 = AES_CORE_DATAPATH/n468
Net 26 = AES_CORE_DATAPATH/n469
Net 27 = AES_CORE_DATAPATH/n470
Net 28 = AES_CORE_DATAPATH/n471
Net 29 = AES_CORE_DATAPATH/n473
Net 30 = AES_CORE_DATAPATH/n546
Net 31 = AES_CORE_DATAPATH/n710
Net 32 = AES_CORE_DATAPATH/n702
Net 33 = AES_CORE_DATAPATH/n1213
Net 34 = AES_CORE_DATAPATH/n1226
Net 35 = AES_CORE_DATAPATH/n1242
Net 36 = AES_CORE_DATAPATH/n1098
Net 37 = AES_CORE_DATAPATH/n1097
Net 38 = AES_CORE_DATAPATH/n1096
Net 39 = AES_CORE_DATAPATH/n1056
Net 40 = AES_CORE_DATAPATH/n722
Net 41 = AES_CORE_DATAPATH/n228
Net 42 = AES_CORE_DATAPATH/n1099
Net 43 = AES_CORE_DATAPATH/n1478
Net 44 = AES_CORE_DATAPATH/n1458
Net 45 = AES_CORE_DATAPATH/n1378
Net 46 = AES_CORE_DATAPATH/n1218
Net 47 = AES_CORE_DATAPATH/n1479
Net 48 = AES_CORE_DATAPATH/n1556
Net 49 = AES_CORE_DATAPATH/n1518
Net 50 = AES_CORE_DATAPATH/n1358
Net 51 = AES_CORE_DATAPATH/n25
Net 52 = AES_CORE_DATAPATH/n105
Net 53 = AES_CORE_DATAPATH/n1276
Net 54 = AES_CORE_DATAPATH/n108
Net 55 = AES_CORE_DATAPATH/n116
Net 56 = AES_CORE_DATAPATH/n1314
Net 57 = AES_CORE_DATAPATH/n3382
Net 58 = AES_CORE_DATAPATH/n1321
Net 59 = AES_CORE_DATAPATH/n1221
Net 60 = AES_CORE_DATAPATH/n1618
Net 61 = AES_CORE_DATAPATH/n976
Net 62 = AES_CORE_DATAPATH/n160
Net 63 = key_out[4]
Net 64 = key_out[11]
Net 65 = AES_CORE_DATAPATH/n556
Net 66 = AES_CORE_DATAPATH/n1155
Net 67 = AES_CORE_DATAPATH/n547
Net 68 = AES_CORE_DATAPATH/n847
Net 69 = AES_CORE_DATAPATH/n544
Net 70 = AES_CORE_DATAPATH/n705
Net 71 = AES_CORE_DATAPATH/n100
Net 72 = AES_CORE_DATAPATH/n245
Net 73 = AES_CORE_DATAPATH/n252
Net 74 = AES_CORE_DATAPATH/n235
Net 75 = AES_CORE_DATAPATH/n247
Net 76 = AES_CORE_DATAPATH/n914
Net 77 = AES_CORE_DATAPATH/n643
Net 78 = AES_CORE_DATAPATH/n644
Net 79 = AES_CORE_DATAPATH/n3055
Net 80 = AES_CORE_DATAPATH/n2410
Net 81 = AES_CORE_DATAPATH/n779
Net 82 = AES_CORE_DATAPATH/n921
Net 83 = AES_CORE_DATAPATH/n923
Net 84 = AES_CORE_DATAPATH/n3264
Net 85 = AES_CORE_DATAPATH/n3442
Net 86 = AES_CORE_DATAPATH/n945
Net 87 = AES_CORE_DATAPATH/n3262
Net 88 = AES_CORE_DATAPATH/n2361
Net 89 = AES_CORE_DATAPATH/n951
Net 90 = AES_CORE_DATAPATH/n3265
Net 91 = AES_CORE_DATAPATH/n2364
Net 92 = AES_CORE_DATAPATH/n3448
Net 93 = AES_CORE_DATAPATH/n949
Net 94 = AES_CORE_DATAPATH/n1510
Net 95 = key_sel_rd[0]
Net 96 = AES_CORE_DATAPATH/n2502
Net 97 = AES_CORE_DATAPATH/n192
Net 98 = AES_CORE_DATAPATH/n2514
Net 99 = AES_CORE_DATAPATH/n3098
Net 100 = AES_CORE_DATAPATH/n3096
.... and 289 other nets
Total number of changed nets = 389 (out of 6085)

[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   94  Alloctr   95  Proc 2424 
[ECO: DR] Elapsed real time: 0:00:03 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: DR] Stage (MB): Used   90  Alloctr   90  Proc    0 
[ECO: DR] Total (MB): Used   94  Alloctr   95  Proc 2424 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    226144 micron
Total Number of Contacts =             53988
Total Number of Wires =                47847
Total Number of PtConns =              9515
Total Number of Routed Wires =       47847
Total Routed Wire Length =           222707 micron
Total Number of Routed Contacts =       53988
        Layer    METAL1 :       1403 micron
        Layer    METAL2 :      53316 micron
        Layer    METAL3 :      90245 micron
        Layer    METAL4 :      58566 micron
        Layer    METAL5 :      20581 micron
        Layer    METAL6 :       1099 micron
        Layer    METAL7 :        601 micron
        Layer    METAL8 :        334 micron
        Via        via7 :         11
        Via        via6 :         19
        Via        via5 :         94
        Via        via4 :       1116
        Via        via3 :       7728
        Via        via2 :      22620
        Via        via1 :      21786
        Via   via1(rot) :        614

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 53988 vias)
 
    Layer VIA12      =  0.00% (0      / 22400   vias)
        Un-optimized = 100.00% (22400   vias)
    Layer VIA23      =  0.00% (0      / 22620   vias)
        Un-optimized = 100.00% (22620   vias)
    Layer VIA34      =  0.00% (0      / 7728    vias)
        Un-optimized = 100.00% (7728    vias)
    Layer VIA45      =  0.00% (0      / 1116    vias)
        Un-optimized = 100.00% (1116    vias)
    Layer VIA56      =  0.00% (0      / 94      vias)
        Un-optimized = 100.00% (94      vias)
    Layer VIA67      =  0.00% (0      / 19      vias)
        Un-optimized = 100.00% (19      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.00% (0 / 53988 vias)
 
    Layer VIA12      =  0.00% (0      / 22400   vias)
    Layer VIA23      =  0.00% (0      / 22620   vias)
    Layer VIA34      =  0.00% (0      / 7728    vias)
    Layer VIA45      =  0.00% (0      / 1116    vias)
    Layer VIA56      =  0.00% (0      / 94      vias)
    Layer VIA67      =  0.00% (0      / 19      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 53988 vias)
 
    Layer VIA12      =  0.00% (0      / 22400   vias)
        Un-optimized = 100.00% (22400   vias)
    Layer VIA23      =  0.00% (0      / 22620   vias)
        Un-optimized = 100.00% (22620   vias)
    Layer VIA34      =  0.00% (0      / 7728    vias)
        Un-optimized = 100.00% (7728    vias)
    Layer VIA45      =  0.00% (0      / 1116    vias)
        Un-optimized = 100.00% (1116    vias)
    Layer VIA56      =  0.00% (0      / 94      vias)
        Un-optimized = 100.00% (94      vias)
    Layer VIA67      =  0.00% (0      / 19      vias)
        Un-optimized = 100.00% (19      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 

Total number of nets = 6085
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    226144 micron
Total Number of Contacts =             53988
Total Number of Wires =                47847
Total Number of PtConns =              9515
Total Number of Routed Wires =       47847
Total Routed Wire Length =           222707 micron
Total Number of Routed Contacts =       53988
        Layer    METAL1 :       1403 micron
        Layer    METAL2 :      53316 micron
        Layer    METAL3 :      90245 micron
        Layer    METAL4 :      58566 micron
        Layer    METAL5 :      20581 micron
        Layer    METAL6 :       1099 micron
        Layer    METAL7 :        601 micron
        Layer    METAL8 :        334 micron
        Via        via7 :         11
        Via        via6 :         19
        Via        via5 :         94
        Via        via4 :       1116
        Via        via3 :       7728
        Via        via2 :      22620
        Via        via1 :      21786
        Via   via1(rot) :        614

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 53988 vias)
 
    Layer VIA12      =  0.00% (0      / 22400   vias)
        Un-optimized = 100.00% (22400   vias)
    Layer VIA23      =  0.00% (0      / 22620   vias)
        Un-optimized = 100.00% (22620   vias)
    Layer VIA34      =  0.00% (0      / 7728    vias)
        Un-optimized = 100.00% (7728    vias)
    Layer VIA45      =  0.00% (0      / 1116    vias)
        Un-optimized = 100.00% (1116    vias)
    Layer VIA56      =  0.00% (0      / 94      vias)
        Un-optimized = 100.00% (94      vias)
    Layer VIA67      =  0.00% (0      / 19      vias)
        Un-optimized = 100.00% (19      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.00% (0 / 53988 vias)
 
    Layer VIA12      =  0.00% (0      / 22400   vias)
    Layer VIA23      =  0.00% (0      / 22620   vias)
    Layer VIA34      =  0.00% (0      / 7728    vias)
    Layer VIA45      =  0.00% (0      / 1116    vias)
    Layer VIA56      =  0.00% (0      / 94      vias)
    Layer VIA67      =  0.00% (0      / 19      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 53988 vias)
 
    Layer VIA12      =  0.00% (0      / 22400   vias)
        Un-optimized = 100.00% (22400   vias)
    Layer VIA23      =  0.00% (0      / 22620   vias)
        Un-optimized = 100.00% (22620   vias)
    Layer VIA34      =  0.00% (0      / 7728    vias)
        Un-optimized = 100.00% (7728    vias)
    Layer VIA45      =  0.00% (0      / 1116    vias)
        Un-optimized = 100.00% (1116    vias)
    Layer VIA56      =  0.00% (0      / 94      vias)
        Un-optimized = 100.00% (94      vias)
    Layer VIA67      =  0.00% (0      / 19      vias)
        Un-optimized = 100.00% (19      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 389 nets
[ECO: End] Elapsed real time: 0:00:03 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    4  Alloctr    6  Proc 2424 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Stage 1 Eco Route Done             Sun Oct 17 13:59:49 2021

  Loading design 'aes_core'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer POLY1. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : aes_core
Version: S-2021.06-SP1
Date   : Sun Oct 17 13:59:51 2021
****************************************


  Timing Path Group 'CLK'
  -----------------------------------
  Levels of Logic:              24.00
  Critical Path Length:          4.83
  Critical Path Slack:          -0.09
  Critical Path Clk Period:      5.00
  Total Negative Slack:         -3.29
  No. of Violating Paths:      134.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         13
  Hierarchical Port Count:       1527
  Leaf Cell Count:               5650
  Buf/Inv Cell Count:             829
  Buf Cell Count:                 182
  Inv Cell Count:                 647
  CT Buf/Inv Cell Count:            7
  Combinational Cell Count:      4761
  Sequential Cell Count:          889
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    48818.920778
  Noncombinational Area: 28935.576942
  Buf/Inv Area:           4734.048542
  Total Buffer Area:          1778.88
  Total Inverter Area:        2955.17
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      115957.04
  Net YLength        :      110100.24
  -----------------------------------
  Cell Area:             77754.497720
  Design Area:           77754.497720
  Net Length        :       226057.28


  Design Rules
  -----------------------------------
  Total Number of Nets:          6085
  Nets With Violations:            15
  Max Trans Violations:             2
  Max Cap Violations:              13
  -----------------------------------


  Hostname: ic53

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               15.20
  -----------------------------------------
  Overall Compile Time:               15.38
  Overall Compile Wall Clock Time:    15.97

  --------------------------------------------------------------------

  Design  WNS: 0.09  TNS: 3.29  Number of Violating Paths: 134


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0869 TNS: 3.2865  Number of Violating Path: 134
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 15
ROPT:    Number of Route Violation: 0 
1
icc_shell> route_opt -incremental
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
 
****************************************
Report : qor
Design : aes_core
Version: S-2021.06-SP1
Date   : Sun Oct 17 14:01:15 2021
****************************************


  Timing Path Group 'CLK'
  -----------------------------------
  Levels of Logic:              24.00
  Critical Path Length:          4.83
  Critical Path Slack:          -0.09
  Critical Path Clk Period:      5.00
  Total Negative Slack:         -3.29
  No. of Violating Paths:      134.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         13
  Hierarchical Port Count:       1527
  Leaf Cell Count:               5650
  Buf/Inv Cell Count:             829
  Buf Cell Count:                 182
  Inv Cell Count:                 647
  CT Buf/Inv Cell Count:            7
  Combinational Cell Count:      4761
  Sequential Cell Count:          889
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    48818.920778
  Noncombinational Area: 28935.576942
  Buf/Inv Area:           4734.048542
  Total Buffer Area:          1778.88
  Total Inverter Area:        2955.17
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      115957.04
  Net YLength        :      110100.24
  -----------------------------------
  Cell Area:             77754.497720
  Design Area:           77754.497720
  Net Length        :       226057.28


  Design Rules
  -----------------------------------
  Total Number of Nets:          6085
  Nets With Violations:            15
  Max Trans Violations:             2
  Max Cap Violations:              13
  -----------------------------------


  Hostname: ic53

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               15.20
  -----------------------------------------
  Overall Compile Time:               15.38
  Overall Compile Wall Clock Time:    15.97

  --------------------------------------------------------------------

  Design  WNS: 0.09  TNS: 3.29  Number of Violating Paths: 134


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0869 TNS: 3.2865  Number of Violating Path: 134
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 15
ROPT:    Number of Route Violation: 0 
ROPT:    Running Incremental Optimization Stage             Sun Oct 17 14:01:15 2021

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------


  Loading design 'aes_core'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

  Design  WNS: 0.0869  TNS: 3.2865  Number of Violating Paths: 134

  Nets with DRC Violations: 15
  Total moveable cell area: 77544.0
  Total fixed cell area: 210.5
  Total physical cell area: 77754.5
  Core area: (30000 30000 313360 310440)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Beginning On-Route Optimization 
  --------------------------------

  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.


  Beginning Timing Optimization
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:01   77754.5      0.09       3.3      87.7                                0.00  
    0:00:01   77754.5      0.09       3.1      87.7                                0.00  

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:01   77754.5      0.09       3.1      87.7 AES_CORE_DATAPATH/bkp_reg_0__6_/D      0.00  
    0:00:01   77754.5      0.08       3.0      87.7 AES_CORE_DATAPATH/bkp_reg_0__6_/D      0.00  
    0:00:01   77754.5      0.07       3.0      87.7 AES_CORE_DATAPATH/SBOX/SBOX_0_/out_gf_pp_reg_1_/D      0.00  
    0:00:01   77754.5      0.07       2.9      87.7 AES_CORE_DATAPATH/key_reg_1__2_/D      0.00  
    0:00:01   77754.5      0.07       2.9      87.7 AES_CORE_DATAPATH/SBOX/SBOX_0_/out_gf_pp_reg_1_/D      0.00  
    0:00:01   77754.5      0.07       2.9      87.7 AES_CORE_DATAPATH/SBOX/SBOX_0_/out_gf_pp_reg_1_/D      0.00  
    0:00:01   77754.5      0.07       2.8      87.7 AES_CORE_DATAPATH/bkp_reg_0__6_/D      0.00  
    0:00:01   77754.5      0.07       2.5      87.7 AES_CORE_DATAPATH/SBOX/SBOX_0_/out_gf_pp_reg_1_/D      0.00  
    0:00:01   77754.5      0.07       2.5      87.7 AES_CORE_DATAPATH/bkp_reg_0__6_/D      0.00  
    0:00:01   77754.5      0.07       2.3      87.7 AES_CORE_DATAPATH/bkp_reg_0__6_/D      0.00  
    0:00:01   77754.5      0.06       2.2      87.7 AES_CORE_DATAPATH/SBOX/SBOX_0_/out_gf_pp_reg_1_/D      0.00  
    0:00:01   77754.5      0.06       2.2      87.7 AES_CORE_DATAPATH/col_reg_0__17_/D      0.00  
    0:00:01   77754.5      0.06       2.1      87.7 AES_CORE_DATAPATH/key_reg_1__2_/D      0.00  


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

  Beginning Max Transition Fix
  -----------------------------

  Beginning Max Capacitance Fix
  ------------------------------

  Beginning Post-DRC Delay Recovery
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:01   77754.5      0.06       2.1      87.7 AES_CORE_DATAPATH/key_reg_1__30_/D      0.00  
    0:00:02   77754.5      0.06       2.0      87.7 AES_CORE_DATAPATH/bkp_reg_0__4_/D      0.00  
    0:00:02   77754.5      0.06       1.9      87.7 AES_CORE_DATAPATH/SBOX/SBOX_2_/out_gf_pp_reg_3_/D      0.00  
    0:00:02   77754.5      0.06       1.9      87.7 AES_CORE_DATAPATH/SBOX/SBOX_2_/out_gf_pp_reg_3_/D      0.00  
    0:00:02   77754.5      0.06       1.9      87.7 AES_CORE_DATAPATH/col_reg_3__4_/D      0.00  
    0:00:02   77754.5      0.06       1.8      87.7 AES_CORE_DATAPATH/SBOX/SBOX_2_/out_gf_pp_reg_3_/D      0.00  
    0:00:02   77754.5      0.06       1.8      87.7 AES_CORE_DATAPATH/col_reg_1__26_/D      0.00  
    0:00:02   77754.5      0.06       1.8      87.7 AES_CORE_DATAPATH/col_reg_1__26_/D      0.00  
    0:00:02   77754.5      0.06       1.8      87.7 AES_CORE_DATAPATH/bkp_reg_3__28_/D      0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 76 horizontal rows
    40 pre-routes for placement blockage/checking
    117 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : aes_core
  Version: S-2021.06-SP1
  Date   : Sun Oct 17 14:01:17 2021
****************************************
Std cell utilization: 97.85%  (45808/(46816-0))
(Non-fixed + Fixed)
Std cell utilization: 97.84%  (45684/(46816-124))
(Non-fixed only)
Chip area:            46816    sites, bbox (30.00 30.00 313.36 310.44) um
Std cell area:        45808    sites, (non-fixed:45684  fixed:124)
                      5650     cells, (non-fixed:5643   fixed:7)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      124      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       134 
Avg. std cell width:  3.75 um 
Site array:           unit     (width: 0.46 um, height: 3.69 um, rows: 76)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : aes_core
  Version: S-2021.06-SP1
  Date   : Sun Oct 17 14:01:17 2021
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL1     none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     none          ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
METAL7     none          ---         ---       via additive      ---
METAL8     none          ---         ---       via additive      ---

Total 0 (out of 5643) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : aes_core
  Version: S-2021.06-SP1
  Date   : Sun Oct 17 14:01:17 2021
****************************************

No cell displacement.

...100%

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 76 horizontal rows
    40 pre-routes for placement blockage/checking
    117 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (3690), object's width and height(343360,340440). (PSYN-523)
Warning: Die area is not integer multiples of min site width (460), object's width and height(343360,340440). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
ROPT:    Incremental Optimization Stage Done             Sun Oct 17 14:01:18 2021
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Incremental Stage Eco Route             Sun Oct 17 14:01:18 2021

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL1
Cell Max-Routing-Layer = METAL8
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA78) needs more than one tracks
Warning: Layer METAL7 pitch 0.410 may be too small: wire/via-down 0.410, wire/via-up 0.500. (ZRT-026)
Transition layer name: METAL7(6)
[ECO: Extraction] Elapsed real time: 0:00:00 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Extraction] Stage (MB): Used   88  Alloctr   87  Proc    0 
[ECO: Extraction] Total (MB): Used   93  Alloctr   94  Proc 2424 
Num of eco nets = 6085
Num of open eco nets = 27
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   88  Alloctr   88  Proc    0 
[ECO: Init] Total (MB): Used   93  Alloctr   94  Proc 2424 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   97  Alloctr   98  Proc 2424 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,343.36,340.44)
Number of routing layers = 8
layer METAL1, dir Hor, min width = 0.16, min space = 0.18 pitch = 0.41
layer METAL2, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.46
layer METAL3, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL4, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.46
layer METAL5, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL6, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.46
layer METAL7, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL8, dir Ver, min width = 0.40, min space = 0.42 pitch = 1.00
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used  100  Alloctr  101  Proc 2424 
Net statistics:
Total number of nets     = 6085
Number of nets to route  = 27
27 nets are partially connected,
 of which 27 are detail routed and 0 are global routed.
6058 nets are fully connected,
 of which 6058 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used  102  Alloctr  103  Proc 2424 
Average gCell capacity  2.68     on layer (1)    METAL1
Average gCell capacity  7.63     on layer (2)    METAL2
Average gCell capacity  8.76     on layer (3)    METAL3
Average gCell capacity  7.64     on layer (4)    METAL4
Average gCell capacity  8.77     on layer (5)    METAL5
Average gCell capacity  7.06     on layer (6)    METAL6
Average gCell capacity  7.62     on layer (7)    METAL7
Average gCell capacity  3.72     on layer (8)    METAL8
Average number of tracks per gCell 9.03  on layer (1)    METAL1
Average number of tracks per gCell 8.12  on layer (2)    METAL2
Average number of tracks per gCell 9.03  on layer (3)    METAL3
Average number of tracks per gCell 8.12  on layer (4)    METAL4
Average number of tracks per gCell 9.03  on layer (5)    METAL5
Average number of tracks per gCell 8.12  on layer (6)    METAL6
Average number of tracks per gCell 9.03  on layer (7)    METAL7
Average number of tracks per gCell 3.75  on layer (8)    METAL8
Number of gCells = 67712
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used  102  Alloctr  103  Proc 2424 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used  102  Alloctr  103  Proc 2424 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  102  Alloctr  103  Proc 2424 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  102  Alloctr  103  Proc 2424 
Initial. Routing result:
Initial. Both Dirs: Overflow =   154 Max = 3 GRCs =   162 (0.96%)
Initial. H routing: Overflow =    89 Max = 3 (GRCs =  1) GRCs =    99 (1.17%)
Initial. V routing: Overflow =    64 Max = 3 (GRCs =  1) GRCs =    63 (0.74%)
Initial. METAL1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL2     Overflow =    29 Max = 3 (GRCs =  1) GRCs =    27 (0.32%)
Initial. METAL3     Overflow =    89 Max = 3 (GRCs =  1) GRCs =    99 (1.17%)
Initial. METAL4     Overflow =    34 Max = 2 (GRCs =  1) GRCs =    36 (0.43%)
Initial. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL1   98.0 1.56 0.17 0.15 0.00 0.05 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
METAL2   25.3 13.6 11.7 17.8 0.82 15.3 10.2 3.43 0.78 0.00 0.57 0.00 0.00 0.20
METAL3   21.6 9.85 4.73 7.07 7.54 11.7 14.0 11.8 7.73 0.00 3.11 0.67 0.07 0.01
METAL4   34.5 10.6 9.37 11.1 0.47 9.35 10.5 7.21 4.14 0.00 2.29 0.21 0.06 0.07
METAL5   64.7 16.4 9.53 4.62 1.44 1.69 0.86 0.41 0.15 0.00 0.02 0.00 0.00 0.00
METAL6   96.2 2.50 0.45 0.70 0.00 0.08 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL7   97.9 1.94 0.02 0.00 0.00 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL8   98.8 0.38 0.56 0.18 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    67.1 7.13 4.58 5.20 1.28 4.80 4.45 2.86 1.60 0.00 0.75 0.11 0.02 0.04


Initial. Total Wire Length = 0.00
Initial. Layer METAL1 wire length = 0.00
Initial. Layer METAL2 wire length = 0.00
Initial. Layer METAL3 wire length = 0.00
Initial. Layer METAL4 wire length = 0.00
Initial. Layer METAL5 wire length = 0.00
Initial. Layer METAL6 wire length = 0.00
Initial. Layer METAL7 wire length = 0.00
Initial. Layer METAL8 wire length = 0.00
Initial. Total Number of Contacts = 2
Initial. Via via1 count = 1
Initial. Via via2 count = 1
Initial. Via via3 count = 0
Initial. Via via4 count = 0
Initial. Via via5 count = 0
Initial. Via via6 count = 0
Initial. Via via7 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  102  Alloctr  103  Proc 2424 
phase1. Routing result:
phase1. Both Dirs: Overflow =   154 Max = 3 GRCs =   162 (0.96%)
phase1. H routing: Overflow =    89 Max = 3 (GRCs =  1) GRCs =    99 (1.17%)
phase1. V routing: Overflow =    64 Max = 3 (GRCs =  1) GRCs =    63 (0.74%)
phase1. METAL1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL2     Overflow =    29 Max = 3 (GRCs =  1) GRCs =    27 (0.32%)
phase1. METAL3     Overflow =    89 Max = 3 (GRCs =  1) GRCs =    99 (1.17%)
phase1. METAL4     Overflow =    34 Max = 2 (GRCs =  1) GRCs =    36 (0.43%)
phase1. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL1   98.0 1.56 0.17 0.15 0.00 0.05 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
METAL2   25.3 13.6 11.7 17.8 0.82 15.3 10.2 3.43 0.78 0.00 0.57 0.00 0.00 0.20
METAL3   21.6 9.85 4.73 7.07 7.54 11.7 14.0 11.8 7.73 0.00 3.11 0.67 0.07 0.01
METAL4   34.5 10.6 9.37 11.1 0.47 9.35 10.5 7.21 4.14 0.00 2.29 0.21 0.06 0.07
METAL5   64.7 16.4 9.53 4.62 1.44 1.69 0.86 0.41 0.15 0.00 0.02 0.00 0.00 0.00
METAL6   96.2 2.50 0.45 0.70 0.00 0.08 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL7   97.9 1.94 0.02 0.00 0.00 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL8   98.8 0.38 0.56 0.18 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    67.1 7.13 4.58 5.20 1.28 4.80 4.45 2.86 1.60 0.00 0.75 0.11 0.02 0.04


phase1. Total Wire Length = 0.00
phase1. Layer METAL1 wire length = 0.00
phase1. Layer METAL2 wire length = 0.00
phase1. Layer METAL3 wire length = 0.00
phase1. Layer METAL4 wire length = 0.00
phase1. Layer METAL5 wire length = 0.00
phase1. Layer METAL6 wire length = 0.00
phase1. Layer METAL7 wire length = 0.00
phase1. Layer METAL8 wire length = 0.00
phase1. Total Number of Contacts = 2
phase1. Via via1 count = 1
phase1. Via via2 count = 1
phase1. Via via3 count = 0
phase1. Via via4 count = 0
phase1. Via via5 count = 0
phase1. Via via6 count = 0
phase1. Via via7 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  102  Alloctr  103  Proc 2424 
phase2. Routing result:
phase2. Both Dirs: Overflow =   154 Max = 3 GRCs =   162 (0.96%)
phase2. H routing: Overflow =    89 Max = 3 (GRCs =  1) GRCs =    99 (1.17%)
phase2. V routing: Overflow =    64 Max = 3 (GRCs =  1) GRCs =    63 (0.74%)
phase2. METAL1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL2     Overflow =    29 Max = 3 (GRCs =  1) GRCs =    27 (0.32%)
phase2. METAL3     Overflow =    89 Max = 3 (GRCs =  1) GRCs =    99 (1.17%)
phase2. METAL4     Overflow =    34 Max = 2 (GRCs =  1) GRCs =    36 (0.43%)
phase2. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL1   98.0 1.56 0.17 0.15 0.00 0.05 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
METAL2   25.3 13.6 11.7 17.8 0.82 15.3 10.2 3.43 0.78 0.00 0.57 0.00 0.00 0.20
METAL3   21.6 9.85 4.73 7.07 7.54 11.7 14.0 11.8 7.73 0.00 3.11 0.67 0.07 0.01
METAL4   34.5 10.6 9.37 11.1 0.47 9.35 10.5 7.21 4.14 0.00 2.29 0.21 0.06 0.07
METAL5   64.7 16.4 9.53 4.62 1.44 1.69 0.86 0.41 0.15 0.00 0.02 0.00 0.00 0.00
METAL6   96.2 2.50 0.45 0.70 0.00 0.08 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL7   97.9 1.94 0.02 0.00 0.00 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL8   98.8 0.38 0.56 0.18 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    67.1 7.13 4.58 5.20 1.28 4.80 4.45 2.86 1.60 0.00 0.75 0.11 0.02 0.04


phase2. Total Wire Length = 0.00
phase2. Layer METAL1 wire length = 0.00
phase2. Layer METAL2 wire length = 0.00
phase2. Layer METAL3 wire length = 0.00
phase2. Layer METAL4 wire length = 0.00
phase2. Layer METAL5 wire length = 0.00
phase2. Layer METAL6 wire length = 0.00
phase2. Layer METAL7 wire length = 0.00
phase2. Layer METAL8 wire length = 0.00
phase2. Total Number of Contacts = 2
phase2. Via via1 count = 1
phase2. Via via2 count = 1
phase2. Via via3 count = 0
phase2. Via via4 count = 0
phase2. Via via5 count = 0
phase2. Via via6 count = 0
phase2. Via via7 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  102  Alloctr  103  Proc 2424 

Congestion utilization per direction:
Average vertical track utilization   = 17.60 %
Peak    vertical track utilization   = 69.23 %
Average horizontal track utilization = 16.32 %
Peak    horizontal track utilization = 73.68 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  102  Alloctr  103  Proc 2424 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    4  Alloctr    4  Proc    0 
[GR: Done] Total (MB): Used  102  Alloctr  103  Proc 2424 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Global Routing] Total (MB): Used   99  Alloctr  100  Proc 2424 
[ECO: GR] Elapsed real time: 0:00:00 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: GR] Stage (MB): Used   94  Alloctr   94  Proc    0 
[ECO: GR] Total (MB): Used   99  Alloctr  100  Proc 2424 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   95  Alloctr   96  Proc 2424 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 51 of 112


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   96  Alloctr   97  Proc 2424 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   96  Alloctr   97  Proc 2424 

Number of wires with overlap after iteration 1 = 34 of 80


Wire length and via report:
---------------------------
Number of METAL1 wires: 35               CONT1: 0
Number of METAL2 wires: 31               via1: 49
Number of METAL3 wires: 13               via2: 25
Number of METAL4 wires: 0                via3: 2
Number of METAL5 wires: 1                via4: 2
Number of METAL6 wires: 0                via5: 0
Number of METAL7 wires: 0                via6: 0
Number of METAL8 wires: 0                via7: 0
Total number of wires: 80                vias: 78

Total METAL1 wire length: 14.6
Total METAL2 wire length: 20.3
Total METAL3 wire length: 19.2
Total METAL4 wire length: 0.0
Total METAL5 wire length: 1.8
Total METAL6 wire length: 0.0
Total METAL7 wire length: 0.0
Total METAL8 wire length: 0.0
Total wire length: 56.0

Longest METAL1 wire length: 0.9
Longest METAL2 wire length: 1.6
Longest METAL3 wire length: 3.2
Longest METAL4 wire length: 0.0
Longest METAL5 wire length: 1.8
Longest METAL6 wire length: 0.0
Longest METAL7 wire length: 0.0
Longest METAL8 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   94  Alloctr   95  Proc 2424 
[ECO: CDR] Elapsed real time: 0:00:01 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[ECO: CDR] Stage (MB): Used   89  Alloctr   89  Proc    0 
[ECO: CDR] Total (MB): Used   94  Alloctr   95  Proc 2424 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                


Begin ECO DRC check ...

Checked 1/9 Partitions, Violations =    50
Checked 2/9 Partitions, Violations =    72
Checked 3/9 Partitions, Violations =    72
Checked 4/9 Partitions, Violations =    74
Checked 5/9 Partitions, Violations =    203
Checked 6/9 Partitions, Violations =    211
Checked 7/9 Partitions, Violations =    211
Checked 8/9 Partitions, Violations =    222
Checked 9/9 Partitions, Violations =    222

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      222

[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  107  Alloctr  108  Proc 2424 

Total Wire Length =                    226166 micron
Total Number of Contacts =             54004
Total Number of Wires =                47890
Total Number of PtConns =              9506
Total Number of Routed Wires =       47890
Total Routed Wire Length =           222734 micron
Total Number of Routed Contacts =       54004
        Layer    METAL1 :       1416 micron
        Layer    METAL2 :      53320 micron
        Layer    METAL3 :      90248 micron
        Layer    METAL4 :      58566 micron
        Layer    METAL5 :      20583 micron
        Layer    METAL6 :       1099 micron
        Layer    METAL7 :        601 micron
        Layer    METAL8 :        334 micron
        Via        via7 :         11
        Via        via6 :         19
        Via        via5 :         94
        Via        via4 :       1118
        Via        via3 :       7730
        Via        via2 :      22630
        Via        via1 :      21790
        Via   via1(rot) :        612

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 54004 vias)
 
    Layer VIA12      =  0.00% (0      / 22402   vias)
        Un-optimized = 100.00% (22402   vias)
    Layer VIA23      =  0.00% (0      / 22630   vias)
        Un-optimized = 100.00% (22630   vias)
    Layer VIA34      =  0.00% (0      / 7730    vias)
        Un-optimized = 100.00% (7730    vias)
    Layer VIA45      =  0.00% (0      / 1118    vias)
        Un-optimized = 100.00% (1118    vias)
    Layer VIA56      =  0.00% (0      / 94      vias)
        Un-optimized = 100.00% (94      vias)
    Layer VIA67      =  0.00% (0      / 19      vias)
        Un-optimized = 100.00% (19      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.00% (0 / 54004 vias)
 
    Layer VIA12      =  0.00% (0      / 22402   vias)
    Layer VIA23      =  0.00% (0      / 22630   vias)
    Layer VIA34      =  0.00% (0      / 7730    vias)
    Layer VIA45      =  0.00% (0      / 1118    vias)
    Layer VIA56      =  0.00% (0      / 94      vias)
    Layer VIA67      =  0.00% (0      / 19      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 54004 vias)
 
    Layer VIA12      =  0.00% (0      / 22402   vias)
        Un-optimized = 100.00% (22402   vias)
    Layer VIA23      =  0.00% (0      / 22630   vias)
        Un-optimized = 100.00% (22630   vias)
    Layer VIA34      =  0.00% (0      / 7730    vias)
        Un-optimized = 100.00% (7730    vias)
    Layer VIA45      =  0.00% (0      / 1118    vias)
        Un-optimized = 100.00% (1118    vias)
    Layer VIA56      =  0.00% (0      / 94      vias)
        Un-optimized = 100.00% (94      vias)
    Layer VIA67      =  0.00% (0      / 19      vias)
        Un-optimized = 100.00% (19      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
Total number of nets = 6085, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed  1/13 Partitions, Violations =   201
Routed  2/13 Partitions, Violations =   138
Routed  3/13 Partitions, Violations =   107
Routed  4/13 Partitions, Violations =   88
Routed  5/13 Partitions, Violations =   71
Routed  6/13 Partitions, Violations =   52
Routed  7/13 Partitions, Violations =   33
Routed  8/13 Partitions, Violations =   25
Routed  9/13 Partitions, Violations =   17
Routed  10/13 Partitions, Violations =  14
Routed  11/13 Partitions, Violations =  3
Routed  12/13 Partitions, Violations =  1
Routed  13/13 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 0] Total (MB): Used  107  Alloctr  109  Proc 2424 

End DR iteration 0 with 13 parts

Finish DR since reached 0 DRC


DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    226162 micron
Total Number of Contacts =             53990
Total Number of Wires =                47868
Total Number of PtConns =              9509
Total Number of Routed Wires =       47868
Total Routed Wire Length =           222729 micron
Total Number of Routed Contacts =       53990
        Layer    METAL1 :       1402 micron
        Layer    METAL2 :      53330 micron
        Layer    METAL3 :      90251 micron
        Layer    METAL4 :      58565 micron
        Layer    METAL5 :      20581 micron
        Layer    METAL6 :       1099 micron
        Layer    METAL7 :        601 micron
        Layer    METAL8 :        334 micron
        Via        via7 :         11
        Via        via6 :         19
        Via        via5 :         94
        Via        via4 :       1116
        Via        via3 :       7728
        Via        via2 :      22621
        Via        via1 :      21787
        Via   via1(rot) :        614

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 53990 vias)
 
    Layer VIA12      =  0.00% (0      / 22401   vias)
        Un-optimized = 100.00% (22401   vias)
    Layer VIA23      =  0.00% (0      / 22621   vias)
        Un-optimized = 100.00% (22621   vias)
    Layer VIA34      =  0.00% (0      / 7728    vias)
        Un-optimized = 100.00% (7728    vias)
    Layer VIA45      =  0.00% (0      / 1116    vias)
        Un-optimized = 100.00% (1116    vias)
    Layer VIA56      =  0.00% (0      / 94      vias)
        Un-optimized = 100.00% (94      vias)
    Layer VIA67      =  0.00% (0      / 19      vias)
        Un-optimized = 100.00% (19      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.00% (0 / 53990 vias)
 
    Layer VIA12      =  0.00% (0      / 22401   vias)
    Layer VIA23      =  0.00% (0      / 22621   vias)
    Layer VIA34      =  0.00% (0      / 7728    vias)
    Layer VIA45      =  0.00% (0      / 1116    vias)
    Layer VIA56      =  0.00% (0      / 94      vias)
    Layer VIA67      =  0.00% (0      / 19      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 53990 vias)
 
    Layer VIA12      =  0.00% (0      / 22401   vias)
        Un-optimized = 100.00% (22401   vias)
    Layer VIA23      =  0.00% (0      / 22621   vias)
        Un-optimized = 100.00% (22621   vias)
    Layer VIA34      =  0.00% (0      / 7728    vias)
        Un-optimized = 100.00% (7728    vias)
    Layer VIA45      =  0.00% (0      / 1116    vias)
        Un-optimized = 100.00% (1116    vias)
    Layer VIA56      =  0.00% (0      / 94      vias)
        Un-optimized = 100.00% (94      vias)
    Layer VIA67      =  0.00% (0      / 19      vias)
        Un-optimized = 100.00% (19      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:01 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used  100  Alloctr  101  Proc 2424 

Begin timing soft drc check ...

Created 747 soft drcs

Information: Merged away 196 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      551
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used  100  Alloctr  101  Proc 2424 
Total number of nets = 6085, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed  1/18 Partitions, Violations =   2
Routed  2/18 Partitions, Violations =   2
Routed  3/18 Partitions, Violations =   2
Routed  4/18 Partitions, Violations =   6
Routed  5/18 Partitions, Violations =   6
Routed  6/18 Partitions, Violations =   6
Routed  7/18 Partitions, Violations =   6
Routed  8/18 Partitions, Violations =   6
Routed  9/18 Partitions, Violations =   7
Routed  10/18 Partitions, Violations =  12
Routed  11/18 Partitions, Violations =  12
Routed  12/18 Partitions, Violations =  13
Routed  13/18 Partitions, Violations =  11
Routed  14/18 Partitions, Violations =  8
Routed  15/18 Partitions, Violations =  9
Routed  16/18 Partitions, Violations =  8
Routed  17/18 Partitions, Violations =  4
Routed  18/18 Partitions, Violations =  1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      192
        Less than minimum area : 1
        Internal Soft Spacing types : 191

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 0] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 0] Total (MB): Used  108  Alloctr  109  Proc 2424 

End DR iteration 0 with 18 parts

Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      192
        Less than minimum area : 1
        Internal Soft Spacing types : 191

[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 1] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 1] Total (MB): Used  108  Alloctr  109  Proc 2424 

End DR iteration 1 with 0 parts

Stop DR since reached max number of iterations

[DR] Elapsed real time: 0:00:02 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   95  Alloctr   96  Proc 2424 
[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   95  Alloctr   96  Proc 2424 


Finished timing optimization in DR ...



Begin DRC fixing after timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:02 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used  100  Alloctr  101  Proc 2424 
Total number of nets = 6085, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 0] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 0] Total (MB): Used  108  Alloctr  109  Proc 2424 

End DR iteration 0 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:02 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   95  Alloctr   96  Proc 2424 
[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   95  Alloctr   96  Proc 2424 

Nets that have been changed:
Net 1 = AES_CORE_DATAPATH/SBOX/SBOX_2_/n13
Net 2 = n2
Net 3 = n10
Net 4 = n12
Net 5 = n13
Net 6 = AES_CORE_DATAPATH/SBOX/n2
Net 7 = col_addr_host[0]
Net 8 = AES_CORE_DATAPATH/n545
Net 9 = AES_CORE_DATAPATH/n382
Net 10 = AES_CORE_DATAPATH/n385
Net 11 = AES_CORE_DATAPATH/n393
Net 12 = AES_CORE_DATAPATH/n392
Net 13 = AES_CORE_DATAPATH/n1772
Net 14 = AES_CORE_DATAPATH/n73
Net 15 = AES_CORE_DATAPATH/n465
Net 16 = AES_CORE_DATAPATH/n1088
Net 17 = AES_CORE_DATAPATH/n1113
Net 18 = AES_CORE_DATAPATH/n1126
Net 19 = AES_CORE_DATAPATH/n602
Net 20 = AES_CORE_DATAPATH/n228
Net 21 = AES_CORE_DATAPATH/n227
Net 22 = AES_CORE_DATAPATH/n333
Net 23 = AES_CORE_DATAPATH/n391
Net 24 = AES_CORE_DATAPATH/n15
Net 25 = AES_CORE_DATAPATH/n1645
Net 26 = AES_CORE_DATAPATH/n1646
Net 27 = AES_CORE_DATAPATH/n879
Net 28 = AES_CORE_DATAPATH/n16
Net 29 = AES_CORE_DATAPATH/n1007
Net 30 = AES_CORE_DATAPATH/n1006
Net 31 = AES_CORE_DATAPATH/n1516
Net 32 = AES_CORE_DATAPATH/n1498
Net 33 = AES_CORE_DATAPATH/n1497
Net 34 = AES_CORE_DATAPATH/n1499
Net 35 = AES_CORE_DATAPATH/n1496
Net 36 = AES_CORE_DATAPATH/n112
Net 37 = AES_CORE_DATAPATH/n105
Net 38 = AES_CORE_DATAPATH/n1278
Net 39 = AES_CORE_DATAPATH/n108
Net 40 = AES_CORE_DATAPATH/n1328
Net 41 = AES_CORE_DATAPATH/n2100
Net 42 = AES_CORE_DATAPATH/n387
Net 43 = AES_CORE_DATAPATH/n1984
Net 44 = AES_CORE_DATAPATH/n1990
Net 45 = AES_CORE_DATAPATH/n2026
Net 46 = AES_CORE_DATAPATH/n2056
Net 47 = AES_CORE_DATAPATH/n1301
Net 48 = AES_CORE_DATAPATH/n1332
Net 49 = AES_CORE_DATAPATH/n976
Net 50 = AES_CORE_DATAPATH/n1641
Net 51 = AES_CORE_DATAPATH/n1561
Net 52 = AES_CORE_DATAPATH/n1501
Net 53 = AES_CORE_DATAPATH/n3426
Net 54 = AES_CORE_DATAPATH/n203
Net 55 = AES_CORE_DATAPATH/n1511
Net 56 = AES_CORE_DATAPATH/n1191
Net 57 = AES_CORE_DATAPATH/n1491
Net 58 = AES_CORE_DATAPATH/n3374
Net 59 = AES_CORE_DATAPATH/n1331
Net 60 = AES_CORE_DATAPATH/n1591
Net 61 = AES_CORE_DATAPATH/n1982
Net 62 = AES_CORE_DATAPATH/n1307
Net 63 = key_out[2]
Net 64 = key_out[3]
Net 65 = AES_CORE_DATAPATH/n1547
Net 66 = AES_CORE_DATAPATH/n1507
Net 67 = AES_CORE_DATAPATH/n1636
Net 68 = AES_CORE_DATAPATH/n100
Net 69 = AES_CORE_DATAPATH/n245
Net 70 = AES_CORE_DATAPATH/n1515
Net 71 = AES_CORE_DATAPATH/n606
Net 72 = AES_CORE_DATAPATH/n607
Net 73 = AES_CORE_DATAPATH/n751
Net 74 = AES_CORE_DATAPATH/n887
Net 75 = AES_CORE_DATAPATH/n1495
Net 76 = AES_CORE_DATAPATH/n604
Net 77 = AES_CORE_DATAPATH/n87
Net 78 = AES_CORE_DATAPATH/n679
Net 79 = AES_CORE_DATAPATH/n960
Net 80 = AES_CORE_DATAPATH/n957
Net 81 = AES_CORE_DATAPATH/n3428
Net 82 = AES_CORE_DATAPATH/n684
Net 83 = AES_CORE_DATAPATH/n955
Net 84 = AES_CORE_DATAPATH/n956
Net 85 = AES_CORE_DATAPATH/n3267
Net 86 = AES_CORE_DATAPATH/n688
Net 87 = AES_CORE_DATAPATH/n959
Net 88 = AES_CORE_DATAPATH/n1510
Net 89 = AES_CORE_DATAPATH/n3138
Net 90 = AES_CORE_DATAPATH/n1009
Net 91 = AES_CORE_DATAPATH/n1013
Net 92 = AES_CORE_DATAPATH/n1011
Net 93 = AES_CORE_DATAPATH/n17
Net 94 = AES_CORE_DATAPATH/n19
Net 95 = AES_CORE_DATAPATH/n18
Net 96 = AES_CORE_DATAPATH/n1733
Net 97 = AES_CORE_DATAPATH/n1770
Net 98 = AES_CORE_DATAPATH/n1729
Net 99 = AES_CORE_DATAPATH/n3140
Net 100 = AES_CORE_DATAPATH/n1293
.... and 227 other nets
Total number of changed nets = 327 (out of 6085)

[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   95  Alloctr   96  Proc 2424 
[ECO: DR] Elapsed real time: 0:00:03 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: DR] Stage (MB): Used   90  Alloctr   90  Proc    0 
[ECO: DR] Total (MB): Used   95  Alloctr   96  Proc 2424 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    226290 micron
Total Number of Contacts =             54233
Total Number of Wires =                48161
Total Number of PtConns =              9605
Total Number of Routed Wires =       48161
Total Routed Wire Length =           222821 micron
Total Number of Routed Contacts =       54233
        Layer    METAL1 :       1412 micron
        Layer    METAL2 :      53226 micron
        Layer    METAL3 :      89608 micron
        Layer    METAL4 :      58328 micron
        Layer    METAL5 :      21119 micron
        Layer    METAL6 :       1551 micron
        Layer    METAL7 :        712 micron
        Layer    METAL8 :        334 micron
        Via        via7 :         11
        Via        via6 :         23
        Via        via5 :        143
        Via        via4 :       1233
        Via        via3 :       7845
        Via        via2 :      22579
        Via        via1 :      21776
        Via   via1(rot) :        623

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 54233 vias)
 
    Layer VIA12      =  0.00% (0      / 22399   vias)
        Un-optimized = 100.00% (22399   vias)
    Layer VIA23      =  0.00% (0      / 22579   vias)
        Un-optimized = 100.00% (22579   vias)
    Layer VIA34      =  0.00% (0      / 7845    vias)
        Un-optimized = 100.00% (7845    vias)
    Layer VIA45      =  0.00% (0      / 1233    vias)
        Un-optimized = 100.00% (1233    vias)
    Layer VIA56      =  0.00% (0      / 143     vias)
        Un-optimized = 100.00% (143     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.00% (0 / 54233 vias)
 
    Layer VIA12      =  0.00% (0      / 22399   vias)
    Layer VIA23      =  0.00% (0      / 22579   vias)
    Layer VIA34      =  0.00% (0      / 7845    vias)
    Layer VIA45      =  0.00% (0      / 1233    vias)
    Layer VIA56      =  0.00% (0      / 143     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 54233 vias)
 
    Layer VIA12      =  0.00% (0      / 22399   vias)
        Un-optimized = 100.00% (22399   vias)
    Layer VIA23      =  0.00% (0      / 22579   vias)
        Un-optimized = 100.00% (22579   vias)
    Layer VIA34      =  0.00% (0      / 7845    vias)
        Un-optimized = 100.00% (7845    vias)
    Layer VIA45      =  0.00% (0      / 1233    vias)
        Un-optimized = 100.00% (1233    vias)
    Layer VIA56      =  0.00% (0      / 143     vias)
        Un-optimized = 100.00% (143     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 

Total number of nets = 6085
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    226290 micron
Total Number of Contacts =             54233
Total Number of Wires =                48161
Total Number of PtConns =              9605
Total Number of Routed Wires =       48161
Total Routed Wire Length =           222821 micron
Total Number of Routed Contacts =       54233
        Layer    METAL1 :       1412 micron
        Layer    METAL2 :      53226 micron
        Layer    METAL3 :      89608 micron
        Layer    METAL4 :      58328 micron
        Layer    METAL5 :      21119 micron
        Layer    METAL6 :       1551 micron
        Layer    METAL7 :        712 micron
        Layer    METAL8 :        334 micron
        Via        via7 :         11
        Via        via6 :         23
        Via        via5 :        143
        Via        via4 :       1233
        Via        via3 :       7845
        Via        via2 :      22579
        Via        via1 :      21776
        Via   via1(rot) :        623

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 54233 vias)
 
    Layer VIA12      =  0.00% (0      / 22399   vias)
        Un-optimized = 100.00% (22399   vias)
    Layer VIA23      =  0.00% (0      / 22579   vias)
        Un-optimized = 100.00% (22579   vias)
    Layer VIA34      =  0.00% (0      / 7845    vias)
        Un-optimized = 100.00% (7845    vias)
    Layer VIA45      =  0.00% (0      / 1233    vias)
        Un-optimized = 100.00% (1233    vias)
    Layer VIA56      =  0.00% (0      / 143     vias)
        Un-optimized = 100.00% (143     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.00% (0 / 54233 vias)
 
    Layer VIA12      =  0.00% (0      / 22399   vias)
    Layer VIA23      =  0.00% (0      / 22579   vias)
    Layer VIA34      =  0.00% (0      / 7845    vias)
    Layer VIA45      =  0.00% (0      / 1233    vias)
    Layer VIA56      =  0.00% (0      / 143     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 54233 vias)
 
    Layer VIA12      =  0.00% (0      / 22399   vias)
        Un-optimized = 100.00% (22399   vias)
    Layer VIA23      =  0.00% (0      / 22579   vias)
        Un-optimized = 100.00% (22579   vias)
    Layer VIA34      =  0.00% (0      / 7845    vias)
        Un-optimized = 100.00% (7845    vias)
    Layer VIA45      =  0.00% (0      / 1233    vias)
        Un-optimized = 100.00% (1233    vias)
    Layer VIA56      =  0.00% (0      / 143     vias)
        Un-optimized = 100.00% (143     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 327 nets
[ECO: End] Elapsed real time: 0:00:03 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    5  Alloctr    6  Proc 2424 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Incremental Stage Eco Route Done             Sun Oct 17 14:01:21 2021

  Loading design 'aes_core'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer POLY1. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : aes_core
Version: S-2021.06-SP1
Date   : Sun Oct 17 14:01:23 2021
****************************************


  Timing Path Group 'CLK'
  -----------------------------------
  Levels of Logic:              18.00
  Critical Path Length:          4.80
  Critical Path Slack:          -0.05
  Critical Path Clk Period:      5.00
  Total Negative Slack:         -0.96
  No. of Violating Paths:       68.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         13
  Hierarchical Port Count:       1527
  Leaf Cell Count:               5650
  Buf/Inv Cell Count:             829
  Buf Cell Count:                 182
  Inv Cell Count:                 647
  CT Buf/Inv Cell Count:            7
  Combinational Cell Count:      4761
  Sequential Cell Count:          889
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    48818.920778
  Noncombinational Area: 28935.576942
  Buf/Inv Area:           4734.048542
  Total Buffer Area:          1778.88
  Total Inverter Area:        2955.17
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      115983.13
  Net YLength        :      110206.62
  -----------------------------------
  Cell Area:             77754.497720
  Design Area:           77754.497720
  Net Length        :       226189.75


  Design Rules
  -----------------------------------
  Total Number of Nets:          6085
  Nets With Violations:            15
  Max Trans Violations:             2
  Max Cap Violations:              13
  -----------------------------------


  Hostname: ic53

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               16.03
  -----------------------------------------
  Overall Compile Time:               16.25
  Overall Compile Wall Clock Time:    16.95

  --------------------------------------------------------------------

  Design  WNS: 0.05  TNS: 0.96  Number of Violating Paths: 68


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0484 TNS: 0.9638  Number of Violating Path: 68
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 15
ROPT:    Number of Route Violation: 0 
1
icc_shell> route_opt
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
GART: Updated design time.
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL1 : 0.00022 0.00022 (RCEX-011)
Information: Library Derived Res for layer METAL1 : 0.00065 0.00065 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.00035 0.00035 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00038 0.00038 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00035 0.00035 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.00038 0.00038 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 0.00035 0.00035 (RCEX-011)
Information: Library Derived Cap for layer METAL7 : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Res for layer METAL7 : 0.00038 0.00038 (RCEX-011)
Information: Library Derived Cap for layer METAL8 : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer METAL8 : 6.7e-05 6.7e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00044 0.00044 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Vertical Res : 0.00028 0.00028 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00078 0.00078 (RCEX-011)
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Running Initial Route             Sun Oct 17 14:01:28 2021

  Beginning initial routing 
  --------------------------

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL1
Cell Max-Routing-Layer = METAL8
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA78) needs more than one tracks
Warning: Layer METAL7 pitch 0.410 may be too small: wire/via-down 0.410, wire/via-up 0.500. (ZRT-026)
Transition layer name: METAL7(6)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   97  Alloctr   98  Proc 2424 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,343.36,340.44)
Number of routing layers = 8
layer METAL1, dir Hor, min width = 0.16, min space = 0.18 pitch = 0.41
layer METAL2, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.46
layer METAL3, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL4, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.46
layer METAL5, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL6, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.46
layer METAL7, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL8, dir Ver, min width = 0.40, min space = 0.42 pitch = 1.00
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used  100  Alloctr  100  Proc 2424 
Net statistics:
Total number of nets     = 6085
Number of nets to route  = 0
6085 nets are fully connected,
 of which 6085 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used  102  Alloctr  102  Proc 2424 
Average gCell capacity  2.68     on layer (1)    METAL1
Average gCell capacity  7.63     on layer (2)    METAL2
Average gCell capacity  8.76     on layer (3)    METAL3
Average gCell capacity  7.64     on layer (4)    METAL4
Average gCell capacity  8.77     on layer (5)    METAL5
Average gCell capacity  7.06     on layer (6)    METAL6
Average gCell capacity  7.62     on layer (7)    METAL7
Average gCell capacity  3.72     on layer (8)    METAL8
Average number of tracks per gCell 9.03  on layer (1)    METAL1
Average number of tracks per gCell 8.12  on layer (2)    METAL2
Average number of tracks per gCell 9.03  on layer (3)    METAL3
Average number of tracks per gCell 8.12  on layer (4)    METAL4
Average number of tracks per gCell 9.03  on layer (5)    METAL5
Average number of tracks per gCell 8.12  on layer (6)    METAL6
Average number of tracks per gCell 9.03  on layer (7)    METAL7
Average number of tracks per gCell 3.75  on layer (8)    METAL8
Number of gCells = 67712
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used  102  Alloctr  103  Proc 2424 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used  102  Alloctr  103  Proc 2424 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  102  Alloctr  103  Proc 2424 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  102  Alloctr  103  Proc 2424 
Initial. Routing result:
Initial. Both Dirs: Overflow =   152 Max = 3 GRCs =   163 (0.96%)
Initial. H routing: Overflow =    90 Max = 2 (GRCs =  6) GRCs =   102 (1.21%)
Initial. V routing: Overflow =    62 Max = 3 (GRCs =  1) GRCs =    61 (0.72%)
Initial. METAL1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL2     Overflow =    29 Max = 3 (GRCs =  1) GRCs =    26 (0.31%)
Initial. METAL3     Overflow =    90 Max = 2 (GRCs =  6) GRCs =   102 (1.21%)
Initial. METAL4     Overflow =    33 Max = 2 (GRCs =  1) GRCs =    35 (0.41%)
Initial. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL1   98.0 1.56 0.17 0.15 0.00 0.05 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
METAL2   25.3 13.6 11.8 17.8 0.85 15.4 10.1 3.33 0.78 0.00 0.58 0.00 0.00 0.20
METAL3   21.2 10.2 4.99 7.18 7.41 12.1 14.1 11.4 7.49 0.00 2.99 0.71 0.07 0.00
METAL4   34.4 10.5 9.31 11.3 0.51 9.45 10.4 7.25 4.02 0.00 2.22 0.18 0.06 0.08
METAL5   64.3 16.0 9.62 4.95 1.59 1.97 0.93 0.37 0.12 0.00 0.02 0.00 0.00 0.00
METAL6   94.7 3.92 0.57 0.67 0.00 0.08 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL7   97.6 2.30 0.02 0.00 0.00 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL8   98.8 0.38 0.56 0.18 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    66.8 7.34 4.64 5.30 1.30 4.89 4.46 2.80 1.55 0.00 0.73 0.11 0.02 0.04


Initial. Total Wire Length = 0.00
Initial. Layer METAL1 wire length = 0.00
Initial. Layer METAL2 wire length = 0.00
Initial. Layer METAL3 wire length = 0.00
Initial. Layer METAL4 wire length = 0.00
Initial. Layer METAL5 wire length = 0.00
Initial. Layer METAL6 wire length = 0.00
Initial. Layer METAL7 wire length = 0.00
Initial. Layer METAL8 wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via via1 count = 0
Initial. Via via2 count = 0
Initial. Via via3 count = 0
Initial. Via via4 count = 0
Initial. Via via5 count = 0
Initial. Via via6 count = 0
Initial. Via via7 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  102  Alloctr  103  Proc 2424 
phase1. Routing result:
phase1. Both Dirs: Overflow =   152 Max = 3 GRCs =   163 (0.96%)
phase1. H routing: Overflow =    90 Max = 2 (GRCs =  6) GRCs =   102 (1.21%)
phase1. V routing: Overflow =    62 Max = 3 (GRCs =  1) GRCs =    61 (0.72%)
phase1. METAL1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL2     Overflow =    29 Max = 3 (GRCs =  1) GRCs =    26 (0.31%)
phase1. METAL3     Overflow =    90 Max = 2 (GRCs =  6) GRCs =   102 (1.21%)
phase1. METAL4     Overflow =    33 Max = 2 (GRCs =  1) GRCs =    35 (0.41%)
phase1. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL1   98.0 1.56 0.17 0.15 0.00 0.05 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
METAL2   25.3 13.6 11.8 17.8 0.85 15.4 10.1 3.33 0.78 0.00 0.58 0.00 0.00 0.20
METAL3   21.2 10.2 4.99 7.18 7.41 12.1 14.1 11.4 7.49 0.00 2.99 0.71 0.07 0.00
METAL4   34.4 10.5 9.31 11.3 0.51 9.45 10.4 7.25 4.02 0.00 2.22 0.18 0.06 0.08
METAL5   64.3 16.0 9.62 4.95 1.59 1.97 0.93 0.37 0.12 0.00 0.02 0.00 0.00 0.00
METAL6   94.7 3.92 0.57 0.67 0.00 0.08 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL7   97.6 2.30 0.02 0.00 0.00 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL8   98.8 0.38 0.56 0.18 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    66.8 7.34 4.64 5.30 1.30 4.89 4.46 2.80 1.55 0.00 0.73 0.11 0.02 0.04


phase1. Total Wire Length = 0.00
phase1. Layer METAL1 wire length = 0.00
phase1. Layer METAL2 wire length = 0.00
phase1. Layer METAL3 wire length = 0.00
phase1. Layer METAL4 wire length = 0.00
phase1. Layer METAL5 wire length = 0.00
phase1. Layer METAL6 wire length = 0.00
phase1. Layer METAL7 wire length = 0.00
phase1. Layer METAL8 wire length = 0.00
phase1. Total Number of Contacts = 0
phase1. Via via1 count = 0
phase1. Via via2 count = 0
phase1. Via via3 count = 0
phase1. Via via4 count = 0
phase1. Via via5 count = 0
phase1. Via via6 count = 0
phase1. Via via7 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  102  Alloctr  103  Proc 2424 
phase2. Routing result:
phase2. Both Dirs: Overflow =   152 Max = 3 GRCs =   163 (0.96%)
phase2. H routing: Overflow =    90 Max = 2 (GRCs =  6) GRCs =   102 (1.21%)
phase2. V routing: Overflow =    62 Max = 3 (GRCs =  1) GRCs =    61 (0.72%)
phase2. METAL1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL2     Overflow =    29 Max = 3 (GRCs =  1) GRCs =    26 (0.31%)
phase2. METAL3     Overflow =    90 Max = 2 (GRCs =  6) GRCs =   102 (1.21%)
phase2. METAL4     Overflow =    33 Max = 2 (GRCs =  1) GRCs =    35 (0.41%)
phase2. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL1   98.0 1.56 0.17 0.15 0.00 0.05 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
METAL2   25.3 13.6 11.8 17.8 0.85 15.4 10.1 3.33 0.78 0.00 0.58 0.00 0.00 0.20
METAL3   21.2 10.2 4.99 7.18 7.41 12.1 14.1 11.4 7.49 0.00 2.99 0.71 0.07 0.00
METAL4   34.4 10.5 9.31 11.3 0.51 9.45 10.4 7.25 4.02 0.00 2.22 0.18 0.06 0.08
METAL5   64.3 16.0 9.62 4.95 1.59 1.97 0.93 0.37 0.12 0.00 0.02 0.00 0.00 0.00
METAL6   94.7 3.92 0.57 0.67 0.00 0.08 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL7   97.6 2.30 0.02 0.00 0.00 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL8   98.8 0.38 0.56 0.18 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    66.8 7.34 4.64 5.30 1.30 4.89 4.46 2.80 1.55 0.00 0.73 0.11 0.02 0.04


phase2. Total Wire Length = 0.00
phase2. Layer METAL1 wire length = 0.00
phase2. Layer METAL2 wire length = 0.00
phase2. Layer METAL3 wire length = 0.00
phase2. Layer METAL4 wire length = 0.00
phase2. Layer METAL5 wire length = 0.00
phase2. Layer METAL6 wire length = 0.00
phase2. Layer METAL7 wire length = 0.00
phase2. Layer METAL8 wire length = 0.00
phase2. Total Number of Contacts = 0
phase2. Via via1 count = 0
phase2. Via via2 count = 0
phase2. Via via3 count = 0
phase2. Via via4 count = 0
phase2. Via via5 count = 0
phase2. Via via6 count = 0
phase2. Via via7 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  102  Alloctr  103  Proc 2424 

Congestion utilization per direction:
Average vertical track utilization   = 17.63 %
Peak    vertical track utilization   = 69.23 %
Average horizontal track utilization = 16.33 %
Peak    horizontal track utilization = 73.68 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  102  Alloctr  102  Proc 2424 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    4  Alloctr    4  Proc    0 
[GR: Done] Total (MB): Used  102  Alloctr  102  Proc 2424 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Global Routing] Total (MB): Used   98  Alloctr   99  Proc 2424 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   99  Alloctr  100  Proc 2424 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-save_after_iterations                                  :        {1 }                
-save_cell_prefix                                       :        aes_core_INIT_RT    
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used  104  Alloctr  105  Proc 2424 
Total number of nets = 6085, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/100 Partitions, Violations =  0
Routed  2/100 Partitions, Violations =  0
Routed  3/100 Partitions, Violations =  0
Routed  4/100 Partitions, Violations =  0
Routed  5/100 Partitions, Violations =  0
Routed  6/100 Partitions, Violations =  0
Routed  7/100 Partitions, Violations =  0
Routed  8/100 Partitions, Violations =  0
Routed  9/100 Partitions, Violations =  0
Routed  10/100 Partitions, Violations = 0
Routed  11/100 Partitions, Violations = 0
Routed  12/100 Partitions, Violations = 0
Routed  13/100 Partitions, Violations = 0
Routed  14/100 Partitions, Violations = 0
Routed  15/100 Partitions, Violations = 0
Routed  16/100 Partitions, Violations = 0
Routed  17/100 Partitions, Violations = 0
Routed  18/100 Partitions, Violations = 0
Routed  19/100 Partitions, Violations = 0
Routed  20/100 Partitions, Violations = 0
Routed  21/100 Partitions, Violations = 0
Routed  22/100 Partitions, Violations = 0
Routed  23/100 Partitions, Violations = 0
Routed  24/100 Partitions, Violations = 0
Routed  25/100 Partitions, Violations = 0
Routed  26/100 Partitions, Violations = 0
Routed  27/100 Partitions, Violations = 0
Routed  28/100 Partitions, Violations = 0
Routed  29/100 Partitions, Violations = 0
Routed  30/100 Partitions, Violations = 0
Routed  31/100 Partitions, Violations = 0
Routed  32/100 Partitions, Violations = 0
Routed  33/100 Partitions, Violations = 0
Routed  34/100 Partitions, Violations = 0
Routed  35/100 Partitions, Violations = 0
Routed  36/100 Partitions, Violations = 0
Routed  37/100 Partitions, Violations = 0
Routed  38/100 Partitions, Violations = 0
Routed  39/100 Partitions, Violations = 0
Routed  40/100 Partitions, Violations = 0
Routed  41/100 Partitions, Violations = 0
Routed  42/100 Partitions, Violations = 0
Routed  43/100 Partitions, Violations = 0
Routed  44/100 Partitions, Violations = 0
Routed  45/100 Partitions, Violations = 0
Routed  46/100 Partitions, Violations = 0
Routed  47/100 Partitions, Violations = 0
Routed  48/100 Partitions, Violations = 0
Routed  49/100 Partitions, Violations = 0
Routed  50/100 Partitions, Violations = 0
Routed  51/100 Partitions, Violations = 0
Routed  52/100 Partitions, Violations = 0
Routed  53/100 Partitions, Violations = 0
Routed  54/100 Partitions, Violations = 0
Routed  55/100 Partitions, Violations = 0
Routed  56/100 Partitions, Violations = 0
Routed  57/100 Partitions, Violations = 0
Routed  58/100 Partitions, Violations = 0
Routed  59/100 Partitions, Violations = 0
Routed  60/100 Partitions, Violations = 0
Routed  61/100 Partitions, Violations = 0
Routed  62/100 Partitions, Violations = 0
Routed  63/100 Partitions, Violations = 0
Routed  64/100 Partitions, Violations = 0
Routed  65/100 Partitions, Violations = 0
Routed  66/100 Partitions, Violations = 0
Routed  67/100 Partitions, Violations = 0
Routed  68/100 Partitions, Violations = 0
Routed  69/100 Partitions, Violations = 0
Routed  70/100 Partitions, Violations = 0
Routed  71/100 Partitions, Violations = 0
Routed  72/100 Partitions, Violations = 0
Routed  73/100 Partitions, Violations = 0
Routed  74/100 Partitions, Violations = 0
Routed  75/100 Partitions, Violations = 0
Routed  76/100 Partitions, Violations = 0
Routed  77/100 Partitions, Violations = 0
Routed  78/100 Partitions, Violations = 0
Routed  79/100 Partitions, Violations = 0
Routed  80/100 Partitions, Violations = 0
Routed  81/100 Partitions, Violations = 0
Routed  82/100 Partitions, Violations = 0
Routed  83/100 Partitions, Violations = 0
Routed  84/100 Partitions, Violations = 0
Routed  85/100 Partitions, Violations = 0
Routed  86/100 Partitions, Violations = 0
Routed  87/100 Partitions, Violations = 0
Routed  88/100 Partitions, Violations = 0
Routed  89/100 Partitions, Violations = 0
Routed  90/100 Partitions, Violations = 0
Routed  91/100 Partitions, Violations = 0
Routed  92/100 Partitions, Violations = 0
Routed  93/100 Partitions, Violations = 0
Routed  94/100 Partitions, Violations = 0
Routed  95/100 Partitions, Violations = 0
Routed  96/100 Partitions, Violations = 0
Routed  97/100 Partitions, Violations = 0
Routed  98/100 Partitions, Violations = 0
Routed  99/100 Partitions, Violations = 0
Routed  100/100 Partitions, Violations =        0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 0] Total (MB): Used  112  Alloctr  113  Proc 2424 

End DR iteration 0 with 100 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   99  Alloctr  100  Proc 2424 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   99  Alloctr  100  Proc 2424 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    226290 micron
Total Number of Contacts =             54233
Total Number of Wires =                48160
Total Number of PtConns =              9606
Total Number of Routed Wires =       48160
Total Routed Wire Length =           222821 micron
Total Number of Routed Contacts =       54233
        Layer    METAL1 :       1412 micron
        Layer    METAL2 :      53226 micron
        Layer    METAL3 :      89608 micron
        Layer    METAL4 :      58328 micron
        Layer    METAL5 :      21119 micron
        Layer    METAL6 :       1551 micron
        Layer    METAL7 :        712 micron
        Layer    METAL8 :        334 micron
        Via        via7 :         11
        Via        via6 :         23
        Via        via5 :        143
        Via        via4 :       1233
        Via        via3 :       7845
        Via        via2 :      22579
        Via        via1 :      21776
        Via   via1(rot) :        623

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 54233 vias)
 
    Layer VIA12      =  0.00% (0      / 22399   vias)
        Un-optimized = 100.00% (22399   vias)
    Layer VIA23      =  0.00% (0      / 22579   vias)
        Un-optimized = 100.00% (22579   vias)
    Layer VIA34      =  0.00% (0      / 7845    vias)
        Un-optimized = 100.00% (7845    vias)
    Layer VIA45      =  0.00% (0      / 1233    vias)
        Un-optimized = 100.00% (1233    vias)
    Layer VIA56      =  0.00% (0      / 143     vias)
        Un-optimized = 100.00% (143     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.00% (0 / 54233 vias)
 
    Layer VIA12      =  0.00% (0      / 22399   vias)
    Layer VIA23      =  0.00% (0      / 22579   vias)
    Layer VIA34      =  0.00% (0      / 7845    vias)
    Layer VIA45      =  0.00% (0      / 1233    vias)
    Layer VIA56      =  0.00% (0      / 143     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 54233 vias)
 
    Layer VIA12      =  0.00% (0      / 22399   vias)
        Un-optimized = 100.00% (22399   vias)
    Layer VIA23      =  0.00% (0      / 22579   vias)
        Un-optimized = 100.00% (22579   vias)
    Layer VIA34      =  0.00% (0      / 7845    vias)
        Un-optimized = 100.00% (7845    vias)
    Layer VIA45      =  0.00% (0      / 1233    vias)
        Un-optimized = 100.00% (1233    vias)
    Layer VIA56      =  0.00% (0      / 143     vias)
        Un-optimized = 100.00% (143     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 

Total number of nets = 6085
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Initial Route Done             Sun Oct 17 14:01:32 2021

  Loading design 'aes_core'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer POLY1. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : aes_core
Version: S-2021.06-SP1
Date   : Sun Oct 17 14:01:34 2021
****************************************


  Timing Path Group 'CLK'
  -----------------------------------
  Levels of Logic:              18.00
  Critical Path Length:          4.80
  Critical Path Slack:          -0.05
  Critical Path Clk Period:      5.00
  Total Negative Slack:         -0.97
  No. of Violating Paths:       68.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         13
  Hierarchical Port Count:       1527
  Leaf Cell Count:               5650
  Buf/Inv Cell Count:             829
  Buf Cell Count:                 182
  Inv Cell Count:                 647
  CT Buf/Inv Cell Count:            7
  Combinational Cell Count:      4761
  Sequential Cell Count:          889
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    48818.920778
  Noncombinational Area: 28935.576942
  Buf/Inv Area:           4734.048542
  Total Buffer Area:          1778.88
  Total Inverter Area:        2955.17
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      115980.64
  Net YLength        :      110206.23
  -----------------------------------
  Cell Area:             77754.497720
  Design Area:           77754.497720
  Net Length        :       226186.88


  Design Rules
  -----------------------------------
  Total Number of Nets:          6085
  Nets With Violations:            15
  Max Trans Violations:             2
  Max Cap Violations:              13
  -----------------------------------


  Hostname: ic53

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               16.03
  -----------------------------------------
  Overall Compile Time:               16.25
  Overall Compile Wall Clock Time:    16.95

  --------------------------------------------------------------------

  Design  WNS: 0.05  TNS: 0.97  Number of Violating Paths: 68


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0484 TNS: 0.9678  Number of Violating Path: 68
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 15
ROPT:    Number of Route Violation: 0 
ROPT:    Running Optimization Stage 1             Sun Oct 17 14:01:34 2021

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------


  Loading design 'aes_core'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

  Design  WNS: 0.0484  TNS: 0.9678  Number of Violating Paths: 68

  Nets with DRC Violations: 15
  Total moveable cell area: 77544.0
  Total fixed cell area: 210.5
  Total physical cell area: 77754.5
  Core area: (30000 30000 313360 310440)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Beginning On-Route Optimization 
  --------------------------------

  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.


  Beginning Timing Optimization
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:00   77754.5      0.04       0.9      86.8 AES_CORE_DATAPATH/key_reg_1__30_/D      0.00  
    0:00:00   77754.5      0.04       0.9      86.8 AES_CORE_DATAPATH/bkp_reg_0__28_/D      0.00  
    0:00:00   77754.5      0.04       0.8      86.8 AES_CORE_DATAPATH/SBOX/SBOX_2_/out_gf_pp_reg_3_/D      0.00  
    0:00:00   77754.5      0.04       0.8      86.8 AES_CORE_DATAPATH/SBOX/SBOX_2_/out_gf_pp_reg_3_/D      0.00  
    0:00:00   77754.5      0.03       0.8      86.8 AES_CORE_DATAPATH/key_reg_1__30_/D      0.00  
    0:00:00   77754.5      0.03       0.8      86.8 AES_CORE_DATAPATH/bkp_1_reg_2__20_/D      0.00  
    0:00:00   77754.5      0.03       0.8      86.8 AES_CORE_DATAPATH/bkp_reg_3__13_/D      0.00  
    0:00:00   77754.5      0.03       0.7      86.8 AES_CORE_DATAPATH/key_reg_1__26_/D      0.00  
    0:00:00   77754.5      0.03       0.7      86.8 AES_CORE_DATAPATH/bkp_reg_3__24_/D      0.00  
    0:00:00   77754.5      0.03       0.6      86.8 AES_CORE_DATAPATH/bkp_reg_3__10_/D      0.00  
    0:00:01   77754.5      0.03       0.5      86.8 AES_CORE_DATAPATH/bkp_reg_0__9_/D      0.00  
    0:00:01   77754.5      0.03       0.5      86.8 AES_CORE_DATAPATH/bkp_reg_0__9_/D      0.00  
    0:00:01   77754.5      0.02       0.5      86.8 AES_CORE_DATAPATH/bkp_reg_0__9_/D      0.00  
    0:00:01   77754.5      0.02       0.5      86.8 AES_CORE_DATAPATH/bkp_reg_0__9_/D      0.00  
    0:00:01   77754.5      0.02       0.4      86.8 AES_CORE_DATAPATH/key_reg_1__26_/D      0.00  
    0:00:01   77754.5      0.02       0.4      86.8 AES_CORE_DATAPATH/col_reg_1__26_/D      0.00  
    0:00:01   77754.5      0.02       0.4      86.8 AES_CORE_DATAPATH/col_reg_0__17_/D      0.00  
    0:00:01   77751.1      0.02       0.4      86.8 AES_CORE_DATAPATH/col_reg_0__17_/D      0.00  
    0:00:01   77751.1      0.02       0.4      86.8 AES_CORE_DATAPATH/bkp_reg_3__10_/D      0.00  
    0:00:01   77751.1      0.02       0.4      86.8 AES_CORE_DATAPATH/bkp_reg_2__18_/D      0.00  
    0:00:01   77764.7      0.02       0.4      86.8 AES_CORE_DATAPATH/bkp_reg_3__13_/D      0.00  
    0:00:01   77764.7      0.02       0.4      86.8 AES_CORE_DATAPATH/bkp_reg_3__13_/D      0.00  
    0:00:01   77764.7      0.02       0.4      86.8 AES_CORE_DATAPATH/bkp_reg_3__13_/D      0.00  
    0:00:01   77764.7      0.02       0.3      86.8 AES_CORE_DATAPATH/bkp_1_reg_0__27_/D      0.00  
    0:00:01   77764.7      0.02       0.3      86.8 AES_CORE_DATAPATH/bkp_reg_2__12_/D      0.00  
    0:00:01   77754.5      0.02       0.3      86.8 AES_CORE_DATAPATH/bkp_reg_0__28_/D      0.00  
    0:00:01   77754.5      0.02       0.3      86.8 AES_CORE_DATAPATH/col_reg_0__17_/D      0.00  
    0:00:01   77754.5      0.02       0.3      86.8 AES_CORE_DATAPATH/col_reg_3__30_/D      0.00  
    0:00:01   77754.5      0.02       0.2      86.8 AES_CORE_DATAPATH/bkp_reg_1__29_/D      0.00  
    0:00:01   77754.5      0.02       0.2      86.8 AES_CORE_DATAPATH/bkp_reg_3__14_/D      0.00  
    0:00:01   77754.5      0.01       0.2      86.8 AES_CORE_DATAPATH/bkp_reg_0__9_/D      0.00  
    0:00:01   77754.5      0.01       0.2      86.9 AES_CORE_DATAPATH/key_reg_1__30_/D      0.00  
    0:00:01   77759.6      0.01       0.2      86.9 AES_CORE_DATAPATH/bkp_reg_1__8_/D      0.00  
    0:00:01   77759.6      0.01       0.1      86.9 AES_CORE_DATAPATH/bkp_reg_0__28_/D      0.00  
    0:00:01   77759.6      0.01       0.1      86.9 AES_CORE_DATAPATH/bkp_reg_3__14_/D      0.00  
    0:00:01   77752.8      0.01       0.1      86.9 AES_CORE_DATAPATH/bkp_1_reg_0__27_/D      0.00  
    0:00:01   77747.7      0.01       0.1      86.9 AES_CORE_DATAPATH/bkp_reg_1__23_/D      0.00  
    0:00:01   77747.7      0.01       0.1      86.9 AES_CORE_DATAPATH/SBOX/SBOX_1_/out_gf_pp_reg_1_/D      0.00  
    0:00:01   77747.7      0.01       0.1      86.9 AES_CORE_DATAPATH/SBOX/SBOX_1_/out_gf_pp_reg_1_/D      0.00  
    0:00:01   77747.7      0.01       0.1      86.9 AES_CORE_DATAPATH/bkp_reg_1__10_/D      0.00  
    0:00:01   77747.7      0.01       0.1      86.9 AES_CORE_DATAPATH/bkp_reg_3__24_/D      0.00  
    0:00:01   77747.7      0.01       0.0      86.9 AES_CORE_DATAPATH/bkp_reg_2__18_/D      0.00  
    0:00:01   77747.7      0.01       0.0      86.9 AES_CORE_DATAPATH/col_reg_0__17_/D      0.00  
    0:00:01   77759.6      0.01       0.0      86.9 AES_CORE_DATAPATH/key_reg_1__26_/D      0.00  
    0:00:01   77759.6      0.01       0.0      86.9 AES_CORE_DATAPATH/col_reg_3__11_/D      0.00  
    0:00:01   77759.6      0.01       0.0      86.9 AES_CORE_DATAPATH/bkp_reg_0__9_/D      0.00  
    0:00:01   77759.6      0.01       0.0      86.9 AES_CORE_DATAPATH/bkp_reg_0__28_/D      0.00  
    0:00:01   77759.6      0.00       0.0      86.9 AES_CORE_DATAPATH/bkp_reg_3__13_/D      0.00  
    0:00:01   77759.6      0.00       0.0      86.9 AES_CORE_DATAPATH/bkp_reg_3__13_/D      0.00  
    0:00:01   77759.6      0.00       0.0      86.9 AES_CORE_DATAPATH/bkp_reg_3__7_/D      0.00  
    0:00:01   77759.6      0.00       0.0      86.9 AES_CORE_DATAPATH/col_reg_3__31_/D      0.00  
    0:00:01   77759.6      0.00       0.0      86.9 AES_CORE_DATAPATH/key_reg_1__30_/D      0.00  
    0:00:01   77759.6      0.00       0.0      86.9 AES_CORE_DATAPATH/bkp_reg_1__12_/D      0.00  
    0:00:01   77759.6      0.00       0.0      86.9 AES_CORE_DATAPATH/bkp_reg_1__25_/D      0.00  
    0:00:01   77759.6      0.00       0.0      86.9 AES_CORE_DATAPATH/bkp_reg_1__23_/D      0.00  
    0:00:01   77759.6      0.00       0.0      86.9 AES_CORE_DATAPATH/bkp_reg_1__25_/D      0.00  


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

  Beginning Max Transition Fix
  -----------------------------

  Beginning Max Capacitance Fix
  ------------------------------

  Beginning Post-DRC Delay Recovery
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:01   77752.8      0.00       0.0      86.9                                0.00  
    0:00:01   77752.8      0.00       0.0      86.9                                0.00  
    0:00:01   77746.0      0.00       0.0      86.9                                0.00  
    0:00:01   77746.0      0.00       0.0      86.9                                0.00  
    0:00:02   77739.2      0.00       0.0      86.9                                0.00  
    0:00:02   77739.2      0.00       0.0      86.9                                0.00  
    0:00:02   77732.4      0.00       0.0      86.9                                0.00  
    0:00:02   77732.4      0.00       0.0      86.9                                0.00  
    0:00:02   77725.6      0.00       0.0      86.9                                0.00  
    0:00:02   77725.6      0.00       0.0      86.9                                0.00  
    0:00:02   77718.9      0.00       0.0      86.9                                0.00  
    0:00:02   77718.9      0.00       0.0      86.9                                0.00  
    0:00:02   77712.1      0.00       0.0      86.9                                0.00  
    0:00:02   77712.1      0.00       0.0      86.9                                0.00  
    0:00:02   77705.3      0.00       0.0      86.9                                0.00  
    0:00:02   77705.3      0.00       0.0      86.9                                0.00  
    0:00:02   77698.5      0.00       0.0      86.9                                0.00  
    0:00:02   77698.5      0.00       0.0      86.9                                0.00  
    0:00:02   77691.7      0.00       0.0      86.9                                0.00  
    0:00:02   77691.7      0.00       0.0      86.9                                0.00  
    0:00:02   77684.9      0.00       0.0      86.9                                0.00  
    0:00:02   77684.9      0.00       0.0      86.9                                0.00  
    0:00:02   77678.1      0.00       0.0      86.9                                0.00  
    0:00:02   77678.1      0.00       0.0      86.9                                0.00  
    0:00:02   77671.3      0.00       0.0      86.9                                0.00  
    0:00:02   77671.3      0.00       0.0      86.9                                0.00  
    0:00:02   77664.5      0.00       0.0      86.9                                0.00  
    0:00:02   77664.5      0.00       0.0      86.9                                0.00  
    0:00:02   77657.7      0.00       0.0      86.9                                0.00  
    0:00:02   77657.7      0.00       0.0      86.9                                0.00  
    0:00:02   77651.0      0.00       0.0      86.9                                0.00  
    0:00:02   77651.0      0.00       0.0      86.9                                0.00  
    0:00:02   77644.2      0.00       0.0      86.9                                0.00  
    0:00:02   77644.2      0.00       0.0      86.9                                0.00  
    0:00:02   77637.4      0.00       0.0      86.9                                0.00  
    0:00:02   77637.4      0.00       0.0      86.9                                0.00  
    0:00:02   77630.6      0.00       0.0      86.9                                0.00  
    0:00:02   77630.6      0.00       0.0      86.9                                0.00  
    0:00:02   77623.8      0.00       0.0      86.9                                0.00  
    0:00:02   77623.8      0.00       0.0      86.9                                0.00  
    0:00:02   77617.0      0.00       0.0      86.9                                0.00  
    0:00:02   77617.0      0.00       0.0      86.9                                0.00  
    0:00:02   77610.2      0.00       0.0      86.9                                0.00  
    0:00:02   77610.2      0.00       0.0      86.9                                0.00  
    0:00:02   77603.4      0.00       0.0      86.9                                0.00  
    0:00:02   77603.4      0.00       0.0      86.9                                0.00  
    0:00:02   77596.6      0.00       0.0      86.9                                0.00  
    0:00:02   77596.6      0.00       0.0      86.9                                0.00  
    0:00:02   77589.8      0.00       0.0      86.9                                0.00  
    0:00:02   77589.8      0.00       0.0      86.9                                0.00  
    0:00:02   77583.1      0.00       0.0      86.9                                0.00  
    0:00:02   77583.1      0.00       0.0      86.9                                0.00  
    0:00:02   77576.3      0.00       0.0      86.9                                0.00  
    0:00:02   77576.3      0.00       0.0      86.9                                0.00  
    0:00:02   77569.5      0.00       0.0      86.9                                0.00  
    0:00:02   77569.5      0.00       0.0      86.9                                0.00  
    0:00:02   77562.7      0.00       0.0      86.9                                0.00  
    0:00:02   77562.7      0.00       0.0      86.9                                0.00  
    0:00:02   77555.9      0.00       0.0      86.9                                0.00  
    0:00:02   77555.9      0.00       0.0      86.9                                0.00  
    0:00:02   77549.1      0.00       0.0      86.9                                0.00  
    0:00:02   77549.1      0.00       0.0      86.9                                0.00  
    0:00:02   77542.3      0.00       0.0      86.9                                0.00  
    0:00:02   77542.3      0.00       0.0      86.9                                0.00  
    0:00:02   77535.5      0.00       0.0      86.9                                0.00  
    0:00:02   77535.5      0.00       0.0      86.9                                0.00  
    0:00:02   77532.1      0.00       0.0      86.9                                0.00  
    0:00:02   77530.4      0.00       0.0      86.9                                0.00  
    0:00:02   77528.7      0.00       0.0      86.9                                0.00  
    0:00:02   77527.0      0.00       0.0      86.9                                0.00  
    0:00:02   77518.6      0.00       0.0      86.9                                0.00  
    0:00:02   77505.0      0.00       0.0      86.9                                0.00  
    0:00:02   77498.2      0.00       0.0      86.9                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 76 horizontal rows
    40 pre-routes for placement blockage/checking
    117 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : aes_core
  Version: S-2021.06-SP1
  Date   : Sun Oct 17 14:01:36 2021
****************************************
Std cell utilization: 97.52%  (45657/(46816-0))
(Non-fixed + Fixed)
Std cell utilization: 97.52%  (45533/(46816-124))
(Non-fixed only)
Chip area:            46816    sites, bbox (30.00 30.00 313.36 310.44) um
Std cell area:        45657    sites, (non-fixed:45533  fixed:124)
                      5610     cells, (non-fixed:5603   fixed:7)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      124      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       134 
Avg. std cell width:  3.75 um 
Site array:           unit     (width: 0.46 um, height: 3.69 um, rows: 76)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : aes_core
  Version: S-2021.06-SP1
  Date   : Sun Oct 17 14:01:36 2021
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL1     none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     none          ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
METAL7     none          ---         ---       via additive      ---
METAL8     none          ---         ---       via additive      ---

Total 12 (out of 5603) illegal cells need to be legalized.
Finding nearest legal location......100%
 
****************************************
  Report : Nearest Legal Location
  Design : aes_core
  Version: S-2021.06-SP1
  Date   : Sun Oct 17 14:01:36 2021
****************************************

avg cell displacement:    0.195 um ( 0.05 row height)
max cell displacement:    0.336 um ( 0.09 row height)
std deviation:            0.112 um ( 0.03 row height)
number of cell moved:         2 cells (out of 5603 cells)

Total 0 cells has large displacement (e.g. > 11.070 um or 3 row height)

Legalizing 9 illegal cells......100%
Legalize 2 illegal cells......100%
Legalizing 2 illegal cells...
Starting legalizer.
Warning: Density is 97.5% (PSYN-1010)
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : aes_core
  Version: S-2021.06-SP1
  Date   : Sun Oct 17 14:01:36 2021
****************************************

avg cell displacement:    0.695 um ( 0.19 row height)
max cell displacement:    4.104 um ( 1.11 row height)
std deviation:            0.732 um ( 0.20 row height)
number of cell moved:        24 cells (out of 5603 cells)

Total 0 cells has large displacement (e.g. > 11.070 um or 3 row height)

Information: 8 filler cells have been removed!  (PSYN-609)
...100%

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 76 horizontal rows
    40 pre-routes for placement blockage/checking
    117 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (3690), object's width and height(343360,340440). (PSYN-523)
Warning: Die area is not integer multiples of min site width (460), object's width and height(343360,340440). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL1
Cell Max-Routing-Layer = METAL8
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA78) needs more than one tracks
Warning: Layer METAL7 pitch 0.410 may be too small: wire/via-down 0.410, wire/via-up 0.500. (ZRT-026)
Transition layer name: METAL7(6)
Successfully merge 26 nets of total 26 nets.
Updating the database ...
Information: Updating database...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL1
Cell Max-Routing-Layer = METAL8
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA78) needs more than one tracks
Warning: Layer METAL7 pitch 0.410 may be too small: wire/via-down 0.410, wire/via-up 0.500. (ZRT-026)
Transition layer name: METAL7(6)
Split 2 nets of total 2 nets.
Updating the database ...
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Optimization Stage 1 Done             Sun Oct 17 14:01:38 2021
ROPT:    Running Stage 1 Eco Route             Sun Oct 17 14:01:38 2021

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL1
Cell Max-Routing-Layer = METAL8
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA78) needs more than one tracks
Warning: Layer METAL7 pitch 0.410 may be too small: wire/via-down 0.410, wire/via-up 0.500. (ZRT-026)
Transition layer name: METAL7(6)
[ECO: Extraction] Elapsed real time: 0:00:00 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Extraction] Stage (MB): Used   88  Alloctr   87  Proc    0 
[ECO: Extraction] Total (MB): Used   94  Alloctr   95  Proc 2424 
Num of eco nets = 6045
Num of open eco nets = 150
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   88  Alloctr   88  Proc    0 
[ECO: Init] Total (MB): Used   95  Alloctr   95  Proc 2424 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   99  Alloctr  100  Proc 2424 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,343.36,340.44)
Number of routing layers = 8
layer METAL1, dir Hor, min width = 0.16, min space = 0.18 pitch = 0.41
layer METAL2, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.46
layer METAL3, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL4, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.46
layer METAL5, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL6, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.46
layer METAL7, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL8, dir Ver, min width = 0.40, min space = 0.42 pitch = 1.00
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used  101  Alloctr  102  Proc 2424 
Net statistics:
Total number of nets     = 6045
Number of nets to route  = 150
150 nets are partially connected,
 of which 150 are detail routed and 0 are global routed.
5895 nets are fully connected,
 of which 5895 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used  103  Alloctr  104  Proc 2424 
Average gCell capacity  2.69     on layer (1)    METAL1
Average gCell capacity  7.63     on layer (2)    METAL2
Average gCell capacity  8.76     on layer (3)    METAL3
Average gCell capacity  7.64     on layer (4)    METAL4
Average gCell capacity  8.77     on layer (5)    METAL5
Average gCell capacity  7.06     on layer (6)    METAL6
Average gCell capacity  7.62     on layer (7)    METAL7
Average gCell capacity  3.72     on layer (8)    METAL8
Average number of tracks per gCell 9.03  on layer (1)    METAL1
Average number of tracks per gCell 8.12  on layer (2)    METAL2
Average number of tracks per gCell 9.03  on layer (3)    METAL3
Average number of tracks per gCell 8.12  on layer (4)    METAL4
Average number of tracks per gCell 9.03  on layer (5)    METAL5
Average number of tracks per gCell 8.12  on layer (6)    METAL6
Average number of tracks per gCell 9.03  on layer (7)    METAL7
Average number of tracks per gCell 3.75  on layer (8)    METAL8
Number of gCells = 67712
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used  103  Alloctr  104  Proc 2424 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used  104  Alloctr  104  Proc 2424 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  104  Alloctr  104  Proc 2424 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  104  Alloctr  104  Proc 2424 
Initial. Routing result:
Initial. Both Dirs: Overflow =   152 Max = 3 GRCs =   167 (0.99%)
Initial. H routing: Overflow =    90 Max = 2 (GRCs =  6) GRCs =   102 (1.21%)
Initial. V routing: Overflow =    62 Max = 3 (GRCs =  1) GRCs =    65 (0.77%)
Initial. METAL1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL2     Overflow =    29 Max = 3 (GRCs =  1) GRCs =    30 (0.35%)
Initial. METAL3     Overflow =    90 Max = 2 (GRCs =  6) GRCs =   102 (1.21%)
Initial. METAL4     Overflow =    33 Max = 2 (GRCs =  1) GRCs =    35 (0.41%)
Initial. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL1   98.0 1.56 0.17 0.15 0.00 0.05 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
METAL2   25.3 13.6 11.8 17.9 0.86 15.3 10.1 3.31 0.78 0.00 0.58 0.00 0.00 0.20
METAL3   21.2 10.2 5.02 7.20 7.44 12.0 14.1 11.4 7.43 0.00 3.01 0.71 0.07 0.00
METAL4   34.4 10.5 9.30 11.3 0.51 9.45 10.4 7.25 4.03 0.00 2.21 0.18 0.06 0.08
METAL5   64.3 16.0 9.62 4.95 1.59 1.97 0.93 0.37 0.12 0.00 0.02 0.00 0.00 0.00
METAL6   94.7 3.92 0.57 0.67 0.00 0.08 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL7   97.6 2.30 0.02 0.00 0.00 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL8   98.8 0.38 0.56 0.18 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    66.8 7.34 4.63 5.31 1.30 4.88 4.46 2.80 1.54 0.00 0.73 0.11 0.02 0.04


Initial. Total Wire Length = 35.43
Initial. Layer METAL1 wire length = 1.20
Initial. Layer METAL2 wire length = 10.55
Initial. Layer METAL3 wire length = 23.68
Initial. Layer METAL4 wire length = 0.00
Initial. Layer METAL5 wire length = 0.00
Initial. Layer METAL6 wire length = 0.00
Initial. Layer METAL7 wire length = 0.00
Initial. Layer METAL8 wire length = 0.00
Initial. Total Number of Contacts = 51
Initial. Via via1 count = 30
Initial. Via via2 count = 20
Initial. Via via3 count = 1
Initial. Via via4 count = 0
Initial. Via via5 count = 0
Initial. Via via6 count = 0
Initial. Via via7 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  104  Alloctr  104  Proc 2424 
phase1. Routing result:
phase1. Both Dirs: Overflow =   151 Max = 3 GRCs =   165 (0.97%)
phase1. H routing: Overflow =    88 Max = 2 (GRCs =  6) GRCs =   100 (1.18%)
phase1. V routing: Overflow =    62 Max = 3 (GRCs =  1) GRCs =    65 (0.77%)
phase1. METAL1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL2     Overflow =    29 Max = 3 (GRCs =  1) GRCs =    30 (0.35%)
phase1. METAL3     Overflow =    88 Max = 2 (GRCs =  6) GRCs =   100 (1.18%)
phase1. METAL4     Overflow =    33 Max = 2 (GRCs =  1) GRCs =    35 (0.41%)
phase1. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL1   98.0 1.56 0.17 0.15 0.00 0.05 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
METAL2   25.3 13.6 11.8 18.0 0.86 15.3 10.0 3.30 0.76 0.00 0.58 0.00 0.00 0.20
METAL3   21.2 10.2 5.07 7.20 7.49 12.0 14.1 11.4 7.43 0.00 2.95 0.70 0.07 0.00
METAL4   34.4 10.5 9.30 11.3 0.52 9.44 10.4 7.27 4.02 0.00 2.21 0.18 0.06 0.08
METAL5   64.3 16.0 9.62 4.95 1.59 1.97 0.93 0.37 0.12 0.00 0.02 0.00 0.00 0.00
METAL6   94.7 3.92 0.57 0.67 0.00 0.08 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL7   97.6 2.30 0.02 0.00 0.00 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL8   98.8 0.38 0.56 0.18 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    66.8 7.34 4.64 5.32 1.31 4.88 4.46 2.79 1.54 0.00 0.72 0.11 0.02 0.04


phase1. Total Wire Length = 35.43
phase1. Layer METAL1 wire length = 1.20
phase1. Layer METAL2 wire length = 10.55
phase1. Layer METAL3 wire length = 23.68
phase1. Layer METAL4 wire length = 0.00
phase1. Layer METAL5 wire length = 0.00
phase1. Layer METAL6 wire length = 0.00
phase1. Layer METAL7 wire length = 0.00
phase1. Layer METAL8 wire length = 0.00
phase1. Total Number of Contacts = 51
phase1. Via via1 count = 30
phase1. Via via2 count = 20
phase1. Via via3 count = 1
phase1. Via via4 count = 0
phase1. Via via5 count = 0
phase1. Via via6 count = 0
phase1. Via via7 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  104  Alloctr  104  Proc 2424 
phase2. Routing result:
phase2. Both Dirs: Overflow =   151 Max = 3 GRCs =   165 (0.97%)
phase2. H routing: Overflow =    88 Max = 2 (GRCs =  6) GRCs =   100 (1.18%)
phase2. V routing: Overflow =    62 Max = 3 (GRCs =  1) GRCs =    65 (0.77%)
phase2. METAL1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL2     Overflow =    29 Max = 3 (GRCs =  1) GRCs =    30 (0.35%)
phase2. METAL3     Overflow =    88 Max = 2 (GRCs =  6) GRCs =   100 (1.18%)
phase2. METAL4     Overflow =    33 Max = 2 (GRCs =  1) GRCs =    35 (0.41%)
phase2. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL1   98.0 1.56 0.17 0.15 0.00 0.05 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
METAL2   25.3 13.6 11.8 18.0 0.86 15.3 10.0 3.30 0.76 0.00 0.58 0.00 0.00 0.20
METAL3   21.2 10.2 5.07 7.20 7.49 12.0 14.1 11.4 7.43 0.00 2.95 0.70 0.07 0.00
METAL4   34.4 10.5 9.30 11.3 0.52 9.44 10.4 7.27 4.02 0.00 2.21 0.18 0.06 0.08
METAL5   64.3 16.0 9.62 4.95 1.59 1.97 0.93 0.37 0.12 0.00 0.02 0.00 0.00 0.00
METAL6   94.7 3.92 0.57 0.67 0.00 0.08 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL7   97.6 2.30 0.02 0.00 0.00 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL8   98.8 0.38 0.56 0.18 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    66.8 7.34 4.64 5.32 1.31 4.88 4.46 2.79 1.54 0.00 0.72 0.11 0.02 0.04


phase2. Total Wire Length = 35.43
phase2. Layer METAL1 wire length = 1.20
phase2. Layer METAL2 wire length = 10.55
phase2. Layer METAL3 wire length = 23.68
phase2. Layer METAL4 wire length = 0.00
phase2. Layer METAL5 wire length = 0.00
phase2. Layer METAL6 wire length = 0.00
phase2. Layer METAL7 wire length = 0.00
phase2. Layer METAL8 wire length = 0.00
phase2. Total Number of Contacts = 51
phase2. Via via1 count = 30
phase2. Via via2 count = 20
phase2. Via via3 count = 1
phase2. Via via4 count = 0
phase2. Via via5 count = 0
phase2. Via via6 count = 0
phase2. Via via7 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  104  Alloctr  104  Proc 2424 

Congestion utilization per direction:
Average vertical track utilization   = 17.61 %
Peak    vertical track utilization   = 69.23 %
Average horizontal track utilization = 16.31 %
Peak    horizontal track utilization = 73.68 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  103  Alloctr  104  Proc 2424 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    4  Alloctr    4  Proc    0 
[GR: Done] Total (MB): Used  103  Alloctr  104  Proc 2424 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Global Routing] Total (MB): Used  100  Alloctr  101  Proc 2424 
[ECO: GR] Elapsed real time: 0:00:00 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: GR] Stage (MB): Used   94  Alloctr   93  Proc    0 
[ECO: GR] Total (MB): Used  100  Alloctr  101  Proc 2424 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   97  Alloctr   98  Proc 2424 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 284 of 513


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   98  Alloctr   99  Proc 2424 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   98  Alloctr   99  Proc 2424 

Number of wires with overlap after iteration 1 = 149 of 307


Wire length and via report:
---------------------------
Number of METAL1 wires: 151              CONT1: 0
Number of METAL2 wires: 100              via1: 144
Number of METAL3 wires: 53               via2: 94
Number of METAL4 wires: 2                via3: 5
Number of METAL5 wires: 1                via4: 2
Number of METAL6 wires: 0                via5: 0
Number of METAL7 wires: 0                via6: 0
Number of METAL8 wires: 0                via7: 0
Total number of wires: 307               vias: 245

Total METAL1 wire length: 69.4
Total METAL2 wire length: 76.9
Total METAL3 wire length: 73.0
Total METAL4 wire length: 4.5
Total METAL5 wire length: 3.7
Total METAL6 wire length: 0.0
Total METAL7 wire length: 0.0
Total METAL8 wire length: 0.0
Total wire length: 227.5

Longest METAL1 wire length: 1.8
Longest METAL2 wire length: 3.3
Longest METAL3 wire length: 4.1
Longest METAL4 wire length: 3.7
Longest METAL5 wire length: 3.7
Longest METAL6 wire length: 0.0
Longest METAL7 wire length: 0.0
Longest METAL8 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   96  Alloctr   97  Proc 2424 
[ECO: CDR] Elapsed real time: 0:00:01 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[ECO: CDR] Stage (MB): Used   89  Alloctr   89  Proc    0 
[ECO: CDR] Total (MB): Used   96  Alloctr   97  Proc 2424 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                


Begin ECO DRC check ...

Checked 1/9 Partitions, Violations =    179
Checked 2/9 Partitions, Violations =    390
Checked 3/9 Partitions, Violations =    400
Checked 4/9 Partitions, Violations =    430
Checked 5/9 Partitions, Violations =    855
Checked 6/9 Partitions, Violations =    884
Checked 7/9 Partitions, Violations =    885
Checked 8/9 Partitions, Violations =    885
Checked 9/9 Partitions, Violations =    885

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      885

[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  109  Alloctr  110  Proc 2424 

Total Wire Length =                    226483 micron
Total Number of Contacts =             54300
Total Number of Wires =                48433
Total Number of PtConns =              9577
Total Number of Routed Wires =       48433
Total Routed Wire Length =           223026 micron
Total Number of Routed Contacts =       54300
        Layer    METAL1 :       1509 micron
        Layer    METAL2 :      53267 micron
        Layer    METAL3 :      89658 micron
        Layer    METAL4 :      58330 micron
        Layer    METAL5 :      21122 micron
        Layer    METAL6 :       1551 micron
        Layer    METAL7 :        712 micron
        Layer    METAL8 :        334 micron
        Via        via7 :         11
        Via        via6 :         23
        Via        via5 :        143
        Via        via4 :       1235
        Via        via3 :       7848
        Via        via2 :      22638
        Via        via1 :      21777
        Via   via1(rot) :        625

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 54300 vias)
 
    Layer VIA12      =  0.00% (0      / 22402   vias)
        Un-optimized = 100.00% (22402   vias)
    Layer VIA23      =  0.00% (0      / 22638   vias)
        Un-optimized = 100.00% (22638   vias)
    Layer VIA34      =  0.00% (0      / 7848    vias)
        Un-optimized = 100.00% (7848    vias)
    Layer VIA45      =  0.00% (0      / 1235    vias)
        Un-optimized = 100.00% (1235    vias)
    Layer VIA56      =  0.00% (0      / 143     vias)
        Un-optimized = 100.00% (143     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.00% (0 / 54300 vias)
 
    Layer VIA12      =  0.00% (0      / 22402   vias)
    Layer VIA23      =  0.00% (0      / 22638   vias)
    Layer VIA34      =  0.00% (0      / 7848    vias)
    Layer VIA45      =  0.00% (0      / 1235    vias)
    Layer VIA56      =  0.00% (0      / 143     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 54300 vias)
 
    Layer VIA12      =  0.00% (0      / 22402   vias)
        Un-optimized = 100.00% (22402   vias)
    Layer VIA23      =  0.00% (0      / 22638   vias)
        Un-optimized = 100.00% (22638   vias)
    Layer VIA34      =  0.00% (0      / 7848    vias)
        Un-optimized = 100.00% (7848    vias)
    Layer VIA45      =  0.00% (0      / 1235    vias)
        Un-optimized = 100.00% (1235    vias)
    Layer VIA56      =  0.00% (0      / 143     vias)
        Un-optimized = 100.00% (143     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
Total number of nets = 6045, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed  1/40 Partitions, Violations =   770
Routed  2/40 Partitions, Violations =   748
Routed  3/40 Partitions, Violations =   725
Routed  4/40 Partitions, Violations =   703
Routed  5/40 Partitions, Violations =   591
Routed  6/40 Partitions, Violations =   568
Routed  7/40 Partitions, Violations =   446
Routed  8/40 Partitions, Violations =   406
Routed  9/40 Partitions, Violations =   387
Routed  10/40 Partitions, Violations =  360
Routed  11/40 Partitions, Violations =  345
Routed  12/40 Partitions, Violations =  325
Routed  13/40 Partitions, Violations =  302
Routed  14/40 Partitions, Violations =  279
Routed  15/40 Partitions, Violations =  270
Routed  16/40 Partitions, Violations =  252
Routed  17/40 Partitions, Violations =  239
Routed  18/40 Partitions, Violations =  226
Routed  19/40 Partitions, Violations =  189
Routed  20/40 Partitions, Violations =  170
Routed  21/40 Partitions, Violations =  160
Routed  22/40 Partitions, Violations =  130
Routed  23/40 Partitions, Violations =  116
Routed  24/40 Partitions, Violations =  108
Routed  25/40 Partitions, Violations =  101
Routed  26/40 Partitions, Violations =  72
Routed  27/40 Partitions, Violations =  65
Routed  28/40 Partitions, Violations =  54
Routed  29/40 Partitions, Violations =  44
Routed  30/40 Partitions, Violations =  35
Routed  31/40 Partitions, Violations =  19
Routed  32/40 Partitions, Violations =  17
Routed  33/40 Partitions, Violations =  15
Routed  34/40 Partitions, Violations =  11
Routed  35/40 Partitions, Violations =  9
Routed  36/40 Partitions, Violations =  6
Routed  37/40 Partitions, Violations =  5
Routed  38/40 Partitions, Violations =  2
Routed  39/40 Partitions, Violations =  1
Routed  40/40 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 0] Total (MB): Used  109  Alloctr  110  Proc 2424 

End DR iteration 0 with 40 parts

Finish DR since reached 0 DRC


DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    226411 micron
Total Number of Contacts =             54245
Total Number of Wires =                48332
Total Number of PtConns =              9611
Total Number of Routed Wires =       48332
Total Routed Wire Length =           222942 micron
Total Number of Routed Contacts =       54245
        Layer    METAL1 :       1458 micron
        Layer    METAL2 :      53248 micron
        Layer    METAL3 :      89614 micron
        Layer    METAL4 :      58354 micron
        Layer    METAL5 :      21139 micron
        Layer    METAL6 :       1552 micron
        Layer    METAL7 :        712 micron
        Layer    METAL8 :        334 micron
        Via        via7 :         11
        Via        via6 :         23
        Via        via5 :        145
        Via        via4 :       1241
        Via        via3 :       7859
        Via        via2 :      22577
        Via        via1 :      21755
        Via   via1(rot) :        634

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 54245 vias)
 
    Layer VIA12      =  0.00% (0      / 22389   vias)
        Un-optimized = 100.00% (22389   vias)
    Layer VIA23      =  0.00% (0      / 22577   vias)
        Un-optimized = 100.00% (22577   vias)
    Layer VIA34      =  0.00% (0      / 7859    vias)
        Un-optimized = 100.00% (7859    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
        Un-optimized = 100.00% (1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
        Un-optimized = 100.00% (145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.00% (0 / 54245 vias)
 
    Layer VIA12      =  0.00% (0      / 22389   vias)
    Layer VIA23      =  0.00% (0      / 22577   vias)
    Layer VIA34      =  0.00% (0      / 7859    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 54245 vias)
 
    Layer VIA12      =  0.00% (0      / 22389   vias)
        Un-optimized = 100.00% (22389   vias)
    Layer VIA23      =  0.00% (0      / 22577   vias)
        Un-optimized = 100.00% (22577   vias)
    Layer VIA34      =  0.00% (0      / 7859    vias)
        Un-optimized = 100.00% (7859    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
        Un-optimized = 100.00% (1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
        Un-optimized = 100.00% (145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:01 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used  101  Alloctr  102  Proc 2424 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used  101  Alloctr  102  Proc 2424 
[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   96  Alloctr   97  Proc 2424 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   96  Alloctr   97  Proc 2424 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = AES_CORE_DATAPATH/n3793
Net 2 = AES_CORE_DATAPATH/n3795
Net 3 = AES_CORE_DATAPATH/n2
Net 4 = AES_CORE_DATAPATH/SBOX/SBOX_3_/n5
Net 5 = n104
Net 6 = n83
Net 7 = n111
Net 8 = AES_CORE_DATAPATH/n578
Net 9 = AES_CORE_DATAPATH/n384
Net 10 = AES_CORE_DATAPATH/n393
Net 11 = AES_CORE_DATAPATH/n73
Net 12 = AES_CORE_DATAPATH/n469
Net 13 = AES_CORE_DATAPATH/n728
Net 14 = AES_CORE_DATAPATH/n1458
Net 15 = AES_CORE_DATAPATH/n1217
Net 16 = AES_CORE_DATAPATH/n1077
Net 17 = AES_CORE_DATAPATH/n1076
Net 18 = AES_CORE_DATAPATH/n1038
Net 19 = AES_CORE_DATAPATH/n1018
Net 20 = AES_CORE_DATAPATH/n1055
Net 21 = AES_CORE_DATAPATH/n1338
Net 22 = AES_CORE_DATAPATH/n1339
Net 23 = AES_CORE_DATAPATH/n105
Net 24 = AES_CORE_DATAPATH/n975
Net 25 = AES_CORE_DATAPATH/n1341
Net 26 = AES_CORE_DATAPATH/n1382
Net 27 = AES_CORE_DATAPATH/n976
Net 28 = AES_CORE_DATAPATH/n1404
Net 29 = AES_CORE_DATAPATH/n341
Net 30 = AES_CORE_DATAPATH/n2690
Net 31 = AES_CORE_DATAPATH/n1071
Net 32 = AES_CORE_DATAPATH/n1447
Net 33 = AES_CORE_DATAPATH/n1131
Net 34 = AES_CORE_DATAPATH/n3756
Net 35 = AES_CORE_DATAPATH/n1147
Net 36 = AES_CORE_DATAPATH/n1487
Net 37 = key_out[7]
Net 38 = AES_CORE_DATAPATH/n1367
Net 39 = AES_CORE_DATAPATH/n541
Net 40 = AES_CORE_DATAPATH/n100
Net 41 = AES_CORE_DATAPATH/n1435
Net 42 = AES_CORE_DATAPATH/n598
Net 43 = AES_CORE_DATAPATH/n252
Net 44 = AES_CORE_DATAPATH/n106
Net 45 = AES_CORE_DATAPATH/n107
Net 46 = AES_CORE_DATAPATH/n3454
Net 47 = AES_CORE_DATAPATH/n785
Net 48 = AES_CORE_DATAPATH/n3154
Net 49 = AES_CORE_DATAPATH/n3264
Net 50 = AES_CORE_DATAPATH/n2363
Net 51 = AES_CORE_DATAPATH/n2393
Net 52 = AES_CORE_DATAPATH/n147
Net 53 = AES_CORE_DATAPATH/n3448
Net 54 = AES_CORE_DATAPATH/n949
Net 55 = AES_CORE_DATAPATH/n1733
Net 56 = AES_CORE_DATAPATH/n1731
Net 57 = AES_CORE_DATAPATH/n388
Net 58 = AES_CORE_DATAPATH/n1234
Net 59 = AES_CORE_DATAPATH/n337
Net 60 = AES_CORE_DATAPATH/n1114
Net 61 = AES_CORE_DATAPATH/n3031
Net 62 = AES_CORE_DATAPATH/n1850
Net 63 = AES_CORE_DATAPATH/n1739
Net 64 = AES_CORE_DATAPATH/n1768
Net 65 = AES_CORE_DATAPATH/n1767
Net 66 = AES_CORE_DATAPATH/n1267
Net 67 = AES_CORE_DATAPATH/n92
Net 68 = AES_CORE_DATAPATH/n81
Net 69 = AES_CORE_DATAPATH/n236
Net 70 = AES_CORE_DATAPATH/n1275
Net 71 = AES_CORE_DATAPATH/n1696
Net 72 = AES_CORE_DATAPATH/n85
Net 73 = AES_CORE_DATAPATH/n84
Net 74 = AES_CORE_DATAPATH/n38
Net 75 = AES_CORE_DATAPATH/n231
Net 76 = AES_CORE_DATAPATH/n254
Net 77 = AES_CORE_DATAPATH/n573
Net 78 = AES_CORE_DATAPATH/n574
Net 79 = AES_CORE_DATAPATH/n248
Net 80 = AES_CORE_DATAPATH/n44
Net 81 = AES_CORE_DATAPATH/n41
Net 82 = AES_CORE_DATAPATH/n934
Net 83 = AES_CORE_DATAPATH/n159
Net 84 = AES_CORE_DATAPATH/n3479
Net 85 = AES_CORE_DATAPATH/n1340
Net 86 = AES_CORE_DATAPATH/n1463
Net 87 = AES_CORE_DATAPATH/n2009
Net 88 = AES_CORE_DATAPATH/n1460
Net 89 = AES_CORE_DATAPATH/n2031
Net 90 = AES_CORE_DATAPATH/n2028
Net 91 = AES_CORE_DATAPATH/n2029
Net 92 = iv_out[5]
Net 93 = AES_CORE_DATAPATH/n1523
Net 94 = AES_CORE_DATAPATH/n986
Net 95 = AES_CORE_DATAPATH/n13
Net 96 = AES_CORE_DATAPATH/n1003
Net 97 = AES_CORE_DATAPATH/n14
Net 98 = AES_CORE_DATAPATH/n996
Net 99 = AES_CORE_DATAPATH/n12
Net 100 = AES_CORE_DATAPATH/n318
.... and 105 other nets
Total number of changed nets = 205 (out of 6045)

[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   96  Alloctr   97  Proc 2424 
[ECO: DR] Elapsed real time: 0:00:02 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: DR] Stage (MB): Used   90  Alloctr   90  Proc    0 
[ECO: DR] Total (MB): Used   96  Alloctr   97  Proc 2424 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    226411 micron
Total Number of Contacts =             54245
Total Number of Wires =                48332
Total Number of PtConns =              9611
Total Number of Routed Wires =       48332
Total Routed Wire Length =           222942 micron
Total Number of Routed Contacts =       54245
        Layer    METAL1 :       1458 micron
        Layer    METAL2 :      53248 micron
        Layer    METAL3 :      89614 micron
        Layer    METAL4 :      58354 micron
        Layer    METAL5 :      21139 micron
        Layer    METAL6 :       1552 micron
        Layer    METAL7 :        712 micron
        Layer    METAL8 :        334 micron
        Via        via7 :         11
        Via        via6 :         23
        Via        via5 :        145
        Via        via4 :       1241
        Via        via3 :       7859
        Via        via2 :      22577
        Via        via1 :      21755
        Via   via1(rot) :        634

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 54245 vias)
 
    Layer VIA12      =  0.00% (0      / 22389   vias)
        Un-optimized = 100.00% (22389   vias)
    Layer VIA23      =  0.00% (0      / 22577   vias)
        Un-optimized = 100.00% (22577   vias)
    Layer VIA34      =  0.00% (0      / 7859    vias)
        Un-optimized = 100.00% (7859    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
        Un-optimized = 100.00% (1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
        Un-optimized = 100.00% (145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.00% (0 / 54245 vias)
 
    Layer VIA12      =  0.00% (0      / 22389   vias)
    Layer VIA23      =  0.00% (0      / 22577   vias)
    Layer VIA34      =  0.00% (0      / 7859    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 54245 vias)
 
    Layer VIA12      =  0.00% (0      / 22389   vias)
        Un-optimized = 100.00% (22389   vias)
    Layer VIA23      =  0.00% (0      / 22577   vias)
        Un-optimized = 100.00% (22577   vias)
    Layer VIA34      =  0.00% (0      / 7859    vias)
        Un-optimized = 100.00% (7859    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
        Un-optimized = 100.00% (1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
        Un-optimized = 100.00% (145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 

Total number of nets = 6045
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    226411 micron
Total Number of Contacts =             54245
Total Number of Wires =                48332
Total Number of PtConns =              9611
Total Number of Routed Wires =       48332
Total Routed Wire Length =           222942 micron
Total Number of Routed Contacts =       54245
        Layer    METAL1 :       1458 micron
        Layer    METAL2 :      53248 micron
        Layer    METAL3 :      89614 micron
        Layer    METAL4 :      58354 micron
        Layer    METAL5 :      21139 micron
        Layer    METAL6 :       1552 micron
        Layer    METAL7 :        712 micron
        Layer    METAL8 :        334 micron
        Via        via7 :         11
        Via        via6 :         23
        Via        via5 :        145
        Via        via4 :       1241
        Via        via3 :       7859
        Via        via2 :      22577
        Via        via1 :      21755
        Via   via1(rot) :        634

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 54245 vias)
 
    Layer VIA12      =  0.00% (0      / 22389   vias)
        Un-optimized = 100.00% (22389   vias)
    Layer VIA23      =  0.00% (0      / 22577   vias)
        Un-optimized = 100.00% (22577   vias)
    Layer VIA34      =  0.00% (0      / 7859    vias)
        Un-optimized = 100.00% (7859    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
        Un-optimized = 100.00% (1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
        Un-optimized = 100.00% (145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.00% (0 / 54245 vias)
 
    Layer VIA12      =  0.00% (0      / 22389   vias)
    Layer VIA23      =  0.00% (0      / 22577   vias)
    Layer VIA34      =  0.00% (0      / 7859    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 54245 vias)
 
    Layer VIA12      =  0.00% (0      / 22389   vias)
        Un-optimized = 100.00% (22389   vias)
    Layer VIA23      =  0.00% (0      / 22577   vias)
        Un-optimized = 100.00% (22577   vias)
    Layer VIA34      =  0.00% (0      / 7859    vias)
        Un-optimized = 100.00% (7859    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
        Un-optimized = 100.00% (1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
        Un-optimized = 100.00% (145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 205 nets
[ECO: End] Elapsed real time: 0:00:03 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    6  Alloctr    7  Proc 2424 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Stage 1 Eco Route Done             Sun Oct 17 14:01:41 2021

  Loading design 'aes_core'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer POLY1. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : aes_core
Version: S-2021.06-SP1
Date   : Sun Oct 17 14:01:43 2021
****************************************


  Timing Path Group 'CLK'
  -----------------------------------
  Levels of Logic:              25.00
  Critical Path Length:          4.78
  Critical Path Slack:           0.00
  Critical Path Clk Period:      5.00
  Total Negative Slack:         -0.01
  No. of Violating Paths:        4.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         13
  Hierarchical Port Count:       1527
  Leaf Cell Count:               5610
  Buf/Inv Cell Count:             789
  Buf Cell Count:                 158
  Inv Cell Count:                 631
  CT Buf/Inv Cell Count:            7
  Combinational Cell Count:      4721
  Sequential Cell Count:          889
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    48562.613382
  Noncombinational Area: 28935.576942
  Buf/Inv Area:           4516.781345
  Total Buffer Area:          1621.02
  Total Inverter Area:        2895.76
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      116074.75
  Net YLength        :      110240.49
  -----------------------------------
  Cell Area:             77498.190324
  Design Area:           77498.190324
  Net Length        :       226315.25


  Design Rules
  -----------------------------------
  Total Number of Nets:          6045
  Nets With Violations:            15
  Max Trans Violations:             2
  Max Cap Violations:              13
  -----------------------------------


  Hostname: ic53

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               17.65
  -----------------------------------------
  Overall Compile Time:               17.93
  Overall Compile Wall Clock Time:    18.72

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.01  Number of Violating Paths: 4


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0045 TNS: 0.0081  Number of Violating Path: 4
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 15
ROPT:    Number of Route Violation: 0 
1
icc_shell> route_opt -incremental
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
 
****************************************
Report : qor
Design : aes_core
Version: S-2021.06-SP1
Date   : Sun Oct 17 14:02:00 2021
****************************************


  Timing Path Group 'CLK'
  -----------------------------------
  Levels of Logic:              25.00
  Critical Path Length:          4.78
  Critical Path Slack:           0.00
  Critical Path Clk Period:      5.00
  Total Negative Slack:         -0.01
  No. of Violating Paths:        4.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         13
  Hierarchical Port Count:       1527
  Leaf Cell Count:               5610
  Buf/Inv Cell Count:             789
  Buf Cell Count:                 158
  Inv Cell Count:                 631
  CT Buf/Inv Cell Count:            7
  Combinational Cell Count:      4721
  Sequential Cell Count:          889
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    48562.613382
  Noncombinational Area: 28935.576942
  Buf/Inv Area:           4516.781345
  Total Buffer Area:          1621.02
  Total Inverter Area:        2895.76
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      116074.75
  Net YLength        :      110240.49
  -----------------------------------
  Cell Area:             77498.190324
  Design Area:           77498.190324
  Net Length        :       226315.25


  Design Rules
  -----------------------------------
  Total Number of Nets:          6045
  Nets With Violations:            15
  Max Trans Violations:             2
  Max Cap Violations:              13
  -----------------------------------


  Hostname: ic53

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               17.65
  -----------------------------------------
  Overall Compile Time:               17.93
  Overall Compile Wall Clock Time:    18.72

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.01  Number of Violating Paths: 4


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0045 TNS: 0.0081  Number of Violating Path: 4
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 15
ROPT:    Number of Route Violation: 0 
ROPT:    Running Incremental Optimization Stage             Sun Oct 17 14:02:00 2021

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------


  Loading design 'aes_core'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

  Design  WNS: 0.0045  TNS: 0.0081  Number of Violating Paths: 4

  Nets with DRC Violations: 15
  Total moveable cell area: 77287.7
  Total fixed cell area: 210.5
  Total physical cell area: 77498.2
  Core area: (30000 30000 313360 310440)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Beginning On-Route Optimization 
  --------------------------------

  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.


  Beginning Timing Optimization
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:00   77498.2      0.00       0.0      86.6                                0.00  

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:00   77498.2      0.00       0.0      86.6 AES_CORE_DATAPATH/SBOX/SBOX_2_/out_gf_pp_reg_3_/D      0.00  
    0:00:00   77498.2      0.00       0.0      86.6 AES_CORE_DATAPATH/bkp_reg_1__23_/D      0.00  
    0:00:00   77498.2      0.00       0.0      86.6 AES_CORE_DATAPATH/col_reg_3__31_/D      0.00  


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

  Beginning Max Transition Fix
  -----------------------------

  Beginning Max Capacitance Fix
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:00   77505.0      0.00       0.0      76.1 AES_CORE_DATAPATH/n976         0.00  
    0:00:00   77511.8      0.00       0.0      71.2 AES_CORE_DATAPATH/n45          0.00  

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 76 horizontal rows
    40 pre-routes for placement blockage/checking
    117 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : aes_core
  Version: S-2021.06-SP1
  Date   : Sun Oct 17 14:02:01 2021
****************************************
Std cell utilization: 97.54%  (45665/(46816-0))
(Non-fixed + Fixed)
Std cell utilization: 97.53%  (45541/(46816-124))
(Non-fixed only)
Chip area:            46816    sites, bbox (30.00 30.00 313.36 310.44) um
Std cell area:        45665    sites, (non-fixed:45541  fixed:124)
                      5612     cells, (non-fixed:5605   fixed:7)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      124      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       134 
Avg. std cell width:  3.75 um 
Site array:           unit     (width: 0.46 um, height: 3.69 um, rows: 76)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : aes_core
  Version: S-2021.06-SP1
  Date   : Sun Oct 17 14:02:01 2021
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL1     none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     none          ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
METAL7     none          ---         ---       via additive      ---
METAL8     none          ---         ---       via additive      ---

Total 8 (out of 5605) illegal cells need to be legalized.
Finding nearest legal location......100%
 
****************************************
  Report : Nearest Legal Location
  Design : aes_core
  Version: S-2021.06-SP1
  Date   : Sun Oct 17 14:02:01 2021
****************************************

avg cell displacement:    0.850 um ( 0.23 row height)
max cell displacement:    1.159 um ( 0.31 row height)
std deviation:            0.330 um ( 0.09 row height)
number of cell moved:         2 cells (out of 5605 cells)

Total 0 cells has large displacement (e.g. > 11.070 um or 3 row height)

Legalizing 4 illegal cells......100%
 
****************************************
  Report : Legalize Displacement
  Design : aes_core
  Version: S-2021.06-SP1
  Date   : Sun Oct 17 14:02:01 2021
****************************************

avg cell displacement:    4.639 um ( 1.26 row height)
max cell displacement:    9.505 um ( 2.58 row height)
std deviation:            3.917 um ( 1.06 row height)
number of cell moved:         3 cells (out of 5605 cells)

Total 0 cells has large displacement (e.g. > 11.070 um or 3 row height)

Information: 3 filler cells have been removed!  (PSYN-609)
...100%

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 76 horizontal rows
    40 pre-routes for placement blockage/checking
    117 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (3690), object's width and height(343360,340440). (PSYN-523)
Warning: Die area is not integer multiples of min site width (460), object's width and height(343360,340440). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL1
Cell Max-Routing-Layer = METAL8
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA78) needs more than one tracks
Warning: Layer METAL7 pitch 0.410 may be too small: wire/via-down 0.410, wire/via-up 0.500. (ZRT-026)
Transition layer name: METAL7(6)
Split 2 nets of total 2 nets.
Updating the database ...
ROPT:    Incremental Optimization Stage Done             Sun Oct 17 14:02:02 2021
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Incremental Stage Eco Route             Sun Oct 17 14:02:02 2021

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL1
Cell Max-Routing-Layer = METAL8
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA78) needs more than one tracks
Warning: Layer METAL7 pitch 0.410 may be too small: wire/via-down 0.410, wire/via-up 0.500. (ZRT-026)
Transition layer name: METAL7(6)
[ECO: Extraction] Elapsed real time: 0:00:00 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Extraction] Stage (MB): Used   88  Alloctr   87  Proc    0 
[ECO: Extraction] Total (MB): Used   95  Alloctr   96  Proc 2424 
Num of eco nets = 6047
Num of open eco nets = 12
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   88  Alloctr   88  Proc    0 
[ECO: Init] Total (MB): Used   95  Alloctr   96  Proc 2424 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   99  Alloctr  100  Proc 2424 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,343.36,340.44)
Number of routing layers = 8
layer METAL1, dir Hor, min width = 0.16, min space = 0.18 pitch = 0.41
layer METAL2, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.46
layer METAL3, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL4, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.46
layer METAL5, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL6, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.46
layer METAL7, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL8, dir Ver, min width = 0.40, min space = 0.42 pitch = 1.00
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used  102  Alloctr  103  Proc 2424 
Net statistics:
Total number of nets     = 6047
Number of nets to route  = 12
12 nets are partially connected,
 of which 12 are detail routed and 0 are global routed.
6035 nets are fully connected,
 of which 6035 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used  104  Alloctr  105  Proc 2424 
Average gCell capacity  2.69     on layer (1)    METAL1
Average gCell capacity  7.63     on layer (2)    METAL2
Average gCell capacity  8.76     on layer (3)    METAL3
Average gCell capacity  7.64     on layer (4)    METAL4
Average gCell capacity  8.77     on layer (5)    METAL5
Average gCell capacity  7.06     on layer (6)    METAL6
Average gCell capacity  7.62     on layer (7)    METAL7
Average gCell capacity  3.72     on layer (8)    METAL8
Average number of tracks per gCell 9.03  on layer (1)    METAL1
Average number of tracks per gCell 8.12  on layer (2)    METAL2
Average number of tracks per gCell 9.03  on layer (3)    METAL3
Average number of tracks per gCell 8.12  on layer (4)    METAL4
Average number of tracks per gCell 9.03  on layer (5)    METAL5
Average number of tracks per gCell 8.12  on layer (6)    METAL6
Average number of tracks per gCell 9.03  on layer (7)    METAL7
Average number of tracks per gCell 3.75  on layer (8)    METAL8
Number of gCells = 67712
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used  104  Alloctr  105  Proc 2424 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used  104  Alloctr  105  Proc 2424 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  104  Alloctr  105  Proc 2424 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  104  Alloctr  105  Proc 2424 
Initial. Routing result:
Initial. Both Dirs: Overflow =   152 Max = 3 GRCs =   165 (0.97%)
Initial. H routing: Overflow =    88 Max = 2 (GRCs =  6) GRCs =   101 (1.19%)
Initial. V routing: Overflow =    63 Max = 3 (GRCs =  1) GRCs =    64 (0.76%)
Initial. METAL1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL2     Overflow =    29 Max = 3 (GRCs =  1) GRCs =    27 (0.32%)
Initial. METAL3     Overflow =    88 Max = 2 (GRCs =  6) GRCs =   101 (1.19%)
Initial. METAL4     Overflow =    34 Max = 2 (GRCs =  1) GRCs =    37 (0.44%)
Initial. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL1   98.0 1.56 0.17 0.15 0.00 0.05 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
METAL2   25.3 13.6 11.8 18.0 0.87 15.3 10.1 3.27 0.78 0.00 0.58 0.00 0.00 0.20
METAL3   21.2 10.2 4.96 7.29 7.40 12.0 14.1 11.4 7.41 0.00 3.06 0.69 0.07 0.00
METAL4   34.4 10.5 9.31 11.3 0.51 9.44 10.5 7.24 4.02 0.00 2.20 0.19 0.06 0.08
METAL5   64.3 16.0 9.65 4.94 1.61 1.98 0.93 0.37 0.12 0.00 0.02 0.00 0.00 0.00
METAL6   94.7 3.92 0.57 0.67 0.00 0.06 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00
METAL7   97.6 2.30 0.02 0.00 0.00 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL8   98.8 0.38 0.56 0.18 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    66.8 7.33 4.63 5.33 1.30 4.88 4.47 2.79 1.54 0.00 0.73 0.11 0.02 0.04


Initial. Total Wire Length = 18.59
Initial. Layer METAL1 wire length = 0.00
Initial. Layer METAL2 wire length = 10.91
Initial. Layer METAL3 wire length = 7.68
Initial. Layer METAL4 wire length = 0.00
Initial. Layer METAL5 wire length = 0.00
Initial. Layer METAL6 wire length = 0.00
Initial. Layer METAL7 wire length = 0.00
Initial. Layer METAL8 wire length = 0.00
Initial. Total Number of Contacts = 11
Initial. Via via1 count = 6
Initial. Via via2 count = 5
Initial. Via via3 count = 0
Initial. Via via4 count = 0
Initial. Via via5 count = 0
Initial. Via via6 count = 0
Initial. Via via7 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  104  Alloctr  105  Proc 2424 
phase1. Routing result:
phase1. Both Dirs: Overflow =   152 Max = 3 GRCs =   165 (0.97%)
phase1. H routing: Overflow =    88 Max = 2 (GRCs =  6) GRCs =   101 (1.19%)
phase1. V routing: Overflow =    63 Max = 3 (GRCs =  1) GRCs =    64 (0.76%)
phase1. METAL1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL2     Overflow =    29 Max = 3 (GRCs =  1) GRCs =    27 (0.32%)
phase1. METAL3     Overflow =    88 Max = 2 (GRCs =  6) GRCs =   101 (1.19%)
phase1. METAL4     Overflow =    34 Max = 2 (GRCs =  1) GRCs =    37 (0.44%)
phase1. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL1   98.0 1.56 0.17 0.15 0.00 0.05 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
METAL2   25.3 13.6 11.8 18.0 0.87 15.3 10.1 3.27 0.78 0.00 0.58 0.00 0.00 0.20
METAL3   21.2 10.2 4.96 7.29 7.40 12.0 14.1 11.4 7.41 0.00 3.06 0.69 0.07 0.00
METAL4   34.4 10.5 9.31 11.3 0.51 9.44 10.5 7.24 4.02 0.00 2.20 0.19 0.06 0.08
METAL5   64.3 16.0 9.65 4.94 1.61 1.98 0.93 0.37 0.12 0.00 0.02 0.00 0.00 0.00
METAL6   94.7 3.92 0.57 0.67 0.00 0.06 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00
METAL7   97.6 2.30 0.02 0.00 0.00 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL8   98.8 0.38 0.56 0.18 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    66.8 7.33 4.63 5.33 1.30 4.88 4.47 2.79 1.54 0.00 0.73 0.11 0.02 0.04


phase1. Total Wire Length = 18.59
phase1. Layer METAL1 wire length = 0.00
phase1. Layer METAL2 wire length = 10.91
phase1. Layer METAL3 wire length = 7.68
phase1. Layer METAL4 wire length = 0.00
phase1. Layer METAL5 wire length = 0.00
phase1. Layer METAL6 wire length = 0.00
phase1. Layer METAL7 wire length = 0.00
phase1. Layer METAL8 wire length = 0.00
phase1. Total Number of Contacts = 11
phase1. Via via1 count = 6
phase1. Via via2 count = 5
phase1. Via via3 count = 0
phase1. Via via4 count = 0
phase1. Via via5 count = 0
phase1. Via via6 count = 0
phase1. Via via7 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  104  Alloctr  105  Proc 2424 
phase2. Routing result:
phase2. Both Dirs: Overflow =   152 Max = 3 GRCs =   165 (0.97%)
phase2. H routing: Overflow =    88 Max = 2 (GRCs =  6) GRCs =   101 (1.19%)
phase2. V routing: Overflow =    63 Max = 3 (GRCs =  1) GRCs =    64 (0.76%)
phase2. METAL1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL2     Overflow =    29 Max = 3 (GRCs =  1) GRCs =    27 (0.32%)
phase2. METAL3     Overflow =    88 Max = 2 (GRCs =  6) GRCs =   101 (1.19%)
phase2. METAL4     Overflow =    34 Max = 2 (GRCs =  1) GRCs =    37 (0.44%)
phase2. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL1   98.0 1.56 0.17 0.15 0.00 0.05 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
METAL2   25.3 13.6 11.8 18.0 0.87 15.3 10.1 3.27 0.78 0.00 0.58 0.00 0.00 0.20
METAL3   21.2 10.2 4.96 7.29 7.40 12.0 14.1 11.4 7.41 0.00 3.06 0.69 0.07 0.00
METAL4   34.4 10.5 9.31 11.3 0.51 9.44 10.5 7.24 4.02 0.00 2.20 0.19 0.06 0.08
METAL5   64.3 16.0 9.65 4.94 1.61 1.98 0.93 0.37 0.12 0.00 0.02 0.00 0.00 0.00
METAL6   94.7 3.92 0.57 0.67 0.00 0.06 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00
METAL7   97.6 2.30 0.02 0.00 0.00 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL8   98.8 0.38 0.56 0.18 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    66.8 7.33 4.63 5.33 1.30 4.88 4.47 2.79 1.54 0.00 0.73 0.11 0.02 0.04


phase2. Total Wire Length = 18.59
phase2. Layer METAL1 wire length = 0.00
phase2. Layer METAL2 wire length = 10.91
phase2. Layer METAL3 wire length = 7.68
phase2. Layer METAL4 wire length = 0.00
phase2. Layer METAL5 wire length = 0.00
phase2. Layer METAL6 wire length = 0.00
phase2. Layer METAL7 wire length = 0.00
phase2. Layer METAL8 wire length = 0.00
phase2. Total Number of Contacts = 11
phase2. Via via1 count = 6
phase2. Via via2 count = 5
phase2. Via via3 count = 0
phase2. Via via4 count = 0
phase2. Via via5 count = 0
phase2. Via via6 count = 0
phase2. Via via7 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  104  Alloctr  105  Proc 2424 

Congestion utilization per direction:
Average vertical track utilization   = 17.62 %
Peak    vertical track utilization   = 69.23 %
Average horizontal track utilization = 16.33 %
Peak    horizontal track utilization = 73.68 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  104  Alloctr  105  Proc 2424 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    4  Alloctr    4  Proc    0 
[GR: Done] Total (MB): Used  104  Alloctr  105  Proc 2424 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Global Routing] Total (MB): Used  101  Alloctr  102  Proc 2424 
[ECO: GR] Elapsed real time: 0:00:00 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: GR] Stage (MB): Used   94  Alloctr   93  Proc    0 
[ECO: GR] Total (MB): Used  101  Alloctr  102  Proc 2424 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   97  Alloctr   98  Proc 2424 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 17 of 41


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   98  Alloctr   99  Proc 2424 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   98  Alloctr   99  Proc 2424 

Number of wires with overlap after iteration 1 = 12 of 29


Wire length and via report:
---------------------------
Number of METAL1 wires: 8                CONT1: 0
Number of METAL2 wires: 12               via1: 14
Number of METAL3 wires: 8                via2: 16
Number of METAL4 wires: 0                via3: 2
Number of METAL5 wires: 1                via4: 2
Number of METAL6 wires: 0                via5: 0
Number of METAL7 wires: 0                via6: 0
Number of METAL8 wires: 0                via7: 0
Total number of wires: 29                vias: 34

Total METAL1 wire length: 3.2
Total METAL2 wire length: 12.5
Total METAL3 wire length: 14.7
Total METAL4 wire length: 0.0
Total METAL5 wire length: 0.9
Total METAL6 wire length: 0.0
Total METAL7 wire length: 0.0
Total METAL8 wire length: 0.0
Total wire length: 31.3

Longest METAL1 wire length: 0.8
Longest METAL2 wire length: 4.1
Longest METAL3 wire length: 5.5
Longest METAL4 wire length: 0.0
Longest METAL5 wire length: 0.9
Longest METAL6 wire length: 0.0
Longest METAL7 wire length: 0.0
Longest METAL8 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   96  Alloctr   98  Proc 2424 
[ECO: CDR] Elapsed real time: 0:00:01 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[ECO: CDR] Stage (MB): Used   89  Alloctr   89  Proc    0 
[ECO: CDR] Total (MB): Used   96  Alloctr   98  Proc 2424 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                


Begin ECO DRC check ...

Checked 1/9 Partitions, Violations =    0
Checked 2/9 Partitions, Violations =    26
Checked 3/9 Partitions, Violations =    26
Checked 4/9 Partitions, Violations =    28
Checked 5/9 Partitions, Violations =    40
Checked 6/9 Partitions, Violations =    40
Checked 7/9 Partitions, Violations =    40
Checked 8/9 Partitions, Violations =    50
Checked 9/9 Partitions, Violations =    50

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      50

[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  109  Alloctr  111  Proc 2424 

Total Wire Length =                    226424 micron
Total Number of Contacts =             54265
Total Number of Wires =                48345
Total Number of PtConns =              9610
Total Number of Routed Wires =       48345
Total Routed Wire Length =           222955 micron
Total Number of Routed Contacts =       54265
        Layer    METAL1 :       1461 micron
        Layer    METAL2 :      53252 micron
        Layer    METAL3 :      89618 micron
        Layer    METAL4 :      58354 micron
        Layer    METAL5 :      21139 micron
        Layer    METAL6 :       1552 micron
        Layer    METAL7 :        712 micron
        Layer    METAL8 :        334 micron
        Via        via7 :         11
        Via        via6 :         23
        Via        via5 :        145
        Via        via4 :       1243
        Via        via3 :       7861
        Via        via2 :      22589
        Via        via1 :      21759
        Via   via1(rot) :        634

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 54265 vias)
 
    Layer VIA12      =  0.00% (0      / 22393   vias)
        Un-optimized = 100.00% (22393   vias)
    Layer VIA23      =  0.00% (0      / 22589   vias)
        Un-optimized = 100.00% (22589   vias)
    Layer VIA34      =  0.00% (0      / 7861    vias)
        Un-optimized = 100.00% (7861    vias)
    Layer VIA45      =  0.00% (0      / 1243    vias)
        Un-optimized = 100.00% (1243    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
        Un-optimized = 100.00% (145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.00% (0 / 54265 vias)
 
    Layer VIA12      =  0.00% (0      / 22393   vias)
    Layer VIA23      =  0.00% (0      / 22589   vias)
    Layer VIA34      =  0.00% (0      / 7861    vias)
    Layer VIA45      =  0.00% (0      / 1243    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 54265 vias)
 
    Layer VIA12      =  0.00% (0      / 22393   vias)
        Un-optimized = 100.00% (22393   vias)
    Layer VIA23      =  0.00% (0      / 22589   vias)
        Un-optimized = 100.00% (22589   vias)
    Layer VIA34      =  0.00% (0      / 7861    vias)
        Un-optimized = 100.00% (7861    vias)
    Layer VIA45      =  0.00% (0      / 1243    vias)
        Un-optimized = 100.00% (1243    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
        Un-optimized = 100.00% (145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
Total number of nets = 6047, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed  1/5 Partitions, Violations =    38
Routed  2/5 Partitions, Violations =    17
Routed  3/5 Partitions, Violations =    7
Routed  4/5 Partitions, Violations =    2
Routed  5/5 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 0] Total (MB): Used  109  Alloctr  111  Proc 2424 

End DR iteration 0 with 5 parts

Finish DR since reached 0 DRC


DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    226424 micron
Total Number of Contacts =             54259
Total Number of Wires =                48346
Total Number of PtConns =              9615
Total Number of Routed Wires =       48346
Total Routed Wire Length =           222953 micron
Total Number of Routed Contacts =       54259
        Layer    METAL1 :       1459 micron
        Layer    METAL2 :      53254 micron
        Layer    METAL3 :      89617 micron
        Layer    METAL4 :      58356 micron
        Layer    METAL5 :      21139 micron
        Layer    METAL6 :       1552 micron
        Layer    METAL7 :        712 micron
        Layer    METAL8 :        334 micron
        Via        via7 :         11
        Via        via6 :         23
        Via        via5 :        145
        Via        via4 :       1241
        Via        via3 :       7861
        Via        via2 :      22585
        Via        via1 :      21759
        Via   via1(rot) :        634

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 54259 vias)
 
    Layer VIA12      =  0.00% (0      / 22393   vias)
        Un-optimized = 100.00% (22393   vias)
    Layer VIA23      =  0.00% (0      / 22585   vias)
        Un-optimized = 100.00% (22585   vias)
    Layer VIA34      =  0.00% (0      / 7861    vias)
        Un-optimized = 100.00% (7861    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
        Un-optimized = 100.00% (1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
        Un-optimized = 100.00% (145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.00% (0 / 54259 vias)
 
    Layer VIA12      =  0.00% (0      / 22393   vias)
    Layer VIA23      =  0.00% (0      / 22585   vias)
    Layer VIA34      =  0.00% (0      / 7861    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 54259 vias)
 
    Layer VIA12      =  0.00% (0      / 22393   vias)
        Un-optimized = 100.00% (22393   vias)
    Layer VIA23      =  0.00% (0      / 22585   vias)
        Un-optimized = 100.00% (22585   vias)
    Layer VIA34      =  0.00% (0      / 7861    vias)
        Un-optimized = 100.00% (7861    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
        Un-optimized = 100.00% (1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
        Un-optimized = 100.00% (145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:01 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used  102  Alloctr  103  Proc 2424 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used  102  Alloctr  103  Proc 2424 
[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   97  Alloctr   98  Proc 2424 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   97  Alloctr   98  Proc 2424 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = AES_CORE_DATAPATH/n6
Net 2 = AES_CORE_DATAPATH/n70
Net 3 = AES_CORE_DATAPATH/n342
Net 4 = AES_CORE_DATAPATH/n105
Net 5 = AES_CORE_DATAPATH/n976
Net 6 = AES_CORE_DATAPATH/n1167
Net 7 = AES_CORE_DATAPATH/n100
Net 8 = AES_CORE_DATAPATH/n3031
Net 9 = AES_CORE_DATAPATH/n92
Net 10 = AES_CORE_DATAPATH/n81
Net 11 = AES_CORE_DATAPATH/n85
Net 12 = AES_CORE_DATAPATH/n84
Net 13 = AES_CORE_DATAPATH/n45
Net 14 = AES_CORE_DATAPATH/n13
Net 15 = AES_CORE_DATAPATH/n12
Net 16 = AES_CORE_DATAPATH/n320
Net 17 = AES_CORE_DATAPATH/n46
Net 18 = AES_CORE_DATAPATH/n77
Net 19 = AES_CORE_DATAPATH/n76
Net 20 = AES_CORE_DATAPATH/n89
Net 21 = AES_CORE_DATAPATH/n988
Net 22 = AES_CORE_DATAPATH/n3654
Net 23 = AES_CORE_DATAPATH/SBOX/SBOX_2_/n213
Net 24 = AES_CORE_DATAPATH/SBOX/SBOX_2_/n214
Net 25 = AES_CORE_DATAPATH/SBOX/SBOX_2_/n218
Net 26 = AES_CORE_DATAPATH/key_out[14]
Net 27 = AES_CORE_DATAPATH/KEY_EXPANDER/n7
Total number of changed nets = 27 (out of 6047)

[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   97  Alloctr   98  Proc 2424 
[ECO: DR] Elapsed real time: 0:00:02 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: DR] Stage (MB): Used   90  Alloctr   90  Proc    0 
[ECO: DR] Total (MB): Used   97  Alloctr   98  Proc 2424 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    226424 micron
Total Number of Contacts =             54259
Total Number of Wires =                48346
Total Number of PtConns =              9615
Total Number of Routed Wires =       48346
Total Routed Wire Length =           222953 micron
Total Number of Routed Contacts =       54259
        Layer    METAL1 :       1459 micron
        Layer    METAL2 :      53254 micron
        Layer    METAL3 :      89617 micron
        Layer    METAL4 :      58356 micron
        Layer    METAL5 :      21139 micron
        Layer    METAL6 :       1552 micron
        Layer    METAL7 :        712 micron
        Layer    METAL8 :        334 micron
        Via        via7 :         11
        Via        via6 :         23
        Via        via5 :        145
        Via        via4 :       1241
        Via        via3 :       7861
        Via        via2 :      22585
        Via        via1 :      21759
        Via   via1(rot) :        634

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 54259 vias)
 
    Layer VIA12      =  0.00% (0      / 22393   vias)
        Un-optimized = 100.00% (22393   vias)
    Layer VIA23      =  0.00% (0      / 22585   vias)
        Un-optimized = 100.00% (22585   vias)
    Layer VIA34      =  0.00% (0      / 7861    vias)
        Un-optimized = 100.00% (7861    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
        Un-optimized = 100.00% (1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
        Un-optimized = 100.00% (145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.00% (0 / 54259 vias)
 
    Layer VIA12      =  0.00% (0      / 22393   vias)
    Layer VIA23      =  0.00% (0      / 22585   vias)
    Layer VIA34      =  0.00% (0      / 7861    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 54259 vias)
 
    Layer VIA12      =  0.00% (0      / 22393   vias)
        Un-optimized = 100.00% (22393   vias)
    Layer VIA23      =  0.00% (0      / 22585   vias)
        Un-optimized = 100.00% (22585   vias)
    Layer VIA34      =  0.00% (0      / 7861    vias)
        Un-optimized = 100.00% (7861    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
        Un-optimized = 100.00% (1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
        Un-optimized = 100.00% (145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 

Total number of nets = 6047
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    226424 micron
Total Number of Contacts =             54259
Total Number of Wires =                48346
Total Number of PtConns =              9615
Total Number of Routed Wires =       48346
Total Routed Wire Length =           222953 micron
Total Number of Routed Contacts =       54259
        Layer    METAL1 :       1459 micron
        Layer    METAL2 :      53254 micron
        Layer    METAL3 :      89617 micron
        Layer    METAL4 :      58356 micron
        Layer    METAL5 :      21139 micron
        Layer    METAL6 :       1552 micron
        Layer    METAL7 :        712 micron
        Layer    METAL8 :        334 micron
        Via        via7 :         11
        Via        via6 :         23
        Via        via5 :        145
        Via        via4 :       1241
        Via        via3 :       7861
        Via        via2 :      22585
        Via        via1 :      21759
        Via   via1(rot) :        634

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 54259 vias)
 
    Layer VIA12      =  0.00% (0      / 22393   vias)
        Un-optimized = 100.00% (22393   vias)
    Layer VIA23      =  0.00% (0      / 22585   vias)
        Un-optimized = 100.00% (22585   vias)
    Layer VIA34      =  0.00% (0      / 7861    vias)
        Un-optimized = 100.00% (7861    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
        Un-optimized = 100.00% (1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
        Un-optimized = 100.00% (145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.00% (0 / 54259 vias)
 
    Layer VIA12      =  0.00% (0      / 22393   vias)
    Layer VIA23      =  0.00% (0      / 22585   vias)
    Layer VIA34      =  0.00% (0      / 7861    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 54259 vias)
 
    Layer VIA12      =  0.00% (0      / 22393   vias)
        Un-optimized = 100.00% (22393   vias)
    Layer VIA23      =  0.00% (0      / 22585   vias)
        Un-optimized = 100.00% (22585   vias)
    Layer VIA34      =  0.00% (0      / 7861    vias)
        Un-optimized = 100.00% (7861    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
        Un-optimized = 100.00% (1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
        Un-optimized = 100.00% (145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 27 nets
[ECO: End] Elapsed real time: 0:00:02 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    7  Alloctr    8  Proc 2424 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Incremental Stage Eco Route Done             Sun Oct 17 14:02:04 2021

  Loading design 'aes_core'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer POLY1. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : aes_core
Version: S-2021.06-SP1
Date   : Sun Oct 17 14:02:06 2021
****************************************


  Timing Path Group 'CLK'
  -----------------------------------
  Levels of Logic:              25.00
  Critical Path Length:          4.79
  Critical Path Slack:          -0.01
  Critical Path Clk Period:      5.00
  Total Negative Slack:         -0.01
  No. of Violating Paths:        1.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         13
  Hierarchical Port Count:       1527
  Leaf Cell Count:               5612
  Buf/Inv Cell Count:             791
  Buf Cell Count:                 160
  Inv Cell Count:                 631
  CT Buf/Inv Cell Count:            7
  Combinational Cell Count:      4723
  Sequential Cell Count:          889
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    48576.192582
  Noncombinational Area: 28935.576942
  Buf/Inv Area:           4530.360545
  Total Buffer Area:          1634.60
  Total Inverter Area:        2895.76
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      116079.66
  Net YLength        :      110249.05
  -----------------------------------
  Cell Area:             77511.769524
  Design Area:           77511.769524
  Net Length        :       226328.72


  Design Rules
  -----------------------------------
  Total Number of Nets:          6047
  Nets With Violations:            13
  Max Trans Violations:             2
  Max Cap Violations:              11
  -----------------------------------


  Hostname: ic53

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               17.88
  -----------------------------------------
  Overall Compile Time:               18.20
  Overall Compile Wall Clock Time:    19.07

  --------------------------------------------------------------------

  Design  WNS: 0.01  TNS: 0.01  Number of Violating Paths: 1


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0110 TNS: 0.0110  Number of Violating Path: 1
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 13
ROPT:    Number of Route Violation: 0 
1
icc_shell> report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : aes_core
Version: S-2021.06-SP1
Date   : Sun Oct 17 14:02:56 2021
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: slow   Library: slow

Information: Percent of Arnoldi-based delays =  9.89%

  Startpoint: AES_CORE_CONTROL_UNIT/state_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: AES_CORE_DATAPATH/SBOX/SBOX_2_/out_gf_pp_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.27       0.27
  AES_CORE_CONTROL_UNIT/state_reg_2_/CK (DFFRX2)          0.00       0.27 r
  AES_CORE_CONTROL_UNIT/state_reg_2_/Q (DFFRX2)           0.59       0.86 f
  AES_CORE_CONTROL_UNIT/U28/Y (CLKINVX3)                  0.06 &     0.92 r
  AES_CORE_CONTROL_UNIT/U21/Y (NAND2X2)                   0.06 &     0.98 f
  AES_CORE_CONTROL_UNIT/U34/Y (CLKINVX4)                  0.06 &     1.05 r
  AES_CORE_CONTROL_UNIT/U62/Y (NAND2X2)                   0.08 &     1.13 f
  AES_CORE_CONTROL_UNIT/U64/Y (OAI211X2)                  0.08 &     1.21 r
  AES_CORE_CONTROL_UNIT/U2/Y (INVX3)                      0.07 &     1.28 f
  AES_CORE_CONTROL_UNIT/U3/Y (INVX4)                      0.06 &     1.34 r
  AES_CORE_CONTROL_UNIT/encrypt_decrypt (control_unit)
                                                          0.00       1.34 r
  U5/Y (BUFX8)                                            0.15 &     1.49 r
  U6/Y (INVX12)                                           0.07 &     1.57 f
  AES_CORE_DATAPATH/enc_dec (datapath)                    0.00       1.57 f
  AES_CORE_DATAPATH/U848/Y (NAND2X6)                      0.11 &     1.67 r
  AES_CORE_DATAPATH/KEY_EXPANDER/enc_dec (key_expander)
                                                          0.00       1.67 r
  AES_CORE_DATAPATH/KEY_EXPANDER/U6/Y (BUFX20)            0.14 @     1.81 r
  AES_CORE_DATAPATH/KEY_EXPANDER/U7/Y (INVX16)            0.06 @     1.87 f
  AES_CORE_DATAPATH/KEY_EXPANDER/U56/Y (AO22X2)           0.38 @     2.26 f
  AES_CORE_DATAPATH/KEY_EXPANDER/g_in[22] (key_expander)
                                                          0.00       2.26 f
  AES_CORE_DATAPATH/U1099/Y (AOI222X1)                    0.33 &     2.59 r
  AES_CORE_DATAPATH/U2710/Y (NAND3X1)                     0.15 &     2.75 f
  AES_CORE_DATAPATH/U377/Y (BUFX6)                        0.18 &     2.93 f
  AES_CORE_DATAPATH/SBOX/sbox_in[22] (sBox)               0.00       2.93 f
  AES_CORE_DATAPATH/SBOX/SBOX_2_/sbox_in[6] (sBox_8_2)
                                                          0.00       2.93 f
  AES_CORE_DATAPATH/SBOX/SBOX_2_/U68/Y (XOR2X2)           0.18 &     3.10 r
  AES_CORE_DATAPATH/SBOX/SBOX_2_/U65/Y (XOR2X1)           0.32 &     3.42 r
  AES_CORE_DATAPATH/SBOX/SBOX_2_/U75/Y (XOR2X1)           0.27 &     3.69 f
  AES_CORE_DATAPATH/SBOX/SBOX_2_/U45/Y (OA22X1)           0.38 &     4.08 f
  AES_CORE_DATAPATH/SBOX/SBOX_2_/U28/Y (XOR2X1)           0.23 &     4.31 r
  AES_CORE_DATAPATH/SBOX/SBOX_2_/U32/Y (XOR2X1)           0.24 &     4.55 f
  AES_CORE_DATAPATH/SBOX/SBOX_2_/U31/Y (NAND2X1)          0.15 &     4.70 r
  AES_CORE_DATAPATH/SBOX/SBOX_2_/U22/Y (XNOR2X1)          0.18 &     4.89 f
  AES_CORE_DATAPATH/SBOX/SBOX_2_/U20/Y (XOR2XL)           0.17 &     5.05 f
  AES_CORE_DATAPATH/SBOX/SBOX_2_/out_gf_pp_reg_3_/D (DFFQX1)
                                                          0.00 &     5.05 f
  data arrival time                                                  5.05

  clock CLK (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.27       5.27
  AES_CORE_DATAPATH/SBOX/SBOX_2_/out_gf_pp_reg_3_/CK (DFFQX1)
                                                          0.00       5.27 r
  library setup time                                     -0.23       5.04
  data required time                                                 5.04
  --------------------------------------------------------------------------
  data required time                                                 5.04
  data arrival time                                                 -5.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


1
icc_shell> route_opt
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
GART: Updated design time.
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL1 : 0.00022 0.00022 (RCEX-011)
Information: Library Derived Res for layer METAL1 : 0.00065 0.00065 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.00035 0.00035 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00038 0.00038 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00035 0.00035 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.00038 0.00038 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 0.00035 0.00035 (RCEX-011)
Information: Library Derived Cap for layer METAL7 : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Res for layer METAL7 : 0.00038 0.00038 (RCEX-011)
Information: Library Derived Cap for layer METAL8 : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer METAL8 : 6.7e-05 6.7e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00044 0.00044 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Vertical Res : 0.00028 0.00028 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00078 0.00078 (RCEX-011)
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Running Initial Route             Sun Oct 17 14:02:59 2021

  Beginning initial routing 
  --------------------------

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL1
Cell Max-Routing-Layer = METAL8
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA78) needs more than one tracks
Warning: Layer METAL7 pitch 0.410 may be too small: wire/via-down 0.410, wire/via-up 0.500. (ZRT-026)
Transition layer name: METAL7(6)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   99  Alloctr  100  Proc 2424 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,343.36,340.44)
Number of routing layers = 8
layer METAL1, dir Hor, min width = 0.16, min space = 0.18 pitch = 0.41
layer METAL2, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.46
layer METAL3, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL4, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.46
layer METAL5, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL6, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.46
layer METAL7, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL8, dir Ver, min width = 0.40, min space = 0.42 pitch = 1.00
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used  102  Alloctr  102  Proc 2424 
Net statistics:
Total number of nets     = 6047
Number of nets to route  = 0
6047 nets are fully connected,
 of which 6047 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used  104  Alloctr  104  Proc 2424 
Average gCell capacity  2.69     on layer (1)    METAL1
Average gCell capacity  7.63     on layer (2)    METAL2
Average gCell capacity  8.76     on layer (3)    METAL3
Average gCell capacity  7.64     on layer (4)    METAL4
Average gCell capacity  8.77     on layer (5)    METAL5
Average gCell capacity  7.06     on layer (6)    METAL6
Average gCell capacity  7.62     on layer (7)    METAL7
Average gCell capacity  3.72     on layer (8)    METAL8
Average number of tracks per gCell 9.03  on layer (1)    METAL1
Average number of tracks per gCell 8.12  on layer (2)    METAL2
Average number of tracks per gCell 9.03  on layer (3)    METAL3
Average number of tracks per gCell 8.12  on layer (4)    METAL4
Average number of tracks per gCell 9.03  on layer (5)    METAL5
Average number of tracks per gCell 8.12  on layer (6)    METAL6
Average number of tracks per gCell 9.03  on layer (7)    METAL7
Average number of tracks per gCell 3.75  on layer (8)    METAL8
Number of gCells = 67712
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used  104  Alloctr  105  Proc 2424 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used  104  Alloctr  105  Proc 2424 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  104  Alloctr  105  Proc 2424 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  104  Alloctr  105  Proc 2424 
Initial. Routing result:
Initial. Both Dirs: Overflow =   152 Max = 3 GRCs =   164 (0.97%)
Initial. H routing: Overflow =    88 Max = 2 (GRCs =  6) GRCs =   101 (1.19%)
Initial. V routing: Overflow =    63 Max = 3 (GRCs =  1) GRCs =    63 (0.74%)
Initial. METAL1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL2     Overflow =    29 Max = 3 (GRCs =  1) GRCs =    26 (0.31%)
Initial. METAL3     Overflow =    88 Max = 2 (GRCs =  6) GRCs =   101 (1.19%)
Initial. METAL4     Overflow =    34 Max = 2 (GRCs =  1) GRCs =    37 (0.44%)
Initial. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL1   98.0 1.56 0.17 0.15 0.00 0.05 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
METAL2   25.3 13.6 11.8 18.0 0.87 15.3 10.0 3.30 0.78 0.00 0.58 0.00 0.00 0.20
METAL3   21.2 10.2 4.96 7.28 7.41 12.0 14.1 11.4 7.41 0.00 3.06 0.69 0.07 0.00
METAL4   34.4 10.5 9.31 11.3 0.51 9.44 10.5 7.24 4.02 0.00 2.20 0.19 0.06 0.08
METAL5   64.3 16.0 9.65 4.94 1.61 1.98 0.93 0.37 0.12 0.00 0.02 0.00 0.00 0.00
METAL6   94.7 3.92 0.57 0.67 0.00 0.06 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00
METAL7   97.6 2.30 0.02 0.00 0.00 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL8   98.8 0.38 0.56 0.18 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    66.8 7.33 4.63 5.33 1.30 4.88 4.46 2.80 1.54 0.00 0.73 0.11 0.02 0.04


Initial. Total Wire Length = 0.00
Initial. Layer METAL1 wire length = 0.00
Initial. Layer METAL2 wire length = 0.00
Initial. Layer METAL3 wire length = 0.00
Initial. Layer METAL4 wire length = 0.00
Initial. Layer METAL5 wire length = 0.00
Initial. Layer METAL6 wire length = 0.00
Initial. Layer METAL7 wire length = 0.00
Initial. Layer METAL8 wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via via1 count = 0
Initial. Via via2 count = 0
Initial. Via via3 count = 0
Initial. Via via4 count = 0
Initial. Via via5 count = 0
Initial. Via via6 count = 0
Initial. Via via7 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  104  Alloctr  105  Proc 2424 
phase1. Routing result:
phase1. Both Dirs: Overflow =   152 Max = 3 GRCs =   164 (0.97%)
phase1. H routing: Overflow =    88 Max = 2 (GRCs =  6) GRCs =   101 (1.19%)
phase1. V routing: Overflow =    63 Max = 3 (GRCs =  1) GRCs =    63 (0.74%)
phase1. METAL1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL2     Overflow =    29 Max = 3 (GRCs =  1) GRCs =    26 (0.31%)
phase1. METAL3     Overflow =    88 Max = 2 (GRCs =  6) GRCs =   101 (1.19%)
phase1. METAL4     Overflow =    34 Max = 2 (GRCs =  1) GRCs =    37 (0.44%)
phase1. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL1   98.0 1.56 0.17 0.15 0.00 0.05 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
METAL2   25.3 13.6 11.8 18.0 0.87 15.3 10.0 3.30 0.78 0.00 0.58 0.00 0.00 0.20
METAL3   21.2 10.2 4.96 7.28 7.41 12.0 14.1 11.4 7.41 0.00 3.06 0.69 0.07 0.00
METAL4   34.4 10.5 9.31 11.3 0.51 9.44 10.5 7.24 4.02 0.00 2.20 0.19 0.06 0.08
METAL5   64.3 16.0 9.65 4.94 1.61 1.98 0.93 0.37 0.12 0.00 0.02 0.00 0.00 0.00
METAL6   94.7 3.92 0.57 0.67 0.00 0.06 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00
METAL7   97.6 2.30 0.02 0.00 0.00 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL8   98.8 0.38 0.56 0.18 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    66.8 7.33 4.63 5.33 1.30 4.88 4.46 2.80 1.54 0.00 0.73 0.11 0.02 0.04


phase1. Total Wire Length = 0.00
phase1. Layer METAL1 wire length = 0.00
phase1. Layer METAL2 wire length = 0.00
phase1. Layer METAL3 wire length = 0.00
phase1. Layer METAL4 wire length = 0.00
phase1. Layer METAL5 wire length = 0.00
phase1. Layer METAL6 wire length = 0.00
phase1. Layer METAL7 wire length = 0.00
phase1. Layer METAL8 wire length = 0.00
phase1. Total Number of Contacts = 0
phase1. Via via1 count = 0
phase1. Via via2 count = 0
phase1. Via via3 count = 0
phase1. Via via4 count = 0
phase1. Via via5 count = 0
phase1. Via via6 count = 0
phase1. Via via7 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  104  Alloctr  105  Proc 2424 
phase2. Routing result:
phase2. Both Dirs: Overflow =   152 Max = 3 GRCs =   164 (0.97%)
phase2. H routing: Overflow =    88 Max = 2 (GRCs =  6) GRCs =   101 (1.19%)
phase2. V routing: Overflow =    63 Max = 3 (GRCs =  1) GRCs =    63 (0.74%)
phase2. METAL1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL2     Overflow =    29 Max = 3 (GRCs =  1) GRCs =    26 (0.31%)
phase2. METAL3     Overflow =    88 Max = 2 (GRCs =  6) GRCs =   101 (1.19%)
phase2. METAL4     Overflow =    34 Max = 2 (GRCs =  1) GRCs =    37 (0.44%)
phase2. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL1   98.0 1.56 0.17 0.15 0.00 0.05 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
METAL2   25.3 13.6 11.8 18.0 0.87 15.3 10.0 3.30 0.78 0.00 0.58 0.00 0.00 0.20
METAL3   21.2 10.2 4.96 7.28 7.41 12.0 14.1 11.4 7.41 0.00 3.06 0.69 0.07 0.00
METAL4   34.4 10.5 9.31 11.3 0.51 9.44 10.5 7.24 4.02 0.00 2.20 0.19 0.06 0.08
METAL5   64.3 16.0 9.65 4.94 1.61 1.98 0.93 0.37 0.12 0.00 0.02 0.00 0.00 0.00
METAL6   94.7 3.92 0.57 0.67 0.00 0.06 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00
METAL7   97.6 2.30 0.02 0.00 0.00 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL8   98.8 0.38 0.56 0.18 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    66.8 7.33 4.63 5.33 1.30 4.88 4.46 2.80 1.54 0.00 0.73 0.11 0.02 0.04


phase2. Total Wire Length = 0.00
phase2. Layer METAL1 wire length = 0.00
phase2. Layer METAL2 wire length = 0.00
phase2. Layer METAL3 wire length = 0.00
phase2. Layer METAL4 wire length = 0.00
phase2. Layer METAL5 wire length = 0.00
phase2. Layer METAL6 wire length = 0.00
phase2. Layer METAL7 wire length = 0.00
phase2. Layer METAL8 wire length = 0.00
phase2. Total Number of Contacts = 0
phase2. Via via1 count = 0
phase2. Via via2 count = 0
phase2. Via via3 count = 0
phase2. Via via4 count = 0
phase2. Via via5 count = 0
phase2. Via via6 count = 0
phase2. Via via7 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  104  Alloctr  105  Proc 2424 

Congestion utilization per direction:
Average vertical track utilization   = 17.62 %
Peak    vertical track utilization   = 69.23 %
Average horizontal track utilization = 16.33 %
Peak    horizontal track utilization = 73.68 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  104  Alloctr  104  Proc 2424 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    4  Alloctr    4  Proc    0 
[GR: Done] Total (MB): Used  104  Alloctr  104  Proc 2424 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Global Routing] Total (MB): Used  100  Alloctr  101  Proc 2424 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used  101  Alloctr  102  Proc 2424 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-save_after_iterations                                  :        {1 }                
-save_cell_prefix                                       :        aes_core_INIT_RT    
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used  106  Alloctr  107  Proc 2424 
Total number of nets = 6047, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/100 Partitions, Violations =  0
Routed  2/100 Partitions, Violations =  0
Routed  3/100 Partitions, Violations =  0
Routed  4/100 Partitions, Violations =  0
Routed  5/100 Partitions, Violations =  0
Routed  6/100 Partitions, Violations =  0
Routed  7/100 Partitions, Violations =  0
Routed  8/100 Partitions, Violations =  0
Routed  9/100 Partitions, Violations =  0
Routed  10/100 Partitions, Violations = 0
Routed  11/100 Partitions, Violations = 0
Routed  12/100 Partitions, Violations = 0
Routed  13/100 Partitions, Violations = 0
Routed  14/100 Partitions, Violations = 0
Routed  15/100 Partitions, Violations = 0
Routed  16/100 Partitions, Violations = 0
Routed  17/100 Partitions, Violations = 0
Routed  18/100 Partitions, Violations = 0
Routed  19/100 Partitions, Violations = 0
Routed  20/100 Partitions, Violations = 0
Routed  21/100 Partitions, Violations = 0
Routed  22/100 Partitions, Violations = 0
Routed  23/100 Partitions, Violations = 0
Routed  24/100 Partitions, Violations = 0
Routed  25/100 Partitions, Violations = 0
Routed  26/100 Partitions, Violations = 0
Routed  27/100 Partitions, Violations = 0
Routed  28/100 Partitions, Violations = 0
Routed  29/100 Partitions, Violations = 0
Routed  30/100 Partitions, Violations = 0
Routed  31/100 Partitions, Violations = 0
Routed  32/100 Partitions, Violations = 0
Routed  33/100 Partitions, Violations = 0
Routed  34/100 Partitions, Violations = 0
Routed  35/100 Partitions, Violations = 0
Routed  36/100 Partitions, Violations = 0
Routed  37/100 Partitions, Violations = 0
Routed  38/100 Partitions, Violations = 0
Routed  39/100 Partitions, Violations = 0
Routed  40/100 Partitions, Violations = 0
Routed  41/100 Partitions, Violations = 0
Routed  42/100 Partitions, Violations = 0
Routed  43/100 Partitions, Violations = 0
Routed  44/100 Partitions, Violations = 0
Routed  45/100 Partitions, Violations = 0
Routed  46/100 Partitions, Violations = 0
Routed  47/100 Partitions, Violations = 0
Routed  48/100 Partitions, Violations = 0
Routed  49/100 Partitions, Violations = 0
Routed  50/100 Partitions, Violations = 0
Routed  51/100 Partitions, Violations = 0
Routed  52/100 Partitions, Violations = 0
Routed  53/100 Partitions, Violations = 0
Routed  54/100 Partitions, Violations = 0
Routed  55/100 Partitions, Violations = 0
Routed  56/100 Partitions, Violations = 0
Routed  57/100 Partitions, Violations = 0
Routed  58/100 Partitions, Violations = 0
Routed  59/100 Partitions, Violations = 0
Routed  60/100 Partitions, Violations = 0
Routed  61/100 Partitions, Violations = 0
Routed  62/100 Partitions, Violations = 0
Routed  63/100 Partitions, Violations = 0
Routed  64/100 Partitions, Violations = 0
Routed  65/100 Partitions, Violations = 0
Routed  66/100 Partitions, Violations = 0
Routed  67/100 Partitions, Violations = 0
Routed  68/100 Partitions, Violations = 0
Routed  69/100 Partitions, Violations = 0
Routed  70/100 Partitions, Violations = 0
Routed  71/100 Partitions, Violations = 0
Routed  72/100 Partitions, Violations = 0
Routed  73/100 Partitions, Violations = 0
Routed  74/100 Partitions, Violations = 0
Routed  75/100 Partitions, Violations = 0
Routed  76/100 Partitions, Violations = 0
Routed  77/100 Partitions, Violations = 0
Routed  78/100 Partitions, Violations = 0
Routed  79/100 Partitions, Violations = 0
Routed  80/100 Partitions, Violations = 0
Routed  81/100 Partitions, Violations = 0
Routed  82/100 Partitions, Violations = 0
Routed  83/100 Partitions, Violations = 0
Routed  84/100 Partitions, Violations = 0
Routed  85/100 Partitions, Violations = 0
Routed  86/100 Partitions, Violations = 0
Routed  87/100 Partitions, Violations = 0
Routed  88/100 Partitions, Violations = 0
Routed  89/100 Partitions, Violations = 0
Routed  90/100 Partitions, Violations = 0
Routed  91/100 Partitions, Violations = 0
Routed  92/100 Partitions, Violations = 0
Routed  93/100 Partitions, Violations = 0
Routed  94/100 Partitions, Violations = 0
Routed  95/100 Partitions, Violations = 0
Routed  96/100 Partitions, Violations = 0
Routed  97/100 Partitions, Violations = 0
Routed  98/100 Partitions, Violations = 0
Routed  99/100 Partitions, Violations = 0
Routed  100/100 Partitions, Violations =        0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 0] Total (MB): Used  114  Alloctr  115  Proc 2424 

End DR iteration 0 with 100 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used  101  Alloctr  102  Proc 2424 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  101  Alloctr  102  Proc 2424 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    226424 micron
Total Number of Contacts =             54259
Total Number of Wires =                48346
Total Number of PtConns =              9615
Total Number of Routed Wires =       48346
Total Routed Wire Length =           222953 micron
Total Number of Routed Contacts =       54259
        Layer    METAL1 :       1459 micron
        Layer    METAL2 :      53254 micron
        Layer    METAL3 :      89617 micron
        Layer    METAL4 :      58356 micron
        Layer    METAL5 :      21139 micron
        Layer    METAL6 :       1552 micron
        Layer    METAL7 :        712 micron
        Layer    METAL8 :        334 micron
        Via        via7 :         11
        Via        via6 :         23
        Via        via5 :        145
        Via        via4 :       1241
        Via        via3 :       7861
        Via        via2 :      22585
        Via        via1 :      21759
        Via   via1(rot) :        634

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 54259 vias)
 
    Layer VIA12      =  0.00% (0      / 22393   vias)
        Un-optimized = 100.00% (22393   vias)
    Layer VIA23      =  0.00% (0      / 22585   vias)
        Un-optimized = 100.00% (22585   vias)
    Layer VIA34      =  0.00% (0      / 7861    vias)
        Un-optimized = 100.00% (7861    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
        Un-optimized = 100.00% (1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
        Un-optimized = 100.00% (145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.00% (0 / 54259 vias)
 
    Layer VIA12      =  0.00% (0      / 22393   vias)
    Layer VIA23      =  0.00% (0      / 22585   vias)
    Layer VIA34      =  0.00% (0      / 7861    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 54259 vias)
 
    Layer VIA12      =  0.00% (0      / 22393   vias)
        Un-optimized = 100.00% (22393   vias)
    Layer VIA23      =  0.00% (0      / 22585   vias)
        Un-optimized = 100.00% (22585   vias)
    Layer VIA34      =  0.00% (0      / 7861    vias)
        Un-optimized = 100.00% (7861    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
        Un-optimized = 100.00% (1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
        Un-optimized = 100.00% (145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 

Total number of nets = 6047
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Initial Route Done             Sun Oct 17 14:03:02 2021

  Loading design 'aes_core'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer POLY1. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : aes_core
Version: S-2021.06-SP1
Date   : Sun Oct 17 14:03:04 2021
****************************************


  Timing Path Group 'CLK'
  -----------------------------------
  Levels of Logic:              25.00
  Critical Path Length:          4.79
  Critical Path Slack:          -0.01
  Critical Path Clk Period:      5.00
  Total Negative Slack:         -0.01
  No. of Violating Paths:        1.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         13
  Hierarchical Port Count:       1527
  Leaf Cell Count:               5612
  Buf/Inv Cell Count:             791
  Buf Cell Count:                 160
  Inv Cell Count:                 631
  CT Buf/Inv Cell Count:            7
  Combinational Cell Count:      4723
  Sequential Cell Count:          889
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    48576.192582
  Noncombinational Area: 28935.576942
  Buf/Inv Area:           4530.360545
  Total Buffer Area:          1634.60
  Total Inverter Area:        2895.76
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      116077.17
  Net YLength        :      110248.61
  -----------------------------------
  Cell Area:             77511.769524
  Design Area:           77511.769524
  Net Length        :       226325.78


  Design Rules
  -----------------------------------
  Total Number of Nets:          6047
  Nets With Violations:            13
  Max Trans Violations:             2
  Max Cap Violations:              11
  -----------------------------------


  Hostname: ic53

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               17.88
  -----------------------------------------
  Overall Compile Time:               18.20
  Overall Compile Wall Clock Time:    19.07

  --------------------------------------------------------------------

  Design  WNS: 0.01  TNS: 0.01  Number of Violating Paths: 1


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0110 TNS: 0.0110  Number of Violating Path: 1
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 13
ROPT:    Number of Route Violation: 0 
ROPT:    Running Optimization Stage 1             Sun Oct 17 14:03:04 2021

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------


  Loading design 'aes_core'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

  Design  WNS: 0.0110  TNS: 0.0110  Number of Violating Paths: 1

  Nets with DRC Violations: 13
  Total moveable cell area: 77301.3
  Total fixed cell area: 210.5
  Total physical cell area: 77511.8
  Core area: (30000 30000 313360 310440)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Beginning On-Route Optimization 
  --------------------------------

  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.


  Beginning Timing Optimization
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:01   77511.8      0.00       0.0      71.1 AES_CORE_DATAPATH/SBOX/SBOX_2_/out_gf_pp_reg_3_/D      0.00  
    0:00:01   77511.8      0.00       0.0      71.1 AES_CORE_DATAPATH/SBOX/SBOX_2_/out_gf_pp_reg_3_/D      0.00  


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

  Beginning Max Transition Fix
  -----------------------------

  Beginning Max Capacitance Fix
  ------------------------------

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 76 horizontal rows
    40 pre-routes for placement blockage/checking
    117 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : aes_core
  Version: S-2021.06-SP1
  Date   : Sun Oct 17 14:03:05 2021
****************************************
Std cell utilization: 97.54%  (45665/(46816-0))
(Non-fixed + Fixed)
Std cell utilization: 97.53%  (45541/(46816-124))
(Non-fixed only)
Chip area:            46816    sites, bbox (30.00 30.00 313.36 310.44) um
Std cell area:        45665    sites, (non-fixed:45541  fixed:124)
                      5612     cells, (non-fixed:5605   fixed:7)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      124      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       134 
Avg. std cell width:  3.75 um 
Site array:           unit     (width: 0.46 um, height: 3.69 um, rows: 76)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : aes_core
  Version: S-2021.06-SP1
  Date   : Sun Oct 17 14:03:05 2021
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL1     none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     none          ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
METAL7     none          ---         ---       via additive      ---
METAL8     none          ---         ---       via additive      ---

Total 0 (out of 5605) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : aes_core
  Version: S-2021.06-SP1
  Date   : Sun Oct 17 14:03:05 2021
****************************************

No cell displacement.

...100%

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 76 horizontal rows
    40 pre-routes for placement blockage/checking
    117 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (3690), object's width and height(343360,340440). (PSYN-523)
Warning: Die area is not integer multiples of min site width (460), object's width and height(343360,340440). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Optimization Stage 1 Done             Sun Oct 17 14:03:06 2021
ROPT:    Running Stage 1 Eco Route             Sun Oct 17 14:03:06 2021

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL1
Cell Max-Routing-Layer = METAL8
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA78) needs more than one tracks
Warning: Layer METAL7 pitch 0.410 may be too small: wire/via-down 0.410, wire/via-up 0.500. (ZRT-026)
Transition layer name: METAL7(6)
[ECO: Extraction] Elapsed real time: 0:00:00 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Extraction] Stage (MB): Used   88  Alloctr   87  Proc    0 
[ECO: Extraction] Total (MB): Used   95  Alloctr   96  Proc 2424 
Num of eco nets = 6047
Num of open eco nets = 4
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   88  Alloctr   88  Proc    0 
[ECO: Init] Total (MB): Used   96  Alloctr   97  Proc 2424 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  100  Alloctr  101  Proc 2424 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,343.36,340.44)
Number of routing layers = 8
layer METAL1, dir Hor, min width = 0.16, min space = 0.18 pitch = 0.41
layer METAL2, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.46
layer METAL3, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL4, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.46
layer METAL5, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL6, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.46
layer METAL7, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL8, dir Ver, min width = 0.40, min space = 0.42 pitch = 1.00
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used  102  Alloctr  103  Proc 2424 
Net statistics:
Total number of nets     = 6047
Number of nets to route  = 4
4 nets are partially connected,
 of which 4 are detail routed and 0 are global routed.
6043 nets are fully connected,
 of which 6043 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used  104  Alloctr  105  Proc 2424 
Average gCell capacity  2.69     on layer (1)    METAL1
Average gCell capacity  7.63     on layer (2)    METAL2
Average gCell capacity  8.76     on layer (3)    METAL3
Average gCell capacity  7.64     on layer (4)    METAL4
Average gCell capacity  8.77     on layer (5)    METAL5
Average gCell capacity  7.06     on layer (6)    METAL6
Average gCell capacity  7.62     on layer (7)    METAL7
Average gCell capacity  3.72     on layer (8)    METAL8
Average number of tracks per gCell 9.03  on layer (1)    METAL1
Average number of tracks per gCell 8.12  on layer (2)    METAL2
Average number of tracks per gCell 9.03  on layer (3)    METAL3
Average number of tracks per gCell 8.12  on layer (4)    METAL4
Average number of tracks per gCell 9.03  on layer (5)    METAL5
Average number of tracks per gCell 8.12  on layer (6)    METAL6
Average number of tracks per gCell 9.03  on layer (7)    METAL7
Average number of tracks per gCell 3.75  on layer (8)    METAL8
Number of gCells = 67712
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used  105  Alloctr  105  Proc 2424 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used  105  Alloctr  106  Proc 2424 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  105  Alloctr  106  Proc 2424 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  105  Alloctr  106  Proc 2424 
Initial. Routing result:
Initial. Both Dirs: Overflow =   152 Max = 3 GRCs =   164 (0.97%)
Initial. H routing: Overflow =    88 Max = 2 (GRCs =  6) GRCs =   101 (1.19%)
Initial. V routing: Overflow =    63 Max = 3 (GRCs =  1) GRCs =    63 (0.74%)
Initial. METAL1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL2     Overflow =    29 Max = 3 (GRCs =  1) GRCs =    26 (0.31%)
Initial. METAL3     Overflow =    88 Max = 2 (GRCs =  6) GRCs =   101 (1.19%)
Initial. METAL4     Overflow =    34 Max = 2 (GRCs =  1) GRCs =    37 (0.44%)
Initial. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL1   98.0 1.56 0.17 0.15 0.00 0.05 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
METAL2   25.3 13.6 11.8 18.0 0.87 15.3 10.0 3.30 0.78 0.00 0.58 0.00 0.00 0.20
METAL3   21.2 10.2 4.96 7.28 7.41 12.0 14.1 11.4 7.41 0.00 3.06 0.69 0.07 0.00
METAL4   34.4 10.5 9.31 11.3 0.51 9.44 10.5 7.24 4.02 0.00 2.20 0.19 0.06 0.08
METAL5   64.3 16.0 9.65 4.94 1.61 1.98 0.93 0.37 0.12 0.00 0.02 0.00 0.00 0.00
METAL6   94.7 3.92 0.57 0.67 0.00 0.06 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00
METAL7   97.6 2.30 0.02 0.00 0.00 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL8   98.8 0.38 0.56 0.18 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    66.8 7.33 4.63 5.33 1.30 4.88 4.46 2.80 1.54 0.00 0.73 0.11 0.02 0.04


Initial. Total Wire Length = 0.00
Initial. Layer METAL1 wire length = 0.00
Initial. Layer METAL2 wire length = 0.00
Initial. Layer METAL3 wire length = 0.00
Initial. Layer METAL4 wire length = 0.00
Initial. Layer METAL5 wire length = 0.00
Initial. Layer METAL6 wire length = 0.00
Initial. Layer METAL7 wire length = 0.00
Initial. Layer METAL8 wire length = 0.00
Initial. Total Number of Contacts = 1
Initial. Via via1 count = 1
Initial. Via via2 count = 0
Initial. Via via3 count = 0
Initial. Via via4 count = 0
Initial. Via via5 count = 0
Initial. Via via6 count = 0
Initial. Via via7 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  105  Alloctr  106  Proc 2424 
phase1. Routing result:
phase1. Both Dirs: Overflow =   152 Max = 3 GRCs =   164 (0.97%)
phase1. H routing: Overflow =    88 Max = 2 (GRCs =  6) GRCs =   101 (1.19%)
phase1. V routing: Overflow =    63 Max = 3 (GRCs =  1) GRCs =    63 (0.74%)
phase1. METAL1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL2     Overflow =    29 Max = 3 (GRCs =  1) GRCs =    26 (0.31%)
phase1. METAL3     Overflow =    88 Max = 2 (GRCs =  6) GRCs =   101 (1.19%)
phase1. METAL4     Overflow =    34 Max = 2 (GRCs =  1) GRCs =    37 (0.44%)
phase1. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL1   98.0 1.56 0.17 0.15 0.00 0.05 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
METAL2   25.3 13.6 11.8 18.0 0.87 15.3 10.0 3.30 0.78 0.00 0.58 0.00 0.00 0.20
METAL3   21.2 10.2 4.96 7.28 7.41 12.0 14.1 11.4 7.41 0.00 3.06 0.69 0.07 0.00
METAL4   34.4 10.5 9.31 11.3 0.51 9.44 10.5 7.24 4.02 0.00 2.20 0.19 0.06 0.08
METAL5   64.3 16.0 9.65 4.94 1.61 1.98 0.93 0.37 0.12 0.00 0.02 0.00 0.00 0.00
METAL6   94.7 3.92 0.57 0.67 0.00 0.06 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00
METAL7   97.6 2.30 0.02 0.00 0.00 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL8   98.8 0.38 0.56 0.18 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    66.8 7.33 4.63 5.33 1.30 4.88 4.46 2.80 1.54 0.00 0.73 0.11 0.02 0.04


phase1. Total Wire Length = 0.00
phase1. Layer METAL1 wire length = 0.00
phase1. Layer METAL2 wire length = 0.00
phase1. Layer METAL3 wire length = 0.00
phase1. Layer METAL4 wire length = 0.00
phase1. Layer METAL5 wire length = 0.00
phase1. Layer METAL6 wire length = 0.00
phase1. Layer METAL7 wire length = 0.00
phase1. Layer METAL8 wire length = 0.00
phase1. Total Number of Contacts = 1
phase1. Via via1 count = 1
phase1. Via via2 count = 0
phase1. Via via3 count = 0
phase1. Via via4 count = 0
phase1. Via via5 count = 0
phase1. Via via6 count = 0
phase1. Via via7 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  105  Alloctr  106  Proc 2424 
phase2. Routing result:
phase2. Both Dirs: Overflow =   152 Max = 3 GRCs =   164 (0.97%)
phase2. H routing: Overflow =    88 Max = 2 (GRCs =  6) GRCs =   101 (1.19%)
phase2. V routing: Overflow =    63 Max = 3 (GRCs =  1) GRCs =    63 (0.74%)
phase2. METAL1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL2     Overflow =    29 Max = 3 (GRCs =  1) GRCs =    26 (0.31%)
phase2. METAL3     Overflow =    88 Max = 2 (GRCs =  6) GRCs =   101 (1.19%)
phase2. METAL4     Overflow =    34 Max = 2 (GRCs =  1) GRCs =    37 (0.44%)
phase2. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL1   98.0 1.56 0.17 0.15 0.00 0.05 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
METAL2   25.3 13.6 11.8 18.0 0.87 15.3 10.0 3.30 0.78 0.00 0.58 0.00 0.00 0.20
METAL3   21.2 10.2 4.96 7.28 7.41 12.0 14.1 11.4 7.41 0.00 3.06 0.69 0.07 0.00
METAL4   34.4 10.5 9.31 11.3 0.51 9.44 10.5 7.24 4.02 0.00 2.20 0.19 0.06 0.08
METAL5   64.3 16.0 9.65 4.94 1.61 1.98 0.93 0.37 0.12 0.00 0.02 0.00 0.00 0.00
METAL6   94.7 3.92 0.57 0.67 0.00 0.06 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00
METAL7   97.6 2.30 0.02 0.00 0.00 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL8   98.8 0.38 0.56 0.18 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    66.8 7.33 4.63 5.33 1.30 4.88 4.46 2.80 1.54 0.00 0.73 0.11 0.02 0.04


phase2. Total Wire Length = 0.00
phase2. Layer METAL1 wire length = 0.00
phase2. Layer METAL2 wire length = 0.00
phase2. Layer METAL3 wire length = 0.00
phase2. Layer METAL4 wire length = 0.00
phase2. Layer METAL5 wire length = 0.00
phase2. Layer METAL6 wire length = 0.00
phase2. Layer METAL7 wire length = 0.00
phase2. Layer METAL8 wire length = 0.00
phase2. Total Number of Contacts = 1
phase2. Via via1 count = 1
phase2. Via via2 count = 0
phase2. Via via3 count = 0
phase2. Via via4 count = 0
phase2. Via via5 count = 0
phase2. Via via6 count = 0
phase2. Via via7 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  105  Alloctr  106  Proc 2424 

Congestion utilization per direction:
Average vertical track utilization   = 17.62 %
Peak    vertical track utilization   = 69.23 %
Average horizontal track utilization = 16.33 %
Peak    horizontal track utilization = 73.68 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  104  Alloctr  105  Proc 2424 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    4  Alloctr    4  Proc    0 
[GR: Done] Total (MB): Used  104  Alloctr  105  Proc 2424 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Global Routing] Total (MB): Used  101  Alloctr  102  Proc 2424 
[ECO: GR] Elapsed real time: 0:00:00 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: GR] Stage (MB): Used   94  Alloctr   93  Proc    0 
[ECO: GR] Total (MB): Used  101  Alloctr  102  Proc 2424 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   98  Alloctr   99  Proc 2424 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 8 of 12


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   99  Alloctr  100  Proc 2424 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   99  Alloctr  100  Proc 2424 

Number of wires with overlap after iteration 1 = 6 of 11


Wire length and via report:
---------------------------
Number of METAL1 wires: 5                CONT1: 0
Number of METAL2 wires: 5                via1: 5
Number of METAL3 wires: 1                via2: 2
Number of METAL4 wires: 0                via3: 0
Number of METAL5 wires: 0                via4: 0
Number of METAL6 wires: 0                via5: 0
Number of METAL7 wires: 0                via6: 0
Number of METAL8 wires: 0                via7: 0
Total number of wires: 11                vias: 7

Total METAL1 wire length: 1.6
Total METAL2 wire length: 3.8
Total METAL3 wire length: 2.3
Total METAL4 wire length: 0.0
Total METAL5 wire length: 0.0
Total METAL6 wire length: 0.0
Total METAL7 wire length: 0.0
Total METAL8 wire length: 0.0
Total wire length: 7.7

Longest METAL1 wire length: 0.4
Longest METAL2 wire length: 1.6
Longest METAL3 wire length: 2.3
Longest METAL4 wire length: 0.0
Longest METAL5 wire length: 0.0
Longest METAL6 wire length: 0.0
Longest METAL7 wire length: 0.0
Longest METAL8 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   97  Alloctr   98  Proc 2424 
[ECO: CDR] Elapsed real time: 0:00:00 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: CDR] Stage (MB): Used   89  Alloctr   89  Proc    0 
[ECO: CDR] Total (MB): Used   97  Alloctr   98  Proc 2424 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                


Begin ECO DRC check ...

Checked 1/9 Partitions, Violations =    0
Checked 2/9 Partitions, Violations =    0
Checked 3/9 Partitions, Violations =    0
Checked 4/9 Partitions, Violations =    2
Checked 5/9 Partitions, Violations =    13
Checked 6/9 Partitions, Violations =    13
Checked 7/9 Partitions, Violations =    13
Checked 8/9 Partitions, Violations =    24
Checked 9/9 Partitions, Violations =    24

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      24

[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  110  Alloctr  111  Proc 2424 

Total Wire Length =                    226426 micron
Total Number of Contacts =             54260
Total Number of Wires =                48350
Total Number of PtConns =              9614
Total Number of Routed Wires =       48350
Total Routed Wire Length =           222955 micron
Total Number of Routed Contacts =       54260
        Layer    METAL1 :       1461 micron
        Layer    METAL2 :      53256 micron
        Layer    METAL3 :      89615 micron
        Layer    METAL4 :      58356 micron
        Layer    METAL5 :      21139 micron
        Layer    METAL6 :       1552 micron
        Layer    METAL7 :        712 micron
        Layer    METAL8 :        334 micron
        Via        via7 :         11
        Via        via6 :         23
        Via        via5 :        145
        Via        via4 :       1241
        Via        via3 :       7861
        Via        via2 :      22585
        Via        via1 :      21760
        Via   via1(rot) :        634

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 54260 vias)
 
    Layer VIA12      =  0.00% (0      / 22394   vias)
        Un-optimized = 100.00% (22394   vias)
    Layer VIA23      =  0.00% (0      / 22585   vias)
        Un-optimized = 100.00% (22585   vias)
    Layer VIA34      =  0.00% (0      / 7861    vias)
        Un-optimized = 100.00% (7861    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
        Un-optimized = 100.00% (1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
        Un-optimized = 100.00% (145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.00% (0 / 54260 vias)
 
    Layer VIA12      =  0.00% (0      / 22394   vias)
    Layer VIA23      =  0.00% (0      / 22585   vias)
    Layer VIA34      =  0.00% (0      / 7861    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 54260 vias)
 
    Layer VIA12      =  0.00% (0      / 22394   vias)
        Un-optimized = 100.00% (22394   vias)
    Layer VIA23      =  0.00% (0      / 22585   vias)
        Un-optimized = 100.00% (22585   vias)
    Layer VIA34      =  0.00% (0      / 7861    vias)
        Un-optimized = 100.00% (7861    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
        Un-optimized = 100.00% (1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
        Un-optimized = 100.00% (145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
Total number of nets = 6047, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed  1/3 Partitions, Violations =    13
Routed  2/3 Partitions, Violations =    2
Routed  3/3 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   12  Alloctr   13  Proc    0 
[Iter 0] Total (MB): Used  110  Alloctr  111  Proc 2424 

End DR iteration 0 with 3 parts

Finish DR since reached 0 DRC


DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    226422 micron
Total Number of Contacts =             54257
Total Number of Wires =                48346
Total Number of PtConns =              9614
Total Number of Routed Wires =       48346
Total Routed Wire Length =           222951 micron
Total Number of Routed Contacts =       54257
        Layer    METAL1 :       1459 micron
        Layer    METAL2 :      53257 micron
        Layer    METAL3 :      89615 micron
        Layer    METAL4 :      58354 micron
        Layer    METAL5 :      21139 micron
        Layer    METAL6 :       1552 micron
        Layer    METAL7 :        712 micron
        Layer    METAL8 :        334 micron
        Via        via7 :         11
        Via        via6 :         23
        Via        via5 :        145
        Via        via4 :       1241
        Via        via3 :       7859
        Via        via2 :      22585
        Via        via1 :      21759
        Via   via1(rot) :        634

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 54257 vias)
 
    Layer VIA12      =  0.00% (0      / 22393   vias)
        Un-optimized = 100.00% (22393   vias)
    Layer VIA23      =  0.00% (0      / 22585   vias)
        Un-optimized = 100.00% (22585   vias)
    Layer VIA34      =  0.00% (0      / 7859    vias)
        Un-optimized = 100.00% (7859    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
        Un-optimized = 100.00% (1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
        Un-optimized = 100.00% (145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.00% (0 / 54257 vias)
 
    Layer VIA12      =  0.00% (0      / 22393   vias)
    Layer VIA23      =  0.00% (0      / 22585   vias)
    Layer VIA34      =  0.00% (0      / 7859    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 54257 vias)
 
    Layer VIA12      =  0.00% (0      / 22393   vias)
        Un-optimized = 100.00% (22393   vias)
    Layer VIA23      =  0.00% (0      / 22585   vias)
        Un-optimized = 100.00% (22585   vias)
    Layer VIA34      =  0.00% (0      / 7859    vias)
        Un-optimized = 100.00% (7859    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
        Un-optimized = 100.00% (1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
        Un-optimized = 100.00% (145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:01 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used  102  Alloctr  103  Proc 2424 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used  102  Alloctr  103  Proc 2424 
[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   97  Alloctr   98  Proc 2424 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   97  Alloctr   98  Proc 2424 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = AES_CORE_DATAPATH/n105
Net 2 = AES_CORE_DATAPATH/n1191
Net 3 = AES_CORE_DATAPATH/n100
Net 4 = AES_CORE_DATAPATH/n3031
Net 5 = AES_CORE_DATAPATH/n92
Net 6 = AES_CORE_DATAPATH/n81
Net 7 = AES_CORE_DATAPATH/n85
Net 8 = AES_CORE_DATAPATH/n84
Net 9 = AES_CORE_DATAPATH/n46
Net 10 = AES_CORE_DATAPATH/n77
Net 11 = AES_CORE_DATAPATH/n76
Net 12 = AES_CORE_DATAPATH/n89
Net 13 = AES_CORE_DATAPATH/n3594
Net 14 = AES_CORE_DATAPATH/SBOX/SBOX_2_/n204
Net 15 = AES_CORE_DATAPATH/SBOX/SBOX_2_/n214
Net 16 = AES_CORE_DATAPATH/key_out[14]
Net 17 = AES_CORE_DATAPATH/KEY_EXPANDER/n7
Total number of changed nets = 17 (out of 6047)

[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   97  Alloctr   98  Proc 2424 
[ECO: DR] Elapsed real time: 0:00:02 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[ECO: DR] Stage (MB): Used   90  Alloctr   90  Proc    0 
[ECO: DR] Total (MB): Used   97  Alloctr   98  Proc 2424 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    226422 micron
Total Number of Contacts =             54257
Total Number of Wires =                48346
Total Number of PtConns =              9614
Total Number of Routed Wires =       48346
Total Routed Wire Length =           222951 micron
Total Number of Routed Contacts =       54257
        Layer    METAL1 :       1459 micron
        Layer    METAL2 :      53257 micron
        Layer    METAL3 :      89615 micron
        Layer    METAL4 :      58354 micron
        Layer    METAL5 :      21139 micron
        Layer    METAL6 :       1552 micron
        Layer    METAL7 :        712 micron
        Layer    METAL8 :        334 micron
        Via        via7 :         11
        Via        via6 :         23
        Via        via5 :        145
        Via        via4 :       1241
        Via        via3 :       7859
        Via        via2 :      22585
        Via        via1 :      21759
        Via   via1(rot) :        634

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 54257 vias)
 
    Layer VIA12      =  0.00% (0      / 22393   vias)
        Un-optimized = 100.00% (22393   vias)
    Layer VIA23      =  0.00% (0      / 22585   vias)
        Un-optimized = 100.00% (22585   vias)
    Layer VIA34      =  0.00% (0      / 7859    vias)
        Un-optimized = 100.00% (7859    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
        Un-optimized = 100.00% (1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
        Un-optimized = 100.00% (145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.00% (0 / 54257 vias)
 
    Layer VIA12      =  0.00% (0      / 22393   vias)
    Layer VIA23      =  0.00% (0      / 22585   vias)
    Layer VIA34      =  0.00% (0      / 7859    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 54257 vias)
 
    Layer VIA12      =  0.00% (0      / 22393   vias)
        Un-optimized = 100.00% (22393   vias)
    Layer VIA23      =  0.00% (0      / 22585   vias)
        Un-optimized = 100.00% (22585   vias)
    Layer VIA34      =  0.00% (0      / 7859    vias)
        Un-optimized = 100.00% (7859    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
        Un-optimized = 100.00% (1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
        Un-optimized = 100.00% (145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 

Total number of nets = 6047
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    226422 micron
Total Number of Contacts =             54257
Total Number of Wires =                48346
Total Number of PtConns =              9614
Total Number of Routed Wires =       48346
Total Routed Wire Length =           222951 micron
Total Number of Routed Contacts =       54257
        Layer    METAL1 :       1459 micron
        Layer    METAL2 :      53257 micron
        Layer    METAL3 :      89615 micron
        Layer    METAL4 :      58354 micron
        Layer    METAL5 :      21139 micron
        Layer    METAL6 :       1552 micron
        Layer    METAL7 :        712 micron
        Layer    METAL8 :        334 micron
        Via        via7 :         11
        Via        via6 :         23
        Via        via5 :        145
        Via        via4 :       1241
        Via        via3 :       7859
        Via        via2 :      22585
        Via        via1 :      21759
        Via   via1(rot) :        634

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 54257 vias)
 
    Layer VIA12      =  0.00% (0      / 22393   vias)
        Un-optimized = 100.00% (22393   vias)
    Layer VIA23      =  0.00% (0      / 22585   vias)
        Un-optimized = 100.00% (22585   vias)
    Layer VIA34      =  0.00% (0      / 7859    vias)
        Un-optimized = 100.00% (7859    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
        Un-optimized = 100.00% (1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
        Un-optimized = 100.00% (145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.00% (0 / 54257 vias)
 
    Layer VIA12      =  0.00% (0      / 22393   vias)
    Layer VIA23      =  0.00% (0      / 22585   vias)
    Layer VIA34      =  0.00% (0      / 7859    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 54257 vias)
 
    Layer VIA12      =  0.00% (0      / 22393   vias)
        Un-optimized = 100.00% (22393   vias)
    Layer VIA23      =  0.00% (0      / 22585   vias)
        Un-optimized = 100.00% (22585   vias)
    Layer VIA34      =  0.00% (0      / 7859    vias)
        Un-optimized = 100.00% (7859    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
        Un-optimized = 100.00% (1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
        Un-optimized = 100.00% (145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 17 nets
[ECO: End] Elapsed real time: 0:00:02 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    7  Alloctr    9  Proc 2424 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Stage 1 Eco Route Done             Sun Oct 17 14:03:08 2021

  Loading design 'aes_core'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer POLY1. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : aes_core
Version: S-2021.06-SP1
Date   : Sun Oct 17 14:03:10 2021
****************************************


  Timing Path Group 'CLK'
  -----------------------------------
  Levels of Logic:              28.00
  Critical Path Length:          4.75
  Critical Path Slack:           0.00
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         13
  Hierarchical Port Count:       1527
  Leaf Cell Count:               5612
  Buf/Inv Cell Count:             791
  Buf Cell Count:                 160
  Inv Cell Count:                 631
  CT Buf/Inv Cell Count:            7
  Combinational Cell Count:      4723
  Sequential Cell Count:          889
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    48576.192582
  Noncombinational Area: 28935.576942
  Buf/Inv Area:           4530.360545
  Total Buffer Area:          1634.60
  Total Inverter Area:        2895.76
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      116077.34
  Net YLength        :      110249.44
  -----------------------------------
  Cell Area:             77511.769524
  Design Area:           77511.769524
  Net Length        :       226326.78


  Design Rules
  -----------------------------------
  Total Number of Nets:          6047
  Nets With Violations:            13
  Max Trans Violations:             2
  Max Cap Violations:              11
  -----------------------------------


  Hostname: ic53

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               18.03
  -----------------------------------------
  Overall Compile Time:               18.40
  Overall Compile Wall Clock Time:    19.36

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 13
ROPT:    Number of Route Violation: 0 
1
icc_shell> route_opt -incremental
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
 
****************************************
Report : qor
Design : aes_core
Version: S-2021.06-SP1
Date   : Sun Oct 17 14:03:19 2021
****************************************


  Timing Path Group 'CLK'
  -----------------------------------
  Levels of Logic:              28.00
  Critical Path Length:          4.75
  Critical Path Slack:           0.00
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         13
  Hierarchical Port Count:       1527
  Leaf Cell Count:               5612
  Buf/Inv Cell Count:             791
  Buf Cell Count:                 160
  Inv Cell Count:                 631
  CT Buf/Inv Cell Count:            7
  Combinational Cell Count:      4723
  Sequential Cell Count:          889
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    48576.192582
  Noncombinational Area: 28935.576942
  Buf/Inv Area:           4530.360545
  Total Buffer Area:          1634.60
  Total Inverter Area:        2895.76
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      116077.34
  Net YLength        :      110249.44
  -----------------------------------
  Cell Area:             77511.769524
  Design Area:           77511.769524
  Net Length        :       226326.78


  Design Rules
  -----------------------------------
  Total Number of Nets:          6047
  Nets With Violations:            13
  Max Trans Violations:             2
  Max Cap Violations:              11
  -----------------------------------


  Hostname: ic53

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               18.03
  -----------------------------------------
  Overall Compile Time:               18.40
  Overall Compile Wall Clock Time:    19.36

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 13
ROPT:    Number of Route Violation: 0 
ROPT:    Running Incremental Optimization Stage             Sun Oct 17 14:03:19 2021

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------


  Loading design 'aes_core'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 13
  Total moveable cell area: 77301.3
  Total fixed cell area: 210.5
  Total physical cell area: 77511.8
  Core area: (30000 30000 313360 310440)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Beginning On-Route Optimization 
  --------------------------------

  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.


  Beginning Timing Optimization
  ------------------------------


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

  Beginning Max Transition Fix
  -----------------------------

  Beginning Max Capacitance Fix
  ------------------------------

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 76 horizontal rows
    40 pre-routes for placement blockage/checking
    117 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : aes_core
  Version: S-2021.06-SP1
  Date   : Sun Oct 17 14:03:20 2021
****************************************
Std cell utilization: 97.54%  (45665/(46816-0))
(Non-fixed + Fixed)
Std cell utilization: 97.53%  (45541/(46816-124))
(Non-fixed only)
Chip area:            46816    sites, bbox (30.00 30.00 313.36 310.44) um
Std cell area:        45665    sites, (non-fixed:45541  fixed:124)
                      5612     cells, (non-fixed:5605   fixed:7)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      124      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       134 
Avg. std cell width:  3.75 um 
Site array:           unit     (width: 0.46 um, height: 3.69 um, rows: 76)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : aes_core
  Version: S-2021.06-SP1
  Date   : Sun Oct 17 14:03:20 2021
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL1     none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     none          ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
METAL7     none          ---         ---       via additive      ---
METAL8     none          ---         ---       via additive      ---

Total 0 (out of 5605) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : aes_core
  Version: S-2021.06-SP1
  Date   : Sun Oct 17 14:03:20 2021
****************************************

No cell displacement.

...100%

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 76 horizontal rows
    40 pre-routes for placement blockage/checking
    117 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (3690), object's width and height(343360,340440). (PSYN-523)
Warning: Die area is not integer multiples of min site width (460), object's width and height(343360,340440). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
ROPT:    Incremental Optimization Stage Done             Sun Oct 17 14:03:21 2021
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Incremental Stage Eco Route             Sun Oct 17 14:03:21 2021

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL1
Cell Max-Routing-Layer = METAL8
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA78) needs more than one tracks
Warning: Layer METAL7 pitch 0.410 may be too small: wire/via-down 0.410, wire/via-up 0.500. (ZRT-026)
Transition layer name: METAL7(6)
[ECO: Extraction] Elapsed real time: 0:00:00 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Extraction] Stage (MB): Used   88  Alloctr   87  Proc    0 
[ECO: Extraction] Total (MB): Used   96  Alloctr   96  Proc 2424 
Num of eco nets = 6047
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   88  Alloctr   88  Proc    0 
[ECO: Init] Total (MB): Used   96  Alloctr   97  Proc 2424 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                


Begin ECO DRC check ...

Checked 1/9 Partitions, Violations =    0
Checked 2/9 Partitions, Violations =    0
Checked 3/9 Partitions, Violations =    0
Checked 4/9 Partitions, Violations =    0
Checked 5/9 Partitions, Violations =    0
Checked 6/9 Partitions, Violations =    0
Checked 7/9 Partitions, Violations =    0
Checked 8/9 Partitions, Violations =    0
Checked 9/9 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  110  Alloctr  111  Proc 2424 

Total Wire Length =                    226422 micron
Total Number of Contacts =             54257
Total Number of Wires =                48346
Total Number of PtConns =              9614
Total Number of Routed Wires =       48346
Total Routed Wire Length =           222951 micron
Total Number of Routed Contacts =       54257
        Layer    METAL1 :       1459 micron
        Layer    METAL2 :      53257 micron
        Layer    METAL3 :      89615 micron
        Layer    METAL4 :      58354 micron
        Layer    METAL5 :      21139 micron
        Layer    METAL6 :       1552 micron
        Layer    METAL7 :        712 micron
        Layer    METAL8 :        334 micron
        Via        via7 :         11
        Via        via6 :         23
        Via        via5 :        145
        Via        via4 :       1241
        Via        via3 :       7859
        Via        via2 :      22585
        Via        via1 :      21759
        Via   via1(rot) :        634

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 54257 vias)
 
    Layer VIA12      =  0.00% (0      / 22393   vias)
        Un-optimized = 100.00% (22393   vias)
    Layer VIA23      =  0.00% (0      / 22585   vias)
        Un-optimized = 100.00% (22585   vias)
    Layer VIA34      =  0.00% (0      / 7859    vias)
        Un-optimized = 100.00% (7859    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
        Un-optimized = 100.00% (1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
        Un-optimized = 100.00% (145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.00% (0 / 54257 vias)
 
    Layer VIA12      =  0.00% (0      / 22393   vias)
    Layer VIA23      =  0.00% (0      / 22585   vias)
    Layer VIA34      =  0.00% (0      / 7859    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 54257 vias)
 
    Layer VIA12      =  0.00% (0      / 22393   vias)
        Un-optimized = 100.00% (22393   vias)
    Layer VIA23      =  0.00% (0      / 22585   vias)
        Un-optimized = 100.00% (22585   vias)
    Layer VIA34      =  0.00% (0      / 7859    vias)
        Un-optimized = 100.00% (7859    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
        Un-optimized = 100.00% (1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
        Un-optimized = 100.00% (145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 

DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    226422 micron
Total Number of Contacts =             54257
Total Number of Wires =                48346
Total Number of PtConns =              9614
Total Number of Routed Wires =       48346
Total Routed Wire Length =           222951 micron
Total Number of Routed Contacts =       54257
        Layer    METAL1 :       1459 micron
        Layer    METAL2 :      53257 micron
        Layer    METAL3 :      89615 micron
        Layer    METAL4 :      58354 micron
        Layer    METAL5 :      21139 micron
        Layer    METAL6 :       1552 micron
        Layer    METAL7 :        712 micron
        Layer    METAL8 :        334 micron
        Via        via7 :         11
        Via        via6 :         23
        Via        via5 :        145
        Via        via4 :       1241
        Via        via3 :       7859
        Via        via2 :      22585
        Via        via1 :      21759
        Via   via1(rot) :        634

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 54257 vias)
 
    Layer VIA12      =  0.00% (0      / 22393   vias)
        Un-optimized = 100.00% (22393   vias)
    Layer VIA23      =  0.00% (0      / 22585   vias)
        Un-optimized = 100.00% (22585   vias)
    Layer VIA34      =  0.00% (0      / 7859    vias)
        Un-optimized = 100.00% (7859    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
        Un-optimized = 100.00% (1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
        Un-optimized = 100.00% (145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.00% (0 / 54257 vias)
 
    Layer VIA12      =  0.00% (0      / 22393   vias)
    Layer VIA23      =  0.00% (0      / 22585   vias)
    Layer VIA34      =  0.00% (0      / 7859    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 54257 vias)
 
    Layer VIA12      =  0.00% (0      / 22393   vias)
        Un-optimized = 100.00% (22393   vias)
    Layer VIA23      =  0.00% (0      / 22585   vias)
        Un-optimized = 100.00% (22585   vias)
    Layer VIA34      =  0.00% (0      / 7859    vias)
        Un-optimized = 100.00% (7859    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
        Un-optimized = 100.00% (1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
        Un-optimized = 100.00% (145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:01 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used  103  Alloctr  103  Proc 2424 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used  103  Alloctr  104  Proc 2424 
[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR] Total (MB): Used   97  Alloctr   98  Proc 2424 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR: Done] Total (MB): Used   97  Alloctr   98  Proc 2424 


Finished timing optimization in DR ...


Nets that have been changed:
Total number of changed nets = 0 (out of 6047)

[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR: Done] Total (MB): Used   97  Alloctr   98  Proc 2424 
[ECO: DR] Elapsed real time: 0:00:01 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: DR] Stage (MB): Used   90  Alloctr   89  Proc    0 
[ECO: DR] Total (MB): Used   97  Alloctr   98  Proc 2424 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    226422 micron
Total Number of Contacts =             54257
Total Number of Wires =                48346
Total Number of PtConns =              9614
Total Number of Routed Wires =       48346
Total Routed Wire Length =           222951 micron
Total Number of Routed Contacts =       54257
        Layer    METAL1 :       1459 micron
        Layer    METAL2 :      53257 micron
        Layer    METAL3 :      89615 micron
        Layer    METAL4 :      58354 micron
        Layer    METAL5 :      21139 micron
        Layer    METAL6 :       1552 micron
        Layer    METAL7 :        712 micron
        Layer    METAL8 :        334 micron
        Via        via7 :         11
        Via        via6 :         23
        Via        via5 :        145
        Via        via4 :       1241
        Via        via3 :       7859
        Via        via2 :      22585
        Via        via1 :      21759
        Via   via1(rot) :        634

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 54257 vias)
 
    Layer VIA12      =  0.00% (0      / 22393   vias)
        Un-optimized = 100.00% (22393   vias)
    Layer VIA23      =  0.00% (0      / 22585   vias)
        Un-optimized = 100.00% (22585   vias)
    Layer VIA34      =  0.00% (0      / 7859    vias)
        Un-optimized = 100.00% (7859    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
        Un-optimized = 100.00% (1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
        Un-optimized = 100.00% (145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.00% (0 / 54257 vias)
 
    Layer VIA12      =  0.00% (0      / 22393   vias)
    Layer VIA23      =  0.00% (0      / 22585   vias)
    Layer VIA34      =  0.00% (0      / 7859    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 54257 vias)
 
    Layer VIA12      =  0.00% (0      / 22393   vias)
        Un-optimized = 100.00% (22393   vias)
    Layer VIA23      =  0.00% (0      / 22585   vias)
        Un-optimized = 100.00% (22585   vias)
    Layer VIA34      =  0.00% (0      / 7859    vias)
        Un-optimized = 100.00% (7859    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
        Un-optimized = 100.00% (1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
        Un-optimized = 100.00% (145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 

Total number of nets = 6047
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    226422 micron
Total Number of Contacts =             54257
Total Number of Wires =                48346
Total Number of PtConns =              9614
Total Number of Routed Wires =       48346
Total Routed Wire Length =           222951 micron
Total Number of Routed Contacts =       54257
        Layer    METAL1 :       1459 micron
        Layer    METAL2 :      53257 micron
        Layer    METAL3 :      89615 micron
        Layer    METAL4 :      58354 micron
        Layer    METAL5 :      21139 micron
        Layer    METAL6 :       1552 micron
        Layer    METAL7 :        712 micron
        Layer    METAL8 :        334 micron
        Via        via7 :         11
        Via        via6 :         23
        Via        via5 :        145
        Via        via4 :       1241
        Via        via3 :       7859
        Via        via2 :      22585
        Via        via1 :      21759
        Via   via1(rot) :        634

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 54257 vias)
 
    Layer VIA12      =  0.00% (0      / 22393   vias)
        Un-optimized = 100.00% (22393   vias)
    Layer VIA23      =  0.00% (0      / 22585   vias)
        Un-optimized = 100.00% (22585   vias)
    Layer VIA34      =  0.00% (0      / 7859    vias)
        Un-optimized = 100.00% (7859    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
        Un-optimized = 100.00% (1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
        Un-optimized = 100.00% (145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.00% (0 / 54257 vias)
 
    Layer VIA12      =  0.00% (0      / 22393   vias)
    Layer VIA23      =  0.00% (0      / 22585   vias)
    Layer VIA34      =  0.00% (0      / 7859    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 54257 vias)
 
    Layer VIA12      =  0.00% (0      / 22393   vias)
        Un-optimized = 100.00% (22393   vias)
    Layer VIA23      =  0.00% (0      / 22585   vias)
        Un-optimized = 100.00% (22585   vias)
    Layer VIA34      =  0.00% (0      / 7859    vias)
        Un-optimized = 100.00% (7859    vias)
    Layer VIA45      =  0.00% (0      / 1241    vias)
        Un-optimized = 100.00% (1241    vias)
    Layer VIA56      =  0.00% (0      / 145     vias)
        Un-optimized = 100.00% (145     vias)
    Layer VIA67      =  0.00% (0      / 23      vias)
        Un-optimized = 100.00% (23      vias)
    Layer VIA78      =  0.00% (0      / 11      vias)
        Un-optimized = 100.00% (11      vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 0 nets
[ECO: End] Elapsed real time: 0:00:01 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    8  Alloctr    9  Proc 2424 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Incremental Stage Eco Route Done             Sun Oct 17 14:03:23 2021

  Loading design 'aes_core'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer POLY1. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : aes_core
Version: S-2021.06-SP1
Date   : Sun Oct 17 14:03:25 2021
****************************************


  Timing Path Group 'CLK'
  -----------------------------------
  Levels of Logic:              28.00
  Critical Path Length:          4.75
  Critical Path Slack:           0.00
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         13
  Hierarchical Port Count:       1527
  Leaf Cell Count:               5612
  Buf/Inv Cell Count:             791
  Buf Cell Count:                 160
  Inv Cell Count:                 631
  CT Buf/Inv Cell Count:            7
  Combinational Cell Count:      4723
  Sequential Cell Count:          889
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    48576.192582
  Noncombinational Area: 28935.576942
  Buf/Inv Area:           4530.360545
  Total Buffer Area:          1634.60
  Total Inverter Area:        2895.76
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      116077.34
  Net YLength        :      110249.44
  -----------------------------------
  Cell Area:             77511.769524
  Design Area:           77511.769524
  Net Length        :       226326.78


  Design Rules
  -----------------------------------
  Total Number of Nets:          6047
  Nets With Violations:            13
  Max Trans Violations:             2
  Max Cap Violations:              11
  -----------------------------------


  Hostname: ic53

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               18.16
  -----------------------------------------
  Overall Compile Time:               18.58
  Overall Compile Wall Clock Time:    19.59

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 13
ROPT:    Number of Route Violation: 0 
1
icc_shell> report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : aes_core
Version: S-2021.06-SP1
Date   : Sun Oct 17 14:03:27 2021
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: slow   Library: slow

Information: Percent of Arnoldi-based delays =  9.89%

  Startpoint: AES_CORE_CONTROL_UNIT/state_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: AES_CORE_DATAPATH/bkp_reg_0__9_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.27       0.27
  AES_CORE_CONTROL_UNIT/state_reg_2_/CK (DFFRX2)          0.00       0.27 r
  AES_CORE_CONTROL_UNIT/state_reg_2_/Q (DFFRX2)           0.59       0.86 f
  AES_CORE_CONTROL_UNIT/U28/Y (CLKINVX3)                  0.06 &     0.92 r
  AES_CORE_CONTROL_UNIT/U21/Y (NAND2X2)                   0.06 &     0.98 f
  AES_CORE_CONTROL_UNIT/U34/Y (CLKINVX4)                  0.06 &     1.05 r
  AES_CORE_CONTROL_UNIT/U62/Y (NAND2X2)                   0.08 &     1.13 f
  AES_CORE_CONTROL_UNIT/U64/Y (OAI211X2)                  0.08 &     1.21 r
  AES_CORE_CONTROL_UNIT/U2/Y (INVX3)                      0.07 &     1.28 f
  AES_CORE_CONTROL_UNIT/U3/Y (INVX4)                      0.06 &     1.34 r
  AES_CORE_CONTROL_UNIT/encrypt_decrypt (control_unit)
                                                          0.00       1.34 r
  AES_CORE_DATAPATH/IN48 (datapath)                       0.00       1.34 r
  AES_CORE_DATAPATH/U224/Y (BUFX12)                       0.15 @     1.49 r
  AES_CORE_DATAPATH/U815/Y (NOR2X6)                       0.07 @     1.56 f
  AES_CORE_DATAPATH/U1639/Y (AOI2BB2X1)                   0.25 &     1.81 f
  AES_CORE_DATAPATH/U1638/Y (OAI22X1)                     0.20 &     2.01 r
  AES_CORE_DATAPATH/U2006/Y (NAND2X2)                     0.12 &     2.13 f
  AES_CORE_DATAPATH/U2031/Y (INVX6)                       0.12 &     2.25 r
  AES_CORE_DATAPATH/U755/Y (NAND2X6)                      0.20 @     2.44 f
  AES_CORE_DATAPATH/U1956/Y (OA22X1)                      0.49 @     2.93 f
  AES_CORE_DATAPATH/U117/Y (OAI221X1)                     0.15 &     3.08 r
  AES_CORE_DATAPATH/key_bus[9] (datapath)                 0.00       3.08 r
  U41/Y (INVX3)                                           0.09 &     3.17 f
  U46/Y (CLKINVX6)                                        0.10 &     3.27 r
  AES_CORE_DATAPATH/IN32 (datapath)                       0.00       3.27 r
  AES_CORE_DATAPATH/U1113/Y (XOR2X2)                      0.17 &     3.44 f
  AES_CORE_DATAPATH/U96/Y (OAI221X2)                      0.17 &     3.61 r
  AES_CORE_DATAPATH/U446/Y (BUFX8)                        0.17 &     3.78 r
  AES_CORE_DATAPATH/U630/Y (XNOR2X2)                      0.16 &     3.93 f
  AES_CORE_DATAPATH/U586/Y (AOI221X2)                     0.22 &     4.16 r
  AES_CORE_DATAPATH/U585/Y (AOI221X2)                     0.13 &     4.28 f
  AES_CORE_DATAPATH/U584/Y (OA22X4)                       0.36 &     4.64 f
  AES_CORE_DATAPATH/U1294/Y (NAND2X2)                     0.12 &     4.76 r
  AES_CORE_DATAPATH/U1521/Y (AOI2BB2X2)                   0.11 &     4.87 f
  AES_CORE_DATAPATH/U1520/Y (OAI221X1)                    0.15 &     5.02 r
  AES_CORE_DATAPATH/bkp_reg_0__9_/D (DFFRX1)              0.00 &     5.02 r
  data arrival time                                                  5.02

  clock CLK (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.27       5.27
  AES_CORE_DATAPATH/bkp_reg_0__9_/CK (DFFRX1)             0.00       5.27 r
  library setup time                                     -0.25       5.02
  data required time                                                 5.02
  --------------------------------------------------------------------------
  data required time                                                 5.02
  data arrival time                                                 -5.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
icc_shell> verify_zrt_route > route.report
icc_shell> report_timing > timing.report
icc_shell> report_area -physical > area.report
icc_shell> exit

Memory usage for this session 612 Mbytes.
Memory usage for this session including child processes 612 Mbytes.
CPU usage for this session 126 seconds ( 0.04 hours ).
Elapsed time for this session 483 seconds ( 0.13 hours ).

Thank you...

