#ifndef _INT_CONFIG_H_
#define _INT_CONFIG_H_

// ******************************************************************************
// ------------------------------------------------------------------------------
//                               INTEL CONFIDENTIAL
// ------------------------------------------------------------------------------
//    Copyright (c) 2018 - 2024 Intel Corporation
//
//    This software and the related documents are Intel copyrighted materials,
//    and your use of them is governed by the express license under which they
//    were provided to you ("License").
//    Unless the License provides otherwise, you may not use, modify, copy, publish,
//    distribute, disclose or transmit this software or the related documents
//    without Intel's prior written permission.
//
//    This software and the related documents are provided as is, with no express or
//    implied warranties, other than those that are expressly stated in the License.
// ------------------------------------------------------------------------------
//
//    DO NOT EDIT THIS FILE !!!
//
//    This file has been automatically generated by OneSource
//
//    Soc ver:
//        abc_soc-srvrgen4-0p6_emul-23ww51a
//
//
//    Tool Version:
//        23.38.4p2
//
//    Generation Date:
//        2024-01-02
//
// ******************************************************************************

// ******************************************* Base address macros

// Stepping: A0
//

#define RCS_GPREG_CORE0_BASE  0x0026c230
#define RCS_GPREG_CORE1_BASE  0x0026c350
#define RCS_GPREG_CORE2_BASE  0x0026c470
#define RCS_GPREG_CORE3_BASE  0x0026c590
#define RCS_GPREG_EXT_BASE    0x0026c6b0

// ******************************************* /Base address macros


// ******************************************* Register offset macros

// Stepping: A0
//
#define INT_CONFIG_CFG0_GPREG_LVL_IRQ_STAT_OFFSET ( 0x00000000U )
#define INT_CONFIG_CFG0_GPREG_LVL_IRQ_MASK_OFFSET ( 0x00000004U )
#define INT_CONFIG_CFG0_GPREG_LVL_IRQ_INV_OFFSET ( 0x00000008U )
#define INT_CONFIG_CFG0_GPREG_LVL_IRQ_NOMASK_OFFSET ( 0x0000000cU )
#define INT_CONFIG_CFG1_GPREG_LVL_IRQ_STAT_OFFSET ( 0x00000010U )
#define INT_CONFIG_CFG1_GPREG_LVL_IRQ_MASK_OFFSET ( 0x00000014U )
#define INT_CONFIG_CFG1_GPREG_LVL_IRQ_INV_OFFSET ( 0x00000018U )
#define INT_CONFIG_CFG1_GPREG_LVL_IRQ_NOMASK_OFFSET ( 0x0000001cU )
#define INT_CONFIG_CFG2_GPREG_LVL_IRQ_STAT_OFFSET ( 0x00000020U )
#define INT_CONFIG_CFG2_GPREG_LVL_IRQ_MASK_OFFSET ( 0x00000024U )
#define INT_CONFIG_CFG2_GPREG_LVL_IRQ_INV_OFFSET ( 0x00000028U )
#define INT_CONFIG_CFG2_GPREG_LVL_IRQ_NOMASK_OFFSET ( 0x0000002cU )
#define INT_CONFIG_CFG3_GPREG_LVL_IRQ_STAT_OFFSET ( 0x00000030U )
#define INT_CONFIG_CFG3_GPREG_LVL_IRQ_MASK_OFFSET ( 0x00000034U )
#define INT_CONFIG_CFG3_GPREG_LVL_IRQ_INV_OFFSET ( 0x00000038U )
#define INT_CONFIG_CFG3_GPREG_LVL_IRQ_NOMASK_OFFSET ( 0x0000003cU )
#define INT_CONFIG_CFG4_GPREG_LVL_IRQ_STAT_OFFSET ( 0x00000040U )
#define INT_CONFIG_CFG4_GPREG_LVL_IRQ_MASK_OFFSET ( 0x00000044U )
#define INT_CONFIG_CFG4_GPREG_LVL_IRQ_INV_OFFSET ( 0x00000048U )
#define INT_CONFIG_CFG4_GPREG_LVL_IRQ_NOMASK_OFFSET ( 0x0000004cU )
#define INT_CONFIG_CFG5_GPREG_LVL_IRQ_STAT_OFFSET ( 0x00000050U )
#define INT_CONFIG_CFG5_GPREG_LVL_IRQ_MASK_OFFSET ( 0x00000054U )
#define INT_CONFIG_CFG5_GPREG_LVL_IRQ_INV_OFFSET ( 0x00000058U )
#define INT_CONFIG_CFG5_GPREG_LVL_IRQ_NOMASK_OFFSET ( 0x0000005cU )
#define INT_CONFIG_CFG6_GPREG_LVL_IRQ_STAT_OFFSET ( 0x00000060U )
#define INT_CONFIG_CFG6_GPREG_LVL_IRQ_MASK_OFFSET ( 0x00000064U )
#define INT_CONFIG_CFG6_GPREG_LVL_IRQ_INV_OFFSET ( 0x00000068U )
#define INT_CONFIG_CFG6_GPREG_LVL_IRQ_NOMASK_OFFSET ( 0x0000006cU )
#define INT_CONFIG_CFG7_GPREG_LVL_IRQ_STAT_OFFSET ( 0x00000070U )
#define INT_CONFIG_CFG7_GPREG_LVL_IRQ_MASK_OFFSET ( 0x00000074U )
#define INT_CONFIG_CFG7_GPREG_LVL_IRQ_INV_OFFSET ( 0x00000078U )
#define INT_CONFIG_CFG7_GPREG_LVL_IRQ_NOMASK_OFFSET ( 0x0000007cU )
#define INT_CONFIG_CFG8_GPREG_LVL_IRQ_STAT_OFFSET ( 0x00000080U )
#define INT_CONFIG_CFG8_GPREG_LVL_IRQ_MASK_OFFSET ( 0x00000084U )
#define INT_CONFIG_CFG8_GPREG_LVL_IRQ_INV_OFFSET ( 0x00000088U )
#define INT_CONFIG_CFG8_GPREG_LVL_IRQ_NOMASK_OFFSET ( 0x0000008cU )
#define INT_CONFIG_CFG9_GPREG_LVL_IRQ_STAT_OFFSET ( 0x00000090U )
#define INT_CONFIG_CFG9_GPREG_LVL_IRQ_MASK_OFFSET ( 0x00000094U )
#define INT_CONFIG_CFG9_GPREG_LVL_IRQ_INV_OFFSET ( 0x00000098U )
#define INT_CONFIG_CFG9_GPREG_LVL_IRQ_NOMASK_OFFSET ( 0x0000009cU )
#define INT_CONFIG_CFG10_GPREG_LVL_IRQ_STAT_OFFSET ( 0x000000a0U )
#define INT_CONFIG_CFG10_GPREG_LVL_IRQ_MASK_OFFSET ( 0x000000a4U )
#define INT_CONFIG_CFG10_GPREG_LVL_IRQ_INV_OFFSET ( 0x000000a8U )
#define INT_CONFIG_CFG10_GPREG_LVL_IRQ_NOMASK_OFFSET ( 0x000000acU )
#define INT_CONFIG_CFG11_GPREG_LVL_IRQ_STAT_OFFSET ( 0x000000b0U )
#define INT_CONFIG_CFG11_GPREG_LVL_IRQ_MASK_OFFSET ( 0x000000b4U )
#define INT_CONFIG_CFG11_GPREG_LVL_IRQ_INV_OFFSET ( 0x000000b8U )
#define INT_CONFIG_CFG11_GPREG_LVL_IRQ_NOMASK_OFFSET ( 0x000000bcU )
#define INT_CONFIG_CFG12_GPREG_LVL_IRQ_STAT_OFFSET ( 0x000000c0U )
#define INT_CONFIG_CFG12_GPREG_LVL_IRQ_MASK_OFFSET ( 0x000000c4U )
#define INT_CONFIG_CFG12_GPREG_LVL_IRQ_INV_OFFSET ( 0x000000c8U )
#define INT_CONFIG_CFG12_GPREG_LVL_IRQ_NOMASK_OFFSET ( 0x000000ccU )
#define INT_CONFIG_CFG13_GPREG_LVL_IRQ_STAT_OFFSET ( 0x000000d0U )
#define INT_CONFIG_CFG13_GPREG_LVL_IRQ_MASK_OFFSET ( 0x000000d4U )
#define INT_CONFIG_CFG13_GPREG_LVL_IRQ_INV_OFFSET ( 0x000000d8U )
#define INT_CONFIG_CFG13_GPREG_LVL_IRQ_NOMASK_OFFSET ( 0x000000dcU )
#define INT_CONFIG_CFG14_GPREG_LVL_IRQ_STAT_OFFSET ( 0x000000e0U )
#define INT_CONFIG_CFG14_GPREG_LVL_IRQ_MASK_OFFSET ( 0x000000e4U )
#define INT_CONFIG_CFG14_GPREG_LVL_IRQ_INV_OFFSET ( 0x000000e8U )
#define INT_CONFIG_CFG14_GPREG_LVL_IRQ_NOMASK_OFFSET ( 0x000000ecU )
#define INT_CONFIG_CFG15_GPREG_LVL_IRQ_STAT_OFFSET ( 0x000000f0U )
#define INT_CONFIG_CFG15_GPREG_LVL_IRQ_MASK_OFFSET ( 0x000000f4U )
#define INT_CONFIG_CFG15_GPREG_LVL_IRQ_INV_OFFSET ( 0x000000f8U )
#define INT_CONFIG_CFG15_GPREG_LVL_IRQ_NOMASK_OFFSET ( 0x000000fcU )
#define INT_CONFIG_CFG16_GPREG_LVL_IRQ_STAT_OFFSET ( 0x00000100U )
#define INT_CONFIG_CFG16_GPREG_LVL_IRQ_MASK_OFFSET ( 0x00000104U )
#define INT_CONFIG_CFG16_GPREG_LVL_IRQ_INV_OFFSET ( 0x00000108U )
#define INT_CONFIG_CFG16_GPREG_LVL_IRQ_NOMASK_OFFSET ( 0x0000010cU )
#define INT_CONFIG_CFG17_GPREG_LVL_IRQ_STAT_OFFSET ( 0x00000110U )
#define INT_CONFIG_CFG17_GPREG_LVL_IRQ_MASK_OFFSET ( 0x00000114U )
#define INT_CONFIG_CFG17_GPREG_LVL_IRQ_INV_OFFSET ( 0x00000118U )
#define INT_CONFIG_CFG17_GPREG_LVL_IRQ_NOMASK_OFFSET ( 0x0000011cU )

// ******************************************* /Register offset macros


// ******************************************* AddressSpace macros
// Stepping: A0
//
#define INT_CONFIG_CFG0_GPREG_LVL_IRQ_STAT_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG0_GPREG_LVL_IRQ_STAT_OFFSET ) ))
#define INT_CONFIG_CFG0_GPREG_LVL_IRQ_MASK_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG0_GPREG_LVL_IRQ_MASK_OFFSET ) ))
#define INT_CONFIG_CFG0_GPREG_LVL_IRQ_INV_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG0_GPREG_LVL_IRQ_INV_OFFSET ) ))
#define INT_CONFIG_CFG0_GPREG_LVL_IRQ_NOMASK_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG0_GPREG_LVL_IRQ_NOMASK_OFFSET ) ))
#define INT_CONFIG_CFG1_GPREG_LVL_IRQ_STAT_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG1_GPREG_LVL_IRQ_STAT_OFFSET ) ))
#define INT_CONFIG_CFG1_GPREG_LVL_IRQ_MASK_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG1_GPREG_LVL_IRQ_MASK_OFFSET ) ))
#define INT_CONFIG_CFG1_GPREG_LVL_IRQ_INV_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG1_GPREG_LVL_IRQ_INV_OFFSET ) ))
#define INT_CONFIG_CFG1_GPREG_LVL_IRQ_NOMASK_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG1_GPREG_LVL_IRQ_NOMASK_OFFSET ) ))
#define INT_CONFIG_CFG2_GPREG_LVL_IRQ_STAT_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG2_GPREG_LVL_IRQ_STAT_OFFSET ) ))
#define INT_CONFIG_CFG2_GPREG_LVL_IRQ_MASK_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG2_GPREG_LVL_IRQ_MASK_OFFSET ) ))
#define INT_CONFIG_CFG2_GPREG_LVL_IRQ_INV_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG2_GPREG_LVL_IRQ_INV_OFFSET ) ))
#define INT_CONFIG_CFG2_GPREG_LVL_IRQ_NOMASK_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG2_GPREG_LVL_IRQ_NOMASK_OFFSET ) ))
#define INT_CONFIG_CFG3_GPREG_LVL_IRQ_STAT_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG3_GPREG_LVL_IRQ_STAT_OFFSET ) ))
#define INT_CONFIG_CFG3_GPREG_LVL_IRQ_MASK_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG3_GPREG_LVL_IRQ_MASK_OFFSET ) ))
#define INT_CONFIG_CFG3_GPREG_LVL_IRQ_INV_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG3_GPREG_LVL_IRQ_INV_OFFSET ) ))
#define INT_CONFIG_CFG3_GPREG_LVL_IRQ_NOMASK_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG3_GPREG_LVL_IRQ_NOMASK_OFFSET ) ))
#define INT_CONFIG_CFG4_GPREG_LVL_IRQ_STAT_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG4_GPREG_LVL_IRQ_STAT_OFFSET ) ))
#define INT_CONFIG_CFG4_GPREG_LVL_IRQ_MASK_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG4_GPREG_LVL_IRQ_MASK_OFFSET ) ))
#define INT_CONFIG_CFG4_GPREG_LVL_IRQ_INV_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG4_GPREG_LVL_IRQ_INV_OFFSET ) ))
#define INT_CONFIG_CFG4_GPREG_LVL_IRQ_NOMASK_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG4_GPREG_LVL_IRQ_NOMASK_OFFSET ) ))
#define INT_CONFIG_CFG5_GPREG_LVL_IRQ_STAT_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG5_GPREG_LVL_IRQ_STAT_OFFSET ) ))
#define INT_CONFIG_CFG5_GPREG_LVL_IRQ_MASK_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG5_GPREG_LVL_IRQ_MASK_OFFSET ) ))
#define INT_CONFIG_CFG5_GPREG_LVL_IRQ_INV_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG5_GPREG_LVL_IRQ_INV_OFFSET ) ))
#define INT_CONFIG_CFG5_GPREG_LVL_IRQ_NOMASK_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG5_GPREG_LVL_IRQ_NOMASK_OFFSET ) ))
#define INT_CONFIG_CFG6_GPREG_LVL_IRQ_STAT_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG6_GPREG_LVL_IRQ_STAT_OFFSET ) ))
#define INT_CONFIG_CFG6_GPREG_LVL_IRQ_MASK_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG6_GPREG_LVL_IRQ_MASK_OFFSET ) ))
#define INT_CONFIG_CFG6_GPREG_LVL_IRQ_INV_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG6_GPREG_LVL_IRQ_INV_OFFSET ) ))
#define INT_CONFIG_CFG6_GPREG_LVL_IRQ_NOMASK_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG6_GPREG_LVL_IRQ_NOMASK_OFFSET ) ))
#define INT_CONFIG_CFG7_GPREG_LVL_IRQ_STAT_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG7_GPREG_LVL_IRQ_STAT_OFFSET ) ))
#define INT_CONFIG_CFG7_GPREG_LVL_IRQ_MASK_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG7_GPREG_LVL_IRQ_MASK_OFFSET ) ))
#define INT_CONFIG_CFG7_GPREG_LVL_IRQ_INV_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG7_GPREG_LVL_IRQ_INV_OFFSET ) ))
#define INT_CONFIG_CFG7_GPREG_LVL_IRQ_NOMASK_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG7_GPREG_LVL_IRQ_NOMASK_OFFSET ) ))
#define INT_CONFIG_CFG8_GPREG_LVL_IRQ_STAT_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG8_GPREG_LVL_IRQ_STAT_OFFSET ) ))
#define INT_CONFIG_CFG8_GPREG_LVL_IRQ_MASK_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG8_GPREG_LVL_IRQ_MASK_OFFSET ) ))
#define INT_CONFIG_CFG8_GPREG_LVL_IRQ_INV_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG8_GPREG_LVL_IRQ_INV_OFFSET ) ))
#define INT_CONFIG_CFG8_GPREG_LVL_IRQ_NOMASK_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG8_GPREG_LVL_IRQ_NOMASK_OFFSET ) ))
#define INT_CONFIG_CFG9_GPREG_LVL_IRQ_STAT_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG9_GPREG_LVL_IRQ_STAT_OFFSET ) ))
#define INT_CONFIG_CFG9_GPREG_LVL_IRQ_MASK_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG9_GPREG_LVL_IRQ_MASK_OFFSET ) ))
#define INT_CONFIG_CFG9_GPREG_LVL_IRQ_INV_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG9_GPREG_LVL_IRQ_INV_OFFSET ) ))
#define INT_CONFIG_CFG9_GPREG_LVL_IRQ_NOMASK_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG9_GPREG_LVL_IRQ_NOMASK_OFFSET ) ))
#define INT_CONFIG_CFG10_GPREG_LVL_IRQ_STAT_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG10_GPREG_LVL_IRQ_STAT_OFFSET ) ))
#define INT_CONFIG_CFG10_GPREG_LVL_IRQ_MASK_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG10_GPREG_LVL_IRQ_MASK_OFFSET ) ))
#define INT_CONFIG_CFG10_GPREG_LVL_IRQ_INV_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG10_GPREG_LVL_IRQ_INV_OFFSET ) ))
#define INT_CONFIG_CFG10_GPREG_LVL_IRQ_NOMASK_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG10_GPREG_LVL_IRQ_NOMASK_OFFSET ) ))
#define INT_CONFIG_CFG11_GPREG_LVL_IRQ_STAT_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG11_GPREG_LVL_IRQ_STAT_OFFSET ) ))
#define INT_CONFIG_CFG11_GPREG_LVL_IRQ_MASK_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG11_GPREG_LVL_IRQ_MASK_OFFSET ) ))
#define INT_CONFIG_CFG11_GPREG_LVL_IRQ_INV_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG11_GPREG_LVL_IRQ_INV_OFFSET ) ))
#define INT_CONFIG_CFG11_GPREG_LVL_IRQ_NOMASK_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG11_GPREG_LVL_IRQ_NOMASK_OFFSET ) ))
#define INT_CONFIG_CFG12_GPREG_LVL_IRQ_STAT_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG12_GPREG_LVL_IRQ_STAT_OFFSET ) ))
#define INT_CONFIG_CFG12_GPREG_LVL_IRQ_MASK_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG12_GPREG_LVL_IRQ_MASK_OFFSET ) ))
#define INT_CONFIG_CFG12_GPREG_LVL_IRQ_INV_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG12_GPREG_LVL_IRQ_INV_OFFSET ) ))
#define INT_CONFIG_CFG12_GPREG_LVL_IRQ_NOMASK_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG12_GPREG_LVL_IRQ_NOMASK_OFFSET ) ))
#define INT_CONFIG_CFG13_GPREG_LVL_IRQ_STAT_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG13_GPREG_LVL_IRQ_STAT_OFFSET ) ))
#define INT_CONFIG_CFG13_GPREG_LVL_IRQ_MASK_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG13_GPREG_LVL_IRQ_MASK_OFFSET ) ))
#define INT_CONFIG_CFG13_GPREG_LVL_IRQ_INV_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG13_GPREG_LVL_IRQ_INV_OFFSET ) ))
#define INT_CONFIG_CFG13_GPREG_LVL_IRQ_NOMASK_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG13_GPREG_LVL_IRQ_NOMASK_OFFSET ) ))
#define INT_CONFIG_CFG14_GPREG_LVL_IRQ_STAT_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG14_GPREG_LVL_IRQ_STAT_OFFSET ) ))
#define INT_CONFIG_CFG14_GPREG_LVL_IRQ_MASK_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG14_GPREG_LVL_IRQ_MASK_OFFSET ) ))
#define INT_CONFIG_CFG14_GPREG_LVL_IRQ_INV_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG14_GPREG_LVL_IRQ_INV_OFFSET ) ))
#define INT_CONFIG_CFG14_GPREG_LVL_IRQ_NOMASK_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG14_GPREG_LVL_IRQ_NOMASK_OFFSET ) ))
#define INT_CONFIG_CFG15_GPREG_LVL_IRQ_STAT_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG15_GPREG_LVL_IRQ_STAT_OFFSET ) ))
#define INT_CONFIG_CFG15_GPREG_LVL_IRQ_MASK_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG15_GPREG_LVL_IRQ_MASK_OFFSET ) ))
#define INT_CONFIG_CFG15_GPREG_LVL_IRQ_INV_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG15_GPREG_LVL_IRQ_INV_OFFSET ) ))
#define INT_CONFIG_CFG15_GPREG_LVL_IRQ_NOMASK_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG15_GPREG_LVL_IRQ_NOMASK_OFFSET ) ))
#define INT_CONFIG_CFG16_GPREG_LVL_IRQ_STAT_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG16_GPREG_LVL_IRQ_STAT_OFFSET ) ))
#define INT_CONFIG_CFG16_GPREG_LVL_IRQ_MASK_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG16_GPREG_LVL_IRQ_MASK_OFFSET ) ))
#define INT_CONFIG_CFG16_GPREG_LVL_IRQ_INV_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG16_GPREG_LVL_IRQ_INV_OFFSET ) ))
#define INT_CONFIG_CFG16_GPREG_LVL_IRQ_NOMASK_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG16_GPREG_LVL_IRQ_NOMASK_OFFSET ) ))
#define INT_CONFIG_CFG17_GPREG_LVL_IRQ_STAT_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG17_GPREG_LVL_IRQ_STAT_OFFSET ) ))
#define INT_CONFIG_CFG17_GPREG_LVL_IRQ_MASK_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG17_GPREG_LVL_IRQ_MASK_OFFSET ) ))
#define INT_CONFIG_CFG17_GPREG_LVL_IRQ_INV_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG17_GPREG_LVL_IRQ_INV_OFFSET ) ))
#define INT_CONFIG_CFG17_GPREG_LVL_IRQ_NOMASK_ADR(_BASE) (( ( _BASE ) + ( INT_CONFIG_CFG17_GPREG_LVL_IRQ_NOMASK_OFFSET ) ))

// ******************************************* /Address Space

//************************************************ RegisterStructs


/** @brief INT_CONFIG_COM_REG_CFG0_GPREG_LVL_IRQ_STAT[18] register description at address offset 0x0
  *
  * Register default value:        0x00000000
  * Register full path in IP: int_config_com/reg/cfg0/gpreg_lvl_irq_stat
  * LVL_IRQ_STAT
  */

typedef union {
  struct {
    uint32_t LVL_IRQ_STAT : 32;
    ///< level irq status, after mask and polarity
    ///< AccessType="RW/1C/V" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} int_config_cfg_gpreg_lvl_irq_stat_reg_t;

#define INT_CONFIG_CFG_GPREG_LVL_IRQ_STAT_DEFAULT (0x00000000U)
#define INT_CONFIG_CFG_GPREG_LVL_IRQ_STAT_RD_MASK (0xffffffffU)
#define INT_CONFIG_CFG_GPREG_LVL_IRQ_STAT_WR_MASK (0xffffffffU)


///< level irq status, after mask and polarity
#define INT_CONFIG_CFG_GPREG_LVL_IRQ_STAT_LVL_IRQ_STAT_BF_OFF ( 0)
#define INT_CONFIG_CFG_GPREG_LVL_IRQ_STAT_LVL_IRQ_STAT_BF_WID (32)
#define INT_CONFIG_CFG_GPREG_LVL_IRQ_STAT_LVL_IRQ_STAT_BF_MSK (0xFFFFFFFF)
#define INT_CONFIG_CFG_GPREG_LVL_IRQ_STAT_LVL_IRQ_STAT_BF_DEF (0x00000000)
#define INT_CONFIG_CFG_GPREG_LVL_IRQ_STAT_ARRAY_INST0 (18)
#define INT_CONFIG_CFG_GPREG_LVL_IRQ_STAT_ARRAY_STRIDE0 (0x0010)


/** @brief INT_CONFIG_COM_REG_CFG0_GPREG_LVL_IRQ_MASK[18] register description at address offset 0x4
  *
  * Register default value:        0x00000000
  * Register full path in IP: int_config_com/reg/cfg0/gpreg_lvl_irq_mask
  * LVL_IRQ_MASK
  */

typedef union {
  struct {
    uint32_t LVL_IRQ_MASK : 32;
    ///< 0 means masking Interrupt; set to 1 to enable it
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} int_config_cfg_gpreg_lvl_irq_mask_reg_t;

#define INT_CONFIG_CFG_GPREG_LVL_IRQ_MASK_DEFAULT (0x00000000U)
#define INT_CONFIG_CFG_GPREG_LVL_IRQ_MASK_RD_MASK (0xffffffffU)
#define INT_CONFIG_CFG_GPREG_LVL_IRQ_MASK_WR_MASK (0xffffffffU)


///< 0 means masking Interrupt; set to 1 to enable it
#define INT_CONFIG_CFG_GPREG_LVL_IRQ_MASK_LVL_IRQ_MASK_BF_OFF ( 0)
#define INT_CONFIG_CFG_GPREG_LVL_IRQ_MASK_LVL_IRQ_MASK_BF_WID (32)
#define INT_CONFIG_CFG_GPREG_LVL_IRQ_MASK_LVL_IRQ_MASK_BF_MSK (0xFFFFFFFF)
#define INT_CONFIG_CFG_GPREG_LVL_IRQ_MASK_LVL_IRQ_MASK_BF_DEF (0x00000000)
#define INT_CONFIG_CFG_GPREG_LVL_IRQ_MASK_ARRAY_INST0 (18)
#define INT_CONFIG_CFG_GPREG_LVL_IRQ_MASK_ARRAY_STRIDE0 (0x0010)


/** @brief INT_CONFIG_COM_REG_CFG0_GPREG_LVL_IRQ_INV[18] register description at address offset 0x8
  *
  * Register default value:        0x00000000
  * Register full path in IP: int_config_com/reg/cfg0/gpreg_lvl_irq_inv
  * LVL_IRQ_INV
  */

typedef union {
  struct {
    uint32_t LVL_IRQ_INV : 32;
    ///< level irq polarity 0: no invert i.e. input=1 will trigger irq 1: invert
    ///< i.e. input=0 will trigger irq
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} int_config_cfg_gpreg_lvl_irq_inv_reg_t;

#define INT_CONFIG_CFG_GPREG_LVL_IRQ_INV_DEFAULT (0x00000000U)
#define INT_CONFIG_CFG_GPREG_LVL_IRQ_INV_RD_MASK (0xffffffffU)
#define INT_CONFIG_CFG_GPREG_LVL_IRQ_INV_WR_MASK (0xffffffffU)


///< level irq polarity 0: no invert i.e. input=1 will trigger irq 1: invert
///< i.e. input=0 will trigger irq
#define INT_CONFIG_CFG_GPREG_LVL_IRQ_INV_LVL_IRQ_INV_BF_OFF ( 0)
#define INT_CONFIG_CFG_GPREG_LVL_IRQ_INV_LVL_IRQ_INV_BF_WID (32)
#define INT_CONFIG_CFG_GPREG_LVL_IRQ_INV_LVL_IRQ_INV_BF_MSK (0xFFFFFFFF)
#define INT_CONFIG_CFG_GPREG_LVL_IRQ_INV_LVL_IRQ_INV_BF_DEF (0x00000000)
#define INT_CONFIG_CFG_GPREG_LVL_IRQ_INV_ARRAY_INST0 (18)
#define INT_CONFIG_CFG_GPREG_LVL_IRQ_INV_ARRAY_STRIDE0 (0x0010)


/** @brief INT_CONFIG_COM_REG_CFG0_GPREG_LVL_IRQ_NOMASK[18] register description at address offset 0xc
  *
  * Register default value:        0x00000000
  * Register full path in IP: int_config_com/reg/cfg0/gpreg_lvl_irq_nomask
  * LVL_IRQ_NOMASK
  */

typedef union {
  struct {
    uint32_t LVL_IRQ_NOMASK : 32;
    ///< level irq status before mask and polarity
    ///< AccessType="RW/1C/V" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} int_config_cfg_gpreg_lvl_irq_nomask_reg_t;

#define INT_CONFIG_CFG_GPREG_LVL_IRQ_NOMASK_DEFAULT (0x00000000U)
#define INT_CONFIG_CFG_GPREG_LVL_IRQ_NOMASK_RD_MASK (0xffffffffU)
#define INT_CONFIG_CFG_GPREG_LVL_IRQ_NOMASK_WR_MASK (0xffffffffU)


///< level irq status before mask and polarity
#define INT_CONFIG_CFG_GPREG_LVL_IRQ_NOMASK_LVL_IRQ_NOMASK_BF_OFF ( 0)
#define INT_CONFIG_CFG_GPREG_LVL_IRQ_NOMASK_LVL_IRQ_NOMASK_BF_WID (32)
#define INT_CONFIG_CFG_GPREG_LVL_IRQ_NOMASK_LVL_IRQ_NOMASK_BF_MSK (0xFFFFFFFF)
#define INT_CONFIG_CFG_GPREG_LVL_IRQ_NOMASK_LVL_IRQ_NOMASK_BF_DEF (0x00000000)
#define INT_CONFIG_CFG_GPREG_LVL_IRQ_NOMASK_ARRAY_INST0 (18)
#define INT_CONFIG_CFG_GPREG_LVL_IRQ_NOMASK_ARRAY_STRIDE0 (0x0010)

//************************************************ /RegisterStructs


// ******************************************* Register pointer macros

// Stepping: A0
//
#define INT_CONFIG_CFG0_GPREG_LVL_IRQ_STAT_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_stat_reg_t*) INT_CONFIG_CFG0_GPREG_LVL_IRQ_STAT_ADR(_BASE))
#define INT_CONFIG_CFG0_GPREG_LVL_IRQ_MASK_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_mask_reg_t*) INT_CONFIG_CFG0_GPREG_LVL_IRQ_MASK_ADR(_BASE))
#define INT_CONFIG_CFG0_GPREG_LVL_IRQ_INV_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_inv_reg_t*) INT_CONFIG_CFG0_GPREG_LVL_IRQ_INV_ADR(_BASE))
#define INT_CONFIG_CFG0_GPREG_LVL_IRQ_NOMASK_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_nomask_reg_t*) INT_CONFIG_CFG0_GPREG_LVL_IRQ_NOMASK_ADR(_BASE))
#define INT_CONFIG_CFG1_GPREG_LVL_IRQ_STAT_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_stat_reg_t*) INT_CONFIG_CFG1_GPREG_LVL_IRQ_STAT_ADR(_BASE))
#define INT_CONFIG_CFG1_GPREG_LVL_IRQ_MASK_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_mask_reg_t*) INT_CONFIG_CFG1_GPREG_LVL_IRQ_MASK_ADR(_BASE))
#define INT_CONFIG_CFG1_GPREG_LVL_IRQ_INV_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_inv_reg_t*) INT_CONFIG_CFG1_GPREG_LVL_IRQ_INV_ADR(_BASE))
#define INT_CONFIG_CFG1_GPREG_LVL_IRQ_NOMASK_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_nomask_reg_t*) INT_CONFIG_CFG1_GPREG_LVL_IRQ_NOMASK_ADR(_BASE))
#define INT_CONFIG_CFG2_GPREG_LVL_IRQ_STAT_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_stat_reg_t*) INT_CONFIG_CFG2_GPREG_LVL_IRQ_STAT_ADR(_BASE))
#define INT_CONFIG_CFG2_GPREG_LVL_IRQ_MASK_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_mask_reg_t*) INT_CONFIG_CFG2_GPREG_LVL_IRQ_MASK_ADR(_BASE))
#define INT_CONFIG_CFG2_GPREG_LVL_IRQ_INV_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_inv_reg_t*) INT_CONFIG_CFG2_GPREG_LVL_IRQ_INV_ADR(_BASE))
#define INT_CONFIG_CFG2_GPREG_LVL_IRQ_NOMASK_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_nomask_reg_t*) INT_CONFIG_CFG2_GPREG_LVL_IRQ_NOMASK_ADR(_BASE))
#define INT_CONFIG_CFG3_GPREG_LVL_IRQ_STAT_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_stat_reg_t*) INT_CONFIG_CFG3_GPREG_LVL_IRQ_STAT_ADR(_BASE))
#define INT_CONFIG_CFG3_GPREG_LVL_IRQ_MASK_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_mask_reg_t*) INT_CONFIG_CFG3_GPREG_LVL_IRQ_MASK_ADR(_BASE))
#define INT_CONFIG_CFG3_GPREG_LVL_IRQ_INV_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_inv_reg_t*) INT_CONFIG_CFG3_GPREG_LVL_IRQ_INV_ADR(_BASE))
#define INT_CONFIG_CFG3_GPREG_LVL_IRQ_NOMASK_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_nomask_reg_t*) INT_CONFIG_CFG3_GPREG_LVL_IRQ_NOMASK_ADR(_BASE))
#define INT_CONFIG_CFG4_GPREG_LVL_IRQ_STAT_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_stat_reg_t*) INT_CONFIG_CFG4_GPREG_LVL_IRQ_STAT_ADR(_BASE))
#define INT_CONFIG_CFG4_GPREG_LVL_IRQ_MASK_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_mask_reg_t*) INT_CONFIG_CFG4_GPREG_LVL_IRQ_MASK_ADR(_BASE))
#define INT_CONFIG_CFG4_GPREG_LVL_IRQ_INV_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_inv_reg_t*) INT_CONFIG_CFG4_GPREG_LVL_IRQ_INV_ADR(_BASE))
#define INT_CONFIG_CFG4_GPREG_LVL_IRQ_NOMASK_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_nomask_reg_t*) INT_CONFIG_CFG4_GPREG_LVL_IRQ_NOMASK_ADR(_BASE))
#define INT_CONFIG_CFG5_GPREG_LVL_IRQ_STAT_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_stat_reg_t*) INT_CONFIG_CFG5_GPREG_LVL_IRQ_STAT_ADR(_BASE))
#define INT_CONFIG_CFG5_GPREG_LVL_IRQ_MASK_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_mask_reg_t*) INT_CONFIG_CFG5_GPREG_LVL_IRQ_MASK_ADR(_BASE))
#define INT_CONFIG_CFG5_GPREG_LVL_IRQ_INV_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_inv_reg_t*) INT_CONFIG_CFG5_GPREG_LVL_IRQ_INV_ADR(_BASE))
#define INT_CONFIG_CFG5_GPREG_LVL_IRQ_NOMASK_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_nomask_reg_t*) INT_CONFIG_CFG5_GPREG_LVL_IRQ_NOMASK_ADR(_BASE))
#define INT_CONFIG_CFG6_GPREG_LVL_IRQ_STAT_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_stat_reg_t*) INT_CONFIG_CFG6_GPREG_LVL_IRQ_STAT_ADR(_BASE))
#define INT_CONFIG_CFG6_GPREG_LVL_IRQ_MASK_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_mask_reg_t*) INT_CONFIG_CFG6_GPREG_LVL_IRQ_MASK_ADR(_BASE))
#define INT_CONFIG_CFG6_GPREG_LVL_IRQ_INV_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_inv_reg_t*) INT_CONFIG_CFG6_GPREG_LVL_IRQ_INV_ADR(_BASE))
#define INT_CONFIG_CFG6_GPREG_LVL_IRQ_NOMASK_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_nomask_reg_t*) INT_CONFIG_CFG6_GPREG_LVL_IRQ_NOMASK_ADR(_BASE))
#define INT_CONFIG_CFG7_GPREG_LVL_IRQ_STAT_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_stat_reg_t*) INT_CONFIG_CFG7_GPREG_LVL_IRQ_STAT_ADR(_BASE))
#define INT_CONFIG_CFG7_GPREG_LVL_IRQ_MASK_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_mask_reg_t*) INT_CONFIG_CFG7_GPREG_LVL_IRQ_MASK_ADR(_BASE))
#define INT_CONFIG_CFG7_GPREG_LVL_IRQ_INV_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_inv_reg_t*) INT_CONFIG_CFG7_GPREG_LVL_IRQ_INV_ADR(_BASE))
#define INT_CONFIG_CFG7_GPREG_LVL_IRQ_NOMASK_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_nomask_reg_t*) INT_CONFIG_CFG7_GPREG_LVL_IRQ_NOMASK_ADR(_BASE))
#define INT_CONFIG_CFG8_GPREG_LVL_IRQ_STAT_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_stat_reg_t*) INT_CONFIG_CFG8_GPREG_LVL_IRQ_STAT_ADR(_BASE))
#define INT_CONFIG_CFG8_GPREG_LVL_IRQ_MASK_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_mask_reg_t*) INT_CONFIG_CFG8_GPREG_LVL_IRQ_MASK_ADR(_BASE))
#define INT_CONFIG_CFG8_GPREG_LVL_IRQ_INV_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_inv_reg_t*) INT_CONFIG_CFG8_GPREG_LVL_IRQ_INV_ADR(_BASE))
#define INT_CONFIG_CFG8_GPREG_LVL_IRQ_NOMASK_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_nomask_reg_t*) INT_CONFIG_CFG8_GPREG_LVL_IRQ_NOMASK_ADR(_BASE))
#define INT_CONFIG_CFG9_GPREG_LVL_IRQ_STAT_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_stat_reg_t*) INT_CONFIG_CFG9_GPREG_LVL_IRQ_STAT_ADR(_BASE))
#define INT_CONFIG_CFG9_GPREG_LVL_IRQ_MASK_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_mask_reg_t*) INT_CONFIG_CFG9_GPREG_LVL_IRQ_MASK_ADR(_BASE))
#define INT_CONFIG_CFG9_GPREG_LVL_IRQ_INV_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_inv_reg_t*) INT_CONFIG_CFG9_GPREG_LVL_IRQ_INV_ADR(_BASE))
#define INT_CONFIG_CFG9_GPREG_LVL_IRQ_NOMASK_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_nomask_reg_t*) INT_CONFIG_CFG9_GPREG_LVL_IRQ_NOMASK_ADR(_BASE))
#define INT_CONFIG_CFG10_GPREG_LVL_IRQ_STAT_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_stat_reg_t*) INT_CONFIG_CFG10_GPREG_LVL_IRQ_STAT_ADR(_BASE))
#define INT_CONFIG_CFG10_GPREG_LVL_IRQ_MASK_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_mask_reg_t*) INT_CONFIG_CFG10_GPREG_LVL_IRQ_MASK_ADR(_BASE))
#define INT_CONFIG_CFG10_GPREG_LVL_IRQ_INV_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_inv_reg_t*) INT_CONFIG_CFG10_GPREG_LVL_IRQ_INV_ADR(_BASE))
#define INT_CONFIG_CFG10_GPREG_LVL_IRQ_NOMASK_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_nomask_reg_t*) INT_CONFIG_CFG10_GPREG_LVL_IRQ_NOMASK_ADR(_BASE))
#define INT_CONFIG_CFG11_GPREG_LVL_IRQ_STAT_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_stat_reg_t*) INT_CONFIG_CFG11_GPREG_LVL_IRQ_STAT_ADR(_BASE))
#define INT_CONFIG_CFG11_GPREG_LVL_IRQ_MASK_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_mask_reg_t*) INT_CONFIG_CFG11_GPREG_LVL_IRQ_MASK_ADR(_BASE))
#define INT_CONFIG_CFG11_GPREG_LVL_IRQ_INV_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_inv_reg_t*) INT_CONFIG_CFG11_GPREG_LVL_IRQ_INV_ADR(_BASE))
#define INT_CONFIG_CFG11_GPREG_LVL_IRQ_NOMASK_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_nomask_reg_t*) INT_CONFIG_CFG11_GPREG_LVL_IRQ_NOMASK_ADR(_BASE))
#define INT_CONFIG_CFG12_GPREG_LVL_IRQ_STAT_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_stat_reg_t*) INT_CONFIG_CFG12_GPREG_LVL_IRQ_STAT_ADR(_BASE))
#define INT_CONFIG_CFG12_GPREG_LVL_IRQ_MASK_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_mask_reg_t*) INT_CONFIG_CFG12_GPREG_LVL_IRQ_MASK_ADR(_BASE))
#define INT_CONFIG_CFG12_GPREG_LVL_IRQ_INV_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_inv_reg_t*) INT_CONFIG_CFG12_GPREG_LVL_IRQ_INV_ADR(_BASE))
#define INT_CONFIG_CFG12_GPREG_LVL_IRQ_NOMASK_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_nomask_reg_t*) INT_CONFIG_CFG12_GPREG_LVL_IRQ_NOMASK_ADR(_BASE))
#define INT_CONFIG_CFG13_GPREG_LVL_IRQ_STAT_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_stat_reg_t*) INT_CONFIG_CFG13_GPREG_LVL_IRQ_STAT_ADR(_BASE))
#define INT_CONFIG_CFG13_GPREG_LVL_IRQ_MASK_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_mask_reg_t*) INT_CONFIG_CFG13_GPREG_LVL_IRQ_MASK_ADR(_BASE))
#define INT_CONFIG_CFG13_GPREG_LVL_IRQ_INV_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_inv_reg_t*) INT_CONFIG_CFG13_GPREG_LVL_IRQ_INV_ADR(_BASE))
#define INT_CONFIG_CFG13_GPREG_LVL_IRQ_NOMASK_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_nomask_reg_t*) INT_CONFIG_CFG13_GPREG_LVL_IRQ_NOMASK_ADR(_BASE))
#define INT_CONFIG_CFG14_GPREG_LVL_IRQ_STAT_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_stat_reg_t*) INT_CONFIG_CFG14_GPREG_LVL_IRQ_STAT_ADR(_BASE))
#define INT_CONFIG_CFG14_GPREG_LVL_IRQ_MASK_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_mask_reg_t*) INT_CONFIG_CFG14_GPREG_LVL_IRQ_MASK_ADR(_BASE))
#define INT_CONFIG_CFG14_GPREG_LVL_IRQ_INV_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_inv_reg_t*) INT_CONFIG_CFG14_GPREG_LVL_IRQ_INV_ADR(_BASE))
#define INT_CONFIG_CFG14_GPREG_LVL_IRQ_NOMASK_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_nomask_reg_t*) INT_CONFIG_CFG14_GPREG_LVL_IRQ_NOMASK_ADR(_BASE))
#define INT_CONFIG_CFG15_GPREG_LVL_IRQ_STAT_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_stat_reg_t*) INT_CONFIG_CFG15_GPREG_LVL_IRQ_STAT_ADR(_BASE))
#define INT_CONFIG_CFG15_GPREG_LVL_IRQ_MASK_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_mask_reg_t*) INT_CONFIG_CFG15_GPREG_LVL_IRQ_MASK_ADR(_BASE))
#define INT_CONFIG_CFG15_GPREG_LVL_IRQ_INV_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_inv_reg_t*) INT_CONFIG_CFG15_GPREG_LVL_IRQ_INV_ADR(_BASE))
#define INT_CONFIG_CFG15_GPREG_LVL_IRQ_NOMASK_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_nomask_reg_t*) INT_CONFIG_CFG15_GPREG_LVL_IRQ_NOMASK_ADR(_BASE))
#define INT_CONFIG_CFG16_GPREG_LVL_IRQ_STAT_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_stat_reg_t*) INT_CONFIG_CFG16_GPREG_LVL_IRQ_STAT_ADR(_BASE))
#define INT_CONFIG_CFG16_GPREG_LVL_IRQ_MASK_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_mask_reg_t*) INT_CONFIG_CFG16_GPREG_LVL_IRQ_MASK_ADR(_BASE))
#define INT_CONFIG_CFG16_GPREG_LVL_IRQ_INV_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_inv_reg_t*) INT_CONFIG_CFG16_GPREG_LVL_IRQ_INV_ADR(_BASE))
#define INT_CONFIG_CFG16_GPREG_LVL_IRQ_NOMASK_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_nomask_reg_t*) INT_CONFIG_CFG16_GPREG_LVL_IRQ_NOMASK_ADR(_BASE))
#define INT_CONFIG_CFG17_GPREG_LVL_IRQ_STAT_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_stat_reg_t*) INT_CONFIG_CFG17_GPREG_LVL_IRQ_STAT_ADR(_BASE))
#define INT_CONFIG_CFG17_GPREG_LVL_IRQ_MASK_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_mask_reg_t*) INT_CONFIG_CFG17_GPREG_LVL_IRQ_MASK_ADR(_BASE))
#define INT_CONFIG_CFG17_GPREG_LVL_IRQ_INV_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_inv_reg_t*) INT_CONFIG_CFG17_GPREG_LVL_IRQ_INV_ADR(_BASE))
#define INT_CONFIG_CFG17_GPREG_LVL_IRQ_NOMASK_REG(_BASE) ((int_config_cfg_gpreg_lvl_irq_nomask_reg_t*) INT_CONFIG_CFG17_GPREG_LVL_IRQ_NOMASK_ADR(_BASE))

// ******************************************* /Register pointer macros


// ******************************************* AddressSpace struct
// Stepping: A0
//
typedef struct
{
    int_config_cfg_gpreg_lvl_irq_stat_reg_t CFG0_GPREG_LVL_IRQ_STAT; /*< Address offset = 0x0 */
    int_config_cfg_gpreg_lvl_irq_mask_reg_t CFG0_GPREG_LVL_IRQ_MASK; /*< Address offset = 0x4 */
    int_config_cfg_gpreg_lvl_irq_inv_reg_t CFG0_GPREG_LVL_IRQ_INV; /*< Address offset = 0x8 */
    int_config_cfg_gpreg_lvl_irq_nomask_reg_t CFG0_GPREG_LVL_IRQ_NOMASK; /*< Address offset = 0xc */
    int_config_cfg_gpreg_lvl_irq_stat_reg_t CFG1_GPREG_LVL_IRQ_STAT; /*< Address offset = 0x10 */
    int_config_cfg_gpreg_lvl_irq_mask_reg_t CFG1_GPREG_LVL_IRQ_MASK; /*< Address offset = 0x14 */
    int_config_cfg_gpreg_lvl_irq_inv_reg_t CFG1_GPREG_LVL_IRQ_INV; /*< Address offset = 0x18 */
    int_config_cfg_gpreg_lvl_irq_nomask_reg_t CFG1_GPREG_LVL_IRQ_NOMASK; /*< Address offset = 0x1c */
    int_config_cfg_gpreg_lvl_irq_stat_reg_t CFG2_GPREG_LVL_IRQ_STAT; /*< Address offset = 0x20 */
    int_config_cfg_gpreg_lvl_irq_mask_reg_t CFG2_GPREG_LVL_IRQ_MASK; /*< Address offset = 0x24 */
    int_config_cfg_gpreg_lvl_irq_inv_reg_t CFG2_GPREG_LVL_IRQ_INV; /*< Address offset = 0x28 */
    int_config_cfg_gpreg_lvl_irq_nomask_reg_t CFG2_GPREG_LVL_IRQ_NOMASK; /*< Address offset = 0x2c */
    int_config_cfg_gpreg_lvl_irq_stat_reg_t CFG3_GPREG_LVL_IRQ_STAT; /*< Address offset = 0x30 */
    int_config_cfg_gpreg_lvl_irq_mask_reg_t CFG3_GPREG_LVL_IRQ_MASK; /*< Address offset = 0x34 */
    int_config_cfg_gpreg_lvl_irq_inv_reg_t CFG3_GPREG_LVL_IRQ_INV; /*< Address offset = 0x38 */
    int_config_cfg_gpreg_lvl_irq_nomask_reg_t CFG3_GPREG_LVL_IRQ_NOMASK; /*< Address offset = 0x3c */
    int_config_cfg_gpreg_lvl_irq_stat_reg_t CFG4_GPREG_LVL_IRQ_STAT; /*< Address offset = 0x40 */
    int_config_cfg_gpreg_lvl_irq_mask_reg_t CFG4_GPREG_LVL_IRQ_MASK; /*< Address offset = 0x44 */
    int_config_cfg_gpreg_lvl_irq_inv_reg_t CFG4_GPREG_LVL_IRQ_INV; /*< Address offset = 0x48 */
    int_config_cfg_gpreg_lvl_irq_nomask_reg_t CFG4_GPREG_LVL_IRQ_NOMASK; /*< Address offset = 0x4c */
    int_config_cfg_gpreg_lvl_irq_stat_reg_t CFG5_GPREG_LVL_IRQ_STAT; /*< Address offset = 0x50 */
    int_config_cfg_gpreg_lvl_irq_mask_reg_t CFG5_GPREG_LVL_IRQ_MASK; /*< Address offset = 0x54 */
    int_config_cfg_gpreg_lvl_irq_inv_reg_t CFG5_GPREG_LVL_IRQ_INV; /*< Address offset = 0x58 */
    int_config_cfg_gpreg_lvl_irq_nomask_reg_t CFG5_GPREG_LVL_IRQ_NOMASK; /*< Address offset = 0x5c */
    int_config_cfg_gpreg_lvl_irq_stat_reg_t CFG6_GPREG_LVL_IRQ_STAT; /*< Address offset = 0x60 */
    int_config_cfg_gpreg_lvl_irq_mask_reg_t CFG6_GPREG_LVL_IRQ_MASK; /*< Address offset = 0x64 */
    int_config_cfg_gpreg_lvl_irq_inv_reg_t CFG6_GPREG_LVL_IRQ_INV; /*< Address offset = 0x68 */
    int_config_cfg_gpreg_lvl_irq_nomask_reg_t CFG6_GPREG_LVL_IRQ_NOMASK; /*< Address offset = 0x6c */
    int_config_cfg_gpreg_lvl_irq_stat_reg_t CFG7_GPREG_LVL_IRQ_STAT; /*< Address offset = 0x70 */
    int_config_cfg_gpreg_lvl_irq_mask_reg_t CFG7_GPREG_LVL_IRQ_MASK; /*< Address offset = 0x74 */
    int_config_cfg_gpreg_lvl_irq_inv_reg_t CFG7_GPREG_LVL_IRQ_INV; /*< Address offset = 0x78 */
    int_config_cfg_gpreg_lvl_irq_nomask_reg_t CFG7_GPREG_LVL_IRQ_NOMASK; /*< Address offset = 0x7c */
    int_config_cfg_gpreg_lvl_irq_stat_reg_t CFG8_GPREG_LVL_IRQ_STAT; /*< Address offset = 0x80 */
    int_config_cfg_gpreg_lvl_irq_mask_reg_t CFG8_GPREG_LVL_IRQ_MASK; /*< Address offset = 0x84 */
    int_config_cfg_gpreg_lvl_irq_inv_reg_t CFG8_GPREG_LVL_IRQ_INV; /*< Address offset = 0x88 */
    int_config_cfg_gpreg_lvl_irq_nomask_reg_t CFG8_GPREG_LVL_IRQ_NOMASK; /*< Address offset = 0x8c */
    int_config_cfg_gpreg_lvl_irq_stat_reg_t CFG9_GPREG_LVL_IRQ_STAT; /*< Address offset = 0x90 */
    int_config_cfg_gpreg_lvl_irq_mask_reg_t CFG9_GPREG_LVL_IRQ_MASK; /*< Address offset = 0x94 */
    int_config_cfg_gpreg_lvl_irq_inv_reg_t CFG9_GPREG_LVL_IRQ_INV; /*< Address offset = 0x98 */
    int_config_cfg_gpreg_lvl_irq_nomask_reg_t CFG9_GPREG_LVL_IRQ_NOMASK; /*< Address offset = 0x9c */
    int_config_cfg_gpreg_lvl_irq_stat_reg_t CFG10_GPREG_LVL_IRQ_STAT; /*< Address offset = 0xa0 */
    int_config_cfg_gpreg_lvl_irq_mask_reg_t CFG10_GPREG_LVL_IRQ_MASK; /*< Address offset = 0xa4 */
    int_config_cfg_gpreg_lvl_irq_inv_reg_t CFG10_GPREG_LVL_IRQ_INV; /*< Address offset = 0xa8 */
    int_config_cfg_gpreg_lvl_irq_nomask_reg_t CFG10_GPREG_LVL_IRQ_NOMASK; /*< Address offset = 0xac */
    int_config_cfg_gpreg_lvl_irq_stat_reg_t CFG11_GPREG_LVL_IRQ_STAT; /*< Address offset = 0xb0 */
    int_config_cfg_gpreg_lvl_irq_mask_reg_t CFG11_GPREG_LVL_IRQ_MASK; /*< Address offset = 0xb4 */
    int_config_cfg_gpreg_lvl_irq_inv_reg_t CFG11_GPREG_LVL_IRQ_INV; /*< Address offset = 0xb8 */
    int_config_cfg_gpreg_lvl_irq_nomask_reg_t CFG11_GPREG_LVL_IRQ_NOMASK; /*< Address offset = 0xbc */
    int_config_cfg_gpreg_lvl_irq_stat_reg_t CFG12_GPREG_LVL_IRQ_STAT; /*< Address offset = 0xc0 */
    int_config_cfg_gpreg_lvl_irq_mask_reg_t CFG12_GPREG_LVL_IRQ_MASK; /*< Address offset = 0xc4 */
    int_config_cfg_gpreg_lvl_irq_inv_reg_t CFG12_GPREG_LVL_IRQ_INV; /*< Address offset = 0xc8 */
    int_config_cfg_gpreg_lvl_irq_nomask_reg_t CFG12_GPREG_LVL_IRQ_NOMASK; /*< Address offset = 0xcc */
    int_config_cfg_gpreg_lvl_irq_stat_reg_t CFG13_GPREG_LVL_IRQ_STAT; /*< Address offset = 0xd0 */
    int_config_cfg_gpreg_lvl_irq_mask_reg_t CFG13_GPREG_LVL_IRQ_MASK; /*< Address offset = 0xd4 */
    int_config_cfg_gpreg_lvl_irq_inv_reg_t CFG13_GPREG_LVL_IRQ_INV; /*< Address offset = 0xd8 */
    int_config_cfg_gpreg_lvl_irq_nomask_reg_t CFG13_GPREG_LVL_IRQ_NOMASK; /*< Address offset = 0xdc */
    int_config_cfg_gpreg_lvl_irq_stat_reg_t CFG14_GPREG_LVL_IRQ_STAT; /*< Address offset = 0xe0 */
    int_config_cfg_gpreg_lvl_irq_mask_reg_t CFG14_GPREG_LVL_IRQ_MASK; /*< Address offset = 0xe4 */
    int_config_cfg_gpreg_lvl_irq_inv_reg_t CFG14_GPREG_LVL_IRQ_INV; /*< Address offset = 0xe8 */
    int_config_cfg_gpreg_lvl_irq_nomask_reg_t CFG14_GPREG_LVL_IRQ_NOMASK; /*< Address offset = 0xec */
    int_config_cfg_gpreg_lvl_irq_stat_reg_t CFG15_GPREG_LVL_IRQ_STAT; /*< Address offset = 0xf0 */
    int_config_cfg_gpreg_lvl_irq_mask_reg_t CFG15_GPREG_LVL_IRQ_MASK; /*< Address offset = 0xf4 */
    int_config_cfg_gpreg_lvl_irq_inv_reg_t CFG15_GPREG_LVL_IRQ_INV; /*< Address offset = 0xf8 */
    int_config_cfg_gpreg_lvl_irq_nomask_reg_t CFG15_GPREG_LVL_IRQ_NOMASK; /*< Address offset = 0xfc */
    int_config_cfg_gpreg_lvl_irq_stat_reg_t CFG16_GPREG_LVL_IRQ_STAT; /*< Address offset = 0x100 */
    int_config_cfg_gpreg_lvl_irq_mask_reg_t CFG16_GPREG_LVL_IRQ_MASK; /*< Address offset = 0x104 */
    int_config_cfg_gpreg_lvl_irq_inv_reg_t CFG16_GPREG_LVL_IRQ_INV; /*< Address offset = 0x108 */
    int_config_cfg_gpreg_lvl_irq_nomask_reg_t CFG16_GPREG_LVL_IRQ_NOMASK; /*< Address offset = 0x10c */
    int_config_cfg_gpreg_lvl_irq_stat_reg_t CFG17_GPREG_LVL_IRQ_STAT; /*< Address offset = 0x110 */
    int_config_cfg_gpreg_lvl_irq_mask_reg_t CFG17_GPREG_LVL_IRQ_MASK; /*< Address offset = 0x114 */
    int_config_cfg_gpreg_lvl_irq_inv_reg_t CFG17_GPREG_LVL_IRQ_INV; /*< Address offset = 0x118 */
    int_config_cfg_gpreg_lvl_irq_nomask_reg_t CFG17_GPREG_LVL_IRQ_NOMASK; /*< Address offset = 0x11c */
} int_config_t;     // size: 0x0120

// AddressSpace struct pointer
//
#define RCS_GPREG_CORE0 ((int_config_t*) RCS_GPREG_CORE0_BASE)
#define RCS_GPREG_CORE1 ((int_config_t*) RCS_GPREG_CORE1_BASE)
#define RCS_GPREG_CORE2 ((int_config_t*) RCS_GPREG_CORE2_BASE)
#define RCS_GPREG_CORE3 ((int_config_t*) RCS_GPREG_CORE3_BASE)
#define RCS_GPREG_EXT ((int_config_t*) RCS_GPREG_EXT_BASE)

// ******************************************* /Address Space

#endif      // _INT_CONFIG_H_

