

================================================================
== Vitis HLS Report for 'sort_radix_Pipeline_update_1_update_2'
================================================================
* Date:           Sun May 18 06:01:02 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.513 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2051|     2051|  10.255 us|  10.255 us|  2051|  2051|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- update_1_update_2  |     2049|     2049|         3|          1|          1|  2048|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.23>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 6 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 7 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%blockID = alloca i32 1"   --->   Operation 9 'alloca' 'blockID' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln63_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln63"   --->   Operation 11 'read' 'zext_ln63_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln63_cast = zext i5 %zext_ln63_read"   --->   Operation 12 'zext' 'zext_ln63_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bucket, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten13"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i10 0, i10 %blockID"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i73"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i12 %indvar_flatten13" [sort_radix.c:68]   --->   Operation 22 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.62ns)   --->   "%icmp_ln68 = icmp_eq  i12 %indvar_flatten13_load, i12 2048" [sort_radix.c:68]   --->   Operation 24 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.74ns)   --->   "%add_ln68 = add i12 %indvar_flatten13_load, i12 1" [sort_radix.c:68]   --->   Operation 25 'add' 'add_ln68' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %for.inc17.i, void %for.inc.loopexit25.exitStub" [sort_radix.c:68]   --->   Operation 26 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [sort_radix.c:69]   --->   Operation 27 'load' 'i_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%blockID_load = load i10 %blockID" [sort_radix.c:68]   --->   Operation 28 'load' 'blockID_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.49ns)   --->   "%icmp_ln69 = icmp_eq  i3 %i_load, i3 4" [sort_radix.c:69]   --->   Operation 29 'icmp' 'icmp_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.27ns)   --->   "%select_ln65 = select i1 %icmp_ln69, i3 0, i3 %i_load" [sort_radix.c:65]   --->   Operation 30 'select' 'select_ln65' <Predicate = (!icmp_ln68)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.72ns)   --->   "%add_ln68_2 = add i10 %blockID_load, i10 1" [sort_radix.c:68]   --->   Operation 31 'add' 'add_ln68_2' <Predicate = (!icmp_ln68)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.30ns)   --->   "%select_ln65_2 = select i1 %icmp_ln69, i10 %add_ln68_2, i10 %blockID_load" [sort_radix.c:65]   --->   Operation 32 'select' 'select_ln65_2' <Predicate = (!icmp_ln68)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i10 %select_ln65_2" [sort_radix.c:65]   --->   Operation 33 'trunc' 'trunc_ln65' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i3 %select_ln65" [sort_radix.c:70]   --->   Operation 34 'trunc' 'trunc_ln70' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %trunc_ln65, i2 %trunc_ln70" [sort_radix.c:70]   --->   Operation 35 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i11 %add_ln" [sort_radix.c:70]   --->   Operation 36 'zext' 'zext_ln70' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i32 %a, i64 0, i64 %zext_ln70" [sort_radix.c:70]   --->   Operation 37 'getelementptr' 'a_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (1.20ns)   --->   "%a_load = load i11 %a_addr" [sort_radix.c:70]   --->   Operation 38 'load' 'a_load' <Predicate = (!icmp_ln68)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 39 [1/1] (0.57ns)   --->   "%add_ln69 = add i3 %select_ln65, i3 1" [sort_radix.c:69]   --->   Operation 39 'add' 'add_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln69 = store i12 %add_ln68, i12 %indvar_flatten13" [sort_radix.c:69]   --->   Operation 40 'store' 'store_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln69 = store i10 %select_ln65_2, i10 %blockID" [sort_radix.c:69]   --->   Operation 41 'store' 'store_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln69 = store i3 %add_ln69, i3 %i" [sort_radix.c:69]   --->   Operation 42 'store' 'store_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 43 [1/2] (1.20ns)   --->   "%a_load = load i11 %a_addr" [sort_radix.c:70]   --->   Operation 43 'load' 'a_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 44 [1/1] (1.05ns)   --->   "%ashr_ln70 = ashr i32 %a_load, i32 %zext_ln63_cast" [sort_radix.c:70]   --->   Operation 44 'ashr' 'ashr_ln70' <Predicate = true> <Delay = 1.05> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln70_2 = trunc i32 %ashr_ln70" [sort_radix.c:70]   --->   Operation 45 'trunc' 'trunc_ln70_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%bucket_indx = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 %trunc_ln70_2, i9 %trunc_ln65" [sort_radix.c:70]   --->   Operation 46 'bitconcatenate' 'bucket_indx' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i11 %bucket_indx" [sort_radix.c:72]   --->   Operation 47 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%bucket_addr = getelementptr i32 %bucket, i64 0, i64 %zext_ln72" [sort_radix.c:72]   --->   Operation 48 'getelementptr' 'bucket_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 49 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (1.20ns)   --->   "%bucket_load = load i11 %bucket_addr" [sort_radix.c:72]   --->   Operation 50 'load' 'bucket_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 51 [1/1] (1.06ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln72" [sort_radix.c:72]   --->   Operation 51 'icmp' 'addr_cmp' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln72 = store i64 %zext_ln72, i64 %reuse_addr_reg" [sort_radix.c:72]   --->   Operation 52 'store' 'store_ln72' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 67 'ret' 'ret_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.51>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @update_1_update_2_str"   --->   Operation 53 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 54 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 55 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [sort_radix.c:65]   --->   Operation 56 'specloopname' 'specloopname_ln65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 57 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_3 : Operation 58 [1/2] (1.20ns)   --->   "%bucket_load = load i11 %bucket_addr" [sort_radix.c:72]   --->   Operation 58 'load' 'bucket_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 59 [1/1] (0.22ns)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %bucket_load" [sort_radix.c:72]   --->   Operation 59 'select' 'reuse_select' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln72_2 = zext i32 %reuse_select" [sort_radix.c:72]   --->   Operation 60 'zext' 'zext_ln72_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i32 %b, i64 0, i64 %zext_ln72_2" [sort_radix.c:72]   --->   Operation 61 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.20ns)   --->   "%store_ln72 = store i32 %a_load, i11 %b_addr" [sort_radix.c:72]   --->   Operation 62 'store' 'store_ln72' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 63 [1/1] (0.88ns)   --->   "%add_ln73 = add i32 %reuse_select, i32 1" [sort_radix.c:73]   --->   Operation 63 'add' 'add_ln73' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (1.20ns)   --->   "%store_ln73 = store i32 %add_ln73, i11 %bucket_addr" [sort_radix.c:73]   --->   Operation 64 'store' 'store_ln73' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 65 [1/1] (0.38ns)   --->   "%store_ln73 = store i32 %add_ln73, i32 %reuse_reg" [sort_radix.c:73]   --->   Operation 65 'store' 'store_ln73' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln69 = br void %for.inc.i73" [sort_radix.c:69]   --->   Operation 66 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2.23ns
The critical path consists of the following:
	'alloca' operation ('blockID') [8]  (0 ns)
	'load' operation ('blockID_load', sort_radix.c:68) on local variable 'blockID' [29]  (0 ns)
	'add' operation ('add_ln68_2', sort_radix.c:68) [34]  (0.725 ns)
	'select' operation ('select_ln65_2', sort_radix.c:65) [35]  (0.303 ns)
	'getelementptr' operation ('a_addr', sort_radix.c:70) [42]  (0 ns)
	'load' operation ('a_load', sort_radix.c:70) on array 'a' [43]  (1.2 ns)

 <State 2>: 3.46ns
The critical path consists of the following:
	'load' operation ('a_load', sort_radix.c:70) on array 'a' [43]  (1.2 ns)
	'ashr' operation ('ashr_ln70', sort_radix.c:70) [44]  (1.05 ns)
	'getelementptr' operation ('bucket_addr', sort_radix.c:72) [48]  (0 ns)
	'load' operation ('bucket_load', sort_radix.c:72) on array 'bucket' [51]  (1.2 ns)

 <State 3>: 3.51ns
The critical path consists of the following:
	'load' operation ('bucket_load', sort_radix.c:72) on array 'bucket' [51]  (1.2 ns)
	'select' operation ('reuse_select', sort_radix.c:72) [53]  (0.227 ns)
	'add' operation ('add_ln73', sort_radix.c:73) [57]  (0.88 ns)
	'store' operation ('store_ln73', sort_radix.c:73) of variable 'add_ln73', sort_radix.c:73 on array 'bucket' [58]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
