

================================================================
== Vitis HLS Report for 'conv2'
================================================================
* Date:           Sun Nov  5 00:33:59 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.390 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  233807631|  233832111|  2.338 sec|  2.338 sec|  233807631|  233832111|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----------+-----------+-------------------+-----------+-----------+------+----------+
        |                 |    Latency (cycles)   |     Iteration     |  Initiation Interval  | Trip |          |
        |    Loop Name    |    min    |    max    |      Latency      |  achieved |   target  | Count| Pipelined|
        +-----------------+-----------+-----------+-------------------+-----------+-----------+------+----------+
        |- TILE_ROW       |  233807630|  233832110|  2750678 ~ 2750966|          -|          -|    85|        no|
        | + TILE_OUT      |    2701696|    2701984|    337712 ~ 337748|          -|          -|     8|        no|
        |  ++ OUT_IN_ROW  |     321792|     321792|                419|          -|          -|   768|        no|
        |  ++ EXPORT      |      12548|      12584|        3137 ~ 3146|          -|          -|     4|        no|
        |   +++ BH        |       3134|       3142|               1567|          -|          -|     2|        no|
        |  ++ CLEAR       |       3108|       3108|                777|          -|          -|     4|        no|
        +-----------------+-----------+-----------+-------------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 2 
12 --> 13 
13 --> 14 16 
14 --> 15 
15 --> 13 
16 --> 17 35 
17 --> 18 
18 --> 19 26 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 16 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 18 
35 --> 36 11 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 35 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 41 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_biases, void @empty_16, i32 0, i32 0, void @empty_19, i32 4294967295, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i3, void @empty_9, i32 0, i32 0, void @empty_19, i32 0, i32 512, void @empty_26, void @empty_36, void @empty_19, i32 16, i32 16, i32 256, i32 256, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w2, void @empty_9, i32 0, i32 0, void @empty_19, i32 0, i32 512, void @empty_27, void @empty_36, void @empty_19, i32 16, i32 16, i32 256, i32 256, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_9, i32 0, i32 0, void @empty_19, i32 0, i32 512, void @empty_28, void @empty_36, void @empty_19, i32 16, i32 16, i32 256, i32 256, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv2.cpp:36]   --->   Operation 46 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_weights" [src/conv2.cpp:36]   --->   Operation 47 'read' 'conv2_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv2.cpp:36]   --->   Operation 48 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv2_weights_read, i32 2, i32 63" [src/conv2.cpp:36]   --->   Operation 49 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i62 %trunc_ln" [src/conv2.cpp:36]   --->   Operation 50 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%w2_addr = getelementptr i32 %w2, i64 %sext_ln36" [src/conv2.cpp:36]   --->   Operation 51 'getelementptr' 'w2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 0, i8 %h" [src/conv2.cpp:32]   --->   Operation 52 'store' 'store_ln32' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TILE_OUT" [src/conv2.cpp:32]   --->   Operation 53 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.87>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%h_3 = load i8 %h" [src/conv2.cpp:32]   --->   Operation 54 'load' 'h_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.76ns)   --->   "%icmp_ln32 = icmp_eq  i8 %h_3, i8 255" [src/conv2.cpp:32]   --->   Operation 55 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %TILE_OUT.split, void %for.end58" [src/conv2.cpp:32]   --->   Operation 56 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %h_3, i10 0" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 57 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i18 %shl_ln" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 58 'zext' 'zext_ln80' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln80_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %h_3, i2 0" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 59 'bitconcatenate' 'shl_ln80_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln80_1 = zext i10 %shl_ln80_1" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 60 'zext' 'zext_ln80_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.87ns)   --->   "%sub_ln80 = sub i19 %zext_ln80, i19 %zext_ln80_1" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 61 'sub' 'sub_ln80' <Predicate = (!icmp_ln32)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [2/2] (0.00ns)   --->   "%call_ln36 = call void @conv2_Pipeline_LOAD_INPUT_BH_L, i32 %i2, i64 %input_ftmap_read, i19 %sub_ln80, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i" [src/conv2.cpp:36]   --->   Operation 62 'call' 'call_ln36' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln58 = ret" [src/conv2.cpp:58]   --->   Operation 63 'ret' 'ret_ln58' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln36 = call void @conv2_Pipeline_LOAD_INPUT_BH_L, i32 %i2, i64 %input_ftmap_read, i19 %sub_ln80, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i" [src/conv2.cpp:36]   --->   Operation 64 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 65 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 65 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 66 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 66 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 67 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 67 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 68 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 68 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 69 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 69 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 70 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 70 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 71 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 71 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i8 %h_3" [src/conv2.cpp:105->src/conv2.cpp:55]   --->   Operation 72 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv2.cpp:32]   --->   Operation 73 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/conv2.cpp:32]   --->   Operation 74 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 75 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 76 [1/1] (0.42ns)   --->   "%br_ln36 = br void %OUT" [src/conv2.cpp:36]   --->   Operation 76 'br' 'br_ln36' <Predicate = true> <Delay = 0.42>

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%indvar = phi i4 %add_ln36_1, void %_Z23export_output_buffer_c2PA3_A255_fPA255_S_Pfii.exit, i4 0, void %TILE_OUT.split" [src/conv2.cpp:36]   --->   Operation 77 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%out = phi i6 %add_ln36, void %_Z23export_output_buffer_c2PA3_A255_fPA255_S_Pfii.exit, i6 0, void %TILE_OUT.split" [src/conv2.cpp:36]   --->   Operation 78 'phi' 'out' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.79ns)   --->   "%icmp_ln36 = icmp_eq  i4 %indvar, i4 8" [src/conv2.cpp:36]   --->   Operation 79 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 80 [1/1] (0.79ns)   --->   "%add_ln36_1 = add i4 %indvar, i4 1" [src/conv2.cpp:36]   --->   Operation 80 'add' 'add_ln36_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %OUT.split, void %for.inc53" [src/conv2.cpp:36]   --->   Operation 81 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [2/2] (0.00ns)   --->   "%call_ln36 = call void @conv2_Pipeline_LOAD_WEIGHTS_L, i32 %w2, i62 %trunc_ln, i32 %weight_buffer" [src/conv2.cpp:36]   --->   Operation 82 'call' 'call_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 83 [1/1] (0.76ns)   --->   "%add_ln32 = add i8 %h_3, i8 3" [src/conv2.cpp:32]   --->   Operation 83 'add' 'add_ln32' <Predicate = (icmp_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 %add_ln32, i8 %h" [src/conv2.cpp:32]   --->   Operation 84 'store' 'store_ln32' <Predicate = (icmp_ln36)> <Delay = 0.42>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TILE_OUT" [src/conv2.cpp:32]   --->   Operation 85 'br' 'br_ln32' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.42>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i6 %out" [src/conv2.cpp:104->src/conv2.cpp:55]   --->   Operation 86 'trunc' 'trunc_ln104' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv2.cpp:36]   --->   Operation 87 'speclooptripcount' 'speclooptripcount_ln36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/conv2.cpp:36]   --->   Operation 88 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/2] (0.00ns)   --->   "%call_ln36 = call void @conv2_Pipeline_LOAD_WEIGHTS_L, i32 %w2, i62 %trunc_ln, i32 %weight_buffer" [src/conv2.cpp:36]   --->   Operation 89 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 90 [1/1] (0.42ns)   --->   "%br_ln40 = br void %COL" [src/conv2.cpp:40]   --->   Operation 90 'br' 'br_ln40' <Predicate = true> <Delay = 0.42>

State 13 <SV = 12> <Delay = 5.97>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%indvar_flatten63 = phi i10 %add_ln40_1, void %for.inc47, i10 0, void %OUT.split" [src/conv2.cpp:40]   --->   Operation 91 'phi' 'indvar_flatten63' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%o = phi i3 %select_ln40_1, void %for.inc47, i3 0, void %OUT.split" [src/conv2.cpp:40]   --->   Operation 92 'phi' 'o' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%indvar_flatten32 = phi i9 %select_ln41_3, void %for.inc47, i9 0, void %OUT.split" [src/conv2.cpp:41]   --->   Operation 93 'phi' 'indvar_flatten32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%i = phi i7 %select_ln41_1, void %for.inc47, i7 0, void %OUT.split" [src/conv2.cpp:41]   --->   Operation 94 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%r = phi i2 %add_ln45, void %for.inc47, i2 0, void %OUT.split" [src/conv2.cpp:45]   --->   Operation 95 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i7 %i" [src/conv2.cpp:43]   --->   Operation 96 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln43_1 = trunc i3 %o" [src/conv2.cpp:43]   --->   Operation 97 'trunc' 'trunc_ln43_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%lshr_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln43_1, i6 %trunc_ln43" [src/conv2.cpp:43]   --->   Operation 98 'bitconcatenate' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (0.78ns)   --->   "%icmp_ln40 = icmp_eq  i10 %indvar_flatten63, i10 768" [src/conv2.cpp:40]   --->   Operation 99 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 100 [1/1] (0.78ns)   --->   "%add_ln40_1 = add i10 %indvar_flatten63, i10 1" [src/conv2.cpp:40]   --->   Operation 100 'add' 'add_ln40_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc47, void %BH.i23.preheader" [src/conv2.cpp:40]   --->   Operation 101 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (0.67ns)   --->   "%add_ln40 = add i3 %o, i3 1" [src/conv2.cpp:40]   --->   Operation 102 'add' 'add_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 103 [1/1] (0.77ns)   --->   "%icmp_ln41 = icmp_eq  i9 %indvar_flatten32, i9 192" [src/conv2.cpp:41]   --->   Operation 103 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 104 [1/1] (0.36ns)   --->   "%select_ln40 = select i1 %icmp_ln41, i7 0, i7 %i" [src/conv2.cpp:40]   --->   Operation 104 'select' 'select_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 105 [1/1] (0.20ns)   --->   "%select_ln40_1 = select i1 %icmp_ln41, i3 %add_ln40, i3 %o" [src/conv2.cpp:40]   --->   Operation 105 'select' 'select_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i3 %select_ln40_1" [src/conv2.cpp:50]   --->   Operation 106 'zext' 'zext_ln50' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln40_1, i2 0" [src/conv2.cpp:50]   --->   Operation 107 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln50_28 = zext i5 %tmp_s" [src/conv2.cpp:50]   --->   Operation 108 'zext' 'zext_ln50_28' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.78ns)   --->   "%sub_ln50 = sub i6 %zext_ln50_28, i6 %zext_ln50" [src/conv2.cpp:50]   --->   Operation 109 'sub' 'sub_ln50' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i6 %sub_ln50" [src/conv2.cpp:40]   --->   Operation 110 'sext' 'sext_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%trunc_ln43_2 = trunc i3 %add_ln40" [src/conv2.cpp:43]   --->   Operation 111 'trunc' 'trunc_ln43_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%lshr_ln43_mid = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln43_2, i6 0" [src/conv2.cpp:43]   --->   Operation 112 'bitconcatenate' 'lshr_ln43_mid' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%select_ln40_2 = select i1 %icmp_ln41, i8 %lshr_ln43_mid, i8 %lshr_ln" [src/conv2.cpp:40]   --->   Operation 113 'select' 'select_ln40_2' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln40)   --->   "%xor_ln40 = xor i1 %icmp_ln41, i1 1" [src/conv2.cpp:40]   --->   Operation 114 'xor' 'xor_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 115 [1/1] (0.54ns)   --->   "%icmp_ln45 = icmp_eq  i2 %r, i2 3" [src/conv2.cpp:45]   --->   Operation 115 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln40)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 116 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln40 = and i1 %icmp_ln45, i1 %xor_ln40" [src/conv2.cpp:40]   --->   Operation 116 'and' 'and_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 117 [1/1] (0.77ns)   --->   "%add_ln41 = add i7 %select_ln40, i7 1" [src/conv2.cpp:41]   --->   Operation 117 'add' 'add_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln41)   --->   "%or_ln41 = or i1 %and_ln40, i1 %icmp_ln41" [src/conv2.cpp:41]   --->   Operation 118 'or' 'or_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln41 = select i1 %or_ln41, i2 0, i2 %r" [src/conv2.cpp:41]   --->   Operation 119 'select' 'select_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (0.36ns)   --->   "%select_ln41_1 = select i1 %and_ln40, i7 %add_ln41, i7 %select_ln40" [src/conv2.cpp:41]   --->   Operation 120 'select' 'select_ln41_1' <Predicate = (!icmp_ln40)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln50_29 = zext i7 %select_ln41_1" [src/conv2.cpp:50]   --->   Operation 121 'zext' 'zext_ln50_29' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %select_ln41_1, i2 0" [src/conv2.cpp:50]   --->   Operation 122 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln50_30 = zext i9 %p_shl1" [src/conv2.cpp:50]   --->   Operation 123 'zext' 'zext_ln50_30' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.77ns)   --->   "%sub_ln50_1 = sub i10 %zext_ln50_30, i10 %zext_ln50_29" [src/conv2.cpp:50]   --->   Operation 124 'sub' 'sub_ln50_1' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i10 %sub_ln50_1" [src/conv2.cpp:43]   --->   Operation 125 'sext' 'sext_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%trunc_ln43_3 = trunc i7 %add_ln41" [src/conv2.cpp:43]   --->   Operation 126 'trunc' 'trunc_ln43_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%trunc_ln43_4 = trunc i3 %select_ln40_1" [src/conv2.cpp:43]   --->   Operation 127 'trunc' 'trunc_ln43_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%lshr_ln43_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln43_4, i6 %trunc_ln43_3" [src/conv2.cpp:43]   --->   Operation 128 'bitconcatenate' 'lshr_ln43_mid1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln41_2 = select i1 %and_ln40, i8 %lshr_ln43_mid1, i8 %select_ln40_2" [src/conv2.cpp:41]   --->   Operation 129 'select' 'select_ln41_2' <Predicate = (!icmp_ln40)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i8 %select_ln41_2" [src/conv2.cpp:41]   --->   Operation 130 'zext' 'zext_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%weight_buffer_addr = getelementptr i32 %weight_buffer, i64 0, i64 %zext_ln41" [src/conv2.cpp:43]   --->   Operation 131 'getelementptr' 'weight_buffer_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 132 [2/2] (1.23ns)   --->   "%weight_buffer_load = load i8 %weight_buffer_addr" [src/conv2.cpp:41]   --->   Operation 132 'load' 'weight_buffer_load' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln50_31 = zext i2 %select_ln41" [src/conv2.cpp:50]   --->   Operation 133 'zext' 'zext_ln50_31' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln50_32 = zext i2 %select_ln41" [src/conv2.cpp:50]   --->   Operation 134 'zext' 'zext_ln50_32' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.78ns)   --->   "%add_ln50 = add i11 %sext_ln43, i11 %zext_ln50_32" [src/conv2.cpp:50]   --->   Operation 135 'add' 'add_ln50' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i11 %add_ln50" [src/conv2.cpp:50]   --->   Operation 136 'sext' 'sext_ln50' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (2.14ns)   --->   "%mul_ln50 = mul i14 %sext_ln50, i14 85" [src/conv2.cpp:50]   --->   Operation 137 'mul' 'mul_ln50' <Predicate = (!icmp_ln40)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 138 [1/1] (0.78ns)   --->   "%add_ln50_1 = add i7 %sext_ln40, i7 %zext_ln50_31" [src/conv2.cpp:50]   --->   Operation 138 'add' 'add_ln50_1' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i7 %add_ln50_1" [src/conv2.cpp:45]   --->   Operation 139 'sext' 'sext_ln45' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (1.65ns)   --->   "%mul_ln45 = mul i10 %sext_ln45, i10 85" [src/conv2.cpp:45]   --->   Operation 140 'mul' 'mul_ln45' <Predicate = (!icmp_ln40)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 141 [1/1] (0.54ns)   --->   "%add_ln45 = add i2 %select_ln41, i2 1" [src/conv2.cpp:45]   --->   Operation 141 'add' 'add_ln45' <Predicate = (!icmp_ln40)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 142 [1/1] (0.77ns)   --->   "%add_ln41_1 = add i9 %indvar_flatten32, i9 1" [src/conv2.cpp:41]   --->   Operation 142 'add' 'add_ln41_1' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 143 [1/1] (0.39ns)   --->   "%select_ln41_3 = select i1 %icmp_ln41, i9 1, i9 %add_ln41_1" [src/conv2.cpp:41]   --->   Operation 143 'select' 'select_ln41_3' <Predicate = (!icmp_ln40)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 144 [1/1] (0.42ns)   --->   "%br_ln108 = br void %BH.i23" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 144 'br' 'br_ln108' <Predicate = (icmp_ln40)> <Delay = 0.42>

State 14 <SV = 13> <Delay = 1.23>
ST_14 : Operation 145 [1/2] (1.23ns)   --->   "%weight_buffer_load = load i8 %weight_buffer_addr" [src/conv2.cpp:41]   --->   Operation 145 'load' 'weight_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%bitcast_ln41 = bitcast i32 %weight_buffer_load" [src/conv2.cpp:41]   --->   Operation 146 'bitcast' 'bitcast_ln41' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 147 [2/2] (0.00ns)   --->   "%call_ln41 = call void @conv2_Pipeline_COL, i32 %bitcast_ln41, i14 %mul_ln50, i10 %mul_ln45, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:41]   --->   Operation 147 'call' 'call_ln41' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUT_IN_ROW_str"   --->   Operation 148 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 149 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @IN_ROW_str"   --->   Operation 150 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [src/conv2.cpp:45]   --->   Operation 151 'specloopname' 'specloopname_ln45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 152 [1/2] (0.00ns)   --->   "%call_ln41 = call void @conv2_Pipeline_COL, i32 %bitcast_ln41, i14 %mul_ln50, i10 %mul_ln45, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:41]   --->   Operation 152 'call' 'call_ln41' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln45 = br void %COL" [src/conv2.cpp:45]   --->   Operation 153 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>

State 16 <SV = 13> <Delay = 4.36>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "%bout_1 = phi i3 %add_ln108, void %for.inc48.i, i3 0, void %BH.i23.preheader" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 154 'phi' 'bout_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 155 [1/1] (0.67ns)   --->   "%icmp_ln108 = icmp_eq  i3 %bout_1, i3 4" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 155 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 156 [1/1] (0.67ns)   --->   "%add_ln108 = add i3 %bout_1, i3 1" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 156 'add' 'add_ln108' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %BH.i23.split, void %BW.i.i.preheader" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 157 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i3 %bout_1" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 158 'zext' 'zext_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_16 : Operation 159 [1/1] (0.78ns)   --->   "%empty_353 = add i5 %zext_ln108, i5 %trunc_ln104" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 159 'add' 'empty_353' <Predicate = (!icmp_ln108)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "%p_cast19 = zext i5 %empty_353" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 160 'zext' 'p_cast19' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "%p_cast6 = zext i5 %empty_353" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 161 'zext' 'p_cast6' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "%conv2_biases_addr = getelementptr i32 %conv2_biases, i64 0, i64 %p_cast19" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 162 'getelementptr' 'conv2_biases_addr' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_16 : Operation 163 [2/2] (1.23ns)   --->   "%conv2_biases_load = load i5 %conv2_biases_addr" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 163 'load' 'conv2_biases_load' <Predicate = (!icmp_ln108)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 164 [1/1] (2.49ns)   --->   "%mul_ln112 = mul i23 %p_cast6, i23 260100" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 164 'mul' 'mul_ln112' <Predicate = (!icmp_ln108)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i23 %mul_ln112" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 165 'zext' 'zext_ln112' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (1.08ns)   --->   "%add_ln112 = add i64 %zext_ln112, i64 %output_ftmap_read" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 166 'add' 'add_ln112' <Predicate = (!icmp_ln108)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 167 [1/1] (0.42ns)   --->   "%br_ln62 = br void %BW.i.i" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 167 'br' 'br_ln62' <Predicate = (icmp_ln108)> <Delay = 0.42>

State 17 <SV = 14> <Delay = 1.23>
ST_17 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i3 %bout_1" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 168 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %bout_1, i2 0" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 169 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln115_3 = zext i5 %tmp_29" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 170 'zext' 'zext_ln115_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 171 [1/1] (0.78ns)   --->   "%sub_ln115 = sub i6 %zext_ln115_3, i6 %zext_ln115" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 171 'sub' 'sub_ln115' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln108 = sext i6 %sub_ln115" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 172 'sext' 'sext_ln108' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "%speclooptripcount_ln108 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 173 'speclooptripcount' 'speclooptripcount_ln108' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 174 'specloopname' 'specloopname_ln108' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 175 [1/2] (1.23ns)   --->   "%conv2_biases_load = load i5 %conv2_biases_addr" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 175 'load' 'conv2_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 176 [1/1] (0.00ns)   --->   "%empty_354 = bitcast i32 %conv2_biases_load" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 176 'bitcast' 'empty_354' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 177 [1/1] (0.42ns)   --->   "%br_ln109 = br void %RELU.0.i" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 177 'br' 'br_ln109' <Predicate = true> <Delay = 0.42>

State 18 <SV = 15> <Delay = 4.45>
ST_18 : Operation 178 [1/1] (0.00ns)   --->   "%bh = phi i3 %add_ln109, void %for.body8.1.i.preheader, i3 0, void %BH.i23.split" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 178 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 179 [1/1] (0.67ns)   --->   "%icmp_ln109 = icmp_ult  i3 %bh, i3 3" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 179 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc48.i, void %RELU.0.i.split" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 180 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln115_4 = zext i3 %bh" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 181 'zext' 'zext_ln115_4' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 182 [1/1] (0.78ns)   --->   "%add_ln115 = add i7 %sext_ln108, i7 %zext_ln115_4" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 182 'add' 'add_ln115' <Predicate = (icmp_ln109)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln109 = sext i7 %add_ln115" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 183 'sext' 'sext_ln109' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 184 [1/1] (1.65ns)   --->   "%mul_ln109 = mul i10 %sext_ln109, i10 85" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 184 'mul' 'mul_ln109' <Predicate = (icmp_ln109)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i3 %bh" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 185 'trunc' 'trunc_ln109' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i3 %bh" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 186 'zext' 'zext_ln109' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 187 [2/2] (2.02ns)   --->   "%call_ln109 = call void @conv2_Pipeline_RELU, i10 %mul_ln109, i32 %empty_354, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 187 'call' 'call_ln109' <Predicate = (icmp_ln109)> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 188 [1/1] (0.76ns)   --->   "%add_ln112_1 = add i9 %zext_ln109, i9 %zext_ln105" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 188 'add' 'add_ln112_1' <Predicate = (icmp_ln109)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 189 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln112_1, i10 0" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 189 'bitconcatenate' 'shl_ln1' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i19 %shl_ln1" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 190 'zext' 'zext_ln112_1' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 191 [1/1] (0.00ns)   --->   "%shl_ln112_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln112_1, i2 0" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 191 'bitconcatenate' 'shl_ln112_1' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln112_2 = zext i11 %shl_ln112_1" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 192 'zext' 'zext_ln112_2' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 193 [1/1] (0.88ns)   --->   "%sub_ln112 = sub i20 %zext_ln112_1, i20 %zext_ln112_2" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 193 'sub' 'sub_ln112' <Predicate = (icmp_ln109)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln112 = sext i20 %sub_ln112" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 194 'sext' 'sext_ln112' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 195 [1/1] (1.08ns)   --->   "%add_ln112_2 = add i64 %sext_ln112, i64 %add_ln112" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 195 'add' 'add_ln112_2' <Predicate = (icmp_ln109)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln112_2, i32 2, i32 63" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 196 'partselect' 'trunc_ln2' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 197 [1/1] (0.00ns)   --->   "%or_ln112 = or i2 %trunc_ln109, i2 1" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 197 'or' 'or_ln112' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln112_3 = zext i2 %or_ln112" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 198 'zext' 'zext_ln112_3' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 199 [1/1] (0.76ns)   --->   "%add_ln112_3 = add i9 %zext_ln112_3, i9 %zext_ln105" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 199 'add' 'add_ln112_3' <Predicate = (icmp_ln109)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 200 [1/1] (0.00ns)   --->   "%shl_ln112_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln112_3, i10 0" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 200 'bitconcatenate' 'shl_ln112_2' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln112_4 = zext i19 %shl_ln112_2" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 201 'zext' 'zext_ln112_4' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 202 [1/1] (0.00ns)   --->   "%shl_ln112_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln112_3, i2 0" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 202 'bitconcatenate' 'shl_ln112_3' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln112_5 = zext i11 %shl_ln112_3" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 203 'zext' 'zext_ln112_5' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 204 [1/1] (0.88ns)   --->   "%sub_ln112_1 = sub i20 %zext_ln112_4, i20 %zext_ln112_5" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 204 'sub' 'sub_ln112_1' <Predicate = (icmp_ln109)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln112_1 = sext i20 %sub_ln112_1" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 205 'sext' 'sext_ln112_1' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 206 [1/1] (1.08ns)   --->   "%add_ln112_4 = add i64 %sext_ln112_1, i64 %add_ln112" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 206 'add' 'add_ln112_4' <Predicate = (icmp_ln109)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln115_5 = zext i2 %or_ln112" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 207 'zext' 'zext_ln115_5' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 208 [1/1] (0.78ns)   --->   "%add_ln115_1 = add i7 %sext_ln108, i7 %zext_ln115_5" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 208 'add' 'add_ln115_1' <Predicate = (icmp_ln109)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 209 [1/1] (0.54ns)   --->   "%icmp_ln109_1 = icmp_eq  i2 %or_ln112, i2 3" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 209 'icmp' 'icmp_ln109_1' <Predicate = (icmp_ln109)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 7.30>
ST_19 : Operation 210 [1/2] (0.00ns)   --->   "%call_ln109 = call void @conv2_Pipeline_RELU, i10 %mul_ln109, i32 %empty_354, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 210 'call' 'call_ln109' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln122 = sext i62 %trunc_ln2" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 211 'sext' 'sext_ln122' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 212 [1/1] (0.00ns)   --->   "%i3_addr = getelementptr i32 %i3, i64 %sext_ln122" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 212 'getelementptr' 'i3_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 213 [1/1] (7.30ns)   --->   "%empty_355 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 213 'writereq' 'empty_355' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 17> <Delay = 2.02>
ST_20 : Operation 214 [2/2] (2.02ns)   --->   "%call_ln122 = call void @conv2_Pipeline_5, i32 %i3, i62 %trunc_ln2, i10 %mul_ln109, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 214 'call' 'call_ln122' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 18> <Delay = 0.00>
ST_21 : Operation 215 [1/2] (0.00ns)   --->   "%call_ln122 = call void @conv2_Pipeline_5, i32 %i3, i62 %trunc_ln2, i10 %mul_ln109, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 215 'call' 'call_ln122' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 19> <Delay = 7.30>
ST_22 : Operation 216 [5/5] (7.30ns)   --->   "%empty_356 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 216 'writeresp' 'empty_356' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 20> <Delay = 7.30>
ST_23 : Operation 217 [4/5] (7.30ns)   --->   "%empty_356 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 217 'writeresp' 'empty_356' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 21> <Delay = 7.30>
ST_24 : Operation 218 [3/5] (7.30ns)   --->   "%empty_356 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 218 'writeresp' 'empty_356' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 22> <Delay = 7.30>
ST_25 : Operation 219 [2/5] (7.30ns)   --->   "%empty_356 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 219 'writeresp' 'empty_356' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 23> <Delay = 7.30>
ST_26 : Operation 220 [1/1] (0.00ns)   --->   "%speclooptripcount_ln109 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 220 'speclooptripcount' 'speclooptripcount_ln109' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_26 : Operation 221 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 221 'specloopname' 'specloopname_ln109' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_26 : Operation 222 [1/5] (7.30ns)   --->   "%empty_356 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 222 'writeresp' 'empty_356' <Predicate = (icmp_ln109)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln109_1 = sext i7 %add_ln115_1" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 223 'sext' 'sext_ln109_1' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_26 : Operation 224 [1/1] (1.65ns)   --->   "%mul_ln109_1 = mul i10 %sext_ln109_1, i10 85" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 224 'mul' 'mul_ln109_1' <Predicate = (icmp_ln109)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109_1, void %for.body8.1.i.preheader, void %for.inc48.i" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 225 'br' 'br_ln109' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_26 : Operation 226 [2/2] (2.02ns)   --->   "%call_ln109 = call void @conv2_Pipeline_RELU6, i10 %mul_ln109_1, i32 %empty_354, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 226 'call' 'call_ln109' <Predicate = (icmp_ln109 & !icmp_ln109_1)> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln122_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln112_4, i32 2, i32 63" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 227 'partselect' 'trunc_ln122_1' <Predicate = (icmp_ln109 & !icmp_ln109_1)> <Delay = 0.00>
ST_26 : Operation 228 [1/1] (0.67ns)   --->   "%add_ln109 = add i3 %bh, i3 2" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 228 'add' 'add_ln109' <Predicate = (icmp_ln109 & !icmp_ln109_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln108 = br void %BH.i23" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 229 'br' 'br_ln108' <Predicate = (icmp_ln109_1) | (!icmp_ln109)> <Delay = 0.00>

State 27 <SV = 24> <Delay = 7.30>
ST_27 : Operation 230 [1/2] (0.00ns)   --->   "%call_ln109 = call void @conv2_Pipeline_RELU6, i10 %mul_ln109_1, i32 %empty_354, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 230 'call' 'call_ln109' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln122_1 = sext i62 %trunc_ln122_1" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 231 'sext' 'sext_ln122_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 232 [1/1] (0.00ns)   --->   "%i3_addr_1 = getelementptr i32 %i3, i64 %sext_ln122_1" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 232 'getelementptr' 'i3_addr_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 233 [1/1] (7.30ns)   --->   "%empty_357 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %i3_addr_1, i32 255" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 233 'writereq' 'empty_357' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 25> <Delay = 2.02>
ST_28 : Operation 234 [2/2] (2.02ns)   --->   "%call_ln122 = call void @conv2_Pipeline_7, i32 %i3, i62 %trunc_ln122_1, i10 %mul_ln109_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 234 'call' 'call_ln122' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 26> <Delay = 0.00>
ST_29 : Operation 235 [1/2] (0.00ns)   --->   "%call_ln122 = call void @conv2_Pipeline_7, i32 %i3, i62 %trunc_ln122_1, i10 %mul_ln109_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 235 'call' 'call_ln122' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 27> <Delay = 7.30>
ST_30 : Operation 236 [5/5] (7.30ns)   --->   "%empty_358 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr_1" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 236 'writeresp' 'empty_358' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 28> <Delay = 7.30>
ST_31 : Operation 237 [4/5] (7.30ns)   --->   "%empty_358 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr_1" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 237 'writeresp' 'empty_358' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 29> <Delay = 7.30>
ST_32 : Operation 238 [3/5] (7.30ns)   --->   "%empty_358 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr_1" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 238 'writeresp' 'empty_358' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 30> <Delay = 7.30>
ST_33 : Operation 239 [2/5] (7.30ns)   --->   "%empty_358 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr_1" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 239 'writeresp' 'empty_358' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 31> <Delay = 7.30>
ST_34 : Operation 240 [1/5] (7.30ns)   --->   "%empty_358 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr_1" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 240 'writeresp' 'empty_358' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln109 = br void %RELU.0.i" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 241 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>

State 35 <SV = 14> <Delay = 0.78>
ST_35 : Operation 242 [1/1] (0.00ns)   --->   "%o_1 = phi i3 %add_ln62, void %BW.i.i.split, i3 0, void %BW.i.i.preheader" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 242 'phi' 'o_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i3 %o_1" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 243 'trunc' 'trunc_ln62' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 244 [1/1] (0.67ns)   --->   "%icmp_ln62 = icmp_eq  i3 %o_1, i3 4" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 244 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 245 [1/1] (0.67ns)   --->   "%add_ln62 = add i3 %o_1, i3 1" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 245 'add' 'add_ln62' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %BW.i.i.split, void %_Z23export_output_buffer_c2PA3_A255_fPA255_S_Pfii.exit" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 246 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i3 %o_1" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 247 'zext' 'zext_ln67' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_35 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %trunc_ln62, i8 0" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 248 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_35 : Operation 249 [1/1] (0.78ns)   --->   "%sub_ln67 = sub i10 %tmp_30, i10 %zext_ln67" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 249 'sub' 'sub_ln67' <Predicate = (!icmp_ln62)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 250 [2/2] (0.00ns)   --->   "%call_ln67 = call void @conv2_Pipeline_BW, i10 %sub_ln67, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 250 'call' 'call_ln67' <Predicate = (!icmp_ln62)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 251 [1/1] (0.78ns)   --->   "%add_ln36 = add i6 %out, i6 4" [src/conv2.cpp:36]   --->   Operation 251 'add' 'add_ln36' <Predicate = (icmp_ln62)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln36 = br void %OUT" [src/conv2.cpp:36]   --->   Operation 252 'br' 'br_ln36' <Predicate = (icmp_ln62)> <Delay = 0.00>

State 36 <SV = 15> <Delay = 0.00>
ST_36 : Operation 253 [1/2] (0.00ns)   --->   "%call_ln67 = call void @conv2_Pipeline_BW, i10 %sub_ln67, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 253 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 16> <Delay = 0.78>
ST_37 : Operation 254 [1/1] (0.78ns)   --->   "%add_ln67 = add i10 %sub_ln67, i10 85" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 254 'add' 'add_ln67' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 255 [2/2] (0.00ns)   --->   "%call_ln67 = call void @conv2_Pipeline_BW7, i10 %add_ln67, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 255 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 17> <Delay = 0.00>
ST_38 : Operation 256 [1/2] (0.00ns)   --->   "%call_ln67 = call void @conv2_Pipeline_BW7, i10 %add_ln67, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 256 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 18> <Delay = 0.78>
ST_39 : Operation 257 [1/1] (0.78ns)   --->   "%add_ln67_1 = add i10 %sub_ln67, i10 170" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 257 'add' 'add_ln67_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 258 [2/2] (0.00ns)   --->   "%call_ln67 = call void @conv2_Pipeline_BW8, i10 %add_ln67_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 258 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 19> <Delay = 0.00>
ST_40 : Operation 259 [1/1] (0.00ns)   --->   "%speclooptripcount_ln62 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 259 'speclooptripcount' 'speclooptripcount_ln62' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 260 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 260 'specloopname' 'specloopname_ln62' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 261 [1/2] (0.00ns)   --->   "%call_ln67 = call void @conv2_Pipeline_BW8, i10 %add_ln67_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 261 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln62 = br void %BW.i.i" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 262 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('h') [15]  (0.000 ns)
	'store' operation ('store_ln32', src/conv2.cpp:32) of constant 0 on local variable 'h' [26]  (0.427 ns)

 <State 2>: 0.873ns
The critical path consists of the following:
	'load' operation ('h', src/conv2.cpp:32) on local variable 'h' [29]  (0.000 ns)
	'sub' operation ('sub_ln80', src/conv2.cpp:80->src/conv2.cpp:34) [40]  (0.873 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:36) on port 'w2' (src/conv2.cpp:36) [42]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:36) on port 'w2' (src/conv2.cpp:36) [42]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:36) on port 'w2' (src/conv2.cpp:36) [42]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:36) on port 'w2' (src/conv2.cpp:36) [42]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:36) on port 'w2' (src/conv2.cpp:36) [42]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:36) on port 'w2' (src/conv2.cpp:36) [42]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:36) on port 'w2' (src/conv2.cpp:36) [42]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:36) on port 'w2' (src/conv2.cpp:36) [42]  (7.300 ns)

 <State 11>: 1.224ns
The critical path consists of the following:
	'add' operation ('add_ln32', src/conv2.cpp:32) [224]  (0.765 ns)
	'store' operation ('store_ln32', src/conv2.cpp:32) of variable 'add_ln32', src/conv2.cpp:32 on local variable 'h' [225]  (0.427 ns)
	blocking operation 0.032 ns on control path)

 <State 12>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten63', src/conv2.cpp:40) with incoming values : ('add_ln40_1', src/conv2.cpp:40) [57]  (0.427 ns)

 <State 13>: 5.972ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten32', src/conv2.cpp:41) with incoming values : ('select_ln41_3', src/conv2.cpp:41) [59]  (0.000 ns)
	'icmp' operation ('icmp_ln41', src/conv2.cpp:41) [72]  (0.776 ns)
	'select' operation ('select_ln40', src/conv2.cpp:40) [73]  (0.360 ns)
	'add' operation ('add_ln41', src/conv2.cpp:41) [86]  (0.773 ns)
	'select' operation ('select_ln41_1', src/conv2.cpp:41) [90]  (0.360 ns)
	'sub' operation ('sub_ln50_1', src/conv2.cpp:50) [94]  (0.776 ns)
	'add' operation ('add_ln50', src/conv2.cpp:50) [106]  (0.787 ns)
	'mul' operation ('mul_ln50', src/conv2.cpp:50) [108]  (2.140 ns)

 <State 14>: 1.237ns
The critical path consists of the following:
	'load' operation ('weight_buffer_load', src/conv2.cpp:41) on array 'weight_buffer' [102]  (1.237 ns)

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 4.364ns
The critical path consists of the following:
	'phi' operation ('bout', src/conv2.cpp:108->src/conv2.cpp:55) with incoming values : ('add_ln108', src/conv2.cpp:108->src/conv2.cpp:55) [121]  (0.000 ns)
	'add' operation ('empty_353', src/conv2.cpp:108->src/conv2.cpp:55) [134]  (0.789 ns)
	'mul' operation ('mul_ln112', src/conv2.cpp:112->src/conv2.cpp:55) [140]  (2.490 ns)
	'add' operation ('add_ln112', src/conv2.cpp:112->src/conv2.cpp:55) [142]  (1.085 ns)

 <State 17>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv2_biases_load', src/conv2.cpp:108->src/conv2.cpp:55) on array 'conv2_biases' [138]  (1.237 ns)

 <State 18>: 4.455ns
The critical path consists of the following:
	'phi' operation ('bh', src/conv2.cpp:109->src/conv2.cpp:55) with incoming values : ('add_ln109', src/conv2.cpp:109->src/conv2.cpp:55) [145]  (0.000 ns)
	'add' operation ('add_ln115', src/conv2.cpp:115->src/conv2.cpp:55) [150]  (0.781 ns)
	'mul' operation ('mul_ln109', src/conv2.cpp:109->src/conv2.cpp:55) [152]  (1.650 ns)
	'call' operation ('call_ln109', src/conv2.cpp:109->src/conv2.cpp:55) to 'conv2_Pipeline_RELU' [157]  (2.024 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('i3_addr', src/conv2.cpp:122->src/conv2.cpp:55) [168]  (0.000 ns)
	bus request operation ('empty_355', src/conv2.cpp:122->src/conv2.cpp:55) on port 'i3' (src/conv2.cpp:122->src/conv2.cpp:55) [169]  (7.300 ns)

 <State 20>: 2.024ns
The critical path consists of the following:
	'call' operation ('call_ln122', src/conv2.cpp:122->src/conv2.cpp:55) to 'conv2_Pipeline_5' [170]  (2.024 ns)

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_356', src/conv2.cpp:109->src/conv2.cpp:55) on port 'i3' (src/conv2.cpp:109->src/conv2.cpp:55) [181]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_356', src/conv2.cpp:109->src/conv2.cpp:55) on port 'i3' (src/conv2.cpp:109->src/conv2.cpp:55) [181]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_356', src/conv2.cpp:109->src/conv2.cpp:55) on port 'i3' (src/conv2.cpp:109->src/conv2.cpp:55) [181]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_356', src/conv2.cpp:109->src/conv2.cpp:55) on port 'i3' (src/conv2.cpp:109->src/conv2.cpp:55) [181]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_356', src/conv2.cpp:109->src/conv2.cpp:55) on port 'i3' (src/conv2.cpp:109->src/conv2.cpp:55) [181]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('i3_addr_1', src/conv2.cpp:122->src/conv2.cpp:55) [192]  (0.000 ns)
	bus request operation ('empty_357', src/conv2.cpp:122->src/conv2.cpp:55) on port 'i3' (src/conv2.cpp:122->src/conv2.cpp:55) [193]  (7.300 ns)

 <State 28>: 2.024ns
The critical path consists of the following:
	'call' operation ('call_ln122', src/conv2.cpp:122->src/conv2.cpp:55) to 'conv2_Pipeline_7' [194]  (2.024 ns)

 <State 29>: 0.000ns
The critical path consists of the following:

 <State 30>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_358', src/conv2.cpp:109->src/conv2.cpp:55) on port 'i3' (src/conv2.cpp:109->src/conv2.cpp:55) [195]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_358', src/conv2.cpp:109->src/conv2.cpp:55) on port 'i3' (src/conv2.cpp:109->src/conv2.cpp:55) [195]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_358', src/conv2.cpp:109->src/conv2.cpp:55) on port 'i3' (src/conv2.cpp:109->src/conv2.cpp:55) [195]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_358', src/conv2.cpp:109->src/conv2.cpp:55) on port 'i3' (src/conv2.cpp:109->src/conv2.cpp:55) [195]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_358', src/conv2.cpp:109->src/conv2.cpp:55) on port 'i3' (src/conv2.cpp:109->src/conv2.cpp:55) [195]  (7.300 ns)

 <State 35>: 0.787ns
The critical path consists of the following:
	'phi' operation ('o', src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55) with incoming values : ('add_ln62', src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55) [203]  (0.000 ns)
	'sub' operation ('sub_ln67', src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55) [211]  (0.787 ns)

 <State 36>: 0.000ns
The critical path consists of the following:

 <State 37>: 0.787ns
The critical path consists of the following:
	'add' operation ('add_ln67', src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55) [212]  (0.787 ns)

 <State 38>: 0.000ns
The critical path consists of the following:

 <State 39>: 0.787ns
The critical path consists of the following:
	'add' operation ('add_ln67_1', src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55) [213]  (0.787 ns)

 <State 40>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
