
*** Running vivado
    with args -log Lab_5_top_level_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab_5_top_level_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Lab_5_top_level_0_0.tcl -notrace
Command: synth_design -top Lab_5_top_level_0_0 -part xc7z010clg225-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'Lab_5_top_level_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27028 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 479.715 ; gain = 180.828
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Lab_5_top_level_0_0' [d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment.srcs/sources_1/bd/Lab_5/ip/Lab_5_top_level_0_0/synth/Lab_5_top_level_0_0.vhd:66]
	Parameter delay bound to: 200 - type: integer 
	Parameter baud_rate bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'top_level' declared at 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/top_level.vhd:34' bound to instance 'U0' of component 'top_level' [d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment.srcs/sources_1/bd/Lab_5/ip/Lab_5_top_level_0_0/synth/Lab_5_top_level_0_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'top_level' [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/top_level.vhd:45]
	Parameter delay bound to: 200 - type: integer 
	Parameter baud_rate bound to: 20 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/top_level.vhd:90]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/top_level.vhd:93]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/top_level.vhd:95]
WARNING: [Synth 8-614] signal 'reset_delay_len' is read in the process but is not in the sensitivity list [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/top_level.vhd:125]
	Parameter CNTR_MAX bound to: 16'b1111111111111111 
INFO: [Synth 8-3491] module 'btn_debounce_toggle' declared at 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/btn_debounce_toggle.vhd:32' bound to instance 'debounce_BTN_0' of component 'btn_debounce_toggle' [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/top_level.vhd:134]
INFO: [Synth 8-638] synthesizing module 'btn_debounce_toggle' [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/btn_debounce_toggle.vhd:42]
	Parameter CNTR_MAX bound to: 16'b1111111111111111 
INFO: [Synth 8-256] done synthesizing module 'btn_debounce_toggle' (1#1) [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/btn_debounce_toggle.vhd:42]
	Parameter CNTR_MAX bound to: 16'b1111111111111111 
INFO: [Synth 8-3491] module 'btn_debounce_toggle' declared at 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/btn_debounce_toggle.vhd:32' bound to instance 'debounce_BTN_1' of component 'btn_debounce_toggle' [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/top_level.vhd:142]
	Parameter CNTR_MAX bound to: 16'b1111111111111111 
INFO: [Synth 8-3491] module 'btn_debounce_toggle' declared at 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/btn_debounce_toggle.vhd:32' bound to instance 'debounce_BTN_2' of component 'btn_debounce_toggle' [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/top_level.vhd:150]
	Parameter in_size bound to: 4 - type: integer 
	Parameter out_size bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'out_LUT' declared at 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/out_LTU.vhd:12' bound to instance 'LUT' of component 'out_LUT' [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/top_level.vhd:158]
INFO: [Synth 8-638] synthesizing module 'out_LUT' [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/out_LTU.vhd:21]
	Parameter in_size bound to: 4 - type: integer 
	Parameter out_size bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'out_LUT' (2#1) [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/out_LTU.vhd:21]
	Parameter N bound to: 4 - type: integer 
	Parameter N2 bound to: 9 - type: integer 
	Parameter N1 bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'univ_bin_counter' declared at 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/univ_bin_counter.vhd:10' bound to instance 'counter' of component 'univ_bin_counter' [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/top_level.vhd:166]
INFO: [Synth 8-638] synthesizing module 'univ_bin_counter' [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/univ_bin_counter.vhd:22]
	Parameter N bound to: 4 - type: integer 
	Parameter N2 bound to: 9 - type: integer 
	Parameter N1 bound to: 0 - type: integer 
WARNING: [Synth 8-614] signal 'up' is read in the process but is not in the sensitivity list [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/univ_bin_counter.vhd:43]
WARNING: [Synth 8-614] signal 'clk_en' is read in the process but is not in the sensitivity list [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/univ_bin_counter.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'univ_bin_counter' (3#1) [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/univ_bin_counter.vhd:22]
	Parameter cnt_max bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'TTL_Serial_user_logic' declared at 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/TTL_user_logic.vhd:6' bound to instance 'TTL' of component 'TTL_Serial_user_logic' [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/top_level.vhd:182]
INFO: [Synth 8-638] synthesizing module 'TTL_Serial_user_logic' [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/TTL_user_logic.vhd:15]
	Parameter cnt_max bound to: 20 - type: integer 
	Parameter cnt_max bound to: 5208 - type: integer 
INFO: [Synth 8-3491] module 'TTL_serial' declared at 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/TTL_serial.vhd:8' bound to instance 'Inst_TTL_serial' of component 'TTL_serial' [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/TTL_user_logic.vhd:68]
INFO: [Synth 8-638] synthesizing module 'TTL_serial' [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/TTL_serial.vhd:21]
	Parameter cnt_max bound to: 5208 - type: integer 
WARNING: [Synth 8-614] signal 'clk_en' is read in the process but is not in the sensitivity list [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/TTL_serial.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'TTL_serial' (4#1) [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/TTL_serial.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'TTL_Serial_user_logic' (5#1) [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/TTL_user_logic.vhd:15]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'counter'. This will prevent further optimization [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/top_level.vhd:166]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'LUT'. This will prevent further optimization [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/top_level.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'top_level' (6#1) [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/top_level.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Lab_5_top_level_0_0' (7#1) [d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment.srcs/sources_1/bd/Lab_5/ip/Lab_5_top_level_0_0/synth/Lab_5_top_level_0_0.vhd:66]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 543.672 ; gain = 244.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 543.672 ; gain = 244.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 543.672 ; gain = 244.785
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TTL_serial'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                               00 |                               00
                   start |                               01 |                               01
                    send |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'TTL_serial'
WARNING: [Synth 8-327] inferring latch for variable 'reset_delay_len_reg' [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/top_level.vhd:126]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 543.672 ; gain = 244.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module btn_debounce_toggle 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module univ_bin_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TTL_serial 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
Module TTL_Serial_user_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module top_level 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'U0/TTL/data_wr_reg[6]' (FDE) to 'U0/TTL/data_wr_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/TTL/data_wr_reg[5]' (FDE) to 'U0/TTL/data_wr_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/TTL/Inst_TTL_serial/data_reg[6]' (FDE) to 'U0/TTL/Inst_TTL_serial/data_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/TTL/Inst_TTL_serial/data_reg[5]' (FDE) to 'U0/TTL/Inst_TTL_serial/data_reg[4]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 684.543 ; gain = 385.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 690.164 ; gain = 391.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 690.316 ; gain = 391.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 690.316 ; gain = 391.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 690.316 ; gain = 391.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 690.316 ; gain = 391.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 690.316 ; gain = 391.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 690.316 ; gain = 391.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 690.316 ; gain = 391.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    38|
|2     |LUT1   |    81|
|3     |LUT2   |     9|
|4     |LUT3   |     9|
|5     |LUT4   |    47|
|6     |LUT5   |    24|
|7     |LUT6   |    29|
|8     |FDCE   |     9|
|9     |FDPE   |     4|
|10    |FDRE   |   155|
|11    |LD     |    32|
|12    |LDC    |     1|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+----------------------+------+
|      |Instance              |Module                |Cells |
+------+----------------------+----------------------+------+
|1     |top                   |                      |   438|
|2     |  U0                  |top_level             |   438|
|3     |    LUT               |out_LUT               |    14|
|4     |    counter           |univ_bin_counter      |    24|
|5     |    TTL               |TTL_Serial_user_logic |   156|
|6     |      Inst_TTL_serial |TTL_serial            |    50|
|7     |    debounce_BTN_0    |btn_debounce_toggle   |    29|
|8     |    debounce_BTN_1    |btn_debounce_toggle_0 |    34|
|9     |    debounce_BTN_2    |btn_debounce_toggle_1 |    34|
+------+----------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 690.316 ; gain = 391.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 690.316 ; gain = 391.430
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 690.316 ; gain = 391.430
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 804.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  LD => LDCE: 32 instances
  LDC => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 804.719 ; gain = 505.832
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 804.719 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment.runs/Lab_5_top_level_0_0_synth_1/Lab_5_top_level_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1253.316 ; gain = 448.598
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1253.371 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment.runs/Lab_5_top_level_0_0_synth_1/Lab_5_top_level_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab_5_top_level_0_0_utilization_synth.rpt -pb Lab_5_top_level_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 10 23:00:35 2022...
