// Seed: 2603034779
module module_0 ();
  assign id_1 = 1;
  wire id_2;
  module_2(
      id_2, id_1, id_1, id_2, id_2, id_1, id_2, id_2, id_2, id_2, id_1, id_1, id_1
  );
endmodule
module module_1 (
    output tri  id_0,
    output tri1 id_1,
    output tri1 id_2
);
  id_4(
      1, 1
  ); module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_13 = id_13;
  wire id_14;
  wire id_15;
  id_16 :
  assert property (@(id_7) 1'b0 > 1)
  else;
endmodule
