Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Oct 12 16:06:01 2023
| Host         : stefano-Victus-by-HP-Laptop-16-e0xxx running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_nexys7_timing_summary_routed.rpt -pb top_nexys7_timing_summary_routed.pb -rpx top_nexys7_timing_summary_routed.rpx -warn_on_violation
| Design       : top_nexys7
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                                  Violations  
--------  --------  -------------------------------------------  ----------  
LUTAR-1   Warning   LUT drives async reset alert                 1           
SYNTH-10  Warning   Wide multiplier                              3           
SYNTH-15  Warning   Byte wide write enable not inferred          16          
ULMTCS-1  Warning   Control Sets use limits recommend reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.394        0.000                      0                18585        0.049        0.000                      0                18585        2.000        0.000                       0                  7640  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
sys_clk_pin     {0.000 5.000}      12.500          80.000          
  clk_50_unbuf  {0.000 12.500}     25.000          40.000          
  clk_fb_unbuf  {0.000 6.250}      12.500          80.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                       2.000        0.000                       0                     1  
  clk_50_unbuf        1.394        0.000                      0                18585        0.049        0.000                      0                18585       12.000        0.000                       0                  7636  
  clk_fb_unbuf                                                                                                                                                   10.345        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_50_unbuf                
(none)        clk_fb_unbuf                
(none)                      clk_50_unbuf  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         12.500
Sources:            { IO_CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         12.500      11.251     PLLE2_ADV_X1Y1  clkgen/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        12.500      40.133     PLLE2_ADV_X1Y1  clkgen/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         7.500       4.500      PLLE2_ADV_X1Y1  clkgen/pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         7.500       4.500      PLLE2_ADV_X1Y1  clkgen/pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         5.000       2.000      PLLE2_ADV_X1Y1  clkgen/pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         5.000       2.000      PLLE2_ADV_X1Y1  clkgen/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_unbuf
  To Clock:  clk_50_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        1.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/core_instr_rvalid_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        23.378ns  (logic 5.364ns (22.944%)  route 18.014ns (77.056%))
  Logic Levels:           26  (CARRY4=3 LUT4=2 LUT5=5 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 22.966 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.539    -2.435    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X54Y73         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDCE (Prop_fdce_C_Q)         0.518    -1.917 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][12]/Q
                         net (fo=48, routed)          2.629     0.712    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe[instr][bus_resp][rdata][12]
    SLICE_X12Y82         LUT5 (Prop_lut5_I1_O)        0.117     0.829 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[lsu_sext]_i_8/O
                         net (fo=2, routed)           0.361     1.190    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[lsu_sext]_i_8_n_0
    SLICE_X13Y82         LUT6 (Prop_lut6_I5_O)        0.331     1.521 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[lsu_sext]_i_3/O
                         net (fo=3, routed)           0.804     2.324    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[lsu_sext]_i_3_n_0
    SLICE_X15Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.448 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_6/O
                         net (fo=1, routed)           0.798     3.246    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_6_n_0
    SLICE_X28Y78         LUT6 (Prop_lut6_I0_O)        0.124     3.370 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_2/O
                         net (fo=10, routed)          0.578     3.948    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/trans_priv_lvl_q[1]_i_5_2
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     4.072 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_16/O
                         net (fo=1, routed)           0.433     4.506    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_16_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I1_O)        0.124     4.630 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_8/O
                         net (fo=2, routed)           0.650     5.280    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/if_id_pipe_o_reg[instr_valid]_0
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.404 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_5/O
                         net (fo=12, routed)          0.583     5.987    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/if_id_pipe_o_reg[instr_meta][tbljmp]_0
    SLICE_X29Y73         LUT6 (Prop_lut6_I3_O)        0.124     6.111 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_15__0/O
                         net (fo=1, routed)           0.263     6.374    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_9__1
    SLICE_X29Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.498 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_13__0/O
                         net (fo=1, routed)           0.595     7.093    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[6]_i_4
    SLICE_X36Y73         LUT4 (Prop_lut4_I1_O)        0.124     7.217 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_9__1/O
                         net (fo=63, routed)          1.363     8.580    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/ctrl_fsm[pc_mux][0]
    SLICE_X50Y73         LUT6 (Prop_lut6_I4_O)        0.124     8.704 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/trans_addr_q[3]_i_4/O
                         net (fo=1, routed)           0.000     8.704    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/addr_q_reg[3]
    SLICE_X50Y73         MUXF7 (Prop_muxf7_I1_O)      0.214     8.918 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q_reg[3]_i_2/O
                         net (fo=2, routed)           0.868     9.786    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/branch_addr_n[2]
    SLICE_X50Y61         LUT5 (Prop_lut5_I4_O)        0.297    10.083 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_q[3]_i_1/O
                         net (fo=36, routed)          1.342    11.425    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/D[1]
    SLICE_X58Y48         LUT5 (Prop_lut5_I0_O)        0.124    11.549 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_1140/O
                         net (fo=3, routed)           0.580    12.129    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_1140_n_0
    SLICE_X61Y50         LUT6 (Prop_lut6_I0_O)        0.124    12.253 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_1138/O
                         net (fo=1, routed)           0.578    12.831    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_1138_n_0
    SLICE_X58Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_994/O
                         net (fo=1, routed)           0.000    12.955    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[1]_i_452_0[0]
    SLICE_X58Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.487 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[1]_i_754/CO[3]
                         net (fo=1, routed)           0.000    13.487    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[1]_i_754_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.601 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[1]_i_452/CO[3]
                         net (fo=1, routed)           0.000    13.601    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[1]_i_452_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.829 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[1]_i_224/CO[2]
                         net (fo=1, routed)           1.077    14.907    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_26_2[0]
    SLICE_X53Y55         LUT5 (Prop_lut5_I4_O)        0.341    15.248 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_86/O
                         net (fo=1, routed)           1.300    16.548    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_13_1
    SLICE_X42Y69         LUT6 (Prop_lut6_I4_O)        0.332    16.880 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_26/O
                         net (fo=1, routed)           0.448    17.329    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_7_2
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.124    17.453 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_13/O
                         net (fo=1, routed)           0.621    18.074    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_2_1
    SLICE_X29Y68         LUT6 (Prop_lut6_I5_O)        0.124    18.198 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_7/O
                         net (fo=1, routed)           0.651    18.848    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/FSM_sequential_state_q_reg[0]_2
    SLICE_X15Y66         LUT6 (Prop_lut6_I4_O)        0.124    18.972 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/FSM_sequential_state_q[1]_i_2/O
                         net (fo=3, routed)           0.791    19.764    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/mpu_fault_flag
    SLICE_X13Y59         LUT4 (Prop_lut4_I1_O)        0.153    19.917 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/b_rvalid_o_i_2/O
                         net (fo=2, routed)           0.321    20.237    u_ucup_top/u_soc/core_instr_req[0]_577
    SLICE_X12Y58         LUT6 (Prop_lut6_I1_O)        0.327    20.564 r  u_ucup_top/u_soc/core_instr_rvalid_i_1/O
                         net (fo=2, routed)           0.379    20.943    u_ucup_top/u_soc/FSM_sequential_state_q_reg[0]
    SLICE_X13Y58         FDCE                                         r  u_ucup_top/u_soc/core_instr_rvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.436    22.966    u_ucup_top/u_soc/clk_sys
    SLICE_X13Y58         FDCE                                         r  u_ucup_top/u_soc/core_instr_rvalid_reg/C
                         clock pessimism             -0.496    22.470    
                         clock uncertainty           -0.086    22.384    
    SLICE_X13Y58         FDCE (Setup_fdce_C_D)       -0.047    22.337    u_ucup_top/u_soc/core_instr_rvalid_reg
  -------------------------------------------------------------------
                         required time                         22.337    
                         arrival time                         -20.943    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/inst_tcm/b_rvalid_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        23.363ns  (logic 5.364ns (22.960%)  route 17.999ns (77.040%))
  Logic Levels:           26  (CARRY4=3 LUT2=1 LUT4=2 LUT5=5 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 22.966 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.539    -2.435    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X54Y73         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDCE (Prop_fdce_C_Q)         0.518    -1.917 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][12]/Q
                         net (fo=48, routed)          2.629     0.712    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe[instr][bus_resp][rdata][12]
    SLICE_X12Y82         LUT5 (Prop_lut5_I1_O)        0.117     0.829 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[lsu_sext]_i_8/O
                         net (fo=2, routed)           0.361     1.190    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[lsu_sext]_i_8_n_0
    SLICE_X13Y82         LUT6 (Prop_lut6_I5_O)        0.331     1.521 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[lsu_sext]_i_3/O
                         net (fo=3, routed)           0.804     2.324    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[lsu_sext]_i_3_n_0
    SLICE_X15Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.448 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_6/O
                         net (fo=1, routed)           0.798     3.246    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_6_n_0
    SLICE_X28Y78         LUT6 (Prop_lut6_I0_O)        0.124     3.370 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_2/O
                         net (fo=10, routed)          0.578     3.948    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/trans_priv_lvl_q[1]_i_5_2
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     4.072 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_16/O
                         net (fo=1, routed)           0.433     4.506    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_16_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I1_O)        0.124     4.630 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_8/O
                         net (fo=2, routed)           0.650     5.280    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/if_id_pipe_o_reg[instr_valid]_0
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.404 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_5/O
                         net (fo=12, routed)          0.583     5.987    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/if_id_pipe_o_reg[instr_meta][tbljmp]_0
    SLICE_X29Y73         LUT6 (Prop_lut6_I3_O)        0.124     6.111 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_15__0/O
                         net (fo=1, routed)           0.263     6.374    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_9__1
    SLICE_X29Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.498 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_13__0/O
                         net (fo=1, routed)           0.595     7.093    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[6]_i_4
    SLICE_X36Y73         LUT4 (Prop_lut4_I1_O)        0.124     7.217 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_9__1/O
                         net (fo=63, routed)          1.363     8.580    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/ctrl_fsm[pc_mux][0]
    SLICE_X50Y73         LUT6 (Prop_lut6_I4_O)        0.124     8.704 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/trans_addr_q[3]_i_4/O
                         net (fo=1, routed)           0.000     8.704    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/addr_q_reg[3]
    SLICE_X50Y73         MUXF7 (Prop_muxf7_I1_O)      0.214     8.918 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q_reg[3]_i_2/O
                         net (fo=2, routed)           0.868     9.786    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/branch_addr_n[2]
    SLICE_X50Y61         LUT5 (Prop_lut5_I4_O)        0.297    10.083 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_q[3]_i_1/O
                         net (fo=36, routed)          1.342    11.425    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/D[1]
    SLICE_X58Y48         LUT5 (Prop_lut5_I0_O)        0.124    11.549 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_1140/O
                         net (fo=3, routed)           0.580    12.129    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_1140_n_0
    SLICE_X61Y50         LUT6 (Prop_lut6_I0_O)        0.124    12.253 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_1138/O
                         net (fo=1, routed)           0.578    12.831    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_1138_n_0
    SLICE_X58Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_994/O
                         net (fo=1, routed)           0.000    12.955    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[1]_i_452_0[0]
    SLICE_X58Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.487 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[1]_i_754/CO[3]
                         net (fo=1, routed)           0.000    13.487    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[1]_i_754_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.601 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[1]_i_452/CO[3]
                         net (fo=1, routed)           0.000    13.601    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[1]_i_452_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.829 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[1]_i_224/CO[2]
                         net (fo=1, routed)           1.077    14.907    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_26_2[0]
    SLICE_X53Y55         LUT5 (Prop_lut5_I4_O)        0.341    15.248 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_86/O
                         net (fo=1, routed)           1.300    16.548    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_13_1
    SLICE_X42Y69         LUT6 (Prop_lut6_I4_O)        0.332    16.880 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_26/O
                         net (fo=1, routed)           0.448    17.329    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_7_2
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.124    17.453 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_13/O
                         net (fo=1, routed)           0.621    18.074    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_2_1
    SLICE_X29Y68         LUT6 (Prop_lut6_I5_O)        0.124    18.198 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_7/O
                         net (fo=1, routed)           0.651    18.848    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/FSM_sequential_state_q_reg[0]_2
    SLICE_X15Y66         LUT6 (Prop_lut6_I4_O)        0.124    18.972 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/FSM_sequential_state_q[1]_i_2/O
                         net (fo=3, routed)           0.791    19.764    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/mpu_fault_flag
    SLICE_X13Y59         LUT4 (Prop_lut4_I1_O)        0.153    19.917 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/b_rvalid_o_i_2/O
                         net (fo=2, routed)           0.494    20.411    u_ucup_top/u_soc/u_core/u_int_bus/core_instr_req[0]_577
    SLICE_X12Y58         LUT2 (Prop_lut2_I1_O)        0.327    20.738 r  u_ucup_top/u_soc/u_core/u_int_bus/b_rvalid_o_i_1/O
                         net (fo=2, routed)           0.190    20.928    u_ucup_top/u_soc/u_core/inst_tcm/if_mem_instr_req[1]_0
    SLICE_X13Y58         FDCE                                         r  u_ucup_top/u_soc/u_core/inst_tcm/b_rvalid_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.436    22.966    u_ucup_top/u_soc/u_core/inst_tcm/clk_sys
    SLICE_X13Y58         FDCE                                         r  u_ucup_top/u_soc/u_core/inst_tcm/b_rvalid_o_reg/C
                         clock pessimism             -0.496    22.470    
                         clock uncertainty           -0.086    22.384    
    SLICE_X13Y58         FDCE (Setup_fdce_C_D)       -0.058    22.326    u_ucup_top/u_soc/u_core/inst_tcm/b_rvalid_o_reg
  -------------------------------------------------------------------
                         required time                         22.326    
                         arrival time                         -20.928    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            resp_q_reg[1][bus_resp][rdata][31]_i_4/D
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        23.173ns  (logic 5.364ns (23.148%)  route 17.809ns (76.852%))
  Logic Levels:           26  (CARRY4=3 LUT2=1 LUT4=2 LUT5=5 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 22.966 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.539    -2.435    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X54Y73         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDCE (Prop_fdce_C_Q)         0.518    -1.917 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][12]/Q
                         net (fo=48, routed)          2.629     0.712    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe[instr][bus_resp][rdata][12]
    SLICE_X12Y82         LUT5 (Prop_lut5_I1_O)        0.117     0.829 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[lsu_sext]_i_8/O
                         net (fo=2, routed)           0.361     1.190    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[lsu_sext]_i_8_n_0
    SLICE_X13Y82         LUT6 (Prop_lut6_I5_O)        0.331     1.521 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[lsu_sext]_i_3/O
                         net (fo=3, routed)           0.804     2.324    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[lsu_sext]_i_3_n_0
    SLICE_X15Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.448 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_6/O
                         net (fo=1, routed)           0.798     3.246    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_6_n_0
    SLICE_X28Y78         LUT6 (Prop_lut6_I0_O)        0.124     3.370 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_2/O
                         net (fo=10, routed)          0.578     3.948    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/trans_priv_lvl_q[1]_i_5_2
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     4.072 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_16/O
                         net (fo=1, routed)           0.433     4.506    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_16_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I1_O)        0.124     4.630 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_8/O
                         net (fo=2, routed)           0.650     5.280    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/if_id_pipe_o_reg[instr_valid]_0
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.404 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_5/O
                         net (fo=12, routed)          0.583     5.987    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/if_id_pipe_o_reg[instr_meta][tbljmp]_0
    SLICE_X29Y73         LUT6 (Prop_lut6_I3_O)        0.124     6.111 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_15__0/O
                         net (fo=1, routed)           0.263     6.374    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_9__1
    SLICE_X29Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.498 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_13__0/O
                         net (fo=1, routed)           0.595     7.093    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[6]_i_4
    SLICE_X36Y73         LUT4 (Prop_lut4_I1_O)        0.124     7.217 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_9__1/O
                         net (fo=63, routed)          1.363     8.580    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/ctrl_fsm[pc_mux][0]
    SLICE_X50Y73         LUT6 (Prop_lut6_I4_O)        0.124     8.704 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/trans_addr_q[3]_i_4/O
                         net (fo=1, routed)           0.000     8.704    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/addr_q_reg[3]
    SLICE_X50Y73         MUXF7 (Prop_muxf7_I1_O)      0.214     8.918 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q_reg[3]_i_2/O
                         net (fo=2, routed)           0.868     9.786    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/branch_addr_n[2]
    SLICE_X50Y61         LUT5 (Prop_lut5_I4_O)        0.297    10.083 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_q[3]_i_1/O
                         net (fo=36, routed)          1.342    11.425    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/D[1]
    SLICE_X58Y48         LUT5 (Prop_lut5_I0_O)        0.124    11.549 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_1140/O
                         net (fo=3, routed)           0.580    12.129    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_1140_n_0
    SLICE_X61Y50         LUT6 (Prop_lut6_I0_O)        0.124    12.253 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_1138/O
                         net (fo=1, routed)           0.578    12.831    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_1138_n_0
    SLICE_X58Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_994/O
                         net (fo=1, routed)           0.000    12.955    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[1]_i_452_0[0]
    SLICE_X58Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.487 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[1]_i_754/CO[3]
                         net (fo=1, routed)           0.000    13.487    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[1]_i_754_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.601 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[1]_i_452/CO[3]
                         net (fo=1, routed)           0.000    13.601    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[1]_i_452_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.829 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[1]_i_224/CO[2]
                         net (fo=1, routed)           1.077    14.907    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_26_2[0]
    SLICE_X53Y55         LUT5 (Prop_lut5_I4_O)        0.341    15.248 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_86/O
                         net (fo=1, routed)           1.300    16.548    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_13_1
    SLICE_X42Y69         LUT6 (Prop_lut6_I4_O)        0.332    16.880 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_26/O
                         net (fo=1, routed)           0.448    17.329    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_7_2
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.124    17.453 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_13/O
                         net (fo=1, routed)           0.621    18.074    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_2_1
    SLICE_X29Y68         LUT6 (Prop_lut6_I5_O)        0.124    18.198 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_7/O
                         net (fo=1, routed)           0.651    18.848    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/FSM_sequential_state_q_reg[0]_2
    SLICE_X15Y66         LUT6 (Prop_lut6_I4_O)        0.124    18.972 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/FSM_sequential_state_q[1]_i_2/O
                         net (fo=3, routed)           0.791    19.764    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/mpu_fault_flag
    SLICE_X13Y59         LUT4 (Prop_lut4_I1_O)        0.153    19.917 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/b_rvalid_o_i_2/O
                         net (fo=2, routed)           0.494    20.411    u_ucup_top/u_soc/u_core/u_int_bus/core_instr_req[0]_577
    SLICE_X12Y58         LUT2 (Prop_lut2_I1_O)        0.327    20.738 r  u_ucup_top/u_soc/u_core/u_int_bus/b_rvalid_o_i_1/O
                         net (fo=2, routed)           0.000    20.738    u_soc/u_core/if_mem_instr_req[1]_0
    SLICE_X12Y58         FDRE                                         r  resp_q_reg[1][bus_resp][rdata][31]_i_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.436    22.966    clk_sys
    SLICE_X12Y58         FDRE                                         r  resp_q_reg[1][bus_resp][rdata][31]_i_4/C
                         clock pessimism             -0.496    22.470    
                         clock uncertainty           -0.086    22.384    
    SLICE_X12Y58         FDRE (Setup_fdre_C_D)        0.079    22.463    resp_q_reg[1][bus_resp][rdata][31]_i_4
  -------------------------------------------------------------------
                         required time                         22.463    
                         arrival time                         -20.738    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.834ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[43][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        22.534ns  (logic 5.961ns (26.454%)  route 16.573ns (73.546%))
  Logic Levels:           22  (CARRY4=7 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.947ns = ( 23.053 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.545    -2.429    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X47Y83         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDCE (Prop_fdce_C_Q)         0.456    -1.973 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][2]/Q
                         net (fo=22, routed)          0.976    -0.997    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][31]_0[2]
    SLICE_X46Y77         LUT2 (Prop_lut2_I0_O)        0.124    -0.873 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/lsu_split_0_o1_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.873    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/rdata_offset_q_reg[1]_0[2]
    SLICE_X46Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.493 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.493    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.274 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0/O[0]
                         net (fo=19, routed)          1.395     1.120    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/id_ex_pipe_o_reg[alu_operand_a][7][0]
    SLICE_X46Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     1.791 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.791    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.030 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__0/O[2]
                         net (fo=16, routed)          1.120     3.151    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_792[2]
    SLICE_X48Y60         LUT3 (Prop_lut3_I0_O)        0.329     3.480 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/spi_status_q_i_6/O
                         net (fo=32, routed)          1.727     5.206    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/core_data_addr[0]_575[3]
    SLICE_X62Y48         LUT5 (Prop_lut5_I0_O)        0.332     5.538 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_1282/O
                         net (fo=3, routed)           0.421     5.960    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_1282_n_0
    SLICE_X65Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.084 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_1280/O
                         net (fo=1, routed)           0.604     6.687    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_1280_n_0
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124     6.811 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_1023/O
                         net (fo=1, routed)           0.000     6.811    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_360_0[1]
    SLICE_X64Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.344 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_671/CO[3]
                         net (fo=1, routed)           0.000     7.344    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_671_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.461 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_360/CO[3]
                         net (fo=1, routed)           0.000     7.461    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_360_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.690 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_151/CO[2]
                         net (fo=1, routed)           0.796     8.487    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_21_1[0]
    SLICE_X62Y53         LUT5 (Prop_lut5_I4_O)        0.338     8.825 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_62/O
                         net (fo=3, routed)           1.616    10.440    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[3].gen_unmasked.rdata_blk_reg[3]_2
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.332    10.772 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_22/O
                         net (fo=1, routed)           0.653    11.425    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2_0
    SLICE_X34Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.549 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_6/O
                         net (fo=1, routed)           0.544    12.094    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[2]_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I3_O)        0.124    12.218 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2/O
                         net (fo=7, routed)           0.649    12.866    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mpu_fault_flag__0
    SLICE_X29Y70         LUT4 (Prop_lut4_I1_O)        0.124    12.990 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/a_rvalid_o_i_3/O
                         net (fo=1, routed)           0.264    13.255    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mpu_block_bus
    SLICE_X29Y70         LUT6 (Prop_lut6_I5_O)        0.124    13.379 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/a_rvalid_o_i_2/O
                         net (fo=10, routed)          1.246    14.625    u_ucup_top/u_soc/u_core/u_int_bus/filter_trans_valid
    SLICE_X36Y49         LUT5 (Prop_lut5_I0_O)        0.120    14.745 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_q_i_2/O
                         net (fo=10, routed)          0.703    15.448    u_ucup_top/u_soc/u_core/u_int_bus/host_req[0]_7
    SLICE_X36Y44         LUT2 (Prop_lut2_I1_O)        0.321    15.769 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_o_i_1__1/O
                         net (fo=4, routed)           0.593    16.362    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_ptrs.wptr_o_reg[0]
    SLICE_X36Y42         LUT6 (Prop_lut6_I2_O)        0.353    16.715 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_ptrs.wptr_o[7]_i_1__1/O
                         net (fo=262, routed)         2.480    19.195    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/E[0]
    SLICE_X3Y8           LUT6 (Prop_lut6_I4_O)        0.124    19.319 r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[43][7]_i_1__0/O
                         net (fo=8, routed)           0.786    20.105    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_50
    SLICE_X2Y3           FDRE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[43][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.522    23.053    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/clk_sys
    SLICE_X2Y3           FDRE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[43][0]/C
                         clock pessimism             -0.504    22.548    
                         clock uncertainty           -0.086    22.463    
    SLICE_X2Y3           FDRE (Setup_fdre_C_R)       -0.524    21.939    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[43][0]
  -------------------------------------------------------------------
                         required time                         21.939    
                         arrival time                         -20.105    
  -------------------------------------------------------------------
                         slack                                  1.834    

Slack (MET) :             1.834ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[43][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        22.534ns  (logic 5.961ns (26.454%)  route 16.573ns (73.546%))
  Logic Levels:           22  (CARRY4=7 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.947ns = ( 23.053 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.545    -2.429    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X47Y83         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDCE (Prop_fdce_C_Q)         0.456    -1.973 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][2]/Q
                         net (fo=22, routed)          0.976    -0.997    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][31]_0[2]
    SLICE_X46Y77         LUT2 (Prop_lut2_I0_O)        0.124    -0.873 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/lsu_split_0_o1_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.873    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/rdata_offset_q_reg[1]_0[2]
    SLICE_X46Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.493 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.493    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.274 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0/O[0]
                         net (fo=19, routed)          1.395     1.120    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/id_ex_pipe_o_reg[alu_operand_a][7][0]
    SLICE_X46Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     1.791 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.791    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.030 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__0/O[2]
                         net (fo=16, routed)          1.120     3.151    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_792[2]
    SLICE_X48Y60         LUT3 (Prop_lut3_I0_O)        0.329     3.480 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/spi_status_q_i_6/O
                         net (fo=32, routed)          1.727     5.206    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/core_data_addr[0]_575[3]
    SLICE_X62Y48         LUT5 (Prop_lut5_I0_O)        0.332     5.538 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_1282/O
                         net (fo=3, routed)           0.421     5.960    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_1282_n_0
    SLICE_X65Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.084 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_1280/O
                         net (fo=1, routed)           0.604     6.687    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_1280_n_0
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124     6.811 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_1023/O
                         net (fo=1, routed)           0.000     6.811    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_360_0[1]
    SLICE_X64Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.344 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_671/CO[3]
                         net (fo=1, routed)           0.000     7.344    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_671_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.461 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_360/CO[3]
                         net (fo=1, routed)           0.000     7.461    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_360_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.690 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_151/CO[2]
                         net (fo=1, routed)           0.796     8.487    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_21_1[0]
    SLICE_X62Y53         LUT5 (Prop_lut5_I4_O)        0.338     8.825 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_62/O
                         net (fo=3, routed)           1.616    10.440    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[3].gen_unmasked.rdata_blk_reg[3]_2
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.332    10.772 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_22/O
                         net (fo=1, routed)           0.653    11.425    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2_0
    SLICE_X34Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.549 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_6/O
                         net (fo=1, routed)           0.544    12.094    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[2]_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I3_O)        0.124    12.218 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2/O
                         net (fo=7, routed)           0.649    12.866    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mpu_fault_flag__0
    SLICE_X29Y70         LUT4 (Prop_lut4_I1_O)        0.124    12.990 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/a_rvalid_o_i_3/O
                         net (fo=1, routed)           0.264    13.255    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mpu_block_bus
    SLICE_X29Y70         LUT6 (Prop_lut6_I5_O)        0.124    13.379 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/a_rvalid_o_i_2/O
                         net (fo=10, routed)          1.246    14.625    u_ucup_top/u_soc/u_core/u_int_bus/filter_trans_valid
    SLICE_X36Y49         LUT5 (Prop_lut5_I0_O)        0.120    14.745 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_q_i_2/O
                         net (fo=10, routed)          0.703    15.448    u_ucup_top/u_soc/u_core/u_int_bus/host_req[0]_7
    SLICE_X36Y44         LUT2 (Prop_lut2_I1_O)        0.321    15.769 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_o_i_1__1/O
                         net (fo=4, routed)           0.593    16.362    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_ptrs.wptr_o_reg[0]
    SLICE_X36Y42         LUT6 (Prop_lut6_I2_O)        0.353    16.715 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_ptrs.wptr_o[7]_i_1__1/O
                         net (fo=262, routed)         2.480    19.195    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/E[0]
    SLICE_X3Y8           LUT6 (Prop_lut6_I4_O)        0.124    19.319 r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[43][7]_i_1__0/O
                         net (fo=8, routed)           0.786    20.105    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_50
    SLICE_X2Y3           FDRE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[43][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.522    23.053    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/clk_sys
    SLICE_X2Y3           FDRE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[43][3]/C
                         clock pessimism             -0.504    22.548    
                         clock uncertainty           -0.086    22.463    
    SLICE_X2Y3           FDRE (Setup_fdre_C_R)       -0.524    21.939    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[43][3]
  -------------------------------------------------------------------
                         required time                         21.939    
                         arrival time                         -20.105    
  -------------------------------------------------------------------
                         slack                                  1.834    

Slack (MET) :             1.834ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[43][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        22.534ns  (logic 5.961ns (26.454%)  route 16.573ns (73.546%))
  Logic Levels:           22  (CARRY4=7 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.947ns = ( 23.053 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.545    -2.429    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X47Y83         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDCE (Prop_fdce_C_Q)         0.456    -1.973 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][2]/Q
                         net (fo=22, routed)          0.976    -0.997    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][31]_0[2]
    SLICE_X46Y77         LUT2 (Prop_lut2_I0_O)        0.124    -0.873 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/lsu_split_0_o1_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.873    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/rdata_offset_q_reg[1]_0[2]
    SLICE_X46Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.493 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.493    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.274 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0/O[0]
                         net (fo=19, routed)          1.395     1.120    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/id_ex_pipe_o_reg[alu_operand_a][7][0]
    SLICE_X46Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     1.791 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.791    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.030 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__0/O[2]
                         net (fo=16, routed)          1.120     3.151    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_792[2]
    SLICE_X48Y60         LUT3 (Prop_lut3_I0_O)        0.329     3.480 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/spi_status_q_i_6/O
                         net (fo=32, routed)          1.727     5.206    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/core_data_addr[0]_575[3]
    SLICE_X62Y48         LUT5 (Prop_lut5_I0_O)        0.332     5.538 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_1282/O
                         net (fo=3, routed)           0.421     5.960    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_1282_n_0
    SLICE_X65Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.084 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_1280/O
                         net (fo=1, routed)           0.604     6.687    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_1280_n_0
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124     6.811 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_1023/O
                         net (fo=1, routed)           0.000     6.811    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_360_0[1]
    SLICE_X64Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.344 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_671/CO[3]
                         net (fo=1, routed)           0.000     7.344    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_671_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.461 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_360/CO[3]
                         net (fo=1, routed)           0.000     7.461    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_360_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.690 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_151/CO[2]
                         net (fo=1, routed)           0.796     8.487    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_21_1[0]
    SLICE_X62Y53         LUT5 (Prop_lut5_I4_O)        0.338     8.825 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_62/O
                         net (fo=3, routed)           1.616    10.440    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[3].gen_unmasked.rdata_blk_reg[3]_2
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.332    10.772 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_22/O
                         net (fo=1, routed)           0.653    11.425    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2_0
    SLICE_X34Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.549 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_6/O
                         net (fo=1, routed)           0.544    12.094    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[2]_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I3_O)        0.124    12.218 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2/O
                         net (fo=7, routed)           0.649    12.866    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mpu_fault_flag__0
    SLICE_X29Y70         LUT4 (Prop_lut4_I1_O)        0.124    12.990 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/a_rvalid_o_i_3/O
                         net (fo=1, routed)           0.264    13.255    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mpu_block_bus
    SLICE_X29Y70         LUT6 (Prop_lut6_I5_O)        0.124    13.379 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/a_rvalid_o_i_2/O
                         net (fo=10, routed)          1.246    14.625    u_ucup_top/u_soc/u_core/u_int_bus/filter_trans_valid
    SLICE_X36Y49         LUT5 (Prop_lut5_I0_O)        0.120    14.745 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_q_i_2/O
                         net (fo=10, routed)          0.703    15.448    u_ucup_top/u_soc/u_core/u_int_bus/host_req[0]_7
    SLICE_X36Y44         LUT2 (Prop_lut2_I1_O)        0.321    15.769 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_o_i_1__1/O
                         net (fo=4, routed)           0.593    16.362    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_ptrs.wptr_o_reg[0]
    SLICE_X36Y42         LUT6 (Prop_lut6_I2_O)        0.353    16.715 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_ptrs.wptr_o[7]_i_1__1/O
                         net (fo=262, routed)         2.480    19.195    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/E[0]
    SLICE_X3Y8           LUT6 (Prop_lut6_I4_O)        0.124    19.319 r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[43][7]_i_1__0/O
                         net (fo=8, routed)           0.786    20.105    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_50
    SLICE_X2Y3           FDRE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[43][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.522    23.053    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/clk_sys
    SLICE_X2Y3           FDRE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[43][6]/C
                         clock pessimism             -0.504    22.548    
                         clock uncertainty           -0.086    22.463    
    SLICE_X2Y3           FDRE (Setup_fdre_C_R)       -0.524    21.939    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[43][6]
  -------------------------------------------------------------------
                         required time                         21.939    
                         arrival time                         -20.105    
  -------------------------------------------------------------------
                         slack                                  1.834    

Slack (MET) :             1.834ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[43][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        22.534ns  (logic 5.961ns (26.454%)  route 16.573ns (73.546%))
  Logic Levels:           22  (CARRY4=7 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.947ns = ( 23.053 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.545    -2.429    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X47Y83         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDCE (Prop_fdce_C_Q)         0.456    -1.973 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][2]/Q
                         net (fo=22, routed)          0.976    -0.997    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][31]_0[2]
    SLICE_X46Y77         LUT2 (Prop_lut2_I0_O)        0.124    -0.873 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/lsu_split_0_o1_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.873    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/rdata_offset_q_reg[1]_0[2]
    SLICE_X46Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.493 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.493    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.274 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0/O[0]
                         net (fo=19, routed)          1.395     1.120    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/id_ex_pipe_o_reg[alu_operand_a][7][0]
    SLICE_X46Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     1.791 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.791    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.030 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__0/O[2]
                         net (fo=16, routed)          1.120     3.151    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_792[2]
    SLICE_X48Y60         LUT3 (Prop_lut3_I0_O)        0.329     3.480 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/spi_status_q_i_6/O
                         net (fo=32, routed)          1.727     5.206    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/core_data_addr[0]_575[3]
    SLICE_X62Y48         LUT5 (Prop_lut5_I0_O)        0.332     5.538 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_1282/O
                         net (fo=3, routed)           0.421     5.960    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_1282_n_0
    SLICE_X65Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.084 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_1280/O
                         net (fo=1, routed)           0.604     6.687    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_1280_n_0
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124     6.811 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_1023/O
                         net (fo=1, routed)           0.000     6.811    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_360_0[1]
    SLICE_X64Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.344 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_671/CO[3]
                         net (fo=1, routed)           0.000     7.344    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_671_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.461 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_360/CO[3]
                         net (fo=1, routed)           0.000     7.461    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_360_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.690 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_151/CO[2]
                         net (fo=1, routed)           0.796     8.487    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_21_1[0]
    SLICE_X62Y53         LUT5 (Prop_lut5_I4_O)        0.338     8.825 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_62/O
                         net (fo=3, routed)           1.616    10.440    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[3].gen_unmasked.rdata_blk_reg[3]_2
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.332    10.772 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_22/O
                         net (fo=1, routed)           0.653    11.425    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2_0
    SLICE_X34Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.549 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_6/O
                         net (fo=1, routed)           0.544    12.094    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[2]_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I3_O)        0.124    12.218 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2/O
                         net (fo=7, routed)           0.649    12.866    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mpu_fault_flag__0
    SLICE_X29Y70         LUT4 (Prop_lut4_I1_O)        0.124    12.990 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/a_rvalid_o_i_3/O
                         net (fo=1, routed)           0.264    13.255    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mpu_block_bus
    SLICE_X29Y70         LUT6 (Prop_lut6_I5_O)        0.124    13.379 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/a_rvalid_o_i_2/O
                         net (fo=10, routed)          1.246    14.625    u_ucup_top/u_soc/u_core/u_int_bus/filter_trans_valid
    SLICE_X36Y49         LUT5 (Prop_lut5_I0_O)        0.120    14.745 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_q_i_2/O
                         net (fo=10, routed)          0.703    15.448    u_ucup_top/u_soc/u_core/u_int_bus/host_req[0]_7
    SLICE_X36Y44         LUT2 (Prop_lut2_I1_O)        0.321    15.769 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_o_i_1__1/O
                         net (fo=4, routed)           0.593    16.362    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_ptrs.wptr_o_reg[0]
    SLICE_X36Y42         LUT6 (Prop_lut6_I2_O)        0.353    16.715 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_ptrs.wptr_o[7]_i_1__1/O
                         net (fo=262, routed)         2.480    19.195    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/E[0]
    SLICE_X3Y8           LUT6 (Prop_lut6_I4_O)        0.124    19.319 r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[43][7]_i_1__0/O
                         net (fo=8, routed)           0.786    20.105    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_50
    SLICE_X2Y3           FDRE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[43][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.522    23.053    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/clk_sys
    SLICE_X2Y3           FDRE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[43][7]/C
                         clock pessimism             -0.504    22.548    
                         clock uncertainty           -0.086    22.463    
    SLICE_X2Y3           FDRE (Setup_fdre_C_R)       -0.524    21.939    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[43][7]
  -------------------------------------------------------------------
                         required time                         21.939    
                         arrival time                         -20.105    
  -------------------------------------------------------------------
                         slack                                  1.834    

Slack (MET) :             1.844ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[40][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        22.524ns  (logic 5.961ns (26.465%)  route 16.563ns (73.535%))
  Logic Levels:           22  (CARRY4=7 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.947ns = ( 23.053 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.545    -2.429    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X47Y83         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDCE (Prop_fdce_C_Q)         0.456    -1.973 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][2]/Q
                         net (fo=22, routed)          0.976    -0.997    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][31]_0[2]
    SLICE_X46Y77         LUT2 (Prop_lut2_I0_O)        0.124    -0.873 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/lsu_split_0_o1_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.873    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/rdata_offset_q_reg[1]_0[2]
    SLICE_X46Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.493 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.493    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.274 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0/O[0]
                         net (fo=19, routed)          1.395     1.120    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/id_ex_pipe_o_reg[alu_operand_a][7][0]
    SLICE_X46Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     1.791 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.791    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.030 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__0/O[2]
                         net (fo=16, routed)          1.120     3.151    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_792[2]
    SLICE_X48Y60         LUT3 (Prop_lut3_I0_O)        0.329     3.480 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/spi_status_q_i_6/O
                         net (fo=32, routed)          1.727     5.206    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/core_data_addr[0]_575[3]
    SLICE_X62Y48         LUT5 (Prop_lut5_I0_O)        0.332     5.538 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_1282/O
                         net (fo=3, routed)           0.421     5.960    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_1282_n_0
    SLICE_X65Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.084 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_1280/O
                         net (fo=1, routed)           0.604     6.687    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_1280_n_0
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124     6.811 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_1023/O
                         net (fo=1, routed)           0.000     6.811    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_360_0[1]
    SLICE_X64Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.344 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_671/CO[3]
                         net (fo=1, routed)           0.000     7.344    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_671_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.461 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_360/CO[3]
                         net (fo=1, routed)           0.000     7.461    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_360_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.690 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_151/CO[2]
                         net (fo=1, routed)           0.796     8.487    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_21_1[0]
    SLICE_X62Y53         LUT5 (Prop_lut5_I4_O)        0.338     8.825 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_62/O
                         net (fo=3, routed)           1.616    10.440    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[3].gen_unmasked.rdata_blk_reg[3]_2
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.332    10.772 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_22/O
                         net (fo=1, routed)           0.653    11.425    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2_0
    SLICE_X34Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.549 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_6/O
                         net (fo=1, routed)           0.544    12.094    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[2]_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I3_O)        0.124    12.218 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2/O
                         net (fo=7, routed)           0.649    12.866    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mpu_fault_flag__0
    SLICE_X29Y70         LUT4 (Prop_lut4_I1_O)        0.124    12.990 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/a_rvalid_o_i_3/O
                         net (fo=1, routed)           0.264    13.255    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mpu_block_bus
    SLICE_X29Y70         LUT6 (Prop_lut6_I5_O)        0.124    13.379 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/a_rvalid_o_i_2/O
                         net (fo=10, routed)          1.246    14.625    u_ucup_top/u_soc/u_core/u_int_bus/filter_trans_valid
    SLICE_X36Y49         LUT5 (Prop_lut5_I0_O)        0.120    14.745 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_q_i_2/O
                         net (fo=10, routed)          0.703    15.448    u_ucup_top/u_soc/u_core/u_int_bus/host_req[0]_7
    SLICE_X36Y44         LUT2 (Prop_lut2_I1_O)        0.321    15.769 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_o_i_1__1/O
                         net (fo=4, routed)           0.593    16.362    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_ptrs.wptr_o_reg[0]
    SLICE_X36Y42         LUT6 (Prop_lut6_I2_O)        0.353    16.715 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_ptrs.wptr_o[7]_i_1__1/O
                         net (fo=262, routed)         2.514    19.229    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/E[0]
    SLICE_X3Y7           LUT6 (Prop_lut6_I4_O)        0.124    19.353 r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[40][7]_i_1__0/O
                         net (fo=8, routed)           0.743    20.095    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_47
    SLICE_X2Y4           FDRE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[40][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.522    23.053    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/clk_sys
    SLICE_X2Y4           FDRE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[40][0]/C
                         clock pessimism             -0.504    22.548    
                         clock uncertainty           -0.086    22.463    
    SLICE_X2Y4           FDRE (Setup_fdre_C_R)       -0.524    21.939    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[40][0]
  -------------------------------------------------------------------
                         required time                         21.939    
                         arrival time                         -20.095    
  -------------------------------------------------------------------
                         slack                                  1.844    

Slack (MET) :             1.844ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[40][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        22.524ns  (logic 5.961ns (26.465%)  route 16.563ns (73.535%))
  Logic Levels:           22  (CARRY4=7 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.947ns = ( 23.053 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.545    -2.429    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X47Y83         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDCE (Prop_fdce_C_Q)         0.456    -1.973 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][2]/Q
                         net (fo=22, routed)          0.976    -0.997    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][31]_0[2]
    SLICE_X46Y77         LUT2 (Prop_lut2_I0_O)        0.124    -0.873 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/lsu_split_0_o1_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.873    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/rdata_offset_q_reg[1]_0[2]
    SLICE_X46Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.493 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.493    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.274 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0/O[0]
                         net (fo=19, routed)          1.395     1.120    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/id_ex_pipe_o_reg[alu_operand_a][7][0]
    SLICE_X46Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     1.791 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.791    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.030 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__0/O[2]
                         net (fo=16, routed)          1.120     3.151    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_792[2]
    SLICE_X48Y60         LUT3 (Prop_lut3_I0_O)        0.329     3.480 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/spi_status_q_i_6/O
                         net (fo=32, routed)          1.727     5.206    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/core_data_addr[0]_575[3]
    SLICE_X62Y48         LUT5 (Prop_lut5_I0_O)        0.332     5.538 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_1282/O
                         net (fo=3, routed)           0.421     5.960    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_1282_n_0
    SLICE_X65Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.084 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_1280/O
                         net (fo=1, routed)           0.604     6.687    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_1280_n_0
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124     6.811 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_1023/O
                         net (fo=1, routed)           0.000     6.811    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_360_0[1]
    SLICE_X64Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.344 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_671/CO[3]
                         net (fo=1, routed)           0.000     7.344    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_671_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.461 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_360/CO[3]
                         net (fo=1, routed)           0.000     7.461    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_360_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.690 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_151/CO[2]
                         net (fo=1, routed)           0.796     8.487    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_21_1[0]
    SLICE_X62Y53         LUT5 (Prop_lut5_I4_O)        0.338     8.825 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_62/O
                         net (fo=3, routed)           1.616    10.440    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[3].gen_unmasked.rdata_blk_reg[3]_2
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.332    10.772 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_22/O
                         net (fo=1, routed)           0.653    11.425    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2_0
    SLICE_X34Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.549 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_6/O
                         net (fo=1, routed)           0.544    12.094    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[2]_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I3_O)        0.124    12.218 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2/O
                         net (fo=7, routed)           0.649    12.866    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mpu_fault_flag__0
    SLICE_X29Y70         LUT4 (Prop_lut4_I1_O)        0.124    12.990 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/a_rvalid_o_i_3/O
                         net (fo=1, routed)           0.264    13.255    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mpu_block_bus
    SLICE_X29Y70         LUT6 (Prop_lut6_I5_O)        0.124    13.379 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/a_rvalid_o_i_2/O
                         net (fo=10, routed)          1.246    14.625    u_ucup_top/u_soc/u_core/u_int_bus/filter_trans_valid
    SLICE_X36Y49         LUT5 (Prop_lut5_I0_O)        0.120    14.745 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_q_i_2/O
                         net (fo=10, routed)          0.703    15.448    u_ucup_top/u_soc/u_core/u_int_bus/host_req[0]_7
    SLICE_X36Y44         LUT2 (Prop_lut2_I1_O)        0.321    15.769 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_o_i_1__1/O
                         net (fo=4, routed)           0.593    16.362    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_ptrs.wptr_o_reg[0]
    SLICE_X36Y42         LUT6 (Prop_lut6_I2_O)        0.353    16.715 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_ptrs.wptr_o[7]_i_1__1/O
                         net (fo=262, routed)         2.514    19.229    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/E[0]
    SLICE_X3Y7           LUT6 (Prop_lut6_I4_O)        0.124    19.353 r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[40][7]_i_1__0/O
                         net (fo=8, routed)           0.743    20.095    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_47
    SLICE_X2Y4           FDRE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[40][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.522    23.053    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/clk_sys
    SLICE_X2Y4           FDRE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[40][3]/C
                         clock pessimism             -0.504    22.548    
                         clock uncertainty           -0.086    22.463    
    SLICE_X2Y4           FDRE (Setup_fdre_C_R)       -0.524    21.939    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[40][3]
  -------------------------------------------------------------------
                         required time                         21.939    
                         arrival time                         -20.095    
  -------------------------------------------------------------------
                         slack                                  1.844    

Slack (MET) :             1.844ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[40][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        22.524ns  (logic 5.961ns (26.465%)  route 16.563ns (73.535%))
  Logic Levels:           22  (CARRY4=7 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.947ns = ( 23.053 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.545    -2.429    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X47Y83         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDCE (Prop_fdce_C_Q)         0.456    -1.973 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][2]/Q
                         net (fo=22, routed)          0.976    -0.997    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][31]_0[2]
    SLICE_X46Y77         LUT2 (Prop_lut2_I0_O)        0.124    -0.873 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/lsu_split_0_o1_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.873    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/rdata_offset_q_reg[1]_0[2]
    SLICE_X46Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.493 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.493    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.274 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0/O[0]
                         net (fo=19, routed)          1.395     1.120    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/id_ex_pipe_o_reg[alu_operand_a][7][0]
    SLICE_X46Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     1.791 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.791    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.030 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__0/O[2]
                         net (fo=16, routed)          1.120     3.151    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_792[2]
    SLICE_X48Y60         LUT3 (Prop_lut3_I0_O)        0.329     3.480 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/spi_status_q_i_6/O
                         net (fo=32, routed)          1.727     5.206    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/core_data_addr[0]_575[3]
    SLICE_X62Y48         LUT5 (Prop_lut5_I0_O)        0.332     5.538 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_1282/O
                         net (fo=3, routed)           0.421     5.960    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_1282_n_0
    SLICE_X65Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.084 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_1280/O
                         net (fo=1, routed)           0.604     6.687    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_1280_n_0
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124     6.811 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_1023/O
                         net (fo=1, routed)           0.000     6.811    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_360_0[1]
    SLICE_X64Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.344 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_671/CO[3]
                         net (fo=1, routed)           0.000     7.344    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_671_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.461 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_360/CO[3]
                         net (fo=1, routed)           0.000     7.461    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_360_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.690 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_151/CO[2]
                         net (fo=1, routed)           0.796     8.487    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_21_1[0]
    SLICE_X62Y53         LUT5 (Prop_lut5_I4_O)        0.338     8.825 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_62/O
                         net (fo=3, routed)           1.616    10.440    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[3].gen_unmasked.rdata_blk_reg[3]_2
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.332    10.772 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_22/O
                         net (fo=1, routed)           0.653    11.425    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2_0
    SLICE_X34Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.549 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_6/O
                         net (fo=1, routed)           0.544    12.094    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[2]_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I3_O)        0.124    12.218 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2/O
                         net (fo=7, routed)           0.649    12.866    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mpu_fault_flag__0
    SLICE_X29Y70         LUT4 (Prop_lut4_I1_O)        0.124    12.990 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/a_rvalid_o_i_3/O
                         net (fo=1, routed)           0.264    13.255    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mpu_block_bus
    SLICE_X29Y70         LUT6 (Prop_lut6_I5_O)        0.124    13.379 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/a_rvalid_o_i_2/O
                         net (fo=10, routed)          1.246    14.625    u_ucup_top/u_soc/u_core/u_int_bus/filter_trans_valid
    SLICE_X36Y49         LUT5 (Prop_lut5_I0_O)        0.120    14.745 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_q_i_2/O
                         net (fo=10, routed)          0.703    15.448    u_ucup_top/u_soc/u_core/u_int_bus/host_req[0]_7
    SLICE_X36Y44         LUT2 (Prop_lut2_I1_O)        0.321    15.769 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_o_i_1__1/O
                         net (fo=4, routed)           0.593    16.362    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_ptrs.wptr_o_reg[0]
    SLICE_X36Y42         LUT6 (Prop_lut6_I2_O)        0.353    16.715 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_ptrs.wptr_o[7]_i_1__1/O
                         net (fo=262, routed)         2.514    19.229    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/E[0]
    SLICE_X3Y7           LUT6 (Prop_lut6_I4_O)        0.124    19.353 r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[40][7]_i_1__0/O
                         net (fo=8, routed)           0.743    20.095    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_47
    SLICE_X2Y4           FDRE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[40][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.522    23.053    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/clk_sys
    SLICE_X2Y4           FDRE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[40][6]/C
                         clock pessimism             -0.504    22.548    
                         clock uncertainty           -0.086    22.463    
    SLICE_X2Y4           FDRE (Setup_fdre_C_R)       -0.524    21.939    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[40][6]
  -------------------------------------------------------------------
                         required time                         21.939    
                         arrival time                         -20.095    
  -------------------------------------------------------------------
                         slack                                  1.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[1][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.404%)  route 0.226ns (61.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.561    -0.534    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X31Y36         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][7]/Q
                         net (fo=1, routed)           0.226    -0.167    u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0]_10[7]
    SLICE_X38Y38         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.832    -0.302    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X38Y38         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[1][7]/C
                         clock pessimism              0.034    -0.268    
    SLICE_X38Y38         FDCE (Hold_fdce_C_D)         0.052    -0.216    u_ucup_top/u_soc/u_gpio/gp_i_q_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][27]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[csr_wdata][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.800%)  route 0.202ns (55.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.556    -0.539    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X38Y87         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][27]/Q
                         net (fo=19, routed)          0.202    -0.173    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[csr_wdata][31]_0[27]
    SLICE_X34Y88         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[csr_wdata][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.825    -0.309    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/clk_sys
    SLICE_X34Y88         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[csr_wdata][27]/C
                         clock pessimism              0.034    -0.275    
    SLICE_X34Y88         FDCE (Hold_fdce_C_D)         0.052    -0.223    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[csr_wdata][27]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[0][bus_resp][rdata][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[2][bus_resp][rdata][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.274%)  route 0.288ns (60.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.569    -0.526    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/clk_sys
    SLICE_X15Y49         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[0][bus_resp][rdata][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[0][bus_resp][rdata][12]/Q
                         net (fo=3, routed)           0.145    -0.240    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[0][bus_resp][rdata][12]
    SLICE_X15Y49         LUT6 (Prop_lut6_I2_O)        0.045    -0.195 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q[1][bus_resp][rdata][12]_i_1/O
                         net (fo=3, routed)           0.143    -0.053    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_n[bus_resp][rdata][12]
    SLICE_X15Y50         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[2][bus_resp][rdata][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.833    -0.301    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/clk_sys
    SLICE_X15Y50         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[2][bus_resp][rdata][12]/C
                         clock pessimism              0.039    -0.262    
    SLICE_X15Y50         FDCE (Hold_fdce_C_D)         0.070    -0.192    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[2][bus_resp][rdata][12]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_uart/tx_current_byte_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_uart/tx_current_byte_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.186ns (75.768%)  route 0.059ns (24.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.556    -0.539    u_ucup_top/u_soc/u_uart/clk_sys
    SLICE_X45Y28         FDCE                                         r  u_ucup_top/u_soc/u_uart/tx_current_byte_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  u_ucup_top/u_soc/u_uart/tx_current_byte_q_reg[5]/Q
                         net (fo=1, routed)           0.059    -0.339    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/Q[4]
    SLICE_X44Y28         LUT6 (Prop_lut6_I0_O)        0.045    -0.294 r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/tx_current_byte_q[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    u_ucup_top/u_soc/u_uart/tx_current_byte_d[4]
    SLICE_X44Y28         FDCE                                         r  u_ucup_top/u_soc/u_uart/tx_current_byte_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.824    -0.310    u_ucup_top/u_soc/u_uart/clk_sys
    SLICE_X44Y28         FDCE                                         r  u_ucup_top/u_soc/u_uart/tx_current_byte_q_reg[4]/C
                         clock pessimism             -0.216    -0.526    
    SLICE_X44Y28         FDCE (Hold_fdce_C_D)         0.092    -0.434    u_ucup_top/u_soc/u_uart/tx_current_byte_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.039%)  route 0.345ns (64.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.555    -0.540    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/clk_sys
    SLICE_X36Y84         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[16]/Q
                         net (fo=3, routed)           0.345    -0.054    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/lfsr_q_reg[31]_0[16]
    SLICE_X34Y84         LUT6 (Prop_lut6_I4_O)        0.045    -0.009 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/lfsr_q[17]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.009    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[31]_1[17]
    SLICE_X34Y84         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.821    -0.313    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/clk_sys
    SLICE_X34Y84         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[17]/C
                         clock pessimism              0.034    -0.279    
    SLICE_X34Y84         FDCE (Hold_fdce_C_D)         0.121    -0.158    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_spi/u_spi_slave/recieved_byte_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_spi/u_slave_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[94][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.603%)  route 0.324ns (66.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.555    -0.540    u_ucup_top/u_soc/u_spi/u_spi_slave/clk_sys
    SLICE_X30Y21         FDCE                                         r  u_ucup_top/u_soc/u_spi/u_spi_slave/recieved_byte_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.164    -0.376 r  u_ucup_top/u_soc/u_spi/u_spi_slave/recieved_byte_q_reg[2]/Q
                         net (fo=128, routed)         0.324    -0.052    u_ucup_top/u_soc/u_spi/u_slave_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[126][7]_0[2]
    SLICE_X37Y20         FDRE                                         r  u_ucup_top/u_soc/u_spi/u_slave_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[94][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.823    -0.311    u_ucup_top/u_soc/u_spi/u_slave_rx_fifo/clk_sys
    SLICE_X37Y20         FDRE                                         r  u_ucup_top/u_soc/u_spi/u_slave_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[94][2]/C
                         clock pessimism              0.034    -0.277    
    SLICE_X37Y20         FDRE (Hold_fdre_C_D)         0.072    -0.205    u_ucup_top/u_soc/u_spi/u_slave_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[94][2]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_gpio/genblk1[0].dbnc/cnt_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_gpio/genblk1[0].dbnc/cnt_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.220%)  route 0.075ns (28.780%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.563    -0.532    u_ucup_top/u_soc/u_gpio/genblk1[0].dbnc/clk_sys
    SLICE_X36Y39         FDCE                                         r  u_ucup_top/u_soc/u_gpio/genblk1[0].dbnc/cnt_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  u_ucup_top/u_soc/u_gpio/genblk1[0].dbnc/cnt_q_reg[7]/Q
                         net (fo=3, routed)           0.075    -0.316    u_ucup_top/u_soc/u_gpio/genblk1[0].dbnc/cnt_q_reg[7]
    SLICE_X37Y39         LUT5 (Prop_lut5_I3_O)        0.045    -0.271 r  u_ucup_top/u_soc/u_gpio/genblk1[0].dbnc/cnt_q[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    u_ucup_top/u_soc/u_gpio/genblk1[0].dbnc/cnt_d[8]
    SLICE_X37Y39         FDCE                                         r  u_ucup_top/u_soc/u_gpio/genblk1[0].dbnc/cnt_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.832    -0.302    u_ucup_top/u_soc/u_gpio/genblk1[0].dbnc/clk_sys
    SLICE_X37Y39         FDCE                                         r  u_ucup_top/u_soc/u_gpio/genblk1[0].dbnc/cnt_q_reg[8]/C
                         clock pessimism             -0.217    -0.519    
    SLICE_X37Y39         FDCE (Hold_fdce_C_D)         0.092    -0.427    u_ucup_top/u_soc/u_gpio/genblk1[0].dbnc/cnt_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[1][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.525%)  route 0.113ns (44.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.561    -0.534    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X33Y34         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][6]/Q
                         net (fo=1, routed)           0.113    -0.280    u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0]_10[6]
    SLICE_X35Y33         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.826    -0.308    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X35Y33         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[1][6]/C
                         clock pessimism             -0.195    -0.503    
    SLICE_X35Y33         FDCE (Hold_fdce_C_D)         0.066    -0.437    u_ucup_top/u_soc/u_gpio/gp_i_q_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr0_i/lfsr_q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr0_i/lfsr_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.581    -0.514    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr0_i/clk_sys
    SLICE_X61Y70         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr0_i/lfsr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.373 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr0_i/lfsr_q_reg[18]/Q
                         net (fo=4, routed)           0.110    -0.263    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/lfsr_q_reg[30]_1[18]
    SLICE_X60Y70         LUT6 (Prop_lut6_I0_O)        0.045    -0.218 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/lfsr_q[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr0_i/lfsr_q_reg[30]_0[19]
    SLICE_X60Y70         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr0_i/lfsr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.849    -0.285    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr0_i/clk_sys
    SLICE_X60Y70         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr0_i/lfsr_q_reg[19]/C
                         clock pessimism             -0.216    -0.501    
    SLICE_X60Y70         FDCE (Hold_fdce_C_D)         0.120    -0.381    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr0_i/lfsr_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_timer/mtimecmp_q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_timer/rdata_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.938%)  route 0.332ns (64.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.564    -0.531    u_ucup_top/u_soc/u_timer/clk_sys
    SLICE_X36Y40         FDCE                                         r  u_ucup_top/u_soc/u_timer/mtimecmp_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  u_ucup_top/u_soc/u_timer/mtimecmp_q_reg[18]/Q
                         net (fo=3, routed)           0.332    -0.059    u_ucup_top/u_soc/u_timer/mtimecmp_q_reg_n_0_[18]
    SLICE_X35Y40         LUT6 (Prop_lut6_I1_O)        0.045    -0.014 r  u_ucup_top/u_soc/u_timer/rdata_q[18]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.014    u_ucup_top/u_soc/u_timer/rdata_q[18]_i_1__0_n_0
    SLICE_X35Y40         FDRE                                         r  u_ucup_top/u_soc/u_timer/rdata_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.832    -0.302    u_ucup_top/u_soc/u_timer/clk_sys
    SLICE_X35Y40         FDRE                                         r  u_ucup_top/u_soc/u_timer/rdata_q_reg[18]/C
                         clock pessimism              0.034    -0.268    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.091    -0.177    u_ucup_top/u_soc/u_timer/rdata_q_reg[18]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_unbuf
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clkgen/pll/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y10    u_ucup_top/u_soc/u_core/data_tcm/u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y9     u_ucup_top/u_soc/u_core/inst_tcm/u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y9     u_ucup_top/u_soc/u_core/inst_tcm/u_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y5     u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y5     u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y6     u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y6     u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y7     u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y7     u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y5     u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_3/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y1  clkgen/pll/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y37    rdata_q_reg[0]_i_13/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y37    rdata_q_reg[0]_i_13/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y46    rdata_q_reg[0]_i_5/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y46    rdata_q_reg[0]_i_5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y44    rdata_q_reg[0]_i_9/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y44    rdata_q_reg[0]_i_9/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X44Y42    rdata_q_reg[10]_i_10/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X44Y42    rdata_q_reg[10]_i_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X45Y45    rdata_q_reg[10]_i_6/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X45Y45    rdata_q_reg[10]_i_6/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y37    rdata_q_reg[0]_i_13/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y37    rdata_q_reg[0]_i_13/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y46    rdata_q_reg[0]_i_5/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y46    rdata_q_reg[0]_i_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y44    rdata_q_reg[0]_i_9/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y44    rdata_q_reg[0]_i_9/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X44Y42    rdata_q_reg[10]_i_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X44Y42    rdata_q_reg[10]_i_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X45Y45    rdata_q_reg[10]_i_6/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X45Y45    rdata_q_reg[10]_i_6/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb_unbuf
  To Clock:  clk_fb_unbuf

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb_unbuf
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clkgen/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y17  clkgen/clk_fb_bufg/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         12.500      11.251     PLLE2_ADV_X1Y1  clkgen/pll/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         12.500      11.251     PLLE2_ADV_X1Y1  clkgen/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        12.500      40.133     PLLE2_ADV_X1Y1  clkgen/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       12.500      147.500    PLLE2_ADV_X1Y1  clkgen/pll/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50_unbuf
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPI_MASTER_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.491ns  (logic 4.392ns (41.863%)  route 6.099ns (58.137%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.562    -2.412    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/clk_sys
    SLICE_X9Y17          FDCE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.456    -1.956 r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]/Q
                         net (fo=133, routed)         2.010     0.054    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/Q[0]
    SLICE_X7Y24          LUT6 (Prop_lut6_I0_O)        0.124     0.178 r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o[7]_i_17/O
                         net (fo=2, routed)           0.444     0.622    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o[7]_i_17_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/current_byte_q[7]_i_4/O
                         net (fo=9, routed)           0.464     1.210    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.empty_0
    SLICE_X7Y26          LUT2 (Prop_lut2_I0_O)        0.124     1.334 r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/SPI_MASTER_CS_OBUF_inst_i_2/O
                         net (fo=9, routed)           3.182     4.516    SPI_MASTER_CS_OBUF
    E18                  OBUF (Prop_obuf_I_O)         3.564     8.080 r  SPI_MASTER_CS_OBUF_inst/O
                         net (fo=0)                   0.000     8.080    SPI_MASTER_CS
    E18                                                               r  SPI_MASTER_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_uart/tx_current_byte_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UART_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.581ns  (logic 4.188ns (48.809%)  route 4.393ns (51.191%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.555    -2.419    u_ucup_top/u_soc/u_uart/clk_sys
    SLICE_X46Y28         FDCE                                         r  u_ucup_top/u_soc/u_uart/tx_current_byte_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDCE (Prop_fdce_C_Q)         0.518    -1.901 r  u_ucup_top/u_soc/u_uart/tx_current_byte_q_reg[0]/Q
                         net (fo=1, routed)           0.639    -1.261    u_ucup_top/u_soc/u_uart/tx_current_byte_q_reg_n_0_[0]
    SLICE_X48Y28         LUT3 (Prop_lut3_I1_O)        0.124    -1.137 r  u_ucup_top/u_soc/u_uart/UART_TX_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.753     2.616    UART_TX_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.546     6.162 r  UART_TX_OBUF_inst/O
                         net (fo=0)                   0.000     6.162    UART_TX
    D4                                                                r  UART_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_spi/u_spi_master/current_byte_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPI_MASTER_MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.053ns  (logic 4.439ns (55.127%)  route 3.613ns (44.873%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.623    -2.351    u_ucup_top/u_soc/u_spi/u_spi_master/clk_sys
    SLICE_X6Y28          FDCE                                         r  u_ucup_top/u_soc/u_spi/u_spi_master/current_byte_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.518    -1.833 r  u_ucup_top/u_soc/u_spi/u_spi_master/current_byte_q_reg[7]/Q
                         net (fo=1, routed)           0.942    -0.890    u_ucup_top/u_soc/u_spi/u_spi_master/p_0_in
    SLICE_X0Y29          LUT2 (Prop_lut2_I1_O)        0.152    -0.738 r  u_ucup_top/u_soc/u_spi/u_spi_master/SPI_MASTER_MOSI_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.671     1.933    SPI_MASTER_MOSI_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.769     5.702 r  SPI_MASTER_MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     5.702    SPI_MASTER_MOSI
    C17                                                               r  SPI_MASTER_MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.713ns  (logic 4.053ns (52.545%)  route 3.660ns (47.455%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.566    -2.408    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X38Y41         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.518    -1.890 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           3.660     1.771    lopt_1
    U14                  OBUF (Prop_obuf_I_O)         3.535     5.305 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.305    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.342ns  (logic 4.051ns (55.182%)  route 3.290ns (44.818%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.566    -2.408    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X38Y41         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.518    -1.890 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           3.290     1.401    lopt_2
    T16                  OBUF (Prop_obuf_I_O)         3.533     4.934 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.934    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_spi/u_spi_master/sck_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPI_MASTER_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.233ns  (logic 4.138ns (57.200%)  route 3.096ns (42.800%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.623    -2.351    u_ucup_top/u_soc/u_spi/u_spi_master/clk_sys
    SLICE_X1Y27          FDCE                                         r  u_ucup_top/u_soc/u_spi/u_spi_master/sck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDCE (Prop_fdce_C_Q)         0.456    -1.895 r  u_ucup_top/u_soc/u_spi/u_spi_master/sck_reg/Q
                         net (fo=7, routed)           0.816    -1.078    u_ucup_top/u_soc/u_spi/u_spi_master/sck
    SLICE_X0Y29          LUT2 (Prop_lut2_I1_O)        0.124    -0.954 r  u_ucup_top/u_soc/u_spi/u_spi_master/SPI_MASTER_CLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.280     1.325    SPI_MASTER_CLK_OBUF
    D18                  OBUF (Prop_obuf_I_O)         3.558     4.883 r  SPI_MASTER_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     4.883    SPI_MASTER_CLK
    D18                                                               r  SPI_MASTER_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.124ns  (logic 4.079ns (57.257%)  route 3.045ns (42.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.570    -2.404    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X12Y42         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDCE (Prop_fdce_C_Q)         0.518    -1.886 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           3.045     1.160    lopt_5
    V12                  OBUF (Prop_obuf_I_O)         3.561     4.721 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.721    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.031ns  (logic 4.052ns (57.636%)  route 2.979ns (42.364%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.571    -2.403    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X12Y43         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           2.979     1.094    lopt_4
    V14                  OBUF (Prop_obuf_I_O)         3.534     4.628 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.628    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.029ns  (logic 4.064ns (57.819%)  route 2.965ns (42.181%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.570    -2.404    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X12Y42         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDCE (Prop_fdce_C_Q)         0.518    -1.886 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           2.965     1.079    lopt_13
    V16                  OBUF (Prop_obuf_I_O)         3.546     4.626 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.626    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.932ns  (logic 4.065ns (58.642%)  route 2.867ns (41.358%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.570    -2.404    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X12Y42         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDCE (Prop_fdce_C_Q)         0.518    -1.886 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           2.867     0.982    lopt_3
    V15                  OBUF (Prop_obuf_I_O)         3.547     4.529 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.529    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.867ns  (logic 1.391ns (74.503%)  route 0.476ns (25.497%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.564    -0.531    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X8Y35          FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDCE (Prop_fdce_C_Q)         0.164    -0.367 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.476     0.109    lopt_8
    N14                  OBUF (Prop_obuf_I_O)         1.227     1.336 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.336    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.885ns  (logic 1.409ns (74.745%)  route 0.476ns (25.255%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.564    -0.531    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X8Y35          FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDCE (Prop_fdce_C_Q)         0.164    -0.367 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.476     0.109    lopt_9
    R18                  OBUF (Prop_obuf_I_O)         1.245     1.354 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.354    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.853ns  (logic 1.408ns (75.969%)  route 0.445ns (24.031%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.597    -0.498    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X2Y43          FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.164    -0.334 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.445     0.111    lopt_6
    K15                  OBUF (Prop_obuf_I_O)         1.244     1.355 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.355    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.953ns  (logic 1.404ns (71.925%)  route 0.548ns (28.075%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.592    -0.503    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X2Y33          FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.164    -0.339 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.548     0.209    lopt_11
    U17                  OBUF (Prop_obuf_I_O)         1.240     1.449 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.449    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.026ns  (logic 1.398ns (69.002%)  route 0.628ns (30.998%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.597    -0.498    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X2Y43          FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.164    -0.334 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.628     0.294    lopt_7
    J13                  OBUF (Prop_obuf_I_O)         1.234     1.528 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.528    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.400ns (68.739%)  route 0.637ns (31.261%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.592    -0.503    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X2Y33          FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.164    -0.339 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.637     0.298    lopt_10
    V17                  OBUF (Prop_obuf_I_O)         1.236     1.534 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.534    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.389ns (68.273%)  route 0.646ns (31.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.597    -0.498    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X2Y43          FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.164    -0.334 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.646     0.311    lopt
    H17                  OBUF (Prop_obuf_I_O)         1.225     1.536 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.536    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.067ns  (logic 1.402ns (67.839%)  route 0.665ns (32.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.592    -0.503    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X2Y33          FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.164    -0.339 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.665     0.326    lopt_12
    U16                  OBUF (Prop_obuf_I_O)         1.238     1.564 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.564    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.401ns (60.992%)  route 0.896ns (39.008%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.567    -0.528    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X12Y42         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDCE (Prop_fdce_C_Q)         0.164    -0.364 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.896     0.532    lopt_14
    T15                  OBUF (Prop_obuf_I_O)         1.237     1.769 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.769    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.399ns (60.212%)  route 0.925ns (39.788%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.568    -0.527    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X12Y43         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           0.925     0.561    lopt_4
    V14                  OBUF (Prop_obuf_I_O)         1.235     1.796 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.796    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fb_unbuf
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgen/pll/CLKFBOUT
                            (clock source 'clk_fb_unbuf'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            clkgen/pll/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.392ns  (logic 0.029ns (2.083%)  route 1.363ns (97.917%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb_unbuf fall edge)
                                                      6.250     6.250 f  
    E3                                                0.000     6.250 f  IO_CLK (IN)
                         net (fo=0)                   0.000     6.250    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     6.695 f  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     7.176    clkgen/io_clk_buf
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.634     4.542 f  clkgen/pll/CLKFBOUT
                         net (fo=1, routed)           0.546     5.087    clkgen/clk_fb_unbuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.116 f  clkgen/clk_fb_bufg/O
                         net (fo=1, routed)           0.818     5.934    clkgen/clk_fb_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  clkgen/pll/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgen/pll/CLKFBOUT
                            (clock source 'clk_fb_unbuf'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            clkgen/pll/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.905%)  route 3.042ns (97.095%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.736    -5.137 r  clkgen/pll/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_fb_unbuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_fb_bufg/O
                         net (fo=1, routed)           1.466    -2.004    clkgen/clk_fb_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  clkgen/pll/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_50_unbuf

Max Delay          3469 Endpoints
Min Delay          3469 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[10].mem_reg[10][15]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.764ns  (logic 1.630ns (10.339%)  route 14.134ns (89.661%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.714     3.219    clkgen/IO_RST_N_IBUF
    SLICE_X12Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.343 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3321, routed)       12.420    15.764    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][31]_1
    SLICE_X40Y101        FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[10].mem_reg[10][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.607    -1.862    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/clk_sys
    SLICE_X40Y101        FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[10].mem_reg[10][15]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[10].mem_reg[10][24]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.759ns  (logic 1.630ns (10.342%)  route 14.130ns (89.658%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.714     3.219    clkgen/IO_RST_N_IBUF
    SLICE_X12Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.343 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3321, routed)       12.416    15.759    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][31]_1
    SLICE_X41Y101        FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[10].mem_reg[10][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.607    -1.862    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/clk_sys
    SLICE_X41Y101        FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[10].mem_reg[10][24]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[9].mem_reg[9][26]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.623ns  (logic 1.630ns (10.432%)  route 13.993ns (89.568%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.714     3.219    clkgen/IO_RST_N_IBUF
    SLICE_X12Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.343 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3321, routed)       12.279    15.623    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][31]_1
    SLICE_X40Y102        FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[9].mem_reg[9][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.607    -1.862    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/clk_sys
    SLICE_X40Y102        FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[9].mem_reg[9][26]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][26]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.619ns  (logic 1.630ns (10.435%)  route 13.989ns (89.565%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.714     3.219    clkgen/IO_RST_N_IBUF
    SLICE_X12Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.343 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3321, routed)       12.275    15.619    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][31]_1
    SLICE_X41Y102        FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.607    -1.862    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/clk_sys
    SLICE_X41Y102        FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][26]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][29]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.619ns  (logic 1.630ns (10.435%)  route 13.989ns (89.565%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.714     3.219    clkgen/IO_RST_N_IBUF
    SLICE_X12Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.343 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3321, routed)       12.275    15.619    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][31]_1
    SLICE_X41Y102        FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.607    -1.862    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/clk_sys
    SLICE_X41Y102        FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][29]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[17].mem_reg[17][2]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.606ns  (logic 1.630ns (10.444%)  route 13.976ns (89.556%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.966ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.714     3.219    clkgen/IO_RST_N_IBUF
    SLICE_X12Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.343 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3321, routed)       12.262    15.606    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][31]_1
    SLICE_X61Y91         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[17].mem_reg[17][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.504    -1.966    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/clk_sys
    SLICE_X61Y91         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[17].mem_reg[17][2]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[17].mem_reg[17][3]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.606ns  (logic 1.630ns (10.444%)  route 13.976ns (89.556%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.966ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.714     3.219    clkgen/IO_RST_N_IBUF
    SLICE_X12Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.343 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3321, routed)       12.262    15.606    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][31]_1
    SLICE_X61Y91         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[17].mem_reg[17][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.504    -1.966    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/clk_sys
    SLICE_X61Y91         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[17].mem_reg[17][3]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[17].mem_reg[17][9]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.606ns  (logic 1.630ns (10.444%)  route 13.976ns (89.556%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.966ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.714     3.219    clkgen/IO_RST_N_IBUF
    SLICE_X12Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.343 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3321, routed)       12.262    15.606    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][31]_1
    SLICE_X61Y91         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[17].mem_reg[17][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.504    -1.966    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/clk_sys
    SLICE_X61Y91         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[17].mem_reg[17][9]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[18].mem_reg[18][2]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.606ns  (logic 1.630ns (10.444%)  route 13.976ns (89.556%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.966ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.714     3.219    clkgen/IO_RST_N_IBUF
    SLICE_X12Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.343 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3321, routed)       12.262    15.606    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][31]_1
    SLICE_X60Y91         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[18].mem_reg[18][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.504    -1.966    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/clk_sys
    SLICE_X60Y91         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[18].mem_reg[18][2]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[18].mem_reg[18][3]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.606ns  (logic 1.630ns (10.444%)  route 13.976ns (89.556%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.966ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.714     3.219    clkgen/IO_RST_N_IBUF
    SLICE_X12Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.343 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3321, routed)       12.262    15.606    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][31]_1
    SLICE_X60Y91         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[18].mem_reg[18][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        1.504    -1.966    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/clk_sys
    SLICE_X60Y91         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[18].mem_reg[18][3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.005ns  (logic 0.232ns (23.132%)  route 0.772ns (76.868%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    M17                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.772     1.005    u_ucup_top/u_soc/u_gpio/D[3]
    SLICE_X28Y33         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.828    -0.306    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X28Y33         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][3]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.041ns  (logic 0.247ns (23.721%)  route 0.794ns (76.279%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           0.794     1.041    u_ucup_top/u_soc/u_gpio/D[1]
    SLICE_X29Y38         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.833    -0.301    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X29Y38         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][1]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.059ns  (logic 0.238ns (22.504%)  route 0.821ns (77.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           0.821     1.059    u_ucup_top/u_soc/u_gpio/D[0]
    SLICE_X35Y34         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.827    -0.307    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X35Y34         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][0]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.238ns (22.263%)  route 0.831ns (77.737%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           0.831     1.069    u_ucup_top/u_soc/u_gpio/D[6]
    SLICE_X33Y34         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.828    -0.306    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X33Y34         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][6]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.146ns  (logic 0.252ns (21.987%)  route 0.894ns (78.013%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           0.894     1.146    u_ucup_top/u_soc/u_gpio/D[5]
    SLICE_X28Y37         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.831    -0.303    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X28Y37         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][5]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.155ns  (logic 0.246ns (21.312%)  route 0.909ns (78.688%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           0.909     1.155    u_ucup_top/u_soc/u_gpio/D[2]
    SLICE_X34Y34         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.827    -0.307    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X34Y34         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][2]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.272ns  (logic 0.237ns (18.605%)  route 1.035ns (81.395%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           1.035     1.272    u_ucup_top/u_soc/u_gpio/D[7]
    SLICE_X31Y36         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.829    -0.305    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X31Y36         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][7]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.289ns  (logic 0.259ns (20.066%)  route 1.030ns (79.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           1.030     1.289    u_ucup_top/u_soc/u_gpio/D[4]
    SLICE_X28Y35         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.830    -0.304    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X28Y35         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][4]/C

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                            (internal pin)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/mul.mult_i/mulh_acc_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.362ns  (logic 0.912ns (66.979%)  route 0.450ns (33.021%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y31          DSP48E1                      0.000     0.000 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/mul.mult_i/int_result__0_n_37
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[12])
                                                      0.521     0.523 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/mul.mult_i/int_result__1/P[12]
                         net (fo=2, routed)           0.169     0.692    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/mul.mult_i/int_result__1_n_93
    SLICE_X55Y83         LUT2 (Prop_lut2_I0_O)        0.045     0.737 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/mul.mult_i/int_result_carry__2_i_3/O
                         net (fo=1, routed)           0.000     0.737    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/mul.mult_i/int_result_carry__2_i_3_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.802 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/mul.mult_i/int_result_carry__2/O[1]
                         net (fo=2, routed)           0.134     0.936    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/mul.mult_i/int_result__2[29]
    SLICE_X54Y83         LUT2 (Prop_lut2_I0_O)        0.107     1.043 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/mul.mult_i/result_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.043    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/mul.mult_i/result_carry__6_i_3_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.109 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/mul.mult_i/result_carry__6/O[1]
                         net (fo=4, routed)           0.145     1.254    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/mul.mult_i/mul_result[29]
    SLICE_X56Y83         LUT6 (Prop_lut6_I5_O)        0.108     1.362 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/mul.mult_i/mulh_acc[29]_i_1/O
                         net (fo=1, routed)           0.000     1.362    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/mul.mult_i/mulh_acc_next[29]
    SLICE_X56Y83         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/mul.mult_i/mulh_acc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.826    -0.308    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/mul.mult_i/clk_sys
    SLICE_X56Y83         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/mul.mult_i/mulh_acc_reg[29]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[csr_op][0]/CLR
                            (removal check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.377ns  (logic 0.318ns (23.122%)  route 1.059ns (76.878%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         0.273     0.273 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           0.702     0.975    clkgen/IO_RST_N_IBUF
    SLICE_X12Y97         LUT2 (Prop_lut2_I1_O)        0.045     1.020 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3321, routed)        0.357     1.377    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/mulh_acc_reg[0]
    SLICE_X14Y85         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[csr_op][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7634, routed)        0.826    -0.307    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/clk_sys
    SLICE_X14Y85         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[csr_op][0]/C





