Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2.1 (win64) Build 1957588 Wed Aug  9 16:32:24 MDT 2017
| Date         : Mon Dec  4 22:23:43 2017
| Host         : 5CG64360W4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.959        0.000                      0                  390        0.135        0.000                      0                  390        9.500        0.000                       0                   136  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         13.959        0.000                      0                  390        0.135        0.000                      0                  390        9.500        0.000                       0                   136  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.959ns  (required time - arrival time)
  Source:                 design_1_i/WS2812_0/U0/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/delay_low_cntr_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.333ns  (logic 1.588ns (29.774%)  route 3.745ns (70.226%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 22.767 - 20.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.666     2.974    design_1_i/WS2812_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  design_1_i/WS2812_0/U0/index_reg[2]/Q
                         net (fo=5, routed)           0.816     4.246    design_1_i/WS2812_0/U0/index[2]
    SLICE_X34Y35         LUT2 (Prop_lut2_I0_O)        0.124     4.370 r  design_1_i/WS2812_0/U0/state1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.370    design_1_i/WS2812_0/U0/state1_carry_i_6_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.903 r  design_1_i/WS2812_0/U0/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.903    design_1_i/WS2812_0/U0/state1_carry_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.020 r  design_1_i/WS2812_0/U0/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.020    design_1_i/WS2812_0/U0/state1_carry__0_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.137 r  design_1_i/WS2812_0/U0/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.137    design_1_i/WS2812_0/U0/state1_carry__1_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.254 f  design_1_i/WS2812_0/U0/state1_carry__2/CO[3]
                         net (fo=5, routed)           1.810     7.064    design_1_i/WS2812_0/U0/state1_carry__2_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I1_O)        0.124     7.188 r  design_1_i/WS2812_0/U0/delay_low_cntr[31]_i_1/O
                         net (fo=23, routed)          1.119     8.307    design_1_i/WS2812_0/U0/delay_low_cntr[31]_i_1_n_0
    SLICE_X39Y44         FDRE                                         r  design_1_i/WS2812_0/U0/delay_low_cntr_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.575    22.767    design_1_i/WS2812_0/U0/clk
    SLICE_X39Y44         FDRE                                         r  design_1_i/WS2812_0/U0/delay_low_cntr_reg[29]/C
                         clock pessimism              0.230    22.998    
                         clock uncertainty           -0.302    22.696    
    SLICE_X39Y44         FDRE (Setup_fdre_C_R)       -0.429    22.267    design_1_i/WS2812_0/U0/delay_low_cntr_reg[29]
  -------------------------------------------------------------------
                         required time                         22.267    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                 13.959    

Slack (MET) :             13.959ns  (required time - arrival time)
  Source:                 design_1_i/WS2812_0/U0/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/delay_low_cntr_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.333ns  (logic 1.588ns (29.774%)  route 3.745ns (70.226%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 22.767 - 20.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.666     2.974    design_1_i/WS2812_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  design_1_i/WS2812_0/U0/index_reg[2]/Q
                         net (fo=5, routed)           0.816     4.246    design_1_i/WS2812_0/U0/index[2]
    SLICE_X34Y35         LUT2 (Prop_lut2_I0_O)        0.124     4.370 r  design_1_i/WS2812_0/U0/state1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.370    design_1_i/WS2812_0/U0/state1_carry_i_6_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.903 r  design_1_i/WS2812_0/U0/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.903    design_1_i/WS2812_0/U0/state1_carry_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.020 r  design_1_i/WS2812_0/U0/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.020    design_1_i/WS2812_0/U0/state1_carry__0_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.137 r  design_1_i/WS2812_0/U0/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.137    design_1_i/WS2812_0/U0/state1_carry__1_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.254 f  design_1_i/WS2812_0/U0/state1_carry__2/CO[3]
                         net (fo=5, routed)           1.810     7.064    design_1_i/WS2812_0/U0/state1_carry__2_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I1_O)        0.124     7.188 r  design_1_i/WS2812_0/U0/delay_low_cntr[31]_i_1/O
                         net (fo=23, routed)          1.119     8.307    design_1_i/WS2812_0/U0/delay_low_cntr[31]_i_1_n_0
    SLICE_X39Y44         FDRE                                         r  design_1_i/WS2812_0/U0/delay_low_cntr_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.575    22.767    design_1_i/WS2812_0/U0/clk
    SLICE_X39Y44         FDRE                                         r  design_1_i/WS2812_0/U0/delay_low_cntr_reg[30]/C
                         clock pessimism              0.230    22.998    
                         clock uncertainty           -0.302    22.696    
    SLICE_X39Y44         FDRE (Setup_fdre_C_R)       -0.429    22.267    design_1_i/WS2812_0/U0/delay_low_cntr_reg[30]
  -------------------------------------------------------------------
                         required time                         22.267    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                 13.959    

Slack (MET) :             13.959ns  (required time - arrival time)
  Source:                 design_1_i/WS2812_0/U0/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/delay_low_cntr_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.333ns  (logic 1.588ns (29.774%)  route 3.745ns (70.226%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 22.767 - 20.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.666     2.974    design_1_i/WS2812_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  design_1_i/WS2812_0/U0/index_reg[2]/Q
                         net (fo=5, routed)           0.816     4.246    design_1_i/WS2812_0/U0/index[2]
    SLICE_X34Y35         LUT2 (Prop_lut2_I0_O)        0.124     4.370 r  design_1_i/WS2812_0/U0/state1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.370    design_1_i/WS2812_0/U0/state1_carry_i_6_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.903 r  design_1_i/WS2812_0/U0/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.903    design_1_i/WS2812_0/U0/state1_carry_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.020 r  design_1_i/WS2812_0/U0/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.020    design_1_i/WS2812_0/U0/state1_carry__0_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.137 r  design_1_i/WS2812_0/U0/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.137    design_1_i/WS2812_0/U0/state1_carry__1_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.254 f  design_1_i/WS2812_0/U0/state1_carry__2/CO[3]
                         net (fo=5, routed)           1.810     7.064    design_1_i/WS2812_0/U0/state1_carry__2_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I1_O)        0.124     7.188 r  design_1_i/WS2812_0/U0/delay_low_cntr[31]_i_1/O
                         net (fo=23, routed)          1.119     8.307    design_1_i/WS2812_0/U0/delay_low_cntr[31]_i_1_n_0
    SLICE_X39Y44         FDRE                                         r  design_1_i/WS2812_0/U0/delay_low_cntr_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.575    22.767    design_1_i/WS2812_0/U0/clk
    SLICE_X39Y44         FDRE                                         r  design_1_i/WS2812_0/U0/delay_low_cntr_reg[31]/C
                         clock pessimism              0.230    22.998    
                         clock uncertainty           -0.302    22.696    
    SLICE_X39Y44         FDRE (Setup_fdre_C_R)       -0.429    22.267    design_1_i/WS2812_0/U0/delay_low_cntr_reg[31]
  -------------------------------------------------------------------
                         required time                         22.267    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                 13.959    

Slack (MET) :             14.056ns  (required time - arrival time)
  Source:                 design_1_i/WS2812_0/U0/delay_low_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/index_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 1.588ns (31.908%)  route 3.389ns (68.092%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 22.687 - 20.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.750     3.058    design_1_i/WS2812_0/U0/clk
    SLICE_X40Y37         FDRE                                         r  design_1_i/WS2812_0/U0/delay_low_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.456     3.514 f  design_1_i/WS2812_0/U0/delay_low_cntr_reg[2]/Q
                         net (fo=4, routed)           0.968     4.482    design_1_i/WS2812_0/U0/delay_low_cntr[2]
    SLICE_X38Y39         LUT2 (Prop_lut2_I0_O)        0.124     4.606 r  design_1_i/WS2812_0/U0/state1__31_carry_i_7/O
                         net (fo=1, routed)           0.000     4.606    design_1_i/WS2812_0/U0/state1__31_carry_i_7_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.139 r  design_1_i/WS2812_0/U0/state1__31_carry/CO[3]
                         net (fo=1, routed)           0.000     5.139    design_1_i/WS2812_0/U0/state1__31_carry_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.256 r  design_1_i/WS2812_0/U0/state1__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.256    design_1_i/WS2812_0/U0/state1__31_carry__0_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.373 r  design_1_i/WS2812_0/U0/state1__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.373    design_1_i/WS2812_0/U0/state1__31_carry__1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.490 f  design_1_i/WS2812_0/U0/state1__31_carry__2/CO[3]
                         net (fo=6, routed)           1.531     7.022    design_1_i/WS2812_0/U0/state1__31_carry__2_n_0
    SLICE_X34Y40         LUT3 (Prop_lut3_I0_O)        0.124     7.146 r  design_1_i/WS2812_0/U0/index[31]_i_1/O
                         net (fo=32, routed)          0.889     8.035    design_1_i/WS2812_0/U0/index[31]_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.494    22.687    design_1_i/WS2812_0/U0/clk
    SLICE_X34Y34         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[0]/C
                         clock pessimism              0.230    22.917    
                         clock uncertainty           -0.302    22.615    
    SLICE_X34Y34         FDRE (Setup_fdre_C_R)       -0.524    22.091    design_1_i/WS2812_0/U0/index_reg[0]
  -------------------------------------------------------------------
                         required time                         22.091    
                         arrival time                          -8.035    
  -------------------------------------------------------------------
                         slack                                 14.056    

Slack (MET) :             14.067ns  (required time - arrival time)
  Source:                 design_1_i/WS2812_0/U0/delay_low_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/index_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 1.588ns (31.387%)  route 3.471ns (68.613%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 22.685 - 20.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.750     3.058    design_1_i/WS2812_0/U0/clk
    SLICE_X40Y37         FDRE                                         r  design_1_i/WS2812_0/U0/delay_low_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.456     3.514 f  design_1_i/WS2812_0/U0/delay_low_cntr_reg[2]/Q
                         net (fo=4, routed)           0.968     4.482    design_1_i/WS2812_0/U0/delay_low_cntr[2]
    SLICE_X38Y39         LUT2 (Prop_lut2_I0_O)        0.124     4.606 r  design_1_i/WS2812_0/U0/state1__31_carry_i_7/O
                         net (fo=1, routed)           0.000     4.606    design_1_i/WS2812_0/U0/state1__31_carry_i_7_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.139 r  design_1_i/WS2812_0/U0/state1__31_carry/CO[3]
                         net (fo=1, routed)           0.000     5.139    design_1_i/WS2812_0/U0/state1__31_carry_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.256 r  design_1_i/WS2812_0/U0/state1__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.256    design_1_i/WS2812_0/U0/state1__31_carry__0_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.373 r  design_1_i/WS2812_0/U0/state1__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.373    design_1_i/WS2812_0/U0/state1__31_carry__1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.490 f  design_1_i/WS2812_0/U0/state1__31_carry__2/CO[3]
                         net (fo=6, routed)           1.531     7.022    design_1_i/WS2812_0/U0/state1__31_carry__2_n_0
    SLICE_X34Y40         LUT3 (Prop_lut3_I0_O)        0.124     7.146 r  design_1_i/WS2812_0/U0/index[31]_i_1/O
                         net (fo=32, routed)          0.972     8.117    design_1_i/WS2812_0/U0/index[31]_i_1_n_0
    SLICE_X35Y33         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.493    22.686    design_1_i/WS2812_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[1]/C
                         clock pessimism              0.230    22.916    
                         clock uncertainty           -0.302    22.614    
    SLICE_X35Y33         FDRE (Setup_fdre_C_R)       -0.429    22.185    design_1_i/WS2812_0/U0/index_reg[1]
  -------------------------------------------------------------------
                         required time                         22.185    
                         arrival time                          -8.117    
  -------------------------------------------------------------------
                         slack                                 14.067    

Slack (MET) :             14.067ns  (required time - arrival time)
  Source:                 design_1_i/WS2812_0/U0/delay_low_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/index_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 1.588ns (31.387%)  route 3.471ns (68.613%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 22.685 - 20.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.750     3.058    design_1_i/WS2812_0/U0/clk
    SLICE_X40Y37         FDRE                                         r  design_1_i/WS2812_0/U0/delay_low_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.456     3.514 f  design_1_i/WS2812_0/U0/delay_low_cntr_reg[2]/Q
                         net (fo=4, routed)           0.968     4.482    design_1_i/WS2812_0/U0/delay_low_cntr[2]
    SLICE_X38Y39         LUT2 (Prop_lut2_I0_O)        0.124     4.606 r  design_1_i/WS2812_0/U0/state1__31_carry_i_7/O
                         net (fo=1, routed)           0.000     4.606    design_1_i/WS2812_0/U0/state1__31_carry_i_7_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.139 r  design_1_i/WS2812_0/U0/state1__31_carry/CO[3]
                         net (fo=1, routed)           0.000     5.139    design_1_i/WS2812_0/U0/state1__31_carry_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.256 r  design_1_i/WS2812_0/U0/state1__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.256    design_1_i/WS2812_0/U0/state1__31_carry__0_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.373 r  design_1_i/WS2812_0/U0/state1__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.373    design_1_i/WS2812_0/U0/state1__31_carry__1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.490 f  design_1_i/WS2812_0/U0/state1__31_carry__2/CO[3]
                         net (fo=6, routed)           1.531     7.022    design_1_i/WS2812_0/U0/state1__31_carry__2_n_0
    SLICE_X34Y40         LUT3 (Prop_lut3_I0_O)        0.124     7.146 r  design_1_i/WS2812_0/U0/index[31]_i_1/O
                         net (fo=32, routed)          0.972     8.117    design_1_i/WS2812_0/U0/index[31]_i_1_n_0
    SLICE_X35Y33         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.493    22.686    design_1_i/WS2812_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[2]/C
                         clock pessimism              0.230    22.916    
                         clock uncertainty           -0.302    22.614    
    SLICE_X35Y33         FDRE (Setup_fdre_C_R)       -0.429    22.185    design_1_i/WS2812_0/U0/index_reg[2]
  -------------------------------------------------------------------
                         required time                         22.185    
                         arrival time                          -8.117    
  -------------------------------------------------------------------
                         slack                                 14.067    

Slack (MET) :             14.067ns  (required time - arrival time)
  Source:                 design_1_i/WS2812_0/U0/delay_low_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/index_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 1.588ns (31.387%)  route 3.471ns (68.613%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 22.685 - 20.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.750     3.058    design_1_i/WS2812_0/U0/clk
    SLICE_X40Y37         FDRE                                         r  design_1_i/WS2812_0/U0/delay_low_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.456     3.514 f  design_1_i/WS2812_0/U0/delay_low_cntr_reg[2]/Q
                         net (fo=4, routed)           0.968     4.482    design_1_i/WS2812_0/U0/delay_low_cntr[2]
    SLICE_X38Y39         LUT2 (Prop_lut2_I0_O)        0.124     4.606 r  design_1_i/WS2812_0/U0/state1__31_carry_i_7/O
                         net (fo=1, routed)           0.000     4.606    design_1_i/WS2812_0/U0/state1__31_carry_i_7_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.139 r  design_1_i/WS2812_0/U0/state1__31_carry/CO[3]
                         net (fo=1, routed)           0.000     5.139    design_1_i/WS2812_0/U0/state1__31_carry_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.256 r  design_1_i/WS2812_0/U0/state1__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.256    design_1_i/WS2812_0/U0/state1__31_carry__0_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.373 r  design_1_i/WS2812_0/U0/state1__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.373    design_1_i/WS2812_0/U0/state1__31_carry__1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.490 f  design_1_i/WS2812_0/U0/state1__31_carry__2/CO[3]
                         net (fo=6, routed)           1.531     7.022    design_1_i/WS2812_0/U0/state1__31_carry__2_n_0
    SLICE_X34Y40         LUT3 (Prop_lut3_I0_O)        0.124     7.146 r  design_1_i/WS2812_0/U0/index[31]_i_1/O
                         net (fo=32, routed)          0.972     8.117    design_1_i/WS2812_0/U0/index[31]_i_1_n_0
    SLICE_X35Y33         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.493    22.686    design_1_i/WS2812_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[3]/C
                         clock pessimism              0.230    22.916    
                         clock uncertainty           -0.302    22.614    
    SLICE_X35Y33         FDRE (Setup_fdre_C_R)       -0.429    22.185    design_1_i/WS2812_0/U0/index_reg[3]
  -------------------------------------------------------------------
                         required time                         22.185    
                         arrival time                          -8.117    
  -------------------------------------------------------------------
                         slack                                 14.067    

Slack (MET) :             14.067ns  (required time - arrival time)
  Source:                 design_1_i/WS2812_0/U0/delay_low_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/index_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 1.588ns (31.387%)  route 3.471ns (68.613%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 22.685 - 20.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.750     3.058    design_1_i/WS2812_0/U0/clk
    SLICE_X40Y37         FDRE                                         r  design_1_i/WS2812_0/U0/delay_low_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.456     3.514 f  design_1_i/WS2812_0/U0/delay_low_cntr_reg[2]/Q
                         net (fo=4, routed)           0.968     4.482    design_1_i/WS2812_0/U0/delay_low_cntr[2]
    SLICE_X38Y39         LUT2 (Prop_lut2_I0_O)        0.124     4.606 r  design_1_i/WS2812_0/U0/state1__31_carry_i_7/O
                         net (fo=1, routed)           0.000     4.606    design_1_i/WS2812_0/U0/state1__31_carry_i_7_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.139 r  design_1_i/WS2812_0/U0/state1__31_carry/CO[3]
                         net (fo=1, routed)           0.000     5.139    design_1_i/WS2812_0/U0/state1__31_carry_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.256 r  design_1_i/WS2812_0/U0/state1__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.256    design_1_i/WS2812_0/U0/state1__31_carry__0_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.373 r  design_1_i/WS2812_0/U0/state1__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.373    design_1_i/WS2812_0/U0/state1__31_carry__1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.490 f  design_1_i/WS2812_0/U0/state1__31_carry__2/CO[3]
                         net (fo=6, routed)           1.531     7.022    design_1_i/WS2812_0/U0/state1__31_carry__2_n_0
    SLICE_X34Y40         LUT3 (Prop_lut3_I0_O)        0.124     7.146 r  design_1_i/WS2812_0/U0/index[31]_i_1/O
                         net (fo=32, routed)          0.972     8.117    design_1_i/WS2812_0/U0/index[31]_i_1_n_0
    SLICE_X35Y33         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.493    22.686    design_1_i/WS2812_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[4]/C
                         clock pessimism              0.230    22.916    
                         clock uncertainty           -0.302    22.614    
    SLICE_X35Y33         FDRE (Setup_fdre_C_R)       -0.429    22.185    design_1_i/WS2812_0/U0/index_reg[4]
  -------------------------------------------------------------------
                         required time                         22.185    
                         arrival time                          -8.117    
  -------------------------------------------------------------------
                         slack                                 14.067    

Slack (MET) :             14.101ns  (required time - arrival time)
  Source:                 design_1_i/WS2812_0/U0/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/delay_low_cntr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 1.588ns (30.588%)  route 3.604ns (69.412%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 22.767 - 20.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.666     2.974    design_1_i/WS2812_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  design_1_i/WS2812_0/U0/index_reg[2]/Q
                         net (fo=5, routed)           0.816     4.246    design_1_i/WS2812_0/U0/index[2]
    SLICE_X34Y35         LUT2 (Prop_lut2_I0_O)        0.124     4.370 r  design_1_i/WS2812_0/U0/state1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.370    design_1_i/WS2812_0/U0/state1_carry_i_6_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.903 r  design_1_i/WS2812_0/U0/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.903    design_1_i/WS2812_0/U0/state1_carry_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.020 r  design_1_i/WS2812_0/U0/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.020    design_1_i/WS2812_0/U0/state1_carry__0_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.137 r  design_1_i/WS2812_0/U0/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.137    design_1_i/WS2812_0/U0/state1_carry__1_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.254 f  design_1_i/WS2812_0/U0/state1_carry__2/CO[3]
                         net (fo=5, routed)           1.810     7.064    design_1_i/WS2812_0/U0/state1_carry__2_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I1_O)        0.124     7.188 r  design_1_i/WS2812_0/U0/delay_low_cntr[31]_i_1/O
                         net (fo=23, routed)          0.978     8.166    design_1_i/WS2812_0/U0/delay_low_cntr[31]_i_1_n_0
    SLICE_X39Y43         FDRE                                         r  design_1_i/WS2812_0/U0/delay_low_cntr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.575    22.767    design_1_i/WS2812_0/U0/clk
    SLICE_X39Y43         FDRE                                         r  design_1_i/WS2812_0/U0/delay_low_cntr_reg[25]/C
                         clock pessimism              0.230    22.998    
                         clock uncertainty           -0.302    22.696    
    SLICE_X39Y43         FDRE (Setup_fdre_C_R)       -0.429    22.267    design_1_i/WS2812_0/U0/delay_low_cntr_reg[25]
  -------------------------------------------------------------------
                         required time                         22.267    
                         arrival time                          -8.166    
  -------------------------------------------------------------------
                         slack                                 14.101    

Slack (MET) :             14.101ns  (required time - arrival time)
  Source:                 design_1_i/WS2812_0/U0/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/delay_low_cntr_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 1.588ns (30.588%)  route 3.604ns (69.412%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 22.767 - 20.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.666     2.974    design_1_i/WS2812_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  design_1_i/WS2812_0/U0/index_reg[2]/Q
                         net (fo=5, routed)           0.816     4.246    design_1_i/WS2812_0/U0/index[2]
    SLICE_X34Y35         LUT2 (Prop_lut2_I0_O)        0.124     4.370 r  design_1_i/WS2812_0/U0/state1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.370    design_1_i/WS2812_0/U0/state1_carry_i_6_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.903 r  design_1_i/WS2812_0/U0/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.903    design_1_i/WS2812_0/U0/state1_carry_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.020 r  design_1_i/WS2812_0/U0/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.020    design_1_i/WS2812_0/U0/state1_carry__0_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.137 r  design_1_i/WS2812_0/U0/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.137    design_1_i/WS2812_0/U0/state1_carry__1_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.254 f  design_1_i/WS2812_0/U0/state1_carry__2/CO[3]
                         net (fo=5, routed)           1.810     7.064    design_1_i/WS2812_0/U0/state1_carry__2_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I1_O)        0.124     7.188 r  design_1_i/WS2812_0/U0/delay_low_cntr[31]_i_1/O
                         net (fo=23, routed)          0.978     8.166    design_1_i/WS2812_0/U0/delay_low_cntr[31]_i_1_n_0
    SLICE_X39Y43         FDRE                                         r  design_1_i/WS2812_0/U0/delay_low_cntr_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.575    22.767    design_1_i/WS2812_0/U0/clk
    SLICE_X39Y43         FDRE                                         r  design_1_i/WS2812_0/U0/delay_low_cntr_reg[26]/C
                         clock pessimism              0.230    22.998    
                         clock uncertainty           -0.302    22.696    
    SLICE_X39Y43         FDRE (Setup_fdre_C_R)       -0.429    22.267    design_1_i/WS2812_0/U0/delay_low_cntr_reg[26]
  -------------------------------------------------------------------
                         required time                         22.267    
                         arrival time                          -8.166    
  -------------------------------------------------------------------
                         slack                                 14.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/WS2812_0/U0/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/GRB_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.112%)  route 0.239ns (62.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.558     0.899    design_1_i/WS2812_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/WS2812_0/U0/index_reg[3]/Q
                         net (fo=5, routed)           0.239     1.278    design_1_i/WS2812_0/U0/index[3]
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/WS2812_0/U0/GRB_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.872     1.242    design_1_i/WS2812_0/U0/clk
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/WS2812_0/U0/GRB_reg/CLKARDCLK
                         clock pessimism             -0.282     0.960    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.143    design_1_i/WS2812_0/U0/GRB_reg
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/WS2812_0/U0/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/GRB_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.265%)  route 0.237ns (62.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.558     0.899    design_1_i/WS2812_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/WS2812_0/U0/index_reg[3]/Q
                         net (fo=5, routed)           0.237     1.277    design_1_i/WS2812_0/U0/index[3]
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/WS2812_0/U0/GRB_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.869     1.239    design_1_i/WS2812_0/U0/clk
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/WS2812_0/U0/GRB_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.957    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.140    design_1_i/WS2812_0/U0/GRB_reg
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/WS2812_0/U0/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/GRB_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.571%)  route 0.279ns (66.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.558     0.899    design_1_i/WS2812_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/WS2812_0/U0/index_reg[4]/Q
                         net (fo=5, routed)           0.279     1.319    design_1_i/WS2812_0/U0/index[4]
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/WS2812_0/U0/GRB_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.869     1.239    design_1_i/WS2812_0/U0/clk
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/WS2812_0/U0/GRB_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.957    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.140    design_1_i/WS2812_0/U0/GRB_reg
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/WS2812_0/U0/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/GRB_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.099%)  route 0.298ns (67.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.558     0.899    design_1_i/WS2812_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/WS2812_0/U0/index_reg[1]/Q
                         net (fo=5, routed)           0.298     1.338    design_1_i/WS2812_0/U0/index[1]
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/WS2812_0/U0/GRB_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.872     1.242    design_1_i/WS2812_0/U0/clk
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/WS2812_0/U0/GRB_reg/CLKARDCLK
                         clock pessimism             -0.282     0.960    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.143    design_1_i/WS2812_0/U0/GRB_reg
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/WS2812_0/U0/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/GRB_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.303%)  route 0.295ns (67.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.558     0.899    design_1_i/WS2812_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/WS2812_0/U0/index_reg[2]/Q
                         net (fo=5, routed)           0.295     1.335    design_1_i/WS2812_0/U0/index[2]
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/WS2812_0/U0/GRB_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.869     1.239    design_1_i/WS2812_0/U0/clk
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/WS2812_0/U0/GRB_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.957    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.140    design_1_i/WS2812_0/U0/GRB_reg
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/WS2812_0/U0/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/GRB_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.214%)  route 0.297ns (67.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.558     0.899    design_1_i/WS2812_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/WS2812_0/U0/index_reg[1]/Q
                         net (fo=5, routed)           0.297     1.336    design_1_i/WS2812_0/U0/index[1]
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/WS2812_0/U0/GRB_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.869     1.239    design_1_i/WS2812_0/U0/clk
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/WS2812_0/U0/GRB_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.957    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.140    design_1_i/WS2812_0/U0/GRB_reg
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/WS2812_0/U0/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/GRB_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.300%)  route 0.340ns (70.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.559     0.900    design_1_i/WS2812_0/U0/clk
    SLICE_X35Y34         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/WS2812_0/U0/index_reg[5]/Q
                         net (fo=5, routed)           0.340     1.381    design_1_i/WS2812_0/U0/index[5]
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/WS2812_0/U0/GRB_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.872     1.242    design_1_i/WS2812_0/U0/clk
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/WS2812_0/U0/GRB_reg/CLKARDCLK
                         clock pessimism             -0.282     0.960    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.143    design_1_i/WS2812_0/U0/GRB_reg
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/WS2812_0/U0/bit_cntr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/bit_cntr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.562     0.903    design_1_i/WS2812_0/U0/clk
    SLICE_X33Y40         FDRE                                         r  design_1_i/WS2812_0/U0/bit_cntr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/WS2812_0/U0/bit_cntr_reg[13]/Q
                         net (fo=4, routed)           0.078     1.122    design_1_i/WS2812_0/U0/bit_cntr[13]
    SLICE_X33Y40         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.246 r  design_1_i/WS2812_0/U0/bit_cntr_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.246    design_1_i/WS2812_0/U0/bit_cntr_reg[16]_i_1_n_6
    SLICE_X33Y40         FDRE                                         r  design_1_i/WS2812_0/U0/bit_cntr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.830     1.200    design_1_i/WS2812_0/U0/clk
    SLICE_X33Y40         FDRE                                         r  design_1_i/WS2812_0/U0/bit_cntr_reg[14]/C
                         clock pessimism             -0.297     0.903    
    SLICE_X33Y40         FDRE (Hold_fdre_C_D)         0.105     1.008    design_1_i/WS2812_0/U0/bit_cntr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/WS2812_0/U0/bit_cntr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/bit_cntr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.562     0.903    design_1_i/WS2812_0/U0/clk
    SLICE_X33Y41         FDRE                                         r  design_1_i/WS2812_0/U0/bit_cntr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/WS2812_0/U0/bit_cntr_reg[17]/Q
                         net (fo=4, routed)           0.078     1.122    design_1_i/WS2812_0/U0/bit_cntr[17]
    SLICE_X33Y41         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.246 r  design_1_i/WS2812_0/U0/bit_cntr_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.246    design_1_i/WS2812_0/U0/bit_cntr_reg[20]_i_1_n_6
    SLICE_X33Y41         FDRE                                         r  design_1_i/WS2812_0/U0/bit_cntr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.830     1.200    design_1_i/WS2812_0/U0/clk
    SLICE_X33Y41         FDRE                                         r  design_1_i/WS2812_0/U0/bit_cntr_reg[18]/C
                         clock pessimism             -0.297     0.903    
    SLICE_X33Y41         FDRE (Hold_fdre_C_D)         0.105     1.008    design_1_i/WS2812_0/U0/bit_cntr_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/WS2812_0/U0/delay_low_cntr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/delay_low_cntr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.589     0.930    design_1_i/WS2812_0/U0/clk
    SLICE_X39Y40         FDRE                                         r  design_1_i/WS2812_0/U0/delay_low_cntr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  design_1_i/WS2812_0/U0/delay_low_cntr_reg[13]/Q
                         net (fo=4, routed)           0.078     1.149    design_1_i/WS2812_0/U0/delay_low_cntr[13]
    SLICE_X39Y40         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.273 r  design_1_i/WS2812_0/U0/delay_low_cntr_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.273    design_1_i/WS2812_0/U0/delay_low_cntr0[14]
    SLICE_X39Y40         FDRE                                         r  design_1_i/WS2812_0/U0/delay_low_cntr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.858     1.228    design_1_i/WS2812_0/U0/clk
    SLICE_X39Y40         FDRE                                         r  design_1_i/WS2812_0/U0/delay_low_cntr_reg[14]/C
                         clock pessimism             -0.298     0.930    
    SLICE_X39Y40         FDRE (Hold_fdre_C_D)         0.105     1.035    design_1_i/WS2812_0/U0/delay_low_cntr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y14   design_1_i/WS2812_0/U0/GRB_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y14   design_1_i/WS2812_0/U0/GRB_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y42   design_1_i/WS2812_0/U0/bit_cntr_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y42   design_1_i/WS2812_0/U0/bit_cntr_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y42   design_1_i/WS2812_0/U0/bit_cntr_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y42   design_1_i/WS2812_0/U0/bit_cntr_reg[24]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y43   design_1_i/WS2812_0/U0/bit_cntr_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y43   design_1_i/WS2812_0/U0/bit_cntr_reg[26]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y43   design_1_i/WS2812_0/U0/bit_cntr_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y42   design_1_i/WS2812_0/U0/bit_cntr_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y42   design_1_i/WS2812_0/U0/bit_cntr_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y42   design_1_i/WS2812_0/U0/bit_cntr_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y42   design_1_i/WS2812_0/U0/bit_cntr_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y43   design_1_i/WS2812_0/U0/bit_cntr_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y43   design_1_i/WS2812_0/U0/bit_cntr_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y43   design_1_i/WS2812_0/U0/bit_cntr_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y43   design_1_i/WS2812_0/U0/bit_cntr_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y44   design_1_i/WS2812_0/U0/bit_cntr_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y37   design_1_i/WS2812_0/U0/bit_cntr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y43   design_1_i/WS2812_0/U0/bit_cntr_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y43   design_1_i/WS2812_0/U0/bit_cntr_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y43   design_1_i/WS2812_0/U0/bit_cntr_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y43   design_1_i/WS2812_0/U0/bit_cntr_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y44   design_1_i/WS2812_0/U0/bit_cntr_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y44   design_1_i/WS2812_0/U0/bit_cntr_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y44   design_1_i/WS2812_0/U0/bit_cntr_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y43   design_1_i/WS2812_0/U0/delay_low_cntr_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y43   design_1_i/WS2812_0/U0/delay_low_cntr_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y43   design_1_i/WS2812_0/U0/delay_low_cntr_reg[27]/C



