

================================================================
== Vitis HLS Report for 'bnn_Pipeline_VITIS_LOOP_61_1'
================================================================
* Date:           Fri Dec 12 15:02:45 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        bnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.826 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_61_1  |        4|        4|         1|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     24|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     27|    -|
|Register         |        -|    -|       5|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       5|     51|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln61_fu_102_p2  |         +|   0|  0|  11|           3|           1|
    |icmp_ln61_fu_96_p2  |      icmp|   0|  0|  13|           3|           4|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  24|           6|           5|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2  |   9|          2|    3|          6|
    |i_fu_40               |   9|          2|    3|          6|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|    7|         14|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_40      |  3|   0|    3|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+-------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  bnn_Pipeline_VITIS_LOOP_61_1|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  bnn_Pipeline_VITIS_LOOP_61_1|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  bnn_Pipeline_VITIS_LOOP_61_1|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  bnn_Pipeline_VITIS_LOOP_61_1|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  bnn_Pipeline_VITIS_LOOP_61_1|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  bnn_Pipeline_VITIS_LOOP_61_1|  return value|
|layer1_quantized_out           |  out|   32|      ap_vld|          layer1_quantized_out|       pointer|
|layer1_quantized_out_ap_vld    |  out|    1|      ap_vld|          layer1_quantized_out|       pointer|
|layer1_quantized_1_out         |  out|   32|      ap_vld|        layer1_quantized_1_out|       pointer|
|layer1_quantized_1_out_ap_vld  |  out|    1|      ap_vld|        layer1_quantized_1_out|       pointer|
|layer1_quantized_2_out         |  out|   32|      ap_vld|        layer1_quantized_2_out|       pointer|
|layer1_quantized_2_out_ap_vld  |  out|    1|      ap_vld|        layer1_quantized_2_out|       pointer|
|layer1_quantized_3_out         |  out|   32|      ap_vld|        layer1_quantized_3_out|       pointer|
|layer1_quantized_3_out_ap_vld  |  out|    1|      ap_vld|        layer1_quantized_3_out|       pointer|
+-------------------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.82>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [bnn.cpp:61->bnn.cpp:142]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%layer1_quantized_3 = alloca i32 1" [bnn.cpp:62->bnn.cpp:142]   --->   Operation 5 'alloca' 'layer1_quantized_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%layer1_quantized_2 = alloca i32 1" [bnn.cpp:62->bnn.cpp:142]   --->   Operation 6 'alloca' 'layer1_quantized_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%layer1_quantized_1 = alloca i32 1" [bnn.cpp:62->bnn.cpp:142]   --->   Operation 7 'alloca' 'layer1_quantized_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%layer1_quantized = alloca i32 1" [bnn.cpp:62->bnn.cpp:142]   --->   Operation 8 'alloca' 'layer1_quantized' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln61 = store i3 0, i3 %i" [bnn.cpp:61->bnn.cpp:142]   --->   Operation 9 'store' 'store_ln61' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_2 = load i3 %i" [bnn.cpp:62->bnn.cpp:142]   --->   Operation 11 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.65ns)   --->   "%icmp_ln61 = icmp_eq  i3 %i_2, i3 4" [bnn.cpp:61->bnn.cpp:142]   --->   Operation 12 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.65ns)   --->   "%add_ln61 = add i3 %i_2, i3 1" [bnn.cpp:61->bnn.cpp:142]   --->   Operation 14 'add' 'add_ln61' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %for.inc.i.split, void %for.body5.i.preheader.exitStub" [bnn.cpp:61->bnn.cpp:142]   --->   Operation 15 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i3 %i_2" [bnn.cpp:62->bnn.cpp:142]   --->   Operation 16 'trunc' 'trunc_ln62' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln61 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [bnn.cpp:61->bnn.cpp:142]   --->   Operation 17 'specpipeline' 'specpipeline_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [bnn.cpp:61->bnn.cpp:142]   --->   Operation 18 'specloopname' 'specloopname_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.56ns)   --->   "%switch_ln62 = switch i2 %trunc_ln62, void %arrayidx.i24.case.3, i2 0, void %for.inc.i.split.arrayidx.i24.exit_crit_edge, i2 1, void %arrayidx.i24.case.1, i2 2, void %arrayidx.i24.case.2" [bnn.cpp:62->bnn.cpp:142]   --->   Operation 19 'switch' 'switch_ln62' <Predicate = (!icmp_ln61)> <Delay = 1.56>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%store_ln62 = store i32 0, i32 %layer1_quantized_3" [bnn.cpp:62->bnn.cpp:142]   --->   Operation 20 'store' 'store_ln62' <Predicate = (!icmp_ln61 & trunc_ln62 == 2)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln62 = br void %arrayidx.i24.exit" [bnn.cpp:62->bnn.cpp:142]   --->   Operation 21 'br' 'br_ln62' <Predicate = (!icmp_ln61 & trunc_ln62 == 2)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%store_ln62 = store i32 0, i32 %layer1_quantized_2" [bnn.cpp:62->bnn.cpp:142]   --->   Operation 22 'store' 'store_ln62' <Predicate = (!icmp_ln61 & trunc_ln62 == 1)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln62 = br void %arrayidx.i24.exit" [bnn.cpp:62->bnn.cpp:142]   --->   Operation 23 'br' 'br_ln62' <Predicate = (!icmp_ln61 & trunc_ln62 == 1)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln62 = store i32 0, i32 %layer1_quantized_1" [bnn.cpp:62->bnn.cpp:142]   --->   Operation 24 'store' 'store_ln62' <Predicate = (!icmp_ln61 & trunc_ln62 == 0)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln62 = br void %arrayidx.i24.exit" [bnn.cpp:62->bnn.cpp:142]   --->   Operation 25 'br' 'br_ln62' <Predicate = (!icmp_ln61 & trunc_ln62 == 0)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln62 = store i32 0, i32 %layer1_quantized" [bnn.cpp:62->bnn.cpp:142]   --->   Operation 26 'store' 'store_ln62' <Predicate = (!icmp_ln61 & trunc_ln62 == 3)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln62 = br void %arrayidx.i24.exit" [bnn.cpp:62->bnn.cpp:142]   --->   Operation 27 'br' 'br_ln62' <Predicate = (!icmp_ln61 & trunc_ln62 == 3)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln61 = store i3 %add_ln61, i3 %i" [bnn.cpp:61->bnn.cpp:142]   --->   Operation 28 'store' 'store_ln61' <Predicate = (!icmp_ln61)> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln61 = br void %for.inc.i" [bnn.cpp:61->bnn.cpp:142]   --->   Operation 29 'br' 'br_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%layer1_quantized_3_load = load i32 %layer1_quantized_3"   --->   Operation 30 'load' 'layer1_quantized_3_load' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%layer1_quantized_2_load = load i32 %layer1_quantized_2"   --->   Operation 31 'load' 'layer1_quantized_2_load' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%layer1_quantized_1_load = load i32 %layer1_quantized_1"   --->   Operation 32 'load' 'layer1_quantized_1_load' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%layer1_quantized_load = load i32 %layer1_quantized"   --->   Operation 33 'load' 'layer1_quantized_load' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quantized_out, i32 %layer1_quantized_load"   --->   Operation 34 'write' 'write_ln0' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quantized_1_out, i32 %layer1_quantized_1_load"   --->   Operation 35 'write' 'write_ln0' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quantized_2_out, i32 %layer1_quantized_2_load"   --->   Operation 36 'write' 'write_ln0' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quantized_3_out, i32 %layer1_quantized_3_load"   --->   Operation 37 'write' 'write_ln0' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln61)> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer1_quantized_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer1_quantized_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer1_quantized_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer1_quantized_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 01]
layer1_quantized_3      (alloca           ) [ 01]
layer1_quantized_2      (alloca           ) [ 01]
layer1_quantized_1      (alloca           ) [ 01]
layer1_quantized        (alloca           ) [ 01]
store_ln61              (store            ) [ 00]
br_ln0                  (br               ) [ 00]
i_2                     (load             ) [ 00]
icmp_ln61               (icmp             ) [ 01]
speclooptripcount_ln0   (speclooptripcount) [ 00]
add_ln61                (add              ) [ 00]
br_ln61                 (br               ) [ 00]
trunc_ln62              (trunc            ) [ 01]
specpipeline_ln61       (specpipeline     ) [ 00]
specloopname_ln61       (specloopname     ) [ 00]
switch_ln62             (switch           ) [ 00]
store_ln62              (store            ) [ 00]
br_ln62                 (br               ) [ 00]
store_ln62              (store            ) [ 00]
br_ln62                 (br               ) [ 00]
store_ln62              (store            ) [ 00]
br_ln62                 (br               ) [ 00]
store_ln62              (store            ) [ 00]
br_ln62                 (br               ) [ 00]
store_ln61              (store            ) [ 00]
br_ln61                 (br               ) [ 00]
layer1_quantized_3_load (load             ) [ 00]
layer1_quantized_2_load (load             ) [ 00]
layer1_quantized_1_load (load             ) [ 00]
layer1_quantized_load   (load             ) [ 00]
write_ln0               (write            ) [ 00]
write_ln0               (write            ) [ 00]
write_ln0               (write            ) [ 00]
write_ln0               (write            ) [ 00]
ret_ln0                 (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer1_quantized_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_quantized_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer1_quantized_1_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_quantized_1_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer1_quantized_2_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_quantized_2_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer1_quantized_3_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_quantized_3_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="i_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="layer1_quantized_3_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_quantized_3/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="layer1_quantized_2_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_quantized_2/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="layer1_quantized_1_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_quantized_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="layer1_quantized_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_quantized/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln0_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="32" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="write_ln0_write_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="0" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="0"/>
<pin id="70" dir="0" index="2" bw="32" slack="0"/>
<pin id="71" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln0_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="write_ln0_write_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="0" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="0" index="2" bw="32" slack="0"/>
<pin id="85" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln61_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="3" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="i_2_load_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="3" slack="0"/>
<pin id="95" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="icmp_ln61_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="3" slack="0"/>
<pin id="98" dir="0" index="1" bw="3" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="add_ln61_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="3" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="trunc_ln62_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="3" slack="0"/>
<pin id="110" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln62/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln62_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln62_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln62_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln62_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln61_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="0"/>
<pin id="134" dir="0" index="1" bw="3" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="layer1_quantized_3_load_load_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_quantized_3_load/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="layer1_quantized_2_load_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_quantized_2_load/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="layer1_quantized_1_load_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_quantized_1_load/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="layer1_quantized_load_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_quantized_load/1 "/>
</bind>
</comp>

<comp id="153" class="1005" name="i_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="3" slack="0"/>
<pin id="155" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="160" class="1005" name="layer1_quantized_3_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="layer1_quantized_3 "/>
</bind>
</comp>

<comp id="166" class="1005" name="layer1_quantized_2_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="layer1_quantized_2 "/>
</bind>
</comp>

<comp id="172" class="1005" name="layer1_quantized_1_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="layer1_quantized_1 "/>
</bind>
</comp>

<comp id="178" class="1005" name="layer1_quantized_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="layer1_quantized "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="38" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="38" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="38" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="38" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="100"><net_src comp="93" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="93" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="111"><net_src comp="93" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="102" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="137" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="144"><net_src comp="141" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="148"><net_src comp="145" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="152"><net_src comp="149" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="156"><net_src comp="40" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="158"><net_src comp="153" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="159"><net_src comp="153" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="163"><net_src comp="44" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="165"><net_src comp="160" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="169"><net_src comp="48" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="171"><net_src comp="166" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="175"><net_src comp="52" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="181"><net_src comp="56" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="149" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer1_quantized_out | {1 }
	Port: layer1_quantized_1_out | {1 }
	Port: layer1_quantized_2_out | {1 }
	Port: layer1_quantized_3_out | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln61 : 1
		i_2 : 1
		icmp_ln61 : 2
		add_ln61 : 2
		br_ln61 : 3
		trunc_ln62 : 2
		switch_ln62 : 3
		store_ln62 : 1
		store_ln62 : 1
		store_ln62 : 1
		store_ln62 : 1
		store_ln61 : 3
		layer1_quantized_3_load : 1
		layer1_quantized_2_load : 1
		layer1_quantized_1_load : 1
		layer1_quantized_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln61_fu_96    |    0    |    11   |
|----------|-----------------------|---------|---------|
|    add   |    add_ln61_fu_102    |    0    |    11   |
|----------|-----------------------|---------|---------|
|          | write_ln0_write_fu_60 |    0    |    0    |
|   write  | write_ln0_write_fu_67 |    0    |    0    |
|          | write_ln0_write_fu_74 |    0    |    0    |
|          | write_ln0_write_fu_81 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln62_fu_108   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    22   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|         i_reg_153        |    3   |
|layer1_quantized_1_reg_172|   32   |
|layer1_quantized_2_reg_166|   32   |
|layer1_quantized_3_reg_160|   32   |
| layer1_quantized_reg_178 |   32   |
+--------------------------+--------+
|           Total          |   131  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   22   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   131  |    -   |
+-----------+--------+--------+
|   Total   |   131  |   22   |
+-----------+--------+--------+
