/*

Copyright (c) 2010 - 2020, Nordic Semiconductor ASA

All rights reserved.

Redistribution and use in source and binary forms, with or without modification,
are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice, this
   list of conditions and the following disclaimer.

2. Redistributions in binary form, except as embedded into a Nordic
   Semiconductor ASA integrated circuit in a product or a software update for
   such product, must reproduce the above copyright notice, this list of
   conditions and the following disclaimer in the documentation and/or other
   materials provided with the distribution.

3. Neither the name of Nordic Semiconductor ASA nor the names of its
   contributors may be used to endorse or promote products derived from this
   software without specific prior written permission.

4. This software, with or without modification, must only be used with a
   Nordic Semiconductor ASA integrated circuit.

5. Any software provided in binary form under this license must not be reverse
   engineered, decompiled, modified and/or disassembled.

THIS SOFTWARE IS PROVIDED BY NORDIC SEMICONDUCTOR ASA "AS IS" AND ANY EXPRESS
OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
OF MERCHANTABILITY, NONINFRINGEMENT, AND FITNESS FOR A PARTICULAR PURPOSE ARE
DISCLAIMED. IN NO EVENT SHALL NORDIC SEMICONDUCTOR ASA OR CONTRIBUTORS BE
LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE
GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

*/

#ifndef __NRF52840_BITS_H
#define __NRF52840_BITS_H

/*lint ++flb "Enter library region" */





/* Peripheral: ACL */
/* Description: Access control lists */










/* Peripheral: CLOCK */
/* Description: Clock control */


























/* Peripheral: GPIOTE */
/* Description: GPIO Tasks and Events */

/* Register: GPIOTE_TASKS_OUT */
/* Description: Description collection: Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is configured in CONFIG[n].POLARITY. */

/* Bit 0 : Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is configured in CONFIG[n].POLARITY. */
#define GPIOTE_TASKS_OUT_TASKS_OUT_Pos (0UL) /*!< Position of TASKS_OUT field. */
#define GPIOTE_TASKS_OUT_TASKS_OUT_Msk (0x1UL << GPIOTE_TASKS_OUT_TASKS_OUT_Pos) /*!< Bit mask of TASKS_OUT field. */
#define GPIOTE_TASKS_OUT_TASKS_OUT_Trigger (1UL) /*!< Trigger task */

/* Register: GPIOTE_TASKS_SET */
/* Description: Description collection: Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is to set it high. */

/* Bit 0 : Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is to set it high. */
#define GPIOTE_TASKS_SET_TASKS_SET_Pos (0UL) /*!< Position of TASKS_SET field. */
#define GPIOTE_TASKS_SET_TASKS_SET_Msk (0x1UL << GPIOTE_TASKS_SET_TASKS_SET_Pos) /*!< Bit mask of TASKS_SET field. */
#define GPIOTE_TASKS_SET_TASKS_SET_Trigger (1UL) /*!< Trigger task */

/* Register: GPIOTE_TASKS_CLR */
/* Description: Description collection: Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is to set it low. */

/* Bit 0 : Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is to set it low. */
#define GPIOTE_TASKS_CLR_TASKS_CLR_Pos (0UL) /*!< Position of TASKS_CLR field. */
#define GPIOTE_TASKS_CLR_TASKS_CLR_Msk (0x1UL << GPIOTE_TASKS_CLR_TASKS_CLR_Pos) /*!< Bit mask of TASKS_CLR field. */
#define GPIOTE_TASKS_CLR_TASKS_CLR_Trigger (1UL) /*!< Trigger task */

/* Register: GPIOTE_EVENTS_IN */
/* Description: Description collection: Event generated from pin specified in CONFIG[n].PSEL */

/* Bit 0 : Event generated from pin specified in CONFIG[n].PSEL */
#define GPIOTE_EVENTS_IN_EVENTS_IN_Pos (0UL) /*!< Position of EVENTS_IN field. */
#define GPIOTE_EVENTS_IN_EVENTS_IN_Msk (0x1UL << GPIOTE_EVENTS_IN_EVENTS_IN_Pos) /*!< Bit mask of EVENTS_IN field. */
#define GPIOTE_EVENTS_IN_EVENTS_IN_NotGenerated (0UL) /*!< Event not generated */
#define GPIOTE_EVENTS_IN_EVENTS_IN_Generated (1UL) /*!< Event generated */

/* Register: GPIOTE_EVENTS_PORT */
/* Description: Event generated from multiple input GPIO pins with SENSE mechanism enabled */

/* Bit 0 : Event generated from multiple input GPIO pins with SENSE mechanism enabled */
#define GPIOTE_EVENTS_PORT_EVENTS_PORT_Pos (0UL) /*!< Position of EVENTS_PORT field. */
#define GPIOTE_EVENTS_PORT_EVENTS_PORT_Msk (0x1UL << GPIOTE_EVENTS_PORT_EVENTS_PORT_Pos) /*!< Bit mask of EVENTS_PORT field. */
#define GPIOTE_EVENTS_PORT_EVENTS_PORT_NotGenerated (0UL) /*!< Event not generated */
#define GPIOTE_EVENTS_PORT_EVENTS_PORT_Generated (1UL) /*!< Event generated */

/* Register: GPIOTE_INTENSET */
/* Description: Enable interrupt */

/* Bit 31 : Write '1' to enable interrupt for event PORT */
#define GPIOTE_INTENSET_PORT_Pos (31UL) /*!< Position of PORT field. */
#define GPIOTE_INTENSET_PORT_Msk (0x1UL << GPIOTE_INTENSET_PORT_Pos) /*!< Bit mask of PORT field. */
#define GPIOTE_INTENSET_PORT_Disabled (0UL) /*!< Read: Disabled */
#define GPIOTE_INTENSET_PORT_Enabled (1UL) /*!< Read: Enabled */
#define GPIOTE_INTENSET_PORT_Set (1UL) /*!< Enable */

/* Bit 7 : Write '1' to enable interrupt for event IN[7] */
#define GPIOTE_INTENSET_IN7_Pos (7UL) /*!< Position of IN7 field. */
#define GPIOTE_INTENSET_IN7_Msk (0x1UL << GPIOTE_INTENSET_IN7_Pos) /*!< Bit mask of IN7 field. */
#define GPIOTE_INTENSET_IN7_Disabled (0UL) /*!< Read: Disabled */
#define GPIOTE_INTENSET_IN7_Enabled (1UL) /*!< Read: Enabled */
#define GPIOTE_INTENSET_IN7_Set (1UL) /*!< Enable */

/* Bit 6 : Write '1' to enable interrupt for event IN[6] */
#define GPIOTE_INTENSET_IN6_Pos (6UL) /*!< Position of IN6 field. */
#define GPIOTE_INTENSET_IN6_Msk (0x1UL << GPIOTE_INTENSET_IN6_Pos) /*!< Bit mask of IN6 field. */
#define GPIOTE_INTENSET_IN6_Disabled (0UL) /*!< Read: Disabled */
#define GPIOTE_INTENSET_IN6_Enabled (1UL) /*!< Read: Enabled */
#define GPIOTE_INTENSET_IN6_Set (1UL) /*!< Enable */

/* Bit 5 : Write '1' to enable interrupt for event IN[5] */
#define GPIOTE_INTENSET_IN5_Pos (5UL) /*!< Position of IN5 field. */
#define GPIOTE_INTENSET_IN5_Msk (0x1UL << GPIOTE_INTENSET_IN5_Pos) /*!< Bit mask of IN5 field. */
#define GPIOTE_INTENSET_IN5_Disabled (0UL) /*!< Read: Disabled */
#define GPIOTE_INTENSET_IN5_Enabled (1UL) /*!< Read: Enabled */
#define GPIOTE_INTENSET_IN5_Set (1UL) /*!< Enable */

/* Bit 4 : Write '1' to enable interrupt for event IN[4] */
#define GPIOTE_INTENSET_IN4_Pos (4UL) /*!< Position of IN4 field. */
#define GPIOTE_INTENSET_IN4_Msk (0x1UL << GPIOTE_INTENSET_IN4_Pos) /*!< Bit mask of IN4 field. */
#define GPIOTE_INTENSET_IN4_Disabled (0UL) /*!< Read: Disabled */
#define GPIOTE_INTENSET_IN4_Enabled (1UL) /*!< Read: Enabled */
#define GPIOTE_INTENSET_IN4_Set (1UL) /*!< Enable */

/* Bit 3 : Write '1' to enable interrupt for event IN[3] */
#define GPIOTE_INTENSET_IN3_Pos (3UL) /*!< Position of IN3 field. */
#define GPIOTE_INTENSET_IN3_Msk (0x1UL << GPIOTE_INTENSET_IN3_Pos) /*!< Bit mask of IN3 field. */
#define GPIOTE_INTENSET_IN3_Disabled (0UL) /*!< Read: Disabled */
#define GPIOTE_INTENSET_IN3_Enabled (1UL) /*!< Read: Enabled */
#define GPIOTE_INTENSET_IN3_Set (1UL) /*!< Enable */

/* Bit 2 : Write '1' to enable interrupt for event IN[2] */
#define GPIOTE_INTENSET_IN2_Pos (2UL) /*!< Position of IN2 field. */
#define GPIOTE_INTENSET_IN2_Msk (0x1UL << GPIOTE_INTENSET_IN2_Pos) /*!< Bit mask of IN2 field. */
#define GPIOTE_INTENSET_IN2_Disabled (0UL) /*!< Read: Disabled */
#define GPIOTE_INTENSET_IN2_Enabled (1UL) /*!< Read: Enabled */
#define GPIOTE_INTENSET_IN2_Set (1UL) /*!< Enable */

/* Bit 1 : Write '1' to enable interrupt for event IN[1] */
#define GPIOTE_INTENSET_IN1_Pos (1UL) /*!< Position of IN1 field. */
#define GPIOTE_INTENSET_IN1_Msk (0x1UL << GPIOTE_INTENSET_IN1_Pos) /*!< Bit mask of IN1 field. */
#define GPIOTE_INTENSET_IN1_Disabled (0UL) /*!< Read: Disabled */
#define GPIOTE_INTENSET_IN1_Enabled (1UL) /*!< Read: Enabled */
#define GPIOTE_INTENSET_IN1_Set (1UL) /*!< Enable */

/* Bit 0 : Write '1' to enable interrupt for event IN[0] */
#define GPIOTE_INTENSET_IN0_Pos (0UL) /*!< Position of IN0 field. */
#define GPIOTE_INTENSET_IN0_Msk (0x1UL << GPIOTE_INTENSET_IN0_Pos) /*!< Bit mask of IN0 field. */
#define GPIOTE_INTENSET_IN0_Disabled (0UL) /*!< Read: Disabled */
#define GPIOTE_INTENSET_IN0_Enabled (1UL) /*!< Read: Enabled */
#define GPIOTE_INTENSET_IN0_Set (1UL) /*!< Enable */

/* Register: GPIOTE_INTENCLR */
/* Description: Disable interrupt */

/* Bit 31 : Write '1' to disable interrupt for event PORT */
#define GPIOTE_INTENCLR_PORT_Pos (31UL) /*!< Position of PORT field. */
#define GPIOTE_INTENCLR_PORT_Msk (0x1UL << GPIOTE_INTENCLR_PORT_Pos) /*!< Bit mask of PORT field. */
#define GPIOTE_INTENCLR_PORT_Disabled (0UL) /*!< Read: Disabled */
#define GPIOTE_INTENCLR_PORT_Enabled (1UL) /*!< Read: Enabled */
#define GPIOTE_INTENCLR_PORT_Clear (1UL) /*!< Disable */

/* Bit 7 : Write '1' to disable interrupt for event IN[7] */
#define GPIOTE_INTENCLR_IN7_Pos (7UL) /*!< Position of IN7 field. */
#define GPIOTE_INTENCLR_IN7_Msk (0x1UL << GPIOTE_INTENCLR_IN7_Pos) /*!< Bit mask of IN7 field. */
#define GPIOTE_INTENCLR_IN7_Disabled (0UL) /*!< Read: Disabled */
#define GPIOTE_INTENCLR_IN7_Enabled (1UL) /*!< Read: Enabled */
#define GPIOTE_INTENCLR_IN7_Clear (1UL) /*!< Disable */

/* Bit 6 : Write '1' to disable interrupt for event IN[6] */
#define GPIOTE_INTENCLR_IN6_Pos (6UL) /*!< Position of IN6 field. */
#define GPIOTE_INTENCLR_IN6_Msk (0x1UL << GPIOTE_INTENCLR_IN6_Pos) /*!< Bit mask of IN6 field. */
#define GPIOTE_INTENCLR_IN6_Disabled (0UL) /*!< Read: Disabled */
#define GPIOTE_INTENCLR_IN6_Enabled (1UL) /*!< Read: Enabled */
#define GPIOTE_INTENCLR_IN6_Clear (1UL) /*!< Disable */

/* Bit 5 : Write '1' to disable interrupt for event IN[5] */
#define GPIOTE_INTENCLR_IN5_Pos (5UL) /*!< Position of IN5 field. */
#define GPIOTE_INTENCLR_IN5_Msk (0x1UL << GPIOTE_INTENCLR_IN5_Pos) /*!< Bit mask of IN5 field. */
#define GPIOTE_INTENCLR_IN5_Disabled (0UL) /*!< Read: Disabled */
#define GPIOTE_INTENCLR_IN5_Enabled (1UL) /*!< Read: Enabled */
#define GPIOTE_INTENCLR_IN5_Clear (1UL) /*!< Disable */

/* Bit 4 : Write '1' to disable interrupt for event IN[4] */
#define GPIOTE_INTENCLR_IN4_Pos (4UL) /*!< Position of IN4 field. */
#define GPIOTE_INTENCLR_IN4_Msk (0x1UL << GPIOTE_INTENCLR_IN4_Pos) /*!< Bit mask of IN4 field. */
#define GPIOTE_INTENCLR_IN4_Disabled (0UL) /*!< Read: Disabled */
#define GPIOTE_INTENCLR_IN4_Enabled (1UL) /*!< Read: Enabled */
#define GPIOTE_INTENCLR_IN4_Clear (1UL) /*!< Disable */

/* Bit 3 : Write '1' to disable interrupt for event IN[3] */
#define GPIOTE_INTENCLR_IN3_Pos (3UL) /*!< Position of IN3 field. */
#define GPIOTE_INTENCLR_IN3_Msk (0x1UL << GPIOTE_INTENCLR_IN3_Pos) /*!< Bit mask of IN3 field. */
#define GPIOTE_INTENCLR_IN3_Disabled (0UL) /*!< Read: Disabled */
#define GPIOTE_INTENCLR_IN3_Enabled (1UL) /*!< Read: Enabled */
#define GPIOTE_INTENCLR_IN3_Clear (1UL) /*!< Disable */

/* Bit 2 : Write '1' to disable interrupt for event IN[2] */
#define GPIOTE_INTENCLR_IN2_Pos (2UL) /*!< Position of IN2 field. */
#define GPIOTE_INTENCLR_IN2_Msk (0x1UL << GPIOTE_INTENCLR_IN2_Pos) /*!< Bit mask of IN2 field. */
#define GPIOTE_INTENCLR_IN2_Disabled (0UL) /*!< Read: Disabled */
#define GPIOTE_INTENCLR_IN2_Enabled (1UL) /*!< Read: Enabled */
#define GPIOTE_INTENCLR_IN2_Clear (1UL) /*!< Disable */

/* Bit 1 : Write '1' to disable interrupt for event IN[1] */
#define GPIOTE_INTENCLR_IN1_Pos (1UL) /*!< Position of IN1 field. */
#define GPIOTE_INTENCLR_IN1_Msk (0x1UL << GPIOTE_INTENCLR_IN1_Pos) /*!< Bit mask of IN1 field. */
#define GPIOTE_INTENCLR_IN1_Disabled (0UL) /*!< Read: Disabled */
#define GPIOTE_INTENCLR_IN1_Enabled (1UL) /*!< Read: Enabled */
#define GPIOTE_INTENCLR_IN1_Clear (1UL) /*!< Disable */

/* Bit 0 : Write '1' to disable interrupt for event IN[0] */
#define GPIOTE_INTENCLR_IN0_Pos (0UL) /*!< Position of IN0 field. */
#define GPIOTE_INTENCLR_IN0_Msk (0x1UL << GPIOTE_INTENCLR_IN0_Pos) /*!< Bit mask of IN0 field. */
#define GPIOTE_INTENCLR_IN0_Disabled (0UL) /*!< Read: Disabled */
#define GPIOTE_INTENCLR_IN0_Enabled (1UL) /*!< Read: Enabled */
#define GPIOTE_INTENCLR_IN0_Clear (1UL) /*!< Disable */

/* Register: GPIOTE_CONFIG */
/* Description: Description collection: Configuration for OUT[n], SET[n] and CLR[n] tasks and IN[n] event */

/* Bit 20 : When in task mode: Initial value of the output when the GPIOTE channel is configured. When in event mode: No effect. */
#define GPIOTE_CONFIG_OUTINIT_Pos (20UL) /*!< Position of OUTINIT field. */
#define GPIOTE_CONFIG_OUTINIT_Msk (0x1UL << GPIOTE_CONFIG_OUTINIT_Pos) /*!< Bit mask of OUTINIT field. */
#define GPIOTE_CONFIG_OUTINIT_Low (0UL) /*!< Task mode: Initial value of pin before task triggering is low */
#define GPIOTE_CONFIG_OUTINIT_High (1UL) /*!< Task mode: Initial value of pin before task triggering is high */

/* Bits 17..16 : When In task mode: Operation to be performed on output when OUT[n] task is triggered. When In event mode: Operation on input that shall trigger IN[n] event. */
#define GPIOTE_CONFIG_POLARITY_Pos (16UL) /*!< Position of POLARITY field. */
#define GPIOTE_CONFIG_POLARITY_Msk (0x3UL << GPIOTE_CONFIG_POLARITY_Pos) /*!< Bit mask of POLARITY field. */
#define GPIOTE_CONFIG_POLARITY_None (0UL) /*!< Task mode: No effect on pin from OUT[n] task. Event mode: no IN[n] event generated on pin activity. */
#define GPIOTE_CONFIG_POLARITY_LoToHi (1UL) /*!< Task mode: Set pin from OUT[n] task. Event mode: Generate IN[n] event when rising edge on pin. */
#define GPIOTE_CONFIG_POLARITY_HiToLo (2UL) /*!< Task mode: Clear pin from OUT[n] task. Event mode: Generate IN[n] event when falling edge on pin. */
#define GPIOTE_CONFIG_POLARITY_Toggle (3UL) /*!< Task mode: Toggle pin from OUT[n]. Event mode: Generate IN[n] when any change on pin. */

/* Bit 13 : Port number */
#define GPIOTE_CONFIG_PORT_Pos (13UL) /*!< Position of PORT field. */
#define GPIOTE_CONFIG_PORT_Msk (0x1UL << GPIOTE_CONFIG_PORT_Pos) /*!< Bit mask of PORT field. */

/* Bits 12..8 : GPIO number associated with SET[n], CLR[n] and OUT[n] tasks and IN[n] event */
#define GPIOTE_CONFIG_PSEL_Pos (8UL) /*!< Position of PSEL field. */
#define GPIOTE_CONFIG_PSEL_Msk (0x1FUL << GPIOTE_CONFIG_PSEL_Pos) /*!< Bit mask of PSEL field. */

/* Bits 1..0 : Mode */
#define GPIOTE_CONFIG_MODE_Pos (0UL) /*!< Position of MODE field. */
#define GPIOTE_CONFIG_MODE_Msk (0x3UL << GPIOTE_CONFIG_MODE_Pos) /*!< Bit mask of MODE field. */
#define GPIOTE_CONFIG_MODE_Disabled (0UL) /*!< Disabled. Pin specified by PSEL will not be acquired by the GPIOTE module. */
#define GPIOTE_CONFIG_MODE_Event (1UL) /*!< Event mode */
#define GPIOTE_CONFIG_MODE_Task (3UL) /*!< Task mode */


/* Peripheral: I2S */
/* Description: Inter-IC Sound */







/* Peripheral: NVMC */
/* Description: Non Volatile Memory Controller */

/* Register: NVMC_READY */
/* Description: Ready flag */







/* Peripheral: GPIO */
/* Description: GPIO Port 1 */

/* Register: GPIO_OUT */
/* Description: Write GPIO port */

/* Bit 31 : Pin 31 */
#define GPIO_OUT_PIN31_Pos (31UL) /*!< Position of PIN31 field. */
#define GPIO_OUT_PIN31_Msk (0x1UL << GPIO_OUT_PIN31_Pos) /*!< Bit mask of PIN31 field. */
#define GPIO_OUT_PIN31_Low (0UL) /*!< Pin driver is low */
#define GPIO_OUT_PIN31_High (1UL) /*!< Pin driver is high */

/* Bit 30 : Pin 30 */
#define GPIO_OUT_PIN30_Pos (30UL) /*!< Position of PIN30 field. */
#define GPIO_OUT_PIN30_Msk (0x1UL << GPIO_OUT_PIN30_Pos) /*!< Bit mask of PIN30 field. */
#define GPIO_OUT_PIN30_Low (0UL) /*!< Pin driver is low */
#define GPIO_OUT_PIN30_High (1UL) /*!< Pin driver is high */

/* Bit 29 : Pin 29 */
#define GPIO_OUT_PIN29_Pos (29UL) /*!< Position of PIN29 field. */
#define GPIO_OUT_PIN29_Msk (0x1UL << GPIO_OUT_PIN29_Pos) /*!< Bit mask of PIN29 field. */
#define GPIO_OUT_PIN29_Low (0UL) /*!< Pin driver is low */
#define GPIO_OUT_PIN29_High (1UL) /*!< Pin driver is high */

/* Bit 28 : Pin 28 */
#define GPIO_OUT_PIN28_Pos (28UL) /*!< Position of PIN28 field. */
#define GPIO_OUT_PIN28_Msk (0x1UL << GPIO_OUT_PIN28_Pos) /*!< Bit mask of PIN28 field. */
#define GPIO_OUT_PIN28_Low (0UL) /*!< Pin driver is low */
#define GPIO_OUT_PIN28_High (1UL) /*!< Pin driver is high */

/* Bit 27 : Pin 27 */
#define GPIO_OUT_PIN27_Pos (27UL) /*!< Position of PIN27 field. */
#define GPIO_OUT_PIN27_Msk (0x1UL << GPIO_OUT_PIN27_Pos) /*!< Bit mask of PIN27 field. */
#define GPIO_OUT_PIN27_Low (0UL) /*!< Pin driver is low */
#define GPIO_OUT_PIN27_High (1UL) /*!< Pin driver is high */

/* Bit 26 : Pin 26 */
#define GPIO_OUT_PIN26_Pos (26UL) /*!< Position of PIN26 field. */
#define GPIO_OUT_PIN26_Msk (0x1UL << GPIO_OUT_PIN26_Pos) /*!< Bit mask of PIN26 field. */
#define GPIO_OUT_PIN26_Low (0UL) /*!< Pin driver is low */
#define GPIO_OUT_PIN26_High (1UL) /*!< Pin driver is high */

/* Bit 25 : Pin 25 */
#define GPIO_OUT_PIN25_Pos (25UL) /*!< Position of PIN25 field. */
#define GPIO_OUT_PIN25_Msk (0x1UL << GPIO_OUT_PIN25_Pos) /*!< Bit mask of PIN25 field. */
#define GPIO_OUT_PIN25_Low (0UL) /*!< Pin driver is low */
#define GPIO_OUT_PIN25_High (1UL) /*!< Pin driver is high */

/* Bit 24 : Pin 24 */
#define GPIO_OUT_PIN24_Pos (24UL) /*!< Position of PIN24 field. */
#define GPIO_OUT_PIN24_Msk (0x1UL << GPIO_OUT_PIN24_Pos) /*!< Bit mask of PIN24 field. */
#define GPIO_OUT_PIN24_Low (0UL) /*!< Pin driver is low */
#define GPIO_OUT_PIN24_High (1UL) /*!< Pin driver is high */

/* Bit 23 : Pin 23 */
#define GPIO_OUT_PIN23_Pos (23UL) /*!< Position of PIN23 field. */
#define GPIO_OUT_PIN23_Msk (0x1UL << GPIO_OUT_PIN23_Pos) /*!< Bit mask of PIN23 field. */
#define GPIO_OUT_PIN23_Low (0UL) /*!< Pin driver is low */
#define GPIO_OUT_PIN23_High (1UL) /*!< Pin driver is high */

/* Bit 22 : Pin 22 */
#define GPIO_OUT_PIN22_Pos (22UL) /*!< Position of PIN22 field. */
#define GPIO_OUT_PIN22_Msk (0x1UL << GPIO_OUT_PIN22_Pos) /*!< Bit mask of PIN22 field. */
#define GPIO_OUT_PIN22_Low (0UL) /*!< Pin driver is low */
#define GPIO_OUT_PIN22_High (1UL) /*!< Pin driver is high */

/* Bit 21 : Pin 21 */
#define GPIO_OUT_PIN21_Pos (21UL) /*!< Position of PIN21 field. */
#define GPIO_OUT_PIN21_Msk (0x1UL << GPIO_OUT_PIN21_Pos) /*!< Bit mask of PIN21 field. */
#define GPIO_OUT_PIN21_Low (0UL) /*!< Pin driver is low */
#define GPIO_OUT_PIN21_High (1UL) /*!< Pin driver is high */

/* Bit 20 : Pin 20 */
#define GPIO_OUT_PIN20_Pos (20UL) /*!< Position of PIN20 field. */
#define GPIO_OUT_PIN20_Msk (0x1UL << GPIO_OUT_PIN20_Pos) /*!< Bit mask of PIN20 field. */
#define GPIO_OUT_PIN20_Low (0UL) /*!< Pin driver is low */
#define GPIO_OUT_PIN20_High (1UL) /*!< Pin driver is high */

/* Bit 19 : Pin 19 */
#define GPIO_OUT_PIN19_Pos (19UL) /*!< Position of PIN19 field. */
#define GPIO_OUT_PIN19_Msk (0x1UL << GPIO_OUT_PIN19_Pos) /*!< Bit mask of PIN19 field. */
#define GPIO_OUT_PIN19_Low (0UL) /*!< Pin driver is low */
#define GPIO_OUT_PIN19_High (1UL) /*!< Pin driver is high */

/* Bit 18 : Pin 18 */
#define GPIO_OUT_PIN18_Pos (18UL) /*!< Position of PIN18 field. */
#define GPIO_OUT_PIN18_Msk (0x1UL << GPIO_OUT_PIN18_Pos) /*!< Bit mask of PIN18 field. */
#define GPIO_OUT_PIN18_Low (0UL) /*!< Pin driver is low */
#define GPIO_OUT_PIN18_High (1UL) /*!< Pin driver is high */

/* Bit 17 : Pin 17 */
#define GPIO_OUT_PIN17_Pos (17UL) /*!< Position of PIN17 field. */
#define GPIO_OUT_PIN17_Msk (0x1UL << GPIO_OUT_PIN17_Pos) /*!< Bit mask of PIN17 field. */
#define GPIO_OUT_PIN17_Low (0UL) /*!< Pin driver is low */
#define GPIO_OUT_PIN17_High (1UL) /*!< Pin driver is high */

/* Bit 16 : Pin 16 */
#define GPIO_OUT_PIN16_Pos (16UL) /*!< Position of PIN16 field. */
#define GPIO_OUT_PIN16_Msk (0x1UL << GPIO_OUT_PIN16_Pos) /*!< Bit mask of PIN16 field. */
#define GPIO_OUT_PIN16_Low (0UL) /*!< Pin driver is low */
#define GPIO_OUT_PIN16_High (1UL) /*!< Pin driver is high */

/* Bit 15 : Pin 15 */
#define GPIO_OUT_PIN15_Pos (15UL) /*!< Position of PIN15 field. */
#define GPIO_OUT_PIN15_Msk (0x1UL << GPIO_OUT_PIN15_Pos) /*!< Bit mask of PIN15 field. */
#define GPIO_OUT_PIN15_Low (0UL) /*!< Pin driver is low */
#define GPIO_OUT_PIN15_High (1UL) /*!< Pin driver is high */

/* Bit 14 : Pin 14 */
#define GPIO_OUT_PIN14_Pos (14UL) /*!< Position of PIN14 field. */
#define GPIO_OUT_PIN14_Msk (0x1UL << GPIO_OUT_PIN14_Pos) /*!< Bit mask of PIN14 field. */
#define GPIO_OUT_PIN14_Low (0UL) /*!< Pin driver is low */
#define GPIO_OUT_PIN14_High (1UL) /*!< Pin driver is high */

/* Bit 13 : Pin 13 */
#define GPIO_OUT_PIN13_Pos (13UL) /*!< Position of PIN13 field. */
#define GPIO_OUT_PIN13_Msk (0x1UL << GPIO_OUT_PIN13_Pos) /*!< Bit mask of PIN13 field. */
#define GPIO_OUT_PIN13_Low (0UL) /*!< Pin driver is low */
#define GPIO_OUT_PIN13_High (1UL) /*!< Pin driver is high */

/* Bit 12 : Pin 12 */
#define GPIO_OUT_PIN12_Pos (12UL) /*!< Position of PIN12 field. */
#define GPIO_OUT_PIN12_Msk (0x1UL << GPIO_OUT_PIN12_Pos) /*!< Bit mask of PIN12 field. */
#define GPIO_OUT_PIN12_Low (0UL) /*!< Pin driver is low */
#define GPIO_OUT_PIN12_High (1UL) /*!< Pin driver is high */

/* Bit 11 : Pin 11 */
#define GPIO_OUT_PIN11_Pos (11UL) /*!< Position of PIN11 field. */
#define GPIO_OUT_PIN11_Msk (0x1UL << GPIO_OUT_PIN11_Pos) /*!< Bit mask of PIN11 field. */
#define GPIO_OUT_PIN11_Low (0UL) /*!< Pin driver is low */
#define GPIO_OUT_PIN11_High (1UL) /*!< Pin driver is high */

/* Bit 10 : Pin 10 */
#define GPIO_OUT_PIN10_Pos (10UL) /*!< Position of PIN10 field. */
#define GPIO_OUT_PIN10_Msk (0x1UL << GPIO_OUT_PIN10_Pos) /*!< Bit mask of PIN10 field. */
#define GPIO_OUT_PIN10_Low (0UL) /*!< Pin driver is low */
#define GPIO_OUT_PIN10_High (1UL) /*!< Pin driver is high */

/* Bit 9 : Pin 9 */
#define GPIO_OUT_PIN9_Pos (9UL) /*!< Position of PIN9 field. */
#define GPIO_OUT_PIN9_Msk (0x1UL << GPIO_OUT_PIN9_Pos) /*!< Bit mask of PIN9 field. */
#define GPIO_OUT_PIN9_Low (0UL) /*!< Pin driver is low */
#define GPIO_OUT_PIN9_High (1UL) /*!< Pin driver is high */

/* Bit 8 : Pin 8 */
#define GPIO_OUT_PIN8_Pos (8UL) /*!< Position of PIN8 field. */
#define GPIO_OUT_PIN8_Msk (0x1UL << GPIO_OUT_PIN8_Pos) /*!< Bit mask of PIN8 field. */
#define GPIO_OUT_PIN8_Low (0UL) /*!< Pin driver is low */
#define GPIO_OUT_PIN8_High (1UL) /*!< Pin driver is high */

/* Bit 7 : Pin 7 */
#define GPIO_OUT_PIN7_Pos (7UL) /*!< Position of PIN7 field. */
#define GPIO_OUT_PIN7_Msk (0x1UL << GPIO_OUT_PIN7_Pos) /*!< Bit mask of PIN7 field. */
#define GPIO_OUT_PIN7_Low (0UL) /*!< Pin driver is low */
#define GPIO_OUT_PIN7_High (1UL) /*!< Pin driver is high */

/* Bit 6 : Pin 6 */
#define GPIO_OUT_PIN6_Pos (6UL) /*!< Position of PIN6 field. */
#define GPIO_OUT_PIN6_Msk (0x1UL << GPIO_OUT_PIN6_Pos) /*!< Bit mask of PIN6 field. */
#define GPIO_OUT_PIN6_Low (0UL) /*!< Pin driver is low */
#define GPIO_OUT_PIN6_High (1UL) /*!< Pin driver is high */

/* Bit 5 : Pin 5 */
#define GPIO_OUT_PIN5_Pos (5UL) /*!< Position of PIN5 field. */
#define GPIO_OUT_PIN5_Msk (0x1UL << GPIO_OUT_PIN5_Pos) /*!< Bit mask of PIN5 field. */
#define GPIO_OUT_PIN5_Low (0UL) /*!< Pin driver is low */
#define GPIO_OUT_PIN5_High (1UL) /*!< Pin driver is high */

/* Bit 4 : Pin 4 */
#define GPIO_OUT_PIN4_Pos (4UL) /*!< Position of PIN4 field. */
#define GPIO_OUT_PIN4_Msk (0x1UL << GPIO_OUT_PIN4_Pos) /*!< Bit mask of PIN4 field. */
#define GPIO_OUT_PIN4_Low (0UL) /*!< Pin driver is low */
#define GPIO_OUT_PIN4_High (1UL) /*!< Pin driver is high */

/* Bit 3 : Pin 3 */
#define GPIO_OUT_PIN3_Pos (3UL) /*!< Position of PIN3 field. */
#define GPIO_OUT_PIN3_Msk (0x1UL << GPIO_OUT_PIN3_Pos) /*!< Bit mask of PIN3 field. */
#define GPIO_OUT_PIN3_Low (0UL) /*!< Pin driver is low */
#define GPIO_OUT_PIN3_High (1UL) /*!< Pin driver is high */

/* Bit 2 : Pin 2 */
#define GPIO_OUT_PIN2_Pos (2UL) /*!< Position of PIN2 field. */
#define GPIO_OUT_PIN2_Msk (0x1UL << GPIO_OUT_PIN2_Pos) /*!< Bit mask of PIN2 field. */
#define GPIO_OUT_PIN2_Low (0UL) /*!< Pin driver is low */
#define GPIO_OUT_PIN2_High (1UL) /*!< Pin driver is high */

/* Bit 1 : Pin 1 */
#define GPIO_OUT_PIN1_Pos (1UL) /*!< Position of PIN1 field. */
#define GPIO_OUT_PIN1_Msk (0x1UL << GPIO_OUT_PIN1_Pos) /*!< Bit mask of PIN1 field. */
#define GPIO_OUT_PIN1_Low (0UL) /*!< Pin driver is low */
#define GPIO_OUT_PIN1_High (1UL) /*!< Pin driver is high */

/* Bit 0 : Pin 0 */
#define GPIO_OUT_PIN0_Pos (0UL) /*!< Position of PIN0 field. */
#define GPIO_OUT_PIN0_Msk (0x1UL << GPIO_OUT_PIN0_Pos) /*!< Bit mask of PIN0 field. */
#define GPIO_OUT_PIN0_Low (0UL) /*!< Pin driver is low */
#define GPIO_OUT_PIN0_High (1UL) /*!< Pin driver is high */

/* Register: GPIO_OUTSET */
/* Description: Set individual bits in GPIO port */

/* Bit 31 : Pin 31 */
#define GPIO_OUTSET_PIN31_Pos (31UL) /*!< Position of PIN31 field. */
#define GPIO_OUTSET_PIN31_Msk (0x1UL << GPIO_OUTSET_PIN31_Pos) /*!< Bit mask of PIN31 field. */
#define GPIO_OUTSET_PIN31_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTSET_PIN31_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTSET_PIN31_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */

/* Bit 30 : Pin 30 */
#define GPIO_OUTSET_PIN30_Pos (30UL) /*!< Position of PIN30 field. */
#define GPIO_OUTSET_PIN30_Msk (0x1UL << GPIO_OUTSET_PIN30_Pos) /*!< Bit mask of PIN30 field. */
#define GPIO_OUTSET_PIN30_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTSET_PIN30_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTSET_PIN30_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */

/* Bit 29 : Pin 29 */
#define GPIO_OUTSET_PIN29_Pos (29UL) /*!< Position of PIN29 field. */
#define GPIO_OUTSET_PIN29_Msk (0x1UL << GPIO_OUTSET_PIN29_Pos) /*!< Bit mask of PIN29 field. */
#define GPIO_OUTSET_PIN29_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTSET_PIN29_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTSET_PIN29_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */

/* Bit 28 : Pin 28 */
#define GPIO_OUTSET_PIN28_Pos (28UL) /*!< Position of PIN28 field. */
#define GPIO_OUTSET_PIN28_Msk (0x1UL << GPIO_OUTSET_PIN28_Pos) /*!< Bit mask of PIN28 field. */
#define GPIO_OUTSET_PIN28_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTSET_PIN28_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTSET_PIN28_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */

/* Bit 27 : Pin 27 */
#define GPIO_OUTSET_PIN27_Pos (27UL) /*!< Position of PIN27 field. */
#define GPIO_OUTSET_PIN27_Msk (0x1UL << GPIO_OUTSET_PIN27_Pos) /*!< Bit mask of PIN27 field. */
#define GPIO_OUTSET_PIN27_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTSET_PIN27_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTSET_PIN27_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */

/* Bit 26 : Pin 26 */
#define GPIO_OUTSET_PIN26_Pos (26UL) /*!< Position of PIN26 field. */
#define GPIO_OUTSET_PIN26_Msk (0x1UL << GPIO_OUTSET_PIN26_Pos) /*!< Bit mask of PIN26 field. */
#define GPIO_OUTSET_PIN26_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTSET_PIN26_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTSET_PIN26_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */

/* Bit 25 : Pin 25 */
#define GPIO_OUTSET_PIN25_Pos (25UL) /*!< Position of PIN25 field. */
#define GPIO_OUTSET_PIN25_Msk (0x1UL << GPIO_OUTSET_PIN25_Pos) /*!< Bit mask of PIN25 field. */
#define GPIO_OUTSET_PIN25_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTSET_PIN25_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTSET_PIN25_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */

/* Bit 24 : Pin 24 */
#define GPIO_OUTSET_PIN24_Pos (24UL) /*!< Position of PIN24 field. */
#define GPIO_OUTSET_PIN24_Msk (0x1UL << GPIO_OUTSET_PIN24_Pos) /*!< Bit mask of PIN24 field. */
#define GPIO_OUTSET_PIN24_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTSET_PIN24_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTSET_PIN24_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */

/* Bit 23 : Pin 23 */
#define GPIO_OUTSET_PIN23_Pos (23UL) /*!< Position of PIN23 field. */
#define GPIO_OUTSET_PIN23_Msk (0x1UL << GPIO_OUTSET_PIN23_Pos) /*!< Bit mask of PIN23 field. */
#define GPIO_OUTSET_PIN23_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTSET_PIN23_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTSET_PIN23_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */

/* Bit 22 : Pin 22 */
#define GPIO_OUTSET_PIN22_Pos (22UL) /*!< Position of PIN22 field. */
#define GPIO_OUTSET_PIN22_Msk (0x1UL << GPIO_OUTSET_PIN22_Pos) /*!< Bit mask of PIN22 field. */
#define GPIO_OUTSET_PIN22_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTSET_PIN22_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTSET_PIN22_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */

/* Bit 21 : Pin 21 */
#define GPIO_OUTSET_PIN21_Pos (21UL) /*!< Position of PIN21 field. */
#define GPIO_OUTSET_PIN21_Msk (0x1UL << GPIO_OUTSET_PIN21_Pos) /*!< Bit mask of PIN21 field. */
#define GPIO_OUTSET_PIN21_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTSET_PIN21_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTSET_PIN21_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */

/* Bit 20 : Pin 20 */
#define GPIO_OUTSET_PIN20_Pos (20UL) /*!< Position of PIN20 field. */
#define GPIO_OUTSET_PIN20_Msk (0x1UL << GPIO_OUTSET_PIN20_Pos) /*!< Bit mask of PIN20 field. */
#define GPIO_OUTSET_PIN20_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTSET_PIN20_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTSET_PIN20_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */

/* Bit 19 : Pin 19 */
#define GPIO_OUTSET_PIN19_Pos (19UL) /*!< Position of PIN19 field. */
#define GPIO_OUTSET_PIN19_Msk (0x1UL << GPIO_OUTSET_PIN19_Pos) /*!< Bit mask of PIN19 field. */
#define GPIO_OUTSET_PIN19_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTSET_PIN19_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTSET_PIN19_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */

/* Bit 18 : Pin 18 */
#define GPIO_OUTSET_PIN18_Pos (18UL) /*!< Position of PIN18 field. */
#define GPIO_OUTSET_PIN18_Msk (0x1UL << GPIO_OUTSET_PIN18_Pos) /*!< Bit mask of PIN18 field. */
#define GPIO_OUTSET_PIN18_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTSET_PIN18_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTSET_PIN18_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */

/* Bit 17 : Pin 17 */
#define GPIO_OUTSET_PIN17_Pos (17UL) /*!< Position of PIN17 field. */
#define GPIO_OUTSET_PIN17_Msk (0x1UL << GPIO_OUTSET_PIN17_Pos) /*!< Bit mask of PIN17 field. */
#define GPIO_OUTSET_PIN17_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTSET_PIN17_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTSET_PIN17_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */

/* Bit 16 : Pin 16 */
#define GPIO_OUTSET_PIN16_Pos (16UL) /*!< Position of PIN16 field. */
#define GPIO_OUTSET_PIN16_Msk (0x1UL << GPIO_OUTSET_PIN16_Pos) /*!< Bit mask of PIN16 field. */
#define GPIO_OUTSET_PIN16_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTSET_PIN16_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTSET_PIN16_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */

/* Bit 15 : Pin 15 */
#define GPIO_OUTSET_PIN15_Pos (15UL) /*!< Position of PIN15 field. */
#define GPIO_OUTSET_PIN15_Msk (0x1UL << GPIO_OUTSET_PIN15_Pos) /*!< Bit mask of PIN15 field. */
#define GPIO_OUTSET_PIN15_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTSET_PIN15_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTSET_PIN15_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */

/* Bit 14 : Pin 14 */
#define GPIO_OUTSET_PIN14_Pos (14UL) /*!< Position of PIN14 field. */
#define GPIO_OUTSET_PIN14_Msk (0x1UL << GPIO_OUTSET_PIN14_Pos) /*!< Bit mask of PIN14 field. */
#define GPIO_OUTSET_PIN14_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTSET_PIN14_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTSET_PIN14_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */

/* Bit 13 : Pin 13 */
#define GPIO_OUTSET_PIN13_Pos (13UL) /*!< Position of PIN13 field. */
#define GPIO_OUTSET_PIN13_Msk (0x1UL << GPIO_OUTSET_PIN13_Pos) /*!< Bit mask of PIN13 field. */
#define GPIO_OUTSET_PIN13_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTSET_PIN13_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTSET_PIN13_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */

/* Bit 12 : Pin 12 */
#define GPIO_OUTSET_PIN12_Pos (12UL) /*!< Position of PIN12 field. */
#define GPIO_OUTSET_PIN12_Msk (0x1UL << GPIO_OUTSET_PIN12_Pos) /*!< Bit mask of PIN12 field. */
#define GPIO_OUTSET_PIN12_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTSET_PIN12_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTSET_PIN12_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */

/* Bit 11 : Pin 11 */
#define GPIO_OUTSET_PIN11_Pos (11UL) /*!< Position of PIN11 field. */
#define GPIO_OUTSET_PIN11_Msk (0x1UL << GPIO_OUTSET_PIN11_Pos) /*!< Bit mask of PIN11 field. */
#define GPIO_OUTSET_PIN11_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTSET_PIN11_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTSET_PIN11_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */

/* Bit 10 : Pin 10 */
#define GPIO_OUTSET_PIN10_Pos (10UL) /*!< Position of PIN10 field. */
#define GPIO_OUTSET_PIN10_Msk (0x1UL << GPIO_OUTSET_PIN10_Pos) /*!< Bit mask of PIN10 field. */
#define GPIO_OUTSET_PIN10_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTSET_PIN10_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTSET_PIN10_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */

/* Bit 9 : Pin 9 */
#define GPIO_OUTSET_PIN9_Pos (9UL) /*!< Position of PIN9 field. */
#define GPIO_OUTSET_PIN9_Msk (0x1UL << GPIO_OUTSET_PIN9_Pos) /*!< Bit mask of PIN9 field. */
#define GPIO_OUTSET_PIN9_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTSET_PIN9_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTSET_PIN9_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */

/* Bit 8 : Pin 8 */
#define GPIO_OUTSET_PIN8_Pos (8UL) /*!< Position of PIN8 field. */
#define GPIO_OUTSET_PIN8_Msk (0x1UL << GPIO_OUTSET_PIN8_Pos) /*!< Bit mask of PIN8 field. */
#define GPIO_OUTSET_PIN8_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTSET_PIN8_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTSET_PIN8_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */

/* Bit 7 : Pin 7 */
#define GPIO_OUTSET_PIN7_Pos (7UL) /*!< Position of PIN7 field. */
#define GPIO_OUTSET_PIN7_Msk (0x1UL << GPIO_OUTSET_PIN7_Pos) /*!< Bit mask of PIN7 field. */
#define GPIO_OUTSET_PIN7_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTSET_PIN7_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTSET_PIN7_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */

/* Bit 6 : Pin 6 */
#define GPIO_OUTSET_PIN6_Pos (6UL) /*!< Position of PIN6 field. */
#define GPIO_OUTSET_PIN6_Msk (0x1UL << GPIO_OUTSET_PIN6_Pos) /*!< Bit mask of PIN6 field. */
#define GPIO_OUTSET_PIN6_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTSET_PIN6_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTSET_PIN6_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */

/* Bit 5 : Pin 5 */
#define GPIO_OUTSET_PIN5_Pos (5UL) /*!< Position of PIN5 field. */
#define GPIO_OUTSET_PIN5_Msk (0x1UL << GPIO_OUTSET_PIN5_Pos) /*!< Bit mask of PIN5 field. */
#define GPIO_OUTSET_PIN5_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTSET_PIN5_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTSET_PIN5_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */

/* Bit 4 : Pin 4 */
#define GPIO_OUTSET_PIN4_Pos (4UL) /*!< Position of PIN4 field. */
#define GPIO_OUTSET_PIN4_Msk (0x1UL << GPIO_OUTSET_PIN4_Pos) /*!< Bit mask of PIN4 field. */
#define GPIO_OUTSET_PIN4_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTSET_PIN4_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTSET_PIN4_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */

/* Bit 3 : Pin 3 */
#define GPIO_OUTSET_PIN3_Pos (3UL) /*!< Position of PIN3 field. */
#define GPIO_OUTSET_PIN3_Msk (0x1UL << GPIO_OUTSET_PIN3_Pos) /*!< Bit mask of PIN3 field. */
#define GPIO_OUTSET_PIN3_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTSET_PIN3_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTSET_PIN3_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */

/* Bit 2 : Pin 2 */
#define GPIO_OUTSET_PIN2_Pos (2UL) /*!< Position of PIN2 field. */
#define GPIO_OUTSET_PIN2_Msk (0x1UL << GPIO_OUTSET_PIN2_Pos) /*!< Bit mask of PIN2 field. */
#define GPIO_OUTSET_PIN2_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTSET_PIN2_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTSET_PIN2_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */

/* Bit 1 : Pin 1 */
#define GPIO_OUTSET_PIN1_Pos (1UL) /*!< Position of PIN1 field. */
#define GPIO_OUTSET_PIN1_Msk (0x1UL << GPIO_OUTSET_PIN1_Pos) /*!< Bit mask of PIN1 field. */
#define GPIO_OUTSET_PIN1_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTSET_PIN1_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTSET_PIN1_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */

/* Bit 0 : Pin 0 */
#define GPIO_OUTSET_PIN0_Pos (0UL) /*!< Position of PIN0 field. */
#define GPIO_OUTSET_PIN0_Msk (0x1UL << GPIO_OUTSET_PIN0_Pos) /*!< Bit mask of PIN0 field. */
#define GPIO_OUTSET_PIN0_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTSET_PIN0_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTSET_PIN0_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */

/* Register: GPIO_OUTCLR */
/* Description: Clear individual bits in GPIO port */

/* Bit 31 : Pin 31 */
#define GPIO_OUTCLR_PIN31_Pos (31UL) /*!< Position of PIN31 field. */
#define GPIO_OUTCLR_PIN31_Msk (0x1UL << GPIO_OUTCLR_PIN31_Pos) /*!< Bit mask of PIN31 field. */
#define GPIO_OUTCLR_PIN31_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTCLR_PIN31_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTCLR_PIN31_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */

/* Bit 30 : Pin 30 */
#define GPIO_OUTCLR_PIN30_Pos (30UL) /*!< Position of PIN30 field. */
#define GPIO_OUTCLR_PIN30_Msk (0x1UL << GPIO_OUTCLR_PIN30_Pos) /*!< Bit mask of PIN30 field. */
#define GPIO_OUTCLR_PIN30_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTCLR_PIN30_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTCLR_PIN30_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */

/* Bit 29 : Pin 29 */
#define GPIO_OUTCLR_PIN29_Pos (29UL) /*!< Position of PIN29 field. */
#define GPIO_OUTCLR_PIN29_Msk (0x1UL << GPIO_OUTCLR_PIN29_Pos) /*!< Bit mask of PIN29 field. */
#define GPIO_OUTCLR_PIN29_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTCLR_PIN29_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTCLR_PIN29_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */

/* Bit 28 : Pin 28 */
#define GPIO_OUTCLR_PIN28_Pos (28UL) /*!< Position of PIN28 field. */
#define GPIO_OUTCLR_PIN28_Msk (0x1UL << GPIO_OUTCLR_PIN28_Pos) /*!< Bit mask of PIN28 field. */
#define GPIO_OUTCLR_PIN28_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTCLR_PIN28_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTCLR_PIN28_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */

/* Bit 27 : Pin 27 */
#define GPIO_OUTCLR_PIN27_Pos (27UL) /*!< Position of PIN27 field. */
#define GPIO_OUTCLR_PIN27_Msk (0x1UL << GPIO_OUTCLR_PIN27_Pos) /*!< Bit mask of PIN27 field. */
#define GPIO_OUTCLR_PIN27_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTCLR_PIN27_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTCLR_PIN27_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */

/* Bit 26 : Pin 26 */
#define GPIO_OUTCLR_PIN26_Pos (26UL) /*!< Position of PIN26 field. */
#define GPIO_OUTCLR_PIN26_Msk (0x1UL << GPIO_OUTCLR_PIN26_Pos) /*!< Bit mask of PIN26 field. */
#define GPIO_OUTCLR_PIN26_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTCLR_PIN26_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTCLR_PIN26_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */

/* Bit 25 : Pin 25 */
#define GPIO_OUTCLR_PIN25_Pos (25UL) /*!< Position of PIN25 field. */
#define GPIO_OUTCLR_PIN25_Msk (0x1UL << GPIO_OUTCLR_PIN25_Pos) /*!< Bit mask of PIN25 field. */
#define GPIO_OUTCLR_PIN25_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTCLR_PIN25_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTCLR_PIN25_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */

/* Bit 24 : Pin 24 */
#define GPIO_OUTCLR_PIN24_Pos (24UL) /*!< Position of PIN24 field. */
#define GPIO_OUTCLR_PIN24_Msk (0x1UL << GPIO_OUTCLR_PIN24_Pos) /*!< Bit mask of PIN24 field. */
#define GPIO_OUTCLR_PIN24_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTCLR_PIN24_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTCLR_PIN24_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */

/* Bit 23 : Pin 23 */
#define GPIO_OUTCLR_PIN23_Pos (23UL) /*!< Position of PIN23 field. */
#define GPIO_OUTCLR_PIN23_Msk (0x1UL << GPIO_OUTCLR_PIN23_Pos) /*!< Bit mask of PIN23 field. */
#define GPIO_OUTCLR_PIN23_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTCLR_PIN23_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTCLR_PIN23_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */

/* Bit 22 : Pin 22 */
#define GPIO_OUTCLR_PIN22_Pos (22UL) /*!< Position of PIN22 field. */
#define GPIO_OUTCLR_PIN22_Msk (0x1UL << GPIO_OUTCLR_PIN22_Pos) /*!< Bit mask of PIN22 field. */
#define GPIO_OUTCLR_PIN22_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTCLR_PIN22_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTCLR_PIN22_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */

/* Bit 21 : Pin 21 */
#define GPIO_OUTCLR_PIN21_Pos (21UL) /*!< Position of PIN21 field. */
#define GPIO_OUTCLR_PIN21_Msk (0x1UL << GPIO_OUTCLR_PIN21_Pos) /*!< Bit mask of PIN21 field. */
#define GPIO_OUTCLR_PIN21_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTCLR_PIN21_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTCLR_PIN21_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */

/* Bit 20 : Pin 20 */
#define GPIO_OUTCLR_PIN20_Pos (20UL) /*!< Position of PIN20 field. */
#define GPIO_OUTCLR_PIN20_Msk (0x1UL << GPIO_OUTCLR_PIN20_Pos) /*!< Bit mask of PIN20 field. */
#define GPIO_OUTCLR_PIN20_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTCLR_PIN20_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTCLR_PIN20_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */

/* Bit 19 : Pin 19 */
#define GPIO_OUTCLR_PIN19_Pos (19UL) /*!< Position of PIN19 field. */
#define GPIO_OUTCLR_PIN19_Msk (0x1UL << GPIO_OUTCLR_PIN19_Pos) /*!< Bit mask of PIN19 field. */
#define GPIO_OUTCLR_PIN19_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTCLR_PIN19_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTCLR_PIN19_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */

/* Bit 18 : Pin 18 */
#define GPIO_OUTCLR_PIN18_Pos (18UL) /*!< Position of PIN18 field. */
#define GPIO_OUTCLR_PIN18_Msk (0x1UL << GPIO_OUTCLR_PIN18_Pos) /*!< Bit mask of PIN18 field. */
#define GPIO_OUTCLR_PIN18_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTCLR_PIN18_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTCLR_PIN18_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */

/* Bit 17 : Pin 17 */
#define GPIO_OUTCLR_PIN17_Pos (17UL) /*!< Position of PIN17 field. */
#define GPIO_OUTCLR_PIN17_Msk (0x1UL << GPIO_OUTCLR_PIN17_Pos) /*!< Bit mask of PIN17 field. */
#define GPIO_OUTCLR_PIN17_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTCLR_PIN17_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTCLR_PIN17_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */

/* Bit 16 : Pin 16 */
#define GPIO_OUTCLR_PIN16_Pos (16UL) /*!< Position of PIN16 field. */
#define GPIO_OUTCLR_PIN16_Msk (0x1UL << GPIO_OUTCLR_PIN16_Pos) /*!< Bit mask of PIN16 field. */
#define GPIO_OUTCLR_PIN16_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTCLR_PIN16_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTCLR_PIN16_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */

/* Bit 15 : Pin 15 */
#define GPIO_OUTCLR_PIN15_Pos (15UL) /*!< Position of PIN15 field. */
#define GPIO_OUTCLR_PIN15_Msk (0x1UL << GPIO_OUTCLR_PIN15_Pos) /*!< Bit mask of PIN15 field. */
#define GPIO_OUTCLR_PIN15_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTCLR_PIN15_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTCLR_PIN15_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */

/* Bit 14 : Pin 14 */
#define GPIO_OUTCLR_PIN14_Pos (14UL) /*!< Position of PIN14 field. */
#define GPIO_OUTCLR_PIN14_Msk (0x1UL << GPIO_OUTCLR_PIN14_Pos) /*!< Bit mask of PIN14 field. */
#define GPIO_OUTCLR_PIN14_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTCLR_PIN14_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTCLR_PIN14_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */

/* Bit 13 : Pin 13 */
#define GPIO_OUTCLR_PIN13_Pos (13UL) /*!< Position of PIN13 field. */
#define GPIO_OUTCLR_PIN13_Msk (0x1UL << GPIO_OUTCLR_PIN13_Pos) /*!< Bit mask of PIN13 field. */
#define GPIO_OUTCLR_PIN13_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTCLR_PIN13_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTCLR_PIN13_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */

/* Bit 12 : Pin 12 */
#define GPIO_OUTCLR_PIN12_Pos (12UL) /*!< Position of PIN12 field. */
#define GPIO_OUTCLR_PIN12_Msk (0x1UL << GPIO_OUTCLR_PIN12_Pos) /*!< Bit mask of PIN12 field. */
#define GPIO_OUTCLR_PIN12_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTCLR_PIN12_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTCLR_PIN12_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */

/* Bit 11 : Pin 11 */
#define GPIO_OUTCLR_PIN11_Pos (11UL) /*!< Position of PIN11 field. */
#define GPIO_OUTCLR_PIN11_Msk (0x1UL << GPIO_OUTCLR_PIN11_Pos) /*!< Bit mask of PIN11 field. */
#define GPIO_OUTCLR_PIN11_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTCLR_PIN11_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTCLR_PIN11_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */

/* Bit 10 : Pin 10 */
#define GPIO_OUTCLR_PIN10_Pos (10UL) /*!< Position of PIN10 field. */
#define GPIO_OUTCLR_PIN10_Msk (0x1UL << GPIO_OUTCLR_PIN10_Pos) /*!< Bit mask of PIN10 field. */
#define GPIO_OUTCLR_PIN10_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTCLR_PIN10_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTCLR_PIN10_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */

/* Bit 9 : Pin 9 */
#define GPIO_OUTCLR_PIN9_Pos (9UL) /*!< Position of PIN9 field. */
#define GPIO_OUTCLR_PIN9_Msk (0x1UL << GPIO_OUTCLR_PIN9_Pos) /*!< Bit mask of PIN9 field. */
#define GPIO_OUTCLR_PIN9_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTCLR_PIN9_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTCLR_PIN9_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */

/* Bit 8 : Pin 8 */
#define GPIO_OUTCLR_PIN8_Pos (8UL) /*!< Position of PIN8 field. */
#define GPIO_OUTCLR_PIN8_Msk (0x1UL << GPIO_OUTCLR_PIN8_Pos) /*!< Bit mask of PIN8 field. */
#define GPIO_OUTCLR_PIN8_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTCLR_PIN8_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTCLR_PIN8_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */

/* Bit 7 : Pin 7 */
#define GPIO_OUTCLR_PIN7_Pos (7UL) /*!< Position of PIN7 field. */
#define GPIO_OUTCLR_PIN7_Msk (0x1UL << GPIO_OUTCLR_PIN7_Pos) /*!< Bit mask of PIN7 field. */
#define GPIO_OUTCLR_PIN7_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTCLR_PIN7_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTCLR_PIN7_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */

/* Bit 6 : Pin 6 */
#define GPIO_OUTCLR_PIN6_Pos (6UL) /*!< Position of PIN6 field. */
#define GPIO_OUTCLR_PIN6_Msk (0x1UL << GPIO_OUTCLR_PIN6_Pos) /*!< Bit mask of PIN6 field. */
#define GPIO_OUTCLR_PIN6_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTCLR_PIN6_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTCLR_PIN6_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */

/* Bit 5 : Pin 5 */
#define GPIO_OUTCLR_PIN5_Pos (5UL) /*!< Position of PIN5 field. */
#define GPIO_OUTCLR_PIN5_Msk (0x1UL << GPIO_OUTCLR_PIN5_Pos) /*!< Bit mask of PIN5 field. */
#define GPIO_OUTCLR_PIN5_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTCLR_PIN5_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTCLR_PIN5_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */

/* Bit 4 : Pin 4 */
#define GPIO_OUTCLR_PIN4_Pos (4UL) /*!< Position of PIN4 field. */
#define GPIO_OUTCLR_PIN4_Msk (0x1UL << GPIO_OUTCLR_PIN4_Pos) /*!< Bit mask of PIN4 field. */
#define GPIO_OUTCLR_PIN4_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTCLR_PIN4_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTCLR_PIN4_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */

/* Bit 3 : Pin 3 */
#define GPIO_OUTCLR_PIN3_Pos (3UL) /*!< Position of PIN3 field. */
#define GPIO_OUTCLR_PIN3_Msk (0x1UL << GPIO_OUTCLR_PIN3_Pos) /*!< Bit mask of PIN3 field. */
#define GPIO_OUTCLR_PIN3_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTCLR_PIN3_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTCLR_PIN3_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */

/* Bit 2 : Pin 2 */
#define GPIO_OUTCLR_PIN2_Pos (2UL) /*!< Position of PIN2 field. */
#define GPIO_OUTCLR_PIN2_Msk (0x1UL << GPIO_OUTCLR_PIN2_Pos) /*!< Bit mask of PIN2 field. */
#define GPIO_OUTCLR_PIN2_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTCLR_PIN2_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTCLR_PIN2_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */

/* Bit 1 : Pin 1 */
#define GPIO_OUTCLR_PIN1_Pos (1UL) /*!< Position of PIN1 field. */
#define GPIO_OUTCLR_PIN1_Msk (0x1UL << GPIO_OUTCLR_PIN1_Pos) /*!< Bit mask of PIN1 field. */
#define GPIO_OUTCLR_PIN1_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTCLR_PIN1_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTCLR_PIN1_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */

/* Bit 0 : Pin 0 */
#define GPIO_OUTCLR_PIN0_Pos (0UL) /*!< Position of PIN0 field. */
#define GPIO_OUTCLR_PIN0_Msk (0x1UL << GPIO_OUTCLR_PIN0_Pos) /*!< Bit mask of PIN0 field. */
#define GPIO_OUTCLR_PIN0_Low (0UL) /*!< Read: pin driver is low */
#define GPIO_OUTCLR_PIN0_High (1UL) /*!< Read: pin driver is high */
#define GPIO_OUTCLR_PIN0_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */

/* Register: GPIO_IN */
/* Description: Read GPIO port */

/* Bit 31 : Pin 31 */
#define GPIO_IN_PIN31_Pos (31UL) /*!< Position of PIN31 field. */
#define GPIO_IN_PIN31_Msk (0x1UL << GPIO_IN_PIN31_Pos) /*!< Bit mask of PIN31 field. */
#define GPIO_IN_PIN31_Low (0UL) /*!< Pin input is low */
#define GPIO_IN_PIN31_High (1UL) /*!< Pin input is high */

/* Bit 30 : Pin 30 */
#define GPIO_IN_PIN30_Pos (30UL) /*!< Position of PIN30 field. */
#define GPIO_IN_PIN30_Msk (0x1UL << GPIO_IN_PIN30_Pos) /*!< Bit mask of PIN30 field. */
#define GPIO_IN_PIN30_Low (0UL) /*!< Pin input is low */
#define GPIO_IN_PIN30_High (1UL) /*!< Pin input is high */

/* Bit 29 : Pin 29 */
#define GPIO_IN_PIN29_Pos (29UL) /*!< Position of PIN29 field. */
#define GPIO_IN_PIN29_Msk (0x1UL << GPIO_IN_PIN29_Pos) /*!< Bit mask of PIN29 field. */
#define GPIO_IN_PIN29_Low (0UL) /*!< Pin input is low */
#define GPIO_IN_PIN29_High (1UL) /*!< Pin input is high */

/* Bit 28 : Pin 28 */
#define GPIO_IN_PIN28_Pos (28UL) /*!< Position of PIN28 field. */
#define GPIO_IN_PIN28_Msk (0x1UL << GPIO_IN_PIN28_Pos) /*!< Bit mask of PIN28 field. */
#define GPIO_IN_PIN28_Low (0UL) /*!< Pin input is low */
#define GPIO_IN_PIN28_High (1UL) /*!< Pin input is high */

/* Bit 27 : Pin 27 */
#define GPIO_IN_PIN27_Pos (27UL) /*!< Position of PIN27 field. */
#define GPIO_IN_PIN27_Msk (0x1UL << GPIO_IN_PIN27_Pos) /*!< Bit mask of PIN27 field. */
#define GPIO_IN_PIN27_Low (0UL) /*!< Pin input is low */
#define GPIO_IN_PIN27_High (1UL) /*!< Pin input is high */

/* Bit 26 : Pin 26 */
#define GPIO_IN_PIN26_Pos (26UL) /*!< Position of PIN26 field. */
#define GPIO_IN_PIN26_Msk (0x1UL << GPIO_IN_PIN26_Pos) /*!< Bit mask of PIN26 field. */
#define GPIO_IN_PIN26_Low (0UL) /*!< Pin input is low */
#define GPIO_IN_PIN26_High (1UL) /*!< Pin input is high */

/* Bit 25 : Pin 25 */
#define GPIO_IN_PIN25_Pos (25UL) /*!< Position of PIN25 field. */
#define GPIO_IN_PIN25_Msk (0x1UL << GPIO_IN_PIN25_Pos) /*!< Bit mask of PIN25 field. */
#define GPIO_IN_PIN25_Low (0UL) /*!< Pin input is low */
#define GPIO_IN_PIN25_High (1UL) /*!< Pin input is high */

/* Bit 24 : Pin 24 */
#define GPIO_IN_PIN24_Pos (24UL) /*!< Position of PIN24 field. */
#define GPIO_IN_PIN24_Msk (0x1UL << GPIO_IN_PIN24_Pos) /*!< Bit mask of PIN24 field. */
#define GPIO_IN_PIN24_Low (0UL) /*!< Pin input is low */
#define GPIO_IN_PIN24_High (1UL) /*!< Pin input is high */

/* Bit 23 : Pin 23 */
#define GPIO_IN_PIN23_Pos (23UL) /*!< Position of PIN23 field. */
#define GPIO_IN_PIN23_Msk (0x1UL << GPIO_IN_PIN23_Pos) /*!< Bit mask of PIN23 field. */
#define GPIO_IN_PIN23_Low (0UL) /*!< Pin input is low */
#define GPIO_IN_PIN23_High (1UL) /*!< Pin input is high */

/* Bit 22 : Pin 22 */
#define GPIO_IN_PIN22_Pos (22UL) /*!< Position of PIN22 field. */
#define GPIO_IN_PIN22_Msk (0x1UL << GPIO_IN_PIN22_Pos) /*!< Bit mask of PIN22 field. */
#define GPIO_IN_PIN22_Low (0UL) /*!< Pin input is low */
#define GPIO_IN_PIN22_High (1UL) /*!< Pin input is high */

/* Bit 21 : Pin 21 */
#define GPIO_IN_PIN21_Pos (21UL) /*!< Position of PIN21 field. */
#define GPIO_IN_PIN21_Msk (0x1UL << GPIO_IN_PIN21_Pos) /*!< Bit mask of PIN21 field. */
#define GPIO_IN_PIN21_Low (0UL) /*!< Pin input is low */
#define GPIO_IN_PIN21_High (1UL) /*!< Pin input is high */

/* Bit 20 : Pin 20 */
#define GPIO_IN_PIN20_Pos (20UL) /*!< Position of PIN20 field. */
#define GPIO_IN_PIN20_Msk (0x1UL << GPIO_IN_PIN20_Pos) /*!< Bit mask of PIN20 field. */
#define GPIO_IN_PIN20_Low (0UL) /*!< Pin input is low */
#define GPIO_IN_PIN20_High (1UL) /*!< Pin input is high */

/* Bit 19 : Pin 19 */
#define GPIO_IN_PIN19_Pos (19UL) /*!< Position of PIN19 field. */
#define GPIO_IN_PIN19_Msk (0x1UL << GPIO_IN_PIN19_Pos) /*!< Bit mask of PIN19 field. */
#define GPIO_IN_PIN19_Low (0UL) /*!< Pin input is low */
#define GPIO_IN_PIN19_High (1UL) /*!< Pin input is high */

/* Bit 18 : Pin 18 */
#define GPIO_IN_PIN18_Pos (18UL) /*!< Position of PIN18 field. */
#define GPIO_IN_PIN18_Msk (0x1UL << GPIO_IN_PIN18_Pos) /*!< Bit mask of PIN18 field. */
#define GPIO_IN_PIN18_Low (0UL) /*!< Pin input is low */
#define GPIO_IN_PIN18_High (1UL) /*!< Pin input is high */

/* Bit 17 : Pin 17 */
#define GPIO_IN_PIN17_Pos (17UL) /*!< Position of PIN17 field. */
#define GPIO_IN_PIN17_Msk (0x1UL << GPIO_IN_PIN17_Pos) /*!< Bit mask of PIN17 field. */
#define GPIO_IN_PIN17_Low (0UL) /*!< Pin input is low */
#define GPIO_IN_PIN17_High (1UL) /*!< Pin input is high */

/* Bit 16 : Pin 16 */
#define GPIO_IN_PIN16_Pos (16UL) /*!< Position of PIN16 field. */
#define GPIO_IN_PIN16_Msk (0x1UL << GPIO_IN_PIN16_Pos) /*!< Bit mask of PIN16 field. */
#define GPIO_IN_PIN16_Low (0UL) /*!< Pin input is low */
#define GPIO_IN_PIN16_High (1UL) /*!< Pin input is high */

/* Bit 15 : Pin 15 */
#define GPIO_IN_PIN15_Pos (15UL) /*!< Position of PIN15 field. */
#define GPIO_IN_PIN15_Msk (0x1UL << GPIO_IN_PIN15_Pos) /*!< Bit mask of PIN15 field. */
#define GPIO_IN_PIN15_Low (0UL) /*!< Pin input is low */
#define GPIO_IN_PIN15_High (1UL) /*!< Pin input is high */

/* Bit 14 : Pin 14 */
#define GPIO_IN_PIN14_Pos (14UL) /*!< Position of PIN14 field. */
#define GPIO_IN_PIN14_Msk (0x1UL << GPIO_IN_PIN14_Pos) /*!< Bit mask of PIN14 field. */
#define GPIO_IN_PIN14_Low (0UL) /*!< Pin input is low */
#define GPIO_IN_PIN14_High (1UL) /*!< Pin input is high */

/* Bit 13 : Pin 13 */
#define GPIO_IN_PIN13_Pos (13UL) /*!< Position of PIN13 field. */
#define GPIO_IN_PIN13_Msk (0x1UL << GPIO_IN_PIN13_Pos) /*!< Bit mask of PIN13 field. */
#define GPIO_IN_PIN13_Low (0UL) /*!< Pin input is low */
#define GPIO_IN_PIN13_High (1UL) /*!< Pin input is high */

/* Bit 12 : Pin 12 */
#define GPIO_IN_PIN12_Pos (12UL) /*!< Position of PIN12 field. */
#define GPIO_IN_PIN12_Msk (0x1UL << GPIO_IN_PIN12_Pos) /*!< Bit mask of PIN12 field. */
#define GPIO_IN_PIN12_Low (0UL) /*!< Pin input is low */
#define GPIO_IN_PIN12_High (1UL) /*!< Pin input is high */

/* Bit 11 : Pin 11 */
#define GPIO_IN_PIN11_Pos (11UL) /*!< Position of PIN11 field. */
#define GPIO_IN_PIN11_Msk (0x1UL << GPIO_IN_PIN11_Pos) /*!< Bit mask of PIN11 field. */
#define GPIO_IN_PIN11_Low (0UL) /*!< Pin input is low */
#define GPIO_IN_PIN11_High (1UL) /*!< Pin input is high */

/* Bit 10 : Pin 10 */
#define GPIO_IN_PIN10_Pos (10UL) /*!< Position of PIN10 field. */
#define GPIO_IN_PIN10_Msk (0x1UL << GPIO_IN_PIN10_Pos) /*!< Bit mask of PIN10 field. */
#define GPIO_IN_PIN10_Low (0UL) /*!< Pin input is low */
#define GPIO_IN_PIN10_High (1UL) /*!< Pin input is high */

/* Bit 9 : Pin 9 */
#define GPIO_IN_PIN9_Pos (9UL) /*!< Position of PIN9 field. */
#define GPIO_IN_PIN9_Msk (0x1UL << GPIO_IN_PIN9_Pos) /*!< Bit mask of PIN9 field. */
#define GPIO_IN_PIN9_Low (0UL) /*!< Pin input is low */
#define GPIO_IN_PIN9_High (1UL) /*!< Pin input is high */

/* Bit 8 : Pin 8 */
#define GPIO_IN_PIN8_Pos (8UL) /*!< Position of PIN8 field. */
#define GPIO_IN_PIN8_Msk (0x1UL << GPIO_IN_PIN8_Pos) /*!< Bit mask of PIN8 field. */
#define GPIO_IN_PIN8_Low (0UL) /*!< Pin input is low */
#define GPIO_IN_PIN8_High (1UL) /*!< Pin input is high */

/* Bit 7 : Pin 7 */
#define GPIO_IN_PIN7_Pos (7UL) /*!< Position of PIN7 field. */
#define GPIO_IN_PIN7_Msk (0x1UL << GPIO_IN_PIN7_Pos) /*!< Bit mask of PIN7 field. */
#define GPIO_IN_PIN7_Low (0UL) /*!< Pin input is low */
#define GPIO_IN_PIN7_High (1UL) /*!< Pin input is high */

/* Bit 6 : Pin 6 */
#define GPIO_IN_PIN6_Pos (6UL) /*!< Position of PIN6 field. */
#define GPIO_IN_PIN6_Msk (0x1UL << GPIO_IN_PIN6_Pos) /*!< Bit mask of PIN6 field. */
#define GPIO_IN_PIN6_Low (0UL) /*!< Pin input is low */
#define GPIO_IN_PIN6_High (1UL) /*!< Pin input is high */

/* Bit 5 : Pin 5 */
#define GPIO_IN_PIN5_Pos (5UL) /*!< Position of PIN5 field. */
#define GPIO_IN_PIN5_Msk (0x1UL << GPIO_IN_PIN5_Pos) /*!< Bit mask of PIN5 field. */
#define GPIO_IN_PIN5_Low (0UL) /*!< Pin input is low */
#define GPIO_IN_PIN5_High (1UL) /*!< Pin input is high */

/* Bit 4 : Pin 4 */
#define GPIO_IN_PIN4_Pos (4UL) /*!< Position of PIN4 field. */
#define GPIO_IN_PIN4_Msk (0x1UL << GPIO_IN_PIN4_Pos) /*!< Bit mask of PIN4 field. */
#define GPIO_IN_PIN4_Low (0UL) /*!< Pin input is low */
#define GPIO_IN_PIN4_High (1UL) /*!< Pin input is high */

/* Bit 3 : Pin 3 */
#define GPIO_IN_PIN3_Pos (3UL) /*!< Position of PIN3 field. */
#define GPIO_IN_PIN3_Msk (0x1UL << GPIO_IN_PIN3_Pos) /*!< Bit mask of PIN3 field. */
#define GPIO_IN_PIN3_Low (0UL) /*!< Pin input is low */
#define GPIO_IN_PIN3_High (1UL) /*!< Pin input is high */

/* Bit 2 : Pin 2 */
#define GPIO_IN_PIN2_Pos (2UL) /*!< Position of PIN2 field. */
#define GPIO_IN_PIN2_Msk (0x1UL << GPIO_IN_PIN2_Pos) /*!< Bit mask of PIN2 field. */
#define GPIO_IN_PIN2_Low (0UL) /*!< Pin input is low */
#define GPIO_IN_PIN2_High (1UL) /*!< Pin input is high */

/* Bit 1 : Pin 1 */
#define GPIO_IN_PIN1_Pos (1UL) /*!< Position of PIN1 field. */
#define GPIO_IN_PIN1_Msk (0x1UL << GPIO_IN_PIN1_Pos) /*!< Bit mask of PIN1 field. */
#define GPIO_IN_PIN1_Low (0UL) /*!< Pin input is low */
#define GPIO_IN_PIN1_High (1UL) /*!< Pin input is high */

/* Bit 0 : Pin 0 */
#define GPIO_IN_PIN0_Pos (0UL) /*!< Position of PIN0 field. */
#define GPIO_IN_PIN0_Msk (0x1UL << GPIO_IN_PIN0_Pos) /*!< Bit mask of PIN0 field. */
#define GPIO_IN_PIN0_Low (0UL) /*!< Pin input is low */
#define GPIO_IN_PIN0_High (1UL) /*!< Pin input is high */

/* Register: GPIO_DIR */
/* Description: Direction of GPIO pins */

/* Bit 31 : Pin 31 */
#define GPIO_DIR_PIN31_Pos (31UL) /*!< Position of PIN31 field. */
#define GPIO_DIR_PIN31_Msk (0x1UL << GPIO_DIR_PIN31_Pos) /*!< Bit mask of PIN31 field. */
#define GPIO_DIR_PIN31_Input (0UL) /*!< Pin set as input */
#define GPIO_DIR_PIN31_Output (1UL) /*!< Pin set as output */

/* Bit 30 : Pin 30 */
#define GPIO_DIR_PIN30_Pos (30UL) /*!< Position of PIN30 field. */
#define GPIO_DIR_PIN30_Msk (0x1UL << GPIO_DIR_PIN30_Pos) /*!< Bit mask of PIN30 field. */
#define GPIO_DIR_PIN30_Input (0UL) /*!< Pin set as input */
#define GPIO_DIR_PIN30_Output (1UL) /*!< Pin set as output */

/* Bit 29 : Pin 29 */
#define GPIO_DIR_PIN29_Pos (29UL) /*!< Position of PIN29 field. */
#define GPIO_DIR_PIN29_Msk (0x1UL << GPIO_DIR_PIN29_Pos) /*!< Bit mask of PIN29 field. */
#define GPIO_DIR_PIN29_Input (0UL) /*!< Pin set as input */
#define GPIO_DIR_PIN29_Output (1UL) /*!< Pin set as output */

/* Bit 28 : Pin 28 */
#define GPIO_DIR_PIN28_Pos (28UL) /*!< Position of PIN28 field. */
#define GPIO_DIR_PIN28_Msk (0x1UL << GPIO_DIR_PIN28_Pos) /*!< Bit mask of PIN28 field. */
#define GPIO_DIR_PIN28_Input (0UL) /*!< Pin set as input */
#define GPIO_DIR_PIN28_Output (1UL) /*!< Pin set as output */

/* Bit 27 : Pin 27 */
#define GPIO_DIR_PIN27_Pos (27UL) /*!< Position of PIN27 field. */
#define GPIO_DIR_PIN27_Msk (0x1UL << GPIO_DIR_PIN27_Pos) /*!< Bit mask of PIN27 field. */
#define GPIO_DIR_PIN27_Input (0UL) /*!< Pin set as input */
#define GPIO_DIR_PIN27_Output (1UL) /*!< Pin set as output */

/* Bit 26 : Pin 26 */
#define GPIO_DIR_PIN26_Pos (26UL) /*!< Position of PIN26 field. */
#define GPIO_DIR_PIN26_Msk (0x1UL << GPIO_DIR_PIN26_Pos) /*!< Bit mask of PIN26 field. */
#define GPIO_DIR_PIN26_Input (0UL) /*!< Pin set as input */
#define GPIO_DIR_PIN26_Output (1UL) /*!< Pin set as output */

/* Bit 25 : Pin 25 */
#define GPIO_DIR_PIN25_Pos (25UL) /*!< Position of PIN25 field. */
#define GPIO_DIR_PIN25_Msk (0x1UL << GPIO_DIR_PIN25_Pos) /*!< Bit mask of PIN25 field. */
#define GPIO_DIR_PIN25_Input (0UL) /*!< Pin set as input */
#define GPIO_DIR_PIN25_Output (1UL) /*!< Pin set as output */

/* Bit 24 : Pin 24 */
#define GPIO_DIR_PIN24_Pos (24UL) /*!< Position of PIN24 field. */
#define GPIO_DIR_PIN24_Msk (0x1UL << GPIO_DIR_PIN24_Pos) /*!< Bit mask of PIN24 field. */
#define GPIO_DIR_PIN24_Input (0UL) /*!< Pin set as input */
#define GPIO_DIR_PIN24_Output (1UL) /*!< Pin set as output */

/* Bit 23 : Pin 23 */
#define GPIO_DIR_PIN23_Pos (23UL) /*!< Position of PIN23 field. */
#define GPIO_DIR_PIN23_Msk (0x1UL << GPIO_DIR_PIN23_Pos) /*!< Bit mask of PIN23 field. */
#define GPIO_DIR_PIN23_Input (0UL) /*!< Pin set as input */
#define GPIO_DIR_PIN23_Output (1UL) /*!< Pin set as output */

/* Bit 22 : Pin 22 */
#define GPIO_DIR_PIN22_Pos (22UL) /*!< Position of PIN22 field. */
#define GPIO_DIR_PIN22_Msk (0x1UL << GPIO_DIR_PIN22_Pos) /*!< Bit mask of PIN22 field. */
#define GPIO_DIR_PIN22_Input (0UL) /*!< Pin set as input */
#define GPIO_DIR_PIN22_Output (1UL) /*!< Pin set as output */

/* Bit 21 : Pin 21 */
#define GPIO_DIR_PIN21_Pos (21UL) /*!< Position of PIN21 field. */
#define GPIO_DIR_PIN21_Msk (0x1UL << GPIO_DIR_PIN21_Pos) /*!< Bit mask of PIN21 field. */
#define GPIO_DIR_PIN21_Input (0UL) /*!< Pin set as input */
#define GPIO_DIR_PIN21_Output (1UL) /*!< Pin set as output */

/* Bit 20 : Pin 20 */
#define GPIO_DIR_PIN20_Pos (20UL) /*!< Position of PIN20 field. */
#define GPIO_DIR_PIN20_Msk (0x1UL << GPIO_DIR_PIN20_Pos) /*!< Bit mask of PIN20 field. */
#define GPIO_DIR_PIN20_Input (0UL) /*!< Pin set as input */
#define GPIO_DIR_PIN20_Output (1UL) /*!< Pin set as output */

/* Bit 19 : Pin 19 */
#define GPIO_DIR_PIN19_Pos (19UL) /*!< Position of PIN19 field. */
#define GPIO_DIR_PIN19_Msk (0x1UL << GPIO_DIR_PIN19_Pos) /*!< Bit mask of PIN19 field. */
#define GPIO_DIR_PIN19_Input (0UL) /*!< Pin set as input */
#define GPIO_DIR_PIN19_Output (1UL) /*!< Pin set as output */

/* Bit 18 : Pin 18 */
#define GPIO_DIR_PIN18_Pos (18UL) /*!< Position of PIN18 field. */
#define GPIO_DIR_PIN18_Msk (0x1UL << GPIO_DIR_PIN18_Pos) /*!< Bit mask of PIN18 field. */
#define GPIO_DIR_PIN18_Input (0UL) /*!< Pin set as input */
#define GPIO_DIR_PIN18_Output (1UL) /*!< Pin set as output */

/* Bit 17 : Pin 17 */
#define GPIO_DIR_PIN17_Pos (17UL) /*!< Position of PIN17 field. */
#define GPIO_DIR_PIN17_Msk (0x1UL << GPIO_DIR_PIN17_Pos) /*!< Bit mask of PIN17 field. */
#define GPIO_DIR_PIN17_Input (0UL) /*!< Pin set as input */
#define GPIO_DIR_PIN17_Output (1UL) /*!< Pin set as output */

/* Bit 16 : Pin 16 */
#define GPIO_DIR_PIN16_Pos (16UL) /*!< Position of PIN16 field. */
#define GPIO_DIR_PIN16_Msk (0x1UL << GPIO_DIR_PIN16_Pos) /*!< Bit mask of PIN16 field. */
#define GPIO_DIR_PIN16_Input (0UL) /*!< Pin set as input */
#define GPIO_DIR_PIN16_Output (1UL) /*!< Pin set as output */

/* Bit 15 : Pin 15 */
#define GPIO_DIR_PIN15_Pos (15UL) /*!< Position of PIN15 field. */
#define GPIO_DIR_PIN15_Msk (0x1UL << GPIO_DIR_PIN15_Pos) /*!< Bit mask of PIN15 field. */
#define GPIO_DIR_PIN15_Input (0UL) /*!< Pin set as input */
#define GPIO_DIR_PIN15_Output (1UL) /*!< Pin set as output */

/* Bit 14 : Pin 14 */
#define GPIO_DIR_PIN14_Pos (14UL) /*!< Position of PIN14 field. */
#define GPIO_DIR_PIN14_Msk (0x1UL << GPIO_DIR_PIN14_Pos) /*!< Bit mask of PIN14 field. */
#define GPIO_DIR_PIN14_Input (0UL) /*!< Pin set as input */
#define GPIO_DIR_PIN14_Output (1UL) /*!< Pin set as output */

/* Bit 13 : Pin 13 */
#define GPIO_DIR_PIN13_Pos (13UL) /*!< Position of PIN13 field. */
#define GPIO_DIR_PIN13_Msk (0x1UL << GPIO_DIR_PIN13_Pos) /*!< Bit mask of PIN13 field. */
#define GPIO_DIR_PIN13_Input (0UL) /*!< Pin set as input */
#define GPIO_DIR_PIN13_Output (1UL) /*!< Pin set as output */

/* Bit 12 : Pin 12 */
#define GPIO_DIR_PIN12_Pos (12UL) /*!< Position of PIN12 field. */
#define GPIO_DIR_PIN12_Msk (0x1UL << GPIO_DIR_PIN12_Pos) /*!< Bit mask of PIN12 field. */
#define GPIO_DIR_PIN12_Input (0UL) /*!< Pin set as input */
#define GPIO_DIR_PIN12_Output (1UL) /*!< Pin set as output */

/* Bit 11 : Pin 11 */
#define GPIO_DIR_PIN11_Pos (11UL) /*!< Position of PIN11 field. */
#define GPIO_DIR_PIN11_Msk (0x1UL << GPIO_DIR_PIN11_Pos) /*!< Bit mask of PIN11 field. */
#define GPIO_DIR_PIN11_Input (0UL) /*!< Pin set as input */
#define GPIO_DIR_PIN11_Output (1UL) /*!< Pin set as output */

/* Bit 10 : Pin 10 */
#define GPIO_DIR_PIN10_Pos (10UL) /*!< Position of PIN10 field. */
#define GPIO_DIR_PIN10_Msk (0x1UL << GPIO_DIR_PIN10_Pos) /*!< Bit mask of PIN10 field. */
#define GPIO_DIR_PIN10_Input (0UL) /*!< Pin set as input */
#define GPIO_DIR_PIN10_Output (1UL) /*!< Pin set as output */

/* Bit 9 : Pin 9 */
#define GPIO_DIR_PIN9_Pos (9UL) /*!< Position of PIN9 field. */
#define GPIO_DIR_PIN9_Msk (0x1UL << GPIO_DIR_PIN9_Pos) /*!< Bit mask of PIN9 field. */
#define GPIO_DIR_PIN9_Input (0UL) /*!< Pin set as input */
#define GPIO_DIR_PIN9_Output (1UL) /*!< Pin set as output */

/* Bit 8 : Pin 8 */
#define GPIO_DIR_PIN8_Pos (8UL) /*!< Position of PIN8 field. */
#define GPIO_DIR_PIN8_Msk (0x1UL << GPIO_DIR_PIN8_Pos) /*!< Bit mask of PIN8 field. */
#define GPIO_DIR_PIN8_Input (0UL) /*!< Pin set as input */
#define GPIO_DIR_PIN8_Output (1UL) /*!< Pin set as output */

/* Bit 7 : Pin 7 */
#define GPIO_DIR_PIN7_Pos (7UL) /*!< Position of PIN7 field. */
#define GPIO_DIR_PIN7_Msk (0x1UL << GPIO_DIR_PIN7_Pos) /*!< Bit mask of PIN7 field. */
#define GPIO_DIR_PIN7_Input (0UL) /*!< Pin set as input */
#define GPIO_DIR_PIN7_Output (1UL) /*!< Pin set as output */

/* Bit 6 : Pin 6 */
#define GPIO_DIR_PIN6_Pos (6UL) /*!< Position of PIN6 field. */
#define GPIO_DIR_PIN6_Msk (0x1UL << GPIO_DIR_PIN6_Pos) /*!< Bit mask of PIN6 field. */
#define GPIO_DIR_PIN6_Input (0UL) /*!< Pin set as input */
#define GPIO_DIR_PIN6_Output (1UL) /*!< Pin set as output */

/* Bit 5 : Pin 5 */
#define GPIO_DIR_PIN5_Pos (5UL) /*!< Position of PIN5 field. */
#define GPIO_DIR_PIN5_Msk (0x1UL << GPIO_DIR_PIN5_Pos) /*!< Bit mask of PIN5 field. */
#define GPIO_DIR_PIN5_Input (0UL) /*!< Pin set as input */
#define GPIO_DIR_PIN5_Output (1UL) /*!< Pin set as output */

/* Bit 4 : Pin 4 */
#define GPIO_DIR_PIN4_Pos (4UL) /*!< Position of PIN4 field. */
#define GPIO_DIR_PIN4_Msk (0x1UL << GPIO_DIR_PIN4_Pos) /*!< Bit mask of PIN4 field. */
#define GPIO_DIR_PIN4_Input (0UL) /*!< Pin set as input */
#define GPIO_DIR_PIN4_Output (1UL) /*!< Pin set as output */

/* Bit 3 : Pin 3 */
#define GPIO_DIR_PIN3_Pos (3UL) /*!< Position of PIN3 field. */
#define GPIO_DIR_PIN3_Msk (0x1UL << GPIO_DIR_PIN3_Pos) /*!< Bit mask of PIN3 field. */
#define GPIO_DIR_PIN3_Input (0UL) /*!< Pin set as input */
#define GPIO_DIR_PIN3_Output (1UL) /*!< Pin set as output */

/* Bit 2 : Pin 2 */
#define GPIO_DIR_PIN2_Pos (2UL) /*!< Position of PIN2 field. */
#define GPIO_DIR_PIN2_Msk (0x1UL << GPIO_DIR_PIN2_Pos) /*!< Bit mask of PIN2 field. */
#define GPIO_DIR_PIN2_Input (0UL) /*!< Pin set as input */
#define GPIO_DIR_PIN2_Output (1UL) /*!< Pin set as output */

/* Bit 1 : Pin 1 */
#define GPIO_DIR_PIN1_Pos (1UL) /*!< Position of PIN1 field. */
#define GPIO_DIR_PIN1_Msk (0x1UL << GPIO_DIR_PIN1_Pos) /*!< Bit mask of PIN1 field. */
#define GPIO_DIR_PIN1_Input (0UL) /*!< Pin set as input */
#define GPIO_DIR_PIN1_Output (1UL) /*!< Pin set as output */

/* Bit 0 : Pin 0 */
#define GPIO_DIR_PIN0_Pos (0UL) /*!< Position of PIN0 field. */
#define GPIO_DIR_PIN0_Msk (0x1UL << GPIO_DIR_PIN0_Pos) /*!< Bit mask of PIN0 field. */
#define GPIO_DIR_PIN0_Input (0UL) /*!< Pin set as input */
#define GPIO_DIR_PIN0_Output (1UL) /*!< Pin set as output */

/* Register: GPIO_DIRSET */
/* Description: DIR set register */

/* Bit 31 : Set as output pin 31 */
#define GPIO_DIRSET_PIN31_Pos (31UL) /*!< Position of PIN31 field. */
#define GPIO_DIRSET_PIN31_Msk (0x1UL << GPIO_DIRSET_PIN31_Pos) /*!< Bit mask of PIN31 field. */
#define GPIO_DIRSET_PIN31_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRSET_PIN31_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRSET_PIN31_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */

/* Bit 30 : Set as output pin 30 */
#define GPIO_DIRSET_PIN30_Pos (30UL) /*!< Position of PIN30 field. */
#define GPIO_DIRSET_PIN30_Msk (0x1UL << GPIO_DIRSET_PIN30_Pos) /*!< Bit mask of PIN30 field. */
#define GPIO_DIRSET_PIN30_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRSET_PIN30_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRSET_PIN30_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */

/* Bit 29 : Set as output pin 29 */
#define GPIO_DIRSET_PIN29_Pos (29UL) /*!< Position of PIN29 field. */
#define GPIO_DIRSET_PIN29_Msk (0x1UL << GPIO_DIRSET_PIN29_Pos) /*!< Bit mask of PIN29 field. */
#define GPIO_DIRSET_PIN29_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRSET_PIN29_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRSET_PIN29_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */

/* Bit 28 : Set as output pin 28 */
#define GPIO_DIRSET_PIN28_Pos (28UL) /*!< Position of PIN28 field. */
#define GPIO_DIRSET_PIN28_Msk (0x1UL << GPIO_DIRSET_PIN28_Pos) /*!< Bit mask of PIN28 field. */
#define GPIO_DIRSET_PIN28_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRSET_PIN28_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRSET_PIN28_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */

/* Bit 27 : Set as output pin 27 */
#define GPIO_DIRSET_PIN27_Pos (27UL) /*!< Position of PIN27 field. */
#define GPIO_DIRSET_PIN27_Msk (0x1UL << GPIO_DIRSET_PIN27_Pos) /*!< Bit mask of PIN27 field. */
#define GPIO_DIRSET_PIN27_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRSET_PIN27_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRSET_PIN27_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */

/* Bit 26 : Set as output pin 26 */
#define GPIO_DIRSET_PIN26_Pos (26UL) /*!< Position of PIN26 field. */
#define GPIO_DIRSET_PIN26_Msk (0x1UL << GPIO_DIRSET_PIN26_Pos) /*!< Bit mask of PIN26 field. */
#define GPIO_DIRSET_PIN26_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRSET_PIN26_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRSET_PIN26_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */

/* Bit 25 : Set as output pin 25 */
#define GPIO_DIRSET_PIN25_Pos (25UL) /*!< Position of PIN25 field. */
#define GPIO_DIRSET_PIN25_Msk (0x1UL << GPIO_DIRSET_PIN25_Pos) /*!< Bit mask of PIN25 field. */
#define GPIO_DIRSET_PIN25_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRSET_PIN25_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRSET_PIN25_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */

/* Bit 24 : Set as output pin 24 */
#define GPIO_DIRSET_PIN24_Pos (24UL) /*!< Position of PIN24 field. */
#define GPIO_DIRSET_PIN24_Msk (0x1UL << GPIO_DIRSET_PIN24_Pos) /*!< Bit mask of PIN24 field. */
#define GPIO_DIRSET_PIN24_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRSET_PIN24_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRSET_PIN24_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */

/* Bit 23 : Set as output pin 23 */
#define GPIO_DIRSET_PIN23_Pos (23UL) /*!< Position of PIN23 field. */
#define GPIO_DIRSET_PIN23_Msk (0x1UL << GPIO_DIRSET_PIN23_Pos) /*!< Bit mask of PIN23 field. */
#define GPIO_DIRSET_PIN23_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRSET_PIN23_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRSET_PIN23_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */

/* Bit 22 : Set as output pin 22 */
#define GPIO_DIRSET_PIN22_Pos (22UL) /*!< Position of PIN22 field. */
#define GPIO_DIRSET_PIN22_Msk (0x1UL << GPIO_DIRSET_PIN22_Pos) /*!< Bit mask of PIN22 field. */
#define GPIO_DIRSET_PIN22_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRSET_PIN22_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRSET_PIN22_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */

/* Bit 21 : Set as output pin 21 */
#define GPIO_DIRSET_PIN21_Pos (21UL) /*!< Position of PIN21 field. */
#define GPIO_DIRSET_PIN21_Msk (0x1UL << GPIO_DIRSET_PIN21_Pos) /*!< Bit mask of PIN21 field. */
#define GPIO_DIRSET_PIN21_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRSET_PIN21_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRSET_PIN21_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */

/* Bit 20 : Set as output pin 20 */
#define GPIO_DIRSET_PIN20_Pos (20UL) /*!< Position of PIN20 field. */
#define GPIO_DIRSET_PIN20_Msk (0x1UL << GPIO_DIRSET_PIN20_Pos) /*!< Bit mask of PIN20 field. */
#define GPIO_DIRSET_PIN20_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRSET_PIN20_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRSET_PIN20_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */

/* Bit 19 : Set as output pin 19 */
#define GPIO_DIRSET_PIN19_Pos (19UL) /*!< Position of PIN19 field. */
#define GPIO_DIRSET_PIN19_Msk (0x1UL << GPIO_DIRSET_PIN19_Pos) /*!< Bit mask of PIN19 field. */
#define GPIO_DIRSET_PIN19_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRSET_PIN19_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRSET_PIN19_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */

/* Bit 18 : Set as output pin 18 */
#define GPIO_DIRSET_PIN18_Pos (18UL) /*!< Position of PIN18 field. */
#define GPIO_DIRSET_PIN18_Msk (0x1UL << GPIO_DIRSET_PIN18_Pos) /*!< Bit mask of PIN18 field. */
#define GPIO_DIRSET_PIN18_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRSET_PIN18_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRSET_PIN18_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */

/* Bit 17 : Set as output pin 17 */
#define GPIO_DIRSET_PIN17_Pos (17UL) /*!< Position of PIN17 field. */
#define GPIO_DIRSET_PIN17_Msk (0x1UL << GPIO_DIRSET_PIN17_Pos) /*!< Bit mask of PIN17 field. */
#define GPIO_DIRSET_PIN17_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRSET_PIN17_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRSET_PIN17_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */

/* Bit 16 : Set as output pin 16 */
#define GPIO_DIRSET_PIN16_Pos (16UL) /*!< Position of PIN16 field. */
#define GPIO_DIRSET_PIN16_Msk (0x1UL << GPIO_DIRSET_PIN16_Pos) /*!< Bit mask of PIN16 field. */
#define GPIO_DIRSET_PIN16_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRSET_PIN16_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRSET_PIN16_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */

/* Bit 15 : Set as output pin 15 */
#define GPIO_DIRSET_PIN15_Pos (15UL) /*!< Position of PIN15 field. */
#define GPIO_DIRSET_PIN15_Msk (0x1UL << GPIO_DIRSET_PIN15_Pos) /*!< Bit mask of PIN15 field. */
#define GPIO_DIRSET_PIN15_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRSET_PIN15_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRSET_PIN15_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */

/* Bit 14 : Set as output pin 14 */
#define GPIO_DIRSET_PIN14_Pos (14UL) /*!< Position of PIN14 field. */
#define GPIO_DIRSET_PIN14_Msk (0x1UL << GPIO_DIRSET_PIN14_Pos) /*!< Bit mask of PIN14 field. */
#define GPIO_DIRSET_PIN14_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRSET_PIN14_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRSET_PIN14_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */

/* Bit 13 : Set as output pin 13 */
#define GPIO_DIRSET_PIN13_Pos (13UL) /*!< Position of PIN13 field. */
#define GPIO_DIRSET_PIN13_Msk (0x1UL << GPIO_DIRSET_PIN13_Pos) /*!< Bit mask of PIN13 field. */
#define GPIO_DIRSET_PIN13_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRSET_PIN13_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRSET_PIN13_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */

/* Bit 12 : Set as output pin 12 */
#define GPIO_DIRSET_PIN12_Pos (12UL) /*!< Position of PIN12 field. */
#define GPIO_DIRSET_PIN12_Msk (0x1UL << GPIO_DIRSET_PIN12_Pos) /*!< Bit mask of PIN12 field. */
#define GPIO_DIRSET_PIN12_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRSET_PIN12_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRSET_PIN12_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */

/* Bit 11 : Set as output pin 11 */
#define GPIO_DIRSET_PIN11_Pos (11UL) /*!< Position of PIN11 field. */
#define GPIO_DIRSET_PIN11_Msk (0x1UL << GPIO_DIRSET_PIN11_Pos) /*!< Bit mask of PIN11 field. */
#define GPIO_DIRSET_PIN11_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRSET_PIN11_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRSET_PIN11_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */

/* Bit 10 : Set as output pin 10 */
#define GPIO_DIRSET_PIN10_Pos (10UL) /*!< Position of PIN10 field. */
#define GPIO_DIRSET_PIN10_Msk (0x1UL << GPIO_DIRSET_PIN10_Pos) /*!< Bit mask of PIN10 field. */
#define GPIO_DIRSET_PIN10_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRSET_PIN10_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRSET_PIN10_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */

/* Bit 9 : Set as output pin 9 */
#define GPIO_DIRSET_PIN9_Pos (9UL) /*!< Position of PIN9 field. */
#define GPIO_DIRSET_PIN9_Msk (0x1UL << GPIO_DIRSET_PIN9_Pos) /*!< Bit mask of PIN9 field. */
#define GPIO_DIRSET_PIN9_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRSET_PIN9_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRSET_PIN9_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */

/* Bit 8 : Set as output pin 8 */
#define GPIO_DIRSET_PIN8_Pos (8UL) /*!< Position of PIN8 field. */
#define GPIO_DIRSET_PIN8_Msk (0x1UL << GPIO_DIRSET_PIN8_Pos) /*!< Bit mask of PIN8 field. */
#define GPIO_DIRSET_PIN8_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRSET_PIN8_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRSET_PIN8_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */

/* Bit 7 : Set as output pin 7 */
#define GPIO_DIRSET_PIN7_Pos (7UL) /*!< Position of PIN7 field. */
#define GPIO_DIRSET_PIN7_Msk (0x1UL << GPIO_DIRSET_PIN7_Pos) /*!< Bit mask of PIN7 field. */
#define GPIO_DIRSET_PIN7_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRSET_PIN7_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRSET_PIN7_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */

/* Bit 6 : Set as output pin 6 */
#define GPIO_DIRSET_PIN6_Pos (6UL) /*!< Position of PIN6 field. */
#define GPIO_DIRSET_PIN6_Msk (0x1UL << GPIO_DIRSET_PIN6_Pos) /*!< Bit mask of PIN6 field. */
#define GPIO_DIRSET_PIN6_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRSET_PIN6_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRSET_PIN6_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */

/* Bit 5 : Set as output pin 5 */
#define GPIO_DIRSET_PIN5_Pos (5UL) /*!< Position of PIN5 field. */
#define GPIO_DIRSET_PIN5_Msk (0x1UL << GPIO_DIRSET_PIN5_Pos) /*!< Bit mask of PIN5 field. */
#define GPIO_DIRSET_PIN5_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRSET_PIN5_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRSET_PIN5_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */

/* Bit 4 : Set as output pin 4 */
#define GPIO_DIRSET_PIN4_Pos (4UL) /*!< Position of PIN4 field. */
#define GPIO_DIRSET_PIN4_Msk (0x1UL << GPIO_DIRSET_PIN4_Pos) /*!< Bit mask of PIN4 field. */
#define GPIO_DIRSET_PIN4_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRSET_PIN4_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRSET_PIN4_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */

/* Bit 3 : Set as output pin 3 */
#define GPIO_DIRSET_PIN3_Pos (3UL) /*!< Position of PIN3 field. */
#define GPIO_DIRSET_PIN3_Msk (0x1UL << GPIO_DIRSET_PIN3_Pos) /*!< Bit mask of PIN3 field. */
#define GPIO_DIRSET_PIN3_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRSET_PIN3_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRSET_PIN3_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */

/* Bit 2 : Set as output pin 2 */
#define GPIO_DIRSET_PIN2_Pos (2UL) /*!< Position of PIN2 field. */
#define GPIO_DIRSET_PIN2_Msk (0x1UL << GPIO_DIRSET_PIN2_Pos) /*!< Bit mask of PIN2 field. */
#define GPIO_DIRSET_PIN2_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRSET_PIN2_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRSET_PIN2_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */

/* Bit 1 : Set as output pin 1 */
#define GPIO_DIRSET_PIN1_Pos (1UL) /*!< Position of PIN1 field. */
#define GPIO_DIRSET_PIN1_Msk (0x1UL << GPIO_DIRSET_PIN1_Pos) /*!< Bit mask of PIN1 field. */
#define GPIO_DIRSET_PIN1_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRSET_PIN1_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRSET_PIN1_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */

/* Bit 0 : Set as output pin 0 */
#define GPIO_DIRSET_PIN0_Pos (0UL) /*!< Position of PIN0 field. */
#define GPIO_DIRSET_PIN0_Msk (0x1UL << GPIO_DIRSET_PIN0_Pos) /*!< Bit mask of PIN0 field. */
#define GPIO_DIRSET_PIN0_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRSET_PIN0_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRSET_PIN0_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */

/* Register: GPIO_DIRCLR */
/* Description: DIR clear register */

/* Bit 31 : Set as input pin 31 */
#define GPIO_DIRCLR_PIN31_Pos (31UL) /*!< Position of PIN31 field. */
#define GPIO_DIRCLR_PIN31_Msk (0x1UL << GPIO_DIRCLR_PIN31_Pos) /*!< Bit mask of PIN31 field. */
#define GPIO_DIRCLR_PIN31_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRCLR_PIN31_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRCLR_PIN31_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */

/* Bit 30 : Set as input pin 30 */
#define GPIO_DIRCLR_PIN30_Pos (30UL) /*!< Position of PIN30 field. */
#define GPIO_DIRCLR_PIN30_Msk (0x1UL << GPIO_DIRCLR_PIN30_Pos) /*!< Bit mask of PIN30 field. */
#define GPIO_DIRCLR_PIN30_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRCLR_PIN30_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRCLR_PIN30_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */

/* Bit 29 : Set as input pin 29 */
#define GPIO_DIRCLR_PIN29_Pos (29UL) /*!< Position of PIN29 field. */
#define GPIO_DIRCLR_PIN29_Msk (0x1UL << GPIO_DIRCLR_PIN29_Pos) /*!< Bit mask of PIN29 field. */
#define GPIO_DIRCLR_PIN29_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRCLR_PIN29_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRCLR_PIN29_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */

/* Bit 28 : Set as input pin 28 */
#define GPIO_DIRCLR_PIN28_Pos (28UL) /*!< Position of PIN28 field. */
#define GPIO_DIRCLR_PIN28_Msk (0x1UL << GPIO_DIRCLR_PIN28_Pos) /*!< Bit mask of PIN28 field. */
#define GPIO_DIRCLR_PIN28_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRCLR_PIN28_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRCLR_PIN28_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */

/* Bit 27 : Set as input pin 27 */
#define GPIO_DIRCLR_PIN27_Pos (27UL) /*!< Position of PIN27 field. */
#define GPIO_DIRCLR_PIN27_Msk (0x1UL << GPIO_DIRCLR_PIN27_Pos) /*!< Bit mask of PIN27 field. */
#define GPIO_DIRCLR_PIN27_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRCLR_PIN27_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRCLR_PIN27_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */

/* Bit 26 : Set as input pin 26 */
#define GPIO_DIRCLR_PIN26_Pos (26UL) /*!< Position of PIN26 field. */
#define GPIO_DIRCLR_PIN26_Msk (0x1UL << GPIO_DIRCLR_PIN26_Pos) /*!< Bit mask of PIN26 field. */
#define GPIO_DIRCLR_PIN26_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRCLR_PIN26_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRCLR_PIN26_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */

/* Bit 25 : Set as input pin 25 */
#define GPIO_DIRCLR_PIN25_Pos (25UL) /*!< Position of PIN25 field. */
#define GPIO_DIRCLR_PIN25_Msk (0x1UL << GPIO_DIRCLR_PIN25_Pos) /*!< Bit mask of PIN25 field. */
#define GPIO_DIRCLR_PIN25_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRCLR_PIN25_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRCLR_PIN25_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */

/* Bit 24 : Set as input pin 24 */
#define GPIO_DIRCLR_PIN24_Pos (24UL) /*!< Position of PIN24 field. */
#define GPIO_DIRCLR_PIN24_Msk (0x1UL << GPIO_DIRCLR_PIN24_Pos) /*!< Bit mask of PIN24 field. */
#define GPIO_DIRCLR_PIN24_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRCLR_PIN24_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRCLR_PIN24_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */

/* Bit 23 : Set as input pin 23 */
#define GPIO_DIRCLR_PIN23_Pos (23UL) /*!< Position of PIN23 field. */
#define GPIO_DIRCLR_PIN23_Msk (0x1UL << GPIO_DIRCLR_PIN23_Pos) /*!< Bit mask of PIN23 field. */
#define GPIO_DIRCLR_PIN23_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRCLR_PIN23_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRCLR_PIN23_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */

/* Bit 22 : Set as input pin 22 */
#define GPIO_DIRCLR_PIN22_Pos (22UL) /*!< Position of PIN22 field. */
#define GPIO_DIRCLR_PIN22_Msk (0x1UL << GPIO_DIRCLR_PIN22_Pos) /*!< Bit mask of PIN22 field. */
#define GPIO_DIRCLR_PIN22_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRCLR_PIN22_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRCLR_PIN22_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */

/* Bit 21 : Set as input pin 21 */
#define GPIO_DIRCLR_PIN21_Pos (21UL) /*!< Position of PIN21 field. */
#define GPIO_DIRCLR_PIN21_Msk (0x1UL << GPIO_DIRCLR_PIN21_Pos) /*!< Bit mask of PIN21 field. */
#define GPIO_DIRCLR_PIN21_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRCLR_PIN21_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRCLR_PIN21_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */

/* Bit 20 : Set as input pin 20 */
#define GPIO_DIRCLR_PIN20_Pos (20UL) /*!< Position of PIN20 field. */
#define GPIO_DIRCLR_PIN20_Msk (0x1UL << GPIO_DIRCLR_PIN20_Pos) /*!< Bit mask of PIN20 field. */
#define GPIO_DIRCLR_PIN20_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRCLR_PIN20_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRCLR_PIN20_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */

/* Bit 19 : Set as input pin 19 */
#define GPIO_DIRCLR_PIN19_Pos (19UL) /*!< Position of PIN19 field. */
#define GPIO_DIRCLR_PIN19_Msk (0x1UL << GPIO_DIRCLR_PIN19_Pos) /*!< Bit mask of PIN19 field. */
#define GPIO_DIRCLR_PIN19_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRCLR_PIN19_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRCLR_PIN19_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */

/* Bit 18 : Set as input pin 18 */
#define GPIO_DIRCLR_PIN18_Pos (18UL) /*!< Position of PIN18 field. */
#define GPIO_DIRCLR_PIN18_Msk (0x1UL << GPIO_DIRCLR_PIN18_Pos) /*!< Bit mask of PIN18 field. */
#define GPIO_DIRCLR_PIN18_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRCLR_PIN18_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRCLR_PIN18_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */

/* Bit 17 : Set as input pin 17 */
#define GPIO_DIRCLR_PIN17_Pos (17UL) /*!< Position of PIN17 field. */
#define GPIO_DIRCLR_PIN17_Msk (0x1UL << GPIO_DIRCLR_PIN17_Pos) /*!< Bit mask of PIN17 field. */
#define GPIO_DIRCLR_PIN17_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRCLR_PIN17_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRCLR_PIN17_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */

/* Bit 16 : Set as input pin 16 */
#define GPIO_DIRCLR_PIN16_Pos (16UL) /*!< Position of PIN16 field. */
#define GPIO_DIRCLR_PIN16_Msk (0x1UL << GPIO_DIRCLR_PIN16_Pos) /*!< Bit mask of PIN16 field. */
#define GPIO_DIRCLR_PIN16_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRCLR_PIN16_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRCLR_PIN16_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */

/* Bit 15 : Set as input pin 15 */
#define GPIO_DIRCLR_PIN15_Pos (15UL) /*!< Position of PIN15 field. */
#define GPIO_DIRCLR_PIN15_Msk (0x1UL << GPIO_DIRCLR_PIN15_Pos) /*!< Bit mask of PIN15 field. */
#define GPIO_DIRCLR_PIN15_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRCLR_PIN15_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRCLR_PIN15_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */

/* Bit 14 : Set as input pin 14 */
#define GPIO_DIRCLR_PIN14_Pos (14UL) /*!< Position of PIN14 field. */
#define GPIO_DIRCLR_PIN14_Msk (0x1UL << GPIO_DIRCLR_PIN14_Pos) /*!< Bit mask of PIN14 field. */
#define GPIO_DIRCLR_PIN14_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRCLR_PIN14_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRCLR_PIN14_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */

/* Bit 13 : Set as input pin 13 */
#define GPIO_DIRCLR_PIN13_Pos (13UL) /*!< Position of PIN13 field. */
#define GPIO_DIRCLR_PIN13_Msk (0x1UL << GPIO_DIRCLR_PIN13_Pos) /*!< Bit mask of PIN13 field. */
#define GPIO_DIRCLR_PIN13_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRCLR_PIN13_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRCLR_PIN13_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */

/* Bit 12 : Set as input pin 12 */
#define GPIO_DIRCLR_PIN12_Pos (12UL) /*!< Position of PIN12 field. */
#define GPIO_DIRCLR_PIN12_Msk (0x1UL << GPIO_DIRCLR_PIN12_Pos) /*!< Bit mask of PIN12 field. */
#define GPIO_DIRCLR_PIN12_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRCLR_PIN12_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRCLR_PIN12_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */

/* Bit 11 : Set as input pin 11 */
#define GPIO_DIRCLR_PIN11_Pos (11UL) /*!< Position of PIN11 field. */
#define GPIO_DIRCLR_PIN11_Msk (0x1UL << GPIO_DIRCLR_PIN11_Pos) /*!< Bit mask of PIN11 field. */
#define GPIO_DIRCLR_PIN11_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRCLR_PIN11_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRCLR_PIN11_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */

/* Bit 10 : Set as input pin 10 */
#define GPIO_DIRCLR_PIN10_Pos (10UL) /*!< Position of PIN10 field. */
#define GPIO_DIRCLR_PIN10_Msk (0x1UL << GPIO_DIRCLR_PIN10_Pos) /*!< Bit mask of PIN10 field. */
#define GPIO_DIRCLR_PIN10_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRCLR_PIN10_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRCLR_PIN10_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */

/* Bit 9 : Set as input pin 9 */
#define GPIO_DIRCLR_PIN9_Pos (9UL) /*!< Position of PIN9 field. */
#define GPIO_DIRCLR_PIN9_Msk (0x1UL << GPIO_DIRCLR_PIN9_Pos) /*!< Bit mask of PIN9 field. */
#define GPIO_DIRCLR_PIN9_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRCLR_PIN9_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRCLR_PIN9_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */

/* Bit 8 : Set as input pin 8 */
#define GPIO_DIRCLR_PIN8_Pos (8UL) /*!< Position of PIN8 field. */
#define GPIO_DIRCLR_PIN8_Msk (0x1UL << GPIO_DIRCLR_PIN8_Pos) /*!< Bit mask of PIN8 field. */
#define GPIO_DIRCLR_PIN8_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRCLR_PIN8_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRCLR_PIN8_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */

/* Bit 7 : Set as input pin 7 */
#define GPIO_DIRCLR_PIN7_Pos (7UL) /*!< Position of PIN7 field. */
#define GPIO_DIRCLR_PIN7_Msk (0x1UL << GPIO_DIRCLR_PIN7_Pos) /*!< Bit mask of PIN7 field. */
#define GPIO_DIRCLR_PIN7_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRCLR_PIN7_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRCLR_PIN7_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */

/* Bit 6 : Set as input pin 6 */
#define GPIO_DIRCLR_PIN6_Pos (6UL) /*!< Position of PIN6 field. */
#define GPIO_DIRCLR_PIN6_Msk (0x1UL << GPIO_DIRCLR_PIN6_Pos) /*!< Bit mask of PIN6 field. */
#define GPIO_DIRCLR_PIN6_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRCLR_PIN6_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRCLR_PIN6_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */

/* Bit 5 : Set as input pin 5 */
#define GPIO_DIRCLR_PIN5_Pos (5UL) /*!< Position of PIN5 field. */
#define GPIO_DIRCLR_PIN5_Msk (0x1UL << GPIO_DIRCLR_PIN5_Pos) /*!< Bit mask of PIN5 field. */
#define GPIO_DIRCLR_PIN5_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRCLR_PIN5_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRCLR_PIN5_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */

/* Bit 4 : Set as input pin 4 */
#define GPIO_DIRCLR_PIN4_Pos (4UL) /*!< Position of PIN4 field. */
#define GPIO_DIRCLR_PIN4_Msk (0x1UL << GPIO_DIRCLR_PIN4_Pos) /*!< Bit mask of PIN4 field. */
#define GPIO_DIRCLR_PIN4_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRCLR_PIN4_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRCLR_PIN4_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */

/* Bit 3 : Set as input pin 3 */
#define GPIO_DIRCLR_PIN3_Pos (3UL) /*!< Position of PIN3 field. */
#define GPIO_DIRCLR_PIN3_Msk (0x1UL << GPIO_DIRCLR_PIN3_Pos) /*!< Bit mask of PIN3 field. */
#define GPIO_DIRCLR_PIN3_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRCLR_PIN3_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRCLR_PIN3_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */

/* Bit 2 : Set as input pin 2 */
#define GPIO_DIRCLR_PIN2_Pos (2UL) /*!< Position of PIN2 field. */
#define GPIO_DIRCLR_PIN2_Msk (0x1UL << GPIO_DIRCLR_PIN2_Pos) /*!< Bit mask of PIN2 field. */
#define GPIO_DIRCLR_PIN2_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRCLR_PIN2_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRCLR_PIN2_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */

/* Bit 1 : Set as input pin 1 */
#define GPIO_DIRCLR_PIN1_Pos (1UL) /*!< Position of PIN1 field. */
#define GPIO_DIRCLR_PIN1_Msk (0x1UL << GPIO_DIRCLR_PIN1_Pos) /*!< Bit mask of PIN1 field. */
#define GPIO_DIRCLR_PIN1_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRCLR_PIN1_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRCLR_PIN1_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */

/* Bit 0 : Set as input pin 0 */
#define GPIO_DIRCLR_PIN0_Pos (0UL) /*!< Position of PIN0 field. */
#define GPIO_DIRCLR_PIN0_Msk (0x1UL << GPIO_DIRCLR_PIN0_Pos) /*!< Bit mask of PIN0 field. */
#define GPIO_DIRCLR_PIN0_Input (0UL) /*!< Read: pin set as input */
#define GPIO_DIRCLR_PIN0_Output (1UL) /*!< Read: pin set as output */
#define GPIO_DIRCLR_PIN0_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */

/* Register: GPIO_LATCH */
/* Description: Latch register indicating what GPIO pins that have met the criteria set in the PIN_CNF[n].SENSE registers */

/* Bit 31 : Status on whether PIN31 has met criteria set in PIN_CNF31.SENSE register. Write '1' to clear. */
#define GPIO_LATCH_PIN31_Pos (31UL) /*!< Position of PIN31 field. */
#define GPIO_LATCH_PIN31_Msk (0x1UL << GPIO_LATCH_PIN31_Pos) /*!< Bit mask of PIN31 field. */
#define GPIO_LATCH_PIN31_NotLatched (0UL) /*!< Criteria has not been met */
#define GPIO_LATCH_PIN31_Latched (1UL) /*!< Criteria has been met */

/* Bit 30 : Status on whether PIN30 has met criteria set in PIN_CNF30.SENSE register. Write '1' to clear. */
#define GPIO_LATCH_PIN30_Pos (30UL) /*!< Position of PIN30 field. */
#define GPIO_LATCH_PIN30_Msk (0x1UL << GPIO_LATCH_PIN30_Pos) /*!< Bit mask of PIN30 field. */
#define GPIO_LATCH_PIN30_NotLatched (0UL) /*!< Criteria has not been met */
#define GPIO_LATCH_PIN30_Latched (1UL) /*!< Criteria has been met */

/* Bit 29 : Status on whether PIN29 has met criteria set in PIN_CNF29.SENSE register. Write '1' to clear. */
#define GPIO_LATCH_PIN29_Pos (29UL) /*!< Position of PIN29 field. */
#define GPIO_LATCH_PIN29_Msk (0x1UL << GPIO_LATCH_PIN29_Pos) /*!< Bit mask of PIN29 field. */
#define GPIO_LATCH_PIN29_NotLatched (0UL) /*!< Criteria has not been met */
#define GPIO_LATCH_PIN29_Latched (1UL) /*!< Criteria has been met */

/* Bit 28 : Status on whether PIN28 has met criteria set in PIN_CNF28.SENSE register. Write '1' to clear. */
#define GPIO_LATCH_PIN28_Pos (28UL) /*!< Position of PIN28 field. */
#define GPIO_LATCH_PIN28_Msk (0x1UL << GPIO_LATCH_PIN28_Pos) /*!< Bit mask of PIN28 field. */
#define GPIO_LATCH_PIN28_NotLatched (0UL) /*!< Criteria has not been met */
#define GPIO_LATCH_PIN28_Latched (1UL) /*!< Criteria has been met */

/* Bit 27 : Status on whether PIN27 has met criteria set in PIN_CNF27.SENSE register. Write '1' to clear. */
#define GPIO_LATCH_PIN27_Pos (27UL) /*!< Position of PIN27 field. */
#define GPIO_LATCH_PIN27_Msk (0x1UL << GPIO_LATCH_PIN27_Pos) /*!< Bit mask of PIN27 field. */
#define GPIO_LATCH_PIN27_NotLatched (0UL) /*!< Criteria has not been met */
#define GPIO_LATCH_PIN27_Latched (1UL) /*!< Criteria has been met */

/* Bit 26 : Status on whether PIN26 has met criteria set in PIN_CNF26.SENSE register. Write '1' to clear. */
#define GPIO_LATCH_PIN26_Pos (26UL) /*!< Position of PIN26 field. */
#define GPIO_LATCH_PIN26_Msk (0x1UL << GPIO_LATCH_PIN26_Pos) /*!< Bit mask of PIN26 field. */
#define GPIO_LATCH_PIN26_NotLatched (0UL) /*!< Criteria has not been met */
#define GPIO_LATCH_PIN26_Latched (1UL) /*!< Criteria has been met */

/* Bit 25 : Status on whether PIN25 has met criteria set in PIN_CNF25.SENSE register. Write '1' to clear. */
#define GPIO_LATCH_PIN25_Pos (25UL) /*!< Position of PIN25 field. */
#define GPIO_LATCH_PIN25_Msk (0x1UL << GPIO_LATCH_PIN25_Pos) /*!< Bit mask of PIN25 field. */
#define GPIO_LATCH_PIN25_NotLatched (0UL) /*!< Criteria has not been met */
#define GPIO_LATCH_PIN25_Latched (1UL) /*!< Criteria has been met */

/* Bit 24 : Status on whether PIN24 has met criteria set in PIN_CNF24.SENSE register. Write '1' to clear. */
#define GPIO_LATCH_PIN24_Pos (24UL) /*!< Position of PIN24 field. */
#define GPIO_LATCH_PIN24_Msk (0x1UL << GPIO_LATCH_PIN24_Pos) /*!< Bit mask of PIN24 field. */
#define GPIO_LATCH_PIN24_NotLatched (0UL) /*!< Criteria has not been met */
#define GPIO_LATCH_PIN24_Latched (1UL) /*!< Criteria has been met */

/* Bit 23 : Status on whether PIN23 has met criteria set in PIN_CNF23.SENSE register. Write '1' to clear. */
#define GPIO_LATCH_PIN23_Pos (23UL) /*!< Position of PIN23 field. */
#define GPIO_LATCH_PIN23_Msk (0x1UL << GPIO_LATCH_PIN23_Pos) /*!< Bit mask of PIN23 field. */
#define GPIO_LATCH_PIN23_NotLatched (0UL) /*!< Criteria has not been met */
#define GPIO_LATCH_PIN23_Latched (1UL) /*!< Criteria has been met */

/* Bit 22 : Status on whether PIN22 has met criteria set in PIN_CNF22.SENSE register. Write '1' to clear. */
#define GPIO_LATCH_PIN22_Pos (22UL) /*!< Position of PIN22 field. */
#define GPIO_LATCH_PIN22_Msk (0x1UL << GPIO_LATCH_PIN22_Pos) /*!< Bit mask of PIN22 field. */
#define GPIO_LATCH_PIN22_NotLatched (0UL) /*!< Criteria has not been met */
#define GPIO_LATCH_PIN22_Latched (1UL) /*!< Criteria has been met */

/* Bit 21 : Status on whether PIN21 has met criteria set in PIN_CNF21.SENSE register. Write '1' to clear. */
#define GPIO_LATCH_PIN21_Pos (21UL) /*!< Position of PIN21 field. */
#define GPIO_LATCH_PIN21_Msk (0x1UL << GPIO_LATCH_PIN21_Pos) /*!< Bit mask of PIN21 field. */
#define GPIO_LATCH_PIN21_NotLatched (0UL) /*!< Criteria has not been met */
#define GPIO_LATCH_PIN21_Latched (1UL) /*!< Criteria has been met */

/* Bit 20 : Status on whether PIN20 has met criteria set in PIN_CNF20.SENSE register. Write '1' to clear. */
#define GPIO_LATCH_PIN20_Pos (20UL) /*!< Position of PIN20 field. */
#define GPIO_LATCH_PIN20_Msk (0x1UL << GPIO_LATCH_PIN20_Pos) /*!< Bit mask of PIN20 field. */
#define GPIO_LATCH_PIN20_NotLatched (0UL) /*!< Criteria has not been met */
#define GPIO_LATCH_PIN20_Latched (1UL) /*!< Criteria has been met */

/* Bit 19 : Status on whether PIN19 has met criteria set in PIN_CNF19.SENSE register. Write '1' to clear. */
#define GPIO_LATCH_PIN19_Pos (19UL) /*!< Position of PIN19 field. */
#define GPIO_LATCH_PIN19_Msk (0x1UL << GPIO_LATCH_PIN19_Pos) /*!< Bit mask of PIN19 field. */
#define GPIO_LATCH_PIN19_NotLatched (0UL) /*!< Criteria has not been met */
#define GPIO_LATCH_PIN19_Latched (1UL) /*!< Criteria has been met */

/* Bit 18 : Status on whether PIN18 has met criteria set in PIN_CNF18.SENSE register. Write '1' to clear. */
#define GPIO_LATCH_PIN18_Pos (18UL) /*!< Position of PIN18 field. */
#define GPIO_LATCH_PIN18_Msk (0x1UL << GPIO_LATCH_PIN18_Pos) /*!< Bit mask of PIN18 field. */
#define GPIO_LATCH_PIN18_NotLatched (0UL) /*!< Criteria has not been met */
#define GPIO_LATCH_PIN18_Latched (1UL) /*!< Criteria has been met */

/* Bit 17 : Status on whether PIN17 has met criteria set in PIN_CNF17.SENSE register. Write '1' to clear. */
#define GPIO_LATCH_PIN17_Pos (17UL) /*!< Position of PIN17 field. */
#define GPIO_LATCH_PIN17_Msk (0x1UL << GPIO_LATCH_PIN17_Pos) /*!< Bit mask of PIN17 field. */
#define GPIO_LATCH_PIN17_NotLatched (0UL) /*!< Criteria has not been met */
#define GPIO_LATCH_PIN17_Latched (1UL) /*!< Criteria has been met */

/* Bit 16 : Status on whether PIN16 has met criteria set in PIN_CNF16.SENSE register. Write '1' to clear. */
#define GPIO_LATCH_PIN16_Pos (16UL) /*!< Position of PIN16 field. */
#define GPIO_LATCH_PIN16_Msk (0x1UL << GPIO_LATCH_PIN16_Pos) /*!< Bit mask of PIN16 field. */
#define GPIO_LATCH_PIN16_NotLatched (0UL) /*!< Criteria has not been met */
#define GPIO_LATCH_PIN16_Latched (1UL) /*!< Criteria has been met */

/* Bit 15 : Status on whether PIN15 has met criteria set in PIN_CNF15.SENSE register. Write '1' to clear. */
#define GPIO_LATCH_PIN15_Pos (15UL) /*!< Position of PIN15 field. */
#define GPIO_LATCH_PIN15_Msk (0x1UL << GPIO_LATCH_PIN15_Pos) /*!< Bit mask of PIN15 field. */
#define GPIO_LATCH_PIN15_NotLatched (0UL) /*!< Criteria has not been met */
#define GPIO_LATCH_PIN15_Latched (1UL) /*!< Criteria has been met */

/* Bit 14 : Status on whether PIN14 has met criteria set in PIN_CNF14.SENSE register. Write '1' to clear. */
#define GPIO_LATCH_PIN14_Pos (14UL) /*!< Position of PIN14 field. */
#define GPIO_LATCH_PIN14_Msk (0x1UL << GPIO_LATCH_PIN14_Pos) /*!< Bit mask of PIN14 field. */
#define GPIO_LATCH_PIN14_NotLatched (0UL) /*!< Criteria has not been met */
#define GPIO_LATCH_PIN14_Latched (1UL) /*!< Criteria has been met */

/* Bit 13 : Status on whether PIN13 has met criteria set in PIN_CNF13.SENSE register. Write '1' to clear. */
#define GPIO_LATCH_PIN13_Pos (13UL) /*!< Position of PIN13 field. */
#define GPIO_LATCH_PIN13_Msk (0x1UL << GPIO_LATCH_PIN13_Pos) /*!< Bit mask of PIN13 field. */
#define GPIO_LATCH_PIN13_NotLatched (0UL) /*!< Criteria has not been met */
#define GPIO_LATCH_PIN13_Latched (1UL) /*!< Criteria has been met */

/* Bit 12 : Status on whether PIN12 has met criteria set in PIN_CNF12.SENSE register. Write '1' to clear. */
#define GPIO_LATCH_PIN12_Pos (12UL) /*!< Position of PIN12 field. */
#define GPIO_LATCH_PIN12_Msk (0x1UL << GPIO_LATCH_PIN12_Pos) /*!< Bit mask of PIN12 field. */
#define GPIO_LATCH_PIN12_NotLatched (0UL) /*!< Criteria has not been met */
#define GPIO_LATCH_PIN12_Latched (1UL) /*!< Criteria has been met */

/* Bit 11 : Status on whether PIN11 has met criteria set in PIN_CNF11.SENSE register. Write '1' to clear. */
#define GPIO_LATCH_PIN11_Pos (11UL) /*!< Position of PIN11 field. */
#define GPIO_LATCH_PIN11_Msk (0x1UL << GPIO_LATCH_PIN11_Pos) /*!< Bit mask of PIN11 field. */
#define GPIO_LATCH_PIN11_NotLatched (0UL) /*!< Criteria has not been met */
#define GPIO_LATCH_PIN11_Latched (1UL) /*!< Criteria has been met */

/* Bit 10 : Status on whether PIN10 has met criteria set in PIN_CNF10.SENSE register. Write '1' to clear. */
#define GPIO_LATCH_PIN10_Pos (10UL) /*!< Position of PIN10 field. */
#define GPIO_LATCH_PIN10_Msk (0x1UL << GPIO_LATCH_PIN10_Pos) /*!< Bit mask of PIN10 field. */
#define GPIO_LATCH_PIN10_NotLatched (0UL) /*!< Criteria has not been met */
#define GPIO_LATCH_PIN10_Latched (1UL) /*!< Criteria has been met */

/* Bit 9 : Status on whether PIN9 has met criteria set in PIN_CNF9.SENSE register. Write '1' to clear. */
#define GPIO_LATCH_PIN9_Pos (9UL) /*!< Position of PIN9 field. */
#define GPIO_LATCH_PIN9_Msk (0x1UL << GPIO_LATCH_PIN9_Pos) /*!< Bit mask of PIN9 field. */
#define GPIO_LATCH_PIN9_NotLatched (0UL) /*!< Criteria has not been met */
#define GPIO_LATCH_PIN9_Latched (1UL) /*!< Criteria has been met */

/* Bit 8 : Status on whether PIN8 has met criteria set in PIN_CNF8.SENSE register. Write '1' to clear. */
#define GPIO_LATCH_PIN8_Pos (8UL) /*!< Position of PIN8 field. */
#define GPIO_LATCH_PIN8_Msk (0x1UL << GPIO_LATCH_PIN8_Pos) /*!< Bit mask of PIN8 field. */
#define GPIO_LATCH_PIN8_NotLatched (0UL) /*!< Criteria has not been met */
#define GPIO_LATCH_PIN8_Latched (1UL) /*!< Criteria has been met */

/* Bit 7 : Status on whether PIN7 has met criteria set in PIN_CNF7.SENSE register. Write '1' to clear. */
#define GPIO_LATCH_PIN7_Pos (7UL) /*!< Position of PIN7 field. */
#define GPIO_LATCH_PIN7_Msk (0x1UL << GPIO_LATCH_PIN7_Pos) /*!< Bit mask of PIN7 field. */
#define GPIO_LATCH_PIN7_NotLatched (0UL) /*!< Criteria has not been met */
#define GPIO_LATCH_PIN7_Latched (1UL) /*!< Criteria has been met */

/* Bit 6 : Status on whether PIN6 has met criteria set in PIN_CNF6.SENSE register. Write '1' to clear. */
#define GPIO_LATCH_PIN6_Pos (6UL) /*!< Position of PIN6 field. */
#define GPIO_LATCH_PIN6_Msk (0x1UL << GPIO_LATCH_PIN6_Pos) /*!< Bit mask of PIN6 field. */
#define GPIO_LATCH_PIN6_NotLatched (0UL) /*!< Criteria has not been met */
#define GPIO_LATCH_PIN6_Latched (1UL) /*!< Criteria has been met */

/* Bit 5 : Status on whether PIN5 has met criteria set in PIN_CNF5.SENSE register. Write '1' to clear. */
#define GPIO_LATCH_PIN5_Pos (5UL) /*!< Position of PIN5 field. */
#define GPIO_LATCH_PIN5_Msk (0x1UL << GPIO_LATCH_PIN5_Pos) /*!< Bit mask of PIN5 field. */
#define GPIO_LATCH_PIN5_NotLatched (0UL) /*!< Criteria has not been met */
#define GPIO_LATCH_PIN5_Latched (1UL) /*!< Criteria has been met */

/* Bit 4 : Status on whether PIN4 has met criteria set in PIN_CNF4.SENSE register. Write '1' to clear. */
#define GPIO_LATCH_PIN4_Pos (4UL) /*!< Position of PIN4 field. */
#define GPIO_LATCH_PIN4_Msk (0x1UL << GPIO_LATCH_PIN4_Pos) /*!< Bit mask of PIN4 field. */
#define GPIO_LATCH_PIN4_NotLatched (0UL) /*!< Criteria has not been met */
#define GPIO_LATCH_PIN4_Latched (1UL) /*!< Criteria has been met */

/* Bit 3 : Status on whether PIN3 has met criteria set in PIN_CNF3.SENSE register. Write '1' to clear. */
#define GPIO_LATCH_PIN3_Pos (3UL) /*!< Position of PIN3 field. */
#define GPIO_LATCH_PIN3_Msk (0x1UL << GPIO_LATCH_PIN3_Pos) /*!< Bit mask of PIN3 field. */
#define GPIO_LATCH_PIN3_NotLatched (0UL) /*!< Criteria has not been met */
#define GPIO_LATCH_PIN3_Latched (1UL) /*!< Criteria has been met */

/* Bit 2 : Status on whether PIN2 has met criteria set in PIN_CNF2.SENSE register. Write '1' to clear. */
#define GPIO_LATCH_PIN2_Pos (2UL) /*!< Position of PIN2 field. */
#define GPIO_LATCH_PIN2_Msk (0x1UL << GPIO_LATCH_PIN2_Pos) /*!< Bit mask of PIN2 field. */
#define GPIO_LATCH_PIN2_NotLatched (0UL) /*!< Criteria has not been met */
#define GPIO_LATCH_PIN2_Latched (1UL) /*!< Criteria has been met */

/* Bit 1 : Status on whether PIN1 has met criteria set in PIN_CNF1.SENSE register. Write '1' to clear. */
#define GPIO_LATCH_PIN1_Pos (1UL) /*!< Position of PIN1 field. */
#define GPIO_LATCH_PIN1_Msk (0x1UL << GPIO_LATCH_PIN1_Pos) /*!< Bit mask of PIN1 field. */
#define GPIO_LATCH_PIN1_NotLatched (0UL) /*!< Criteria has not been met */
#define GPIO_LATCH_PIN1_Latched (1UL) /*!< Criteria has been met */

/* Bit 0 : Status on whether PIN0 has met criteria set in PIN_CNF0.SENSE register. Write '1' to clear. */
#define GPIO_LATCH_PIN0_Pos (0UL) /*!< Position of PIN0 field. */
#define GPIO_LATCH_PIN0_Msk (0x1UL << GPIO_LATCH_PIN0_Pos) /*!< Bit mask of PIN0 field. */
#define GPIO_LATCH_PIN0_NotLatched (0UL) /*!< Criteria has not been met */
#define GPIO_LATCH_PIN0_Latched (1UL) /*!< Criteria has been met */

/* Register: GPIO_DETECTMODE */
/* Description: Select between default DETECT signal behaviour and LDETECT mode */

/* Bit 0 : Select between default DETECT signal behaviour and LDETECT mode */
#define GPIO_DETECTMODE_DETECTMODE_Pos (0UL) /*!< Position of DETECTMODE field. */
#define GPIO_DETECTMODE_DETECTMODE_Msk (0x1UL << GPIO_DETECTMODE_DETECTMODE_Pos) /*!< Bit mask of DETECTMODE field. */
#define GPIO_DETECTMODE_DETECTMODE_Default (0UL) /*!< DETECT directly connected to PIN DETECT signals */
#define GPIO_DETECTMODE_DETECTMODE_LDETECT (1UL) /*!< Use the latched LDETECT behaviour */

/* Register: GPIO_PIN_CNF */
/* Description: Description collection: Configuration of GPIO pins */

/* Bits 17..16 : Pin sensing mechanism */
#define GPIO_PIN_CNF_SENSE_Pos (16UL) /*!< Position of SENSE field. */
#define GPIO_PIN_CNF_SENSE_Msk (0x3UL << GPIO_PIN_CNF_SENSE_Pos) /*!< Bit mask of SENSE field. */
#define GPIO_PIN_CNF_SENSE_Disabled (0UL) /*!< Disabled */
#define GPIO_PIN_CNF_SENSE_High (2UL) /*!< Sense for high level */
#define GPIO_PIN_CNF_SENSE_Low (3UL) /*!< Sense for low level */

/* Bits 10..8 : Drive configuration */
#define GPIO_PIN_CNF_DRIVE_Pos (8UL) /*!< Position of DRIVE field. */
#define GPIO_PIN_CNF_DRIVE_Msk (0x7UL << GPIO_PIN_CNF_DRIVE_Pos) /*!< Bit mask of DRIVE field. */
#define GPIO_PIN_CNF_DRIVE_S0S1 (0UL) /*!< Standard '0', standard '1' */
#define GPIO_PIN_CNF_DRIVE_H0S1 (1UL) /*!< High drive '0', standard '1' */
#define GPIO_PIN_CNF_DRIVE_S0H1 (2UL) /*!< Standard '0', high drive '1' */
#define GPIO_PIN_CNF_DRIVE_H0H1 (3UL) /*!< High drive '0', high 'drive '1'' */
#define GPIO_PIN_CNF_DRIVE_D0S1 (4UL) /*!< Disconnect '0' standard '1' (normally used for wired-or connections) */
#define GPIO_PIN_CNF_DRIVE_D0H1 (5UL) /*!< Disconnect '0', high drive '1' (normally used for wired-or connections) */
#define GPIO_PIN_CNF_DRIVE_S0D1 (6UL) /*!< Standard '0'. disconnect '1' (normally used for wired-and connections) */
#define GPIO_PIN_CNF_DRIVE_H0D1 (7UL) /*!< High drive '0', disconnect '1' (normally used for wired-and connections) */

/* Bits 3..2 : Pull configuration */
#define GPIO_PIN_CNF_PULL_Pos (2UL) /*!< Position of PULL field. */
#define GPIO_PIN_CNF_PULL_Msk (0x3UL << GPIO_PIN_CNF_PULL_Pos) /*!< Bit mask of PULL field. */
#define GPIO_PIN_CNF_PULL_Disabled (0UL) /*!< No pull */
#define GPIO_PIN_CNF_PULL_Pulldown (1UL) /*!< Pull down on pin */
#define GPIO_PIN_CNF_PULL_Pullup (3UL) /*!< Pull up on pin */

/* Bit 1 : Connect or disconnect input buffer */
#define GPIO_PIN_CNF_INPUT_Pos (1UL) /*!< Position of INPUT field. */
#define GPIO_PIN_CNF_INPUT_Msk (0x1UL << GPIO_PIN_CNF_INPUT_Pos) /*!< Bit mask of INPUT field. */
#define GPIO_PIN_CNF_INPUT_Connect (0UL) /*!< Connect input buffer */
#define GPIO_PIN_CNF_INPUT_Disconnect (1UL) /*!< Disconnect input buffer */

/* Bit 0-15: Pin direction. Same physical register as DIR register */
#define GPIO_PIN_CNF_DIR_Pos (0UL) /*!< Position of DIR field. */
#define GPIO_PIN_CNF_DIR_Msk (0x1UL << GPIO_PIN_CNF_DIR_Pos) /*!< Bit mask of DIR field. */
#define GPIO_PIN_CNF_DIR_Input (0UL) /*!< Configure pin as an input pin */
#define GPIO_PIN_CNF_DIR_Output (1UL) /*!< Configure pin as an output pin */




/* Bit 1 : Write '1' to disable interrupt for event END */
#define SAADC_INTENCLR_END_Pos (1UL) /*!< Position of END field. */
#define SAADC_INTENCLR_END_Msk (0x1UL << SAADC_INTENCLR_END_Pos) /*!< Bit mask of END field. */
#define SAADC_INTENCLR_END_Disabled (0UL) /*!< Read: Disabled */
#define SAADC_INTENCLR_END_Enabled (1UL) /*!< Read: Enabled */
#define SAADC_INTENCLR_END_Clear (1UL) /*!< Disable */

/* Bit 0 : Write '1' to disable interrupt for event STARTED */
#define SAADC_INTENCLR_STARTED_Pos (0UL) /*!< Position of STARTED field. */
#define SAADC_INTENCLR_STARTED_Msk (0x1UL << SAADC_INTENCLR_STARTED_Pos) /*!< Bit mask of STARTED field. */
#define SAADC_INTENCLR_STARTED_Disabled (0UL) /*!< Read: Disabled */
#define SAADC_INTENCLR_STARTED_Enabled (1UL) /*!< Read: Enabled */
#define SAADC_INTENCLR_STARTED_Clear (1UL) /*!< Disable */

/* Register: SAADC_STATUS */
/* Description: Status */

/* Bit 0 : Status */
#define SAADC_STATUS_STATUS_Pos (0UL) /*!< Position of STATUS field. */
#define SAADC_STATUS_STATUS_Msk (0x1UL << SAADC_STATUS_STATUS_Pos) /*!< Bit mask of STATUS field. */
#define SAADC_STATUS_STATUS_Ready (0UL) /*!< SAADC is ready. No on-going conversions. */
#define SAADC_STATUS_STATUS_Busy (1UL) /*!< SAADC is busy. Conversion in progress. */

/* Register: SAADC_ENABLE */
/* Description: Enable or disable SAADC */

/* Bit 0 : Enable or disable SAADC */
#define SAADC_ENABLE_ENABLE_Pos (0UL) /*!< Position of ENABLE field. */
#define SAADC_ENABLE_ENABLE_Msk (0x1UL << SAADC_ENABLE_ENABLE_Pos) /*!< Bit mask of ENABLE field. */
#define SAADC_ENABLE_ENABLE_Disabled (0UL) /*!< Disable SAADC */
#define SAADC_ENABLE_ENABLE_Enabled (1UL) /*!< Enable SAADC */

/* Register: SAADC_CH_PSELP */
/* Description: Description cluster: Input positive pin selection for CH[n] */

/* Bits 4..0 : Analog positive input channel */
#define SAADC_CH_PSELP_PSELP_Pos (0UL) /*!< Position of PSELP field. */
#define SAADC_CH_PSELP_PSELP_Msk (0x1FUL << SAADC_CH_PSELP_PSELP_Pos) /*!< Bit mask of PSELP field. */
#define SAADC_CH_PSELP_PSELP_NC (0UL) /*!< Not connected */
#define SAADC_CH_PSELP_PSELP_AnalogInput0 (1UL) /*!< AIN0 */
#define SAADC_CH_PSELP_PSELP_AnalogInput1 (2UL) /*!< AIN1 */
#define SAADC_CH_PSELP_PSELP_AnalogInput2 (3UL) /*!< AIN2 */
#define SAADC_CH_PSELP_PSELP_AnalogInput3 (4UL) /*!< AIN3 */
#define SAADC_CH_PSELP_PSELP_AnalogInput4 (5UL) /*!< AIN4 */
#define SAADC_CH_PSELP_PSELP_AnalogInput5 (6UL) /*!< AIN5 */
#define SAADC_CH_PSELP_PSELP_AnalogInput6 (7UL) /*!< AIN6 */
#define SAADC_CH_PSELP_PSELP_AnalogInput7 (8UL) /*!< AIN7 */
#define SAADC_CH_PSELP_PSELP_VDD (9UL) /*!< VDD */
#define SAADC_CH_PSELP_PSELP_VDDHDIV5 (0x0DUL) /*!< VDDH/5 */

/* Register: SAADC_CH_PSELN */
/* Description: Description cluster: Input negative pin selection for CH[n] */

/* Bits 4..0 : Analog negative input, enables differential channel */
#define SAADC_CH_PSELN_PSELN_Pos (0UL) /*!< Position of PSELN field. */
#define SAADC_CH_PSELN_PSELN_Msk (0x1FUL << SAADC_CH_PSELN_PSELN_Pos) /*!< Bit mask of PSELN field. */
#define SAADC_CH_PSELN_PSELN_NC (0UL) /*!< Not connected */
#define SAADC_CH_PSELN_PSELN_AnalogInput0 (1UL) /*!< AIN0 */
#define SAADC_CH_PSELN_PSELN_AnalogInput1 (2UL) /*!< AIN1 */
#define SAADC_CH_PSELN_PSELN_AnalogInput2 (3UL) /*!< AIN2 */
#define SAADC_CH_PSELN_PSELN_AnalogInput3 (4UL) /*!< AIN3 */
#define SAADC_CH_PSELN_PSELN_AnalogInput4 (5UL) /*!< AIN4 */
#define SAADC_CH_PSELN_PSELN_AnalogInput5 (6UL) /*!< AIN5 */
#define SAADC_CH_PSELN_PSELN_AnalogInput6 (7UL) /*!< AIN6 */
#define SAADC_CH_PSELN_PSELN_AnalogInput7 (8UL) /*!< AIN7 */
#define SAADC_CH_PSELN_PSELN_VDD (9UL) /*!< VDD */
#define SAADC_CH_PSELN_PSELN_VDDHDIV5 (0x0DUL) /*!< VDDH/5 */

/* Register: SAADC_CH_CONFIG */
/* Description: Description cluster: Input configuration for CH[n] */

/* Bit 24 : Enable burst mode */
#define SAADC_CH_CONFIG_BURST_Pos (24UL) /*!< Position of BURST field. */
#define SAADC_CH_CONFIG_BURST_Msk (0x1UL << SAADC_CH_CONFIG_BURST_Pos) /*!< Bit mask of BURST field. */
#define SAADC_CH_CONFIG_BURST_Disabled (0UL) /*!< Burst mode is disabled (normal operation) */
#define SAADC_CH_CONFIG_BURST_Enabled (1UL) /*!< Burst mode is enabled. SAADC takes 2^OVERSAMPLE number of samples as fast as it can, and sends the average to Data RAM. */

/* Bit 20 : Enable differential mode */
#define SAADC_CH_CONFIG_MODE_Pos (20UL) /*!< Position of MODE field. */
#define SAADC_CH_CONFIG_MODE_Msk (0x1UL << SAADC_CH_CONFIG_MODE_Pos) /*!< Bit mask of MODE field. */
#define SAADC_CH_CONFIG_MODE_SE (0UL) /*!< Single-ended, PSELN will be ignored, negative input to SAADC shorted to GND */
#define SAADC_CH_CONFIG_MODE_Diff (1UL) /*!< Differential */

/* Bits 18..16 : Acquisition time, the time the SAADC uses to sample the input voltage */
#define SAADC_CH_CONFIG_TACQ_Pos (16UL) /*!< Position of TACQ field. */
#define SAADC_CH_CONFIG_TACQ_Msk (0x7UL << SAADC_CH_CONFIG_TACQ_Pos) /*!< Bit mask of TACQ field. */
#define SAADC_CH_CONFIG_TACQ_3us (0UL) /*!< 3 us */
#define SAADC_CH_CONFIG_TACQ_5us (1UL) /*!< 5 us */
#define SAADC_CH_CONFIG_TACQ_10us (2UL) /*!< 10 us */
#define SAADC_CH_CONFIG_TACQ_15us (3UL) /*!< 15 us */
#define SAADC_CH_CONFIG_TACQ_20us (4UL) /*!< 20 us */
#define SAADC_CH_CONFIG_TACQ_40us (5UL) /*!< 40 us */

/* Bit 12 : Reference control */
#define SAADC_CH_CONFIG_REFSEL_Pos (12UL) /*!< Position of REFSEL field. */
#define SAADC_CH_CONFIG_REFSEL_Msk (0x1UL << SAADC_CH_CONFIG_REFSEL_Pos) /*!< Bit mask of REFSEL field. */
#define SAADC_CH_CONFIG_REFSEL_Internal (0UL) /*!< Internal reference (0.6 V) */
#define SAADC_CH_CONFIG_REFSEL_VDD1_4 (1UL) /*!< VDD/4 as reference */

/* Bits 10..8 : Gain control */
#define SAADC_CH_CONFIG_GAIN_Pos (8UL) /*!< Position of GAIN field. */
#define SAADC_CH_CONFIG_GAIN_Msk (0x7UL << SAADC_CH_CONFIG_GAIN_Pos) /*!< Bit mask of GAIN field. */
#define SAADC_CH_CONFIG_GAIN_Gain1_6 (0UL) /*!< 1/6 */
#define SAADC_CH_CONFIG_GAIN_Gain1_5 (1UL) /*!< 1/5 */
#define SAADC_CH_CONFIG_GAIN_Gain1_4 (2UL) /*!< 1/4 */
#define SAADC_CH_CONFIG_GAIN_Gain1_3 (3UL) /*!< 1/3 */
#define SAADC_CH_CONFIG_GAIN_Gain1_2 (4UL) /*!< 1/2 */
#define SAADC_CH_CONFIG_GAIN_Gain1 (5UL) /*!< 1 */
#define SAADC_CH_CONFIG_GAIN_Gain2 (6UL) /*!< 2 */
#define SAADC_CH_CONFIG_GAIN_Gain4 (7UL) /*!< 4 */

/* Bits 5..4 : Negative channel resistor control */
#define SAADC_CH_CONFIG_RESN_Pos (4UL) /*!< Position of RESN field. */
#define SAADC_CH_CONFIG_RESN_Msk (0x3UL << SAADC_CH_CONFIG_RESN_Pos) /*!< Bit mask of RESN field. */
#define SAADC_CH_CONFIG_RESN_Bypass (0UL) /*!< Bypass resistor ladder */
#define SAADC_CH_CONFIG_RESN_Pulldown (1UL) /*!< Pull-down to GND */
#define SAADC_CH_CONFIG_RESN_Pullup (2UL) /*!< Pull-up to VDD */
#define SAADC_CH_CONFIG_RESN_VDD1_2 (3UL) /*!< Set input at VDD/2 */

/* Bits 1..0 : Positive channel resistor control */
#define SAADC_CH_CONFIG_RESP_Pos (0UL) /*!< Position of RESP field. */
#define SAADC_CH_CONFIG_RESP_Msk (0x3UL << SAADC_CH_CONFIG_RESP_Pos) /*!< Bit mask of RESP field. */
#define SAADC_CH_CONFIG_RESP_Bypass (0UL) /*!< Bypass resistor ladder */
#define SAADC_CH_CONFIG_RESP_Pulldown (1UL) /*!< Pull-down to GND */
#define SAADC_CH_CONFIG_RESP_Pullup (2UL) /*!< Pull-up to VDD */
#define SAADC_CH_CONFIG_RESP_VDD1_2 (3UL) /*!< Set input at VDD/2 */

/* Register: SAADC_CH_LIMIT */
/* Description: Description cluster: High/low limits for event monitoring of a channel */

/* Bits 31..16 : High level limit */
#define SAADC_CH_LIMIT_HIGH_Pos (16UL) /*!< Position of HIGH field. */
#define SAADC_CH_LIMIT_HIGH_Msk (0xFFFFUL << SAADC_CH_LIMIT_HIGH_Pos) /*!< Bit mask of HIGH field. */

/* Bits 15..0 : Low level limit */
#define SAADC_CH_LIMIT_LOW_Pos (0UL) /*!< Position of LOW field. */
#define SAADC_CH_LIMIT_LOW_Msk (0xFFFFUL << SAADC_CH_LIMIT_LOW_Pos) /*!< Bit mask of LOW field. */

/* Register: SAADC_RESOLUTION */
/* Description: Resolution configuration */

/* Bits 2..0 : Set the resolution */
#define SAADC_RESOLUTION_VAL_Pos (0UL) /*!< Position of VAL field. */
#define SAADC_RESOLUTION_VAL_Msk (0x7UL << SAADC_RESOLUTION_VAL_Pos) /*!< Bit mask of VAL field. */
#define SAADC_RESOLUTION_VAL_8bit (0UL) /*!< 8 bits */
#define SAADC_RESOLUTION_VAL_10bit (1UL) /*!< 10 bits */
#define SAADC_RESOLUTION_VAL_12bit (2UL) /*!< 12 bits */
#define SAADC_RESOLUTION_VAL_14bit (3UL) /*!< 14 bits */

/* Register: SAADC_OVERSAMPLE */
/* Description: Oversampling configuration. The RESOLUTION is applied before averaging, thus for high OVERSAMPLE a higher RESOLUTION should be used. */

/* Bits 3..0 : Oversample control */
#define SAADC_OVERSAMPLE_OVERSAMPLE_Pos (0UL) /*!< Position of OVERSAMPLE field. */
#define SAADC_OVERSAMPLE_OVERSAMPLE_Msk (0xFUL << SAADC_OVERSAMPLE_OVERSAMPLE_Pos) /*!< Bit mask of OVERSAMPLE field. */
#define SAADC_OVERSAMPLE_OVERSAMPLE_Bypass (0UL) /*!< Bypass oversampling */
#define SAADC_OVERSAMPLE_OVERSAMPLE_Over2x (1UL) /*!< Oversample 2x */
#define SAADC_OVERSAMPLE_OVERSAMPLE_Over4x (2UL) /*!< Oversample 4x */
#define SAADC_OVERSAMPLE_OVERSAMPLE_Over8x (3UL) /*!< Oversample 8x */
#define SAADC_OVERSAMPLE_OVERSAMPLE_Over16x (4UL) /*!< Oversample 16x */
#define SAADC_OVERSAMPLE_OVERSAMPLE_Over32x (5UL) /*!< Oversample 32x */
#define SAADC_OVERSAMPLE_OVERSAMPLE_Over64x (6UL) /*!< Oversample 64x */
#define SAADC_OVERSAMPLE_OVERSAMPLE_Over128x (7UL) /*!< Oversample 128x */
#define SAADC_OVERSAMPLE_OVERSAMPLE_Over256x (8UL) /*!< Oversample 256x */

/* Register: SAADC_SAMPLERATE */
/* Description: Controls normal or continuous sample rate */

/* Bit 12 : Select mode for sample rate control */
#define SAADC_SAMPLERATE_MODE_Pos (12UL) /*!< Position of MODE field. */
#define SAADC_SAMPLERATE_MODE_Msk (0x1UL << SAADC_SAMPLERATE_MODE_Pos) /*!< Bit mask of MODE field. */
#define SAADC_SAMPLERATE_MODE_Task (0UL) /*!< Rate is controlled from SAMPLE task */
#define SAADC_SAMPLERATE_MODE_Timers (1UL) /*!< Rate is controlled from local timer (use CC to control the rate) */

/* Bits 10..0 : Capture and compare value. Sample rate is 16 MHz/CC */
#define SAADC_SAMPLERATE_CC_Pos (0UL) /*!< Position of CC field. */
#define SAADC_SAMPLERATE_CC_Msk (0x7FFUL << SAADC_SAMPLERATE_CC_Pos) /*!< Bit mask of CC field. */

/* Register: SAADC_RESULT_PTR */
/* Description: Data pointer */

/* Bits 31..0 : Data pointer */
#define SAADC_RESULT_PTR_PTR_Pos (0UL) /*!< Position of PTR field. */
#define SAADC_RESULT_PTR_PTR_Msk (0xFFFFFFFFUL << SAADC_RESULT_PTR_PTR_Pos) /*!< Bit mask of PTR field. */

/* Register: SAADC_RESULT_MAXCNT */
/* Description: Maximum number of 16-bit samples to be written to output RAM buffer */

/* Bits 14..0 : Maximum number of 16-bit samples to be written to output RAM buffer */
#define SAADC_RESULT_MAXCNT_MAXCNT_Pos (0UL) /*!< Position of MAXCNT field. */
#define SAADC_RESULT_MAXCNT_MAXCNT_Msk (0x7FFFUL << SAADC_RESULT_MAXCNT_MAXCNT_Pos) /*!< Bit mask of MAXCNT field. */

/* Register: SAADC_RESULT_AMOUNT */
/* Description: Number of 16-bit samples written to output RAM buffer since the previous START task */

/* Bits 14..0 : Number of 16-bit samples written to output RAM buffer since the previous START task. This register can be read after an END or STOPPED event. */
#define SAADC_RESULT_AMOUNT_AMOUNT_Pos (0UL) /*!< Position of AMOUNT field. */
#define SAADC_RESULT_AMOUNT_AMOUNT_Msk (0x7FFFUL << SAADC_RESULT_AMOUNT_AMOUNT_Pos) /*!< Bit mask of AMOUNT field. */




/* Peripheral: SPIM */
/* Description: Serial Peripheral Interface Master with EasyDMA 0 */


/* Register: SPIM_FREQUENCY */
/* Description: SPI frequency. Accuracy depends on the HFCLK source selected. */

/* Bits 31..0 : SPI master data rate */
#define SPIM_FREQUENCY_FREQUENCY_Pos (0UL) /*!< Position of FREQUENCY field. */
#define SPIM_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL << SPIM_FREQUENCY_FREQUENCY_Pos) /*!< Bit mask of FREQUENCY field. */

#define SPIM_FREQUENCY_FREQUENCY_K125 (0x00000100UL) /*!< 125 kbps */
#define SPIM_FREQUENCY_FREQUENCY_K250 (0x00000080UL) /*!< 250 kbps */
#define SPIM_FREQUENCY_FREQUENCY_K500 (0x00000040UL) /*!< 500 kbps */

#define SPIM_FREQUENCY_FREQUENCY_M1  (0x00000020UL) /*!< 1 Mbps */
#define SPIM_FREQUENCY_FREQUENCY_M2  (0x00000010UL) /*!< 2 Mbps */
#define SPIM_FREQUENCY_FREQUENCY_M4  (0x00000008UL) /*!< 4 Mbps */
#define SPIM_FREQUENCY_FREQUENCY_M8  (0x00000004UL) /*!< 8 Mbps */ 
#define SPIM_FREQUENCY_FREQUENCY_M16 (0x00000002UL) /*!< 16 Mbps */  

/* Register: SPIM_RXD_PTR */
/* Description: Data pointer */

/* Bits 31..0 : Data pointer */
#define SPIM_RXD_PTR_PTR_Pos (0UL) /*!< Position of PTR field. */
#define SPIM_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << SPIM_RXD_PTR_PTR_Pos) /*!< Bit mask of PTR field. */



/* Register: SPIM_TXD_PTR */
/* Description: Data pointer */

/* Bits 31..0 : Data pointer */
#define SPIM_TXD_PTR_PTR_Pos (0UL) /*!< Position of PTR field. */
#define SPIM_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << SPIM_TXD_PTR_PTR_Pos) /*!< Bit mask of PTR field. */

/* Register: SPIM_TXD_MAXCNT */
/* Description: Number of bytes in transmit buffer */




/* Register: SPIM_CONFIG */
/* Description: Configuration register */

/* Bit 2 : Serial clock (SCK) polarity */
#define SPIM_CONFIG_CPOL_Pos (2UL) /*!< Position of CPOL field. */
#define SPIM_CONFIG_CPOL_Msk (0x1UL << SPIM_CONFIG_CPOL_Pos) /*!< Bit mask of CPOL field. */
#define SPIM_CONFIG_CPOL_ActiveHigh (0UL) /*!< Active high */
#define SPIM_CONFIG_CPOL_ActiveLow (1UL) /*!< Active low */

/* Bit 1 : Serial clock (SCK) phase */
#define SPIM_CONFIG_CPHA_Pos (1UL) /*!< Position of CPHA field. */
#define SPIM_CONFIG_CPHA_Msk (0x1UL << SPIM_CONFIG_CPHA_Pos) /*!< Bit mask of CPHA field. */
#define SPIM_CONFIG_CPHA_Leading (0UL) /*!< Sample on leading edge of clock, shift serial data on trailing edge */
#define SPIM_CONFIG_CPHA_Trailing (1UL) /*!< Sample on trailing edge of clock, shift serial data on leading edge */

/* Bit 0 : Bit order */
#define SPIM_CONFIG_ORDER_Pos (0UL) /*!< Position of ORDER field. */
#define SPIM_CONFIG_ORDER_Msk (0x1UL << SPIM_CONFIG_ORDER_Pos) /*!< Bit mask of ORDER field. */
#define SPIM_CONFIG_ORDER_MsbFirst (0UL) /*!< Most significant bit shifted out first */
#define SPIM_CONFIG_ORDER_LsbFirst (1UL) /*!< Least significant bit shifted out first */


/* Description: Polarity of CSN output */

/* Bit 0 : Polarity of CSN output */
#define SPIM_CSNPOL_CSNPOL_Pos (0UL) /*!< Position of CSNPOL field. */
#define SPIM_CSNPOL_CSNPOL_Msk (0x1UL << SPIM_CSNPOL_CSNPOL_Pos) /*!< Bit mask of CSNPOL field. */
#define SPIM_CSNPOL_CSNPOL_LOW (0UL) /*!< Active low (idle state high) */
#define SPIM_CSNPOL_CSNPOL_HIGH (1UL) /*!< Active high (idle state low) */









/////////////////////////////////////////////////////////////////////// XINCHIP TIMER   //////////////////////////////////////////////////////

/* Peripheral: TIMERx */
/* Description: TIMERx Interface  */

/* Register:TIMERx_TLC    RW */
/* Description:

 */

/* Bit 0..31 : TIMERx TLC   RW */
/* Description: 
 0x4 */
#define TIMERx_TLC_TLC_Pos (0UL) /*!< Position of TLC field. */
#define TIMERx_TLC_TLC_Msk (0xFFFFFFFFUL << TIMERx_TLC_TLC_Pos) /*!< Bit mask of TLC field. */
#define TIMERx_TLC_TLC_MIN_VAL (0x4)


/* Register:TIMER_TCV    R */
/* Description:
 */
/* Bit 0..31 : TIMER TCV   RW */
/* Description: 
*/
#define TIMERx_TCV_TCV_Pos (0UL) /*!< Position of TCV field. */
#define TIMERx_TCV_TCV_Msk (0xFFFFFFFFUL << TIMERx_TCV_TCV_Pos) /*!< Bit mask of TCV field. */



/* Register:TIMERx_TCR    RW */
/* Description:
 */
/* Bit 0 : TIMERx TES   RW */
*/
#define TIMERx_TCR_TES_Pos (0UL) /*!< Position of TES field. */
#define TIMERx_TCR_TES_Msk (0x1UL << TIMERx_TCR_TES_Pos) /*!< Bit mask of TES field. */
#define TIMERx_TCR_TES_Enable (1UL) /*!<  */
#define TIMERx_TCR_TES_Disable (0UL) /*!<  */

/* Bit 1 : TIMER TMS   RW */
/* Description: 
*/
#define TIMERx_TCR_TMS_Pos (1UL) /*!< Position of TMS field. */
#define TIMERx_TCR_TMS_Msk (0x1UL << TIMERx_TCR_TMS_Pos) /*!< Bit mask of TMS field. */
#define TIMERx_TCR_TES_MODE_AUTO (0UL) /*!<  */
#define TIMERx_TCR_TES_MODE_USER_COUNTER (1UL) /*!<  */

/* Bit 2 : TIMERx TIM   RW */
/* Description:
*/
#define TIMERx_TCR_TIM_Pos (2UL) /*!< Position of TIM field. */
#define TIMERx_TCR_TIM_Msk (0x1UL << TIMERx_TCR_TIM_Pos) /*!< Bit mask of TIM field. */
#define TIMERx_TCR_TIM_Disable (0UL) /*!<  */
#define TIMERx_TCR_TIM_Enable (1UL) /*!<  */



/* Register:TIMERx_TIC    R */
/* Description:
 */
/* Bit 0 : TIMERx TIC   R */
/* Description: 
 0
*/
#define TIMERx_TIC_TIC_Pos (0UL) /*!< Position of TIC field. */
#define TIMERx_TIC_TIC_Msk (0x1UL << TIMERx_TIC_TIC_Pos) /*!< Bit mask of TIC field. */


/* Register:TIMERx_TIS    R */
/* Description:
 */
/* Bit 0 : TIMERx TIS   R */
/* Description: 



*/
#define TIMERx_TIS_TIS_Pos (0UL) /*!< Position of TIS field. */
#define TIMERx_TIS_TIS_Msk (0x1UL << TIMERx_TIS_TIS_Pos) /*!< Bit mask of TIS field. */
#define TIMERx_TIS_TIS_Generated (1UL) /*!<  */
#define TIMERx_TIS_TIS_NotGenerated (0UL) /*!<  */


/* Register:TIMER_TIS    R */
/* Description:
 4 

 */
/* Bit 0 : TIMER TIS0   R */
/* Description: TIMER0 


*/
#define TIMER_TIS_TIS0_Pos (0UL) /*!< Position of TIS0 field. */
#define TIMER_TIS_TIS0_Msk (0x1UL << TIMER_TIS_TIS0_Pos) /*!< Bit mask of TIS0 field. */
#define TIMER_TIS_TIS0_Generated (1UL) /*!< 0 */
#define TIMER_TIS_TIS0_NotGenerated (0UL) /*!< 0 */

/* Bit 1 : TIMER TIS1   R */
/* Description: TIMER1 


*/
#define TIMER_TIS_TIS1_Pos (1UL) /*!< Position of TIS1 field. */
#define TIMER_TIS_TIS1_Msk (0x1UL << TIMER_TIS_TIS1_Pos) /*!< Bit mask of TIS1 field. */
#define TIMER_TIS_TIS1_Generated (1UL) /*!< 1 */
#define TIMER_TIS_TIS1_NotGenerated (0UL) /*!< 1 */

/* Bit 0 : TIMER TIS2   R */
/* Description: TIMER2 


*/
#define TIMER_TIS_TIS2_Pos (2UL) /*!< Position of TIS2 field. */
#define TIMER_TIS_TIS2_Msk (0x1UL << TIMER_TIS_TIS2_Pos) /*!< Bit mask of TIS2 field. */
#define TIMER_TIS_TIS2_Generated (1UL) /*!< 2 */
#define TIMER_TIS_TIS2_NotGenerated (0UL) /*!< 2 */



/* Register:TIMER_TIC    R */
/* Description:
 4 
 */
/* Bit 0 : TIMER TIC0   R */
/* Description: TIMER0  0
 0
*/
#define TIMER_TIC_TIC0_Pos (0UL) /*!< Position of TIS field. */
#define TIMER_TIC_TIC0_Msk (0x1UL << TIMER_TIC_TIC0_Pos) /*!< Bit mask of TIC0 field. */
#define TIMER_TIC_TIC0_Generated (1UL) /*!< 0 */
#define TIMER_TIC_TIC0_NotGenerated (0UL) /*!< 0 */

/* Bit 1 : TIMER TIS1   R */
/* Description: TIMER1  0
 0
*/
#define TIMER_TIC_TIC1_Pos (1UL) /*!< Position of TIS1 field. */
#define TIMER_TIC_TIC1_Msk (0x1UL << TIMER_TIC_TIC1_Pos) /*!< Bit mask of TIS1 field. */
#define TIMER_TIC_TIC1_Generated (1UL) /*!< 1 */
#define TIMER_TIC_TIC1_NotGenerated (0UL) /*!< 1 */

/* Bit 0 : TIMER TIC2   R */
/* Description: TIMER2  0
 0
*/
#define TIMER_TIC_TIC2_Pos (2UL) /*!< Position of TIS2 field. */
#define TIMER_TIC_TIC2_Msk (0x1UL << TIMER_TIC_TIC2_Pos) /*!< Bit mask of TIS2 field. */
#define TIMER_TIC_TIC2_Generated (1UL) /*!< 2 */
#define TIMER_TIC_TIC2_NotGenerated (0UL) /*!< 2 */



/* Register:TIMER_RTIS    R */
/* Description:
 4

 */
/* Bit 0 : TIMER RTIS0   R */
/* Description: TIMER0 


*/
#define TIMER_RTIS_RTIS0_Pos (0UL) /*!< Position of RTIS0 field. */
#define TIMER_RTIS_TIS0_Msk (0x1UL << TIMER_RTIS_RTIS0_Pos) /*!< Bit mask of RTIS0 field. */
#define TIMER_RTIS_RTIS0_Generated (1UL) /*!< 0 */
#define TIMER_RTIS_RTIS0_NotGenerated (0UL) /*!< 0 */

/* Bit 1 : TIMER RTIS1   R */
/* Description: TIMER1 


*/
#define TIMER_RTIS_RTIS1_Pos (1UL) /*!< Position of RTIS1 field. */
#define TIMER_RTIS_RTIS1_Msk (0x1UL << TIMER_RTIS_RTIS1_Pos) /*!< Bit mask of RTIS1 field. */
#define TIMER_RTIS_RTIS1_Generated (1UL) /*!< 1 */
#define TIMER_RTIS_RTIS1_NotGenerated (0UL) /*!< 1 */

/* Bit 0 : TIMER TIS2   R */
/* Description: TIMER2 


*/
#define TIMER_RTIS_RTIS2_Pos (2UL) /*!< Position of RTIS2 field. */
#define TIMER_RTIS_RTIS2_Msk (0x1UL << TIMER_RTIS_RTIS2_Pos) /*!< Bit mask of RTIS2 field. */
#define TIMER_RTIS_RTIS2_Generated (1UL) /*!< 2 */
#define TIMER_RTIS_RTIS2_NotGenerated (0UL) /*!< 2 */

/////////////////////////////////////////////////////////////////////// XINCHIP TIMER END  //////////////////////////////////////////////////////
/////////////////////////////////////////////////////////////////////// //////////////////////////////////////////////////////////////////////



/////////////////////////////////////////////////////////////////////// XINCHIP RTC   //////////////////////////////////////////////////////

/* Peripheral: RTC */
/* Description: RTC Interface  */

/* Register:RTC_CCVR    R */
/* Description: RTC  
 RTC  


Bit 3117032767
Bit 1612023
Bit 116059
Bit 50059 
*/
/* Bit 0..5 : RTC CCVR_SEC   R */
/* Description:  */
#define RTC_CCVR_SEC_Pos (0UL) /*!< Position of CCVR_SEC field. */
#define RTC_CCVR_SEC_Msk (0x3FUL << RTC_CCVR_SEC_Pos) /*!< Bit mask of CCVR_SEC field. */

/* Bit 6..11 : RTC CCVR_MIN   R */
/* Description:  */
#define RTC_CCVR_MIN_Pos (6UL) /*!< Position of CCVR_MIN field. */
#define RTC_CCVR_MIN_Msk (0x3FUL << RTC_CCVR_MIN_Pos) /*!< Bit mask of CCVR_MIN field. */

/* Bit 12..16 : RTC CCVR_HOUR   R */
/* Description:  */
#define RTC_CCVR_HOUR_Pos (12UL) /*!< Position of CCVR_HOUR field. */
#define RTC_CCVR_HOUR_Msk (0x1FUL << RTC_CCVR_HOUR_Pos) /*!< Bit mask of CCVR_HOUR field. */

/* Bit 17..31: RTC CCVR_DAY   R */
/* Description:  */
#define RTC_CCVR_DAY_Pos (17UL) /*!< Position of CCVR_DAY field. */
#define RTC_CCVR_DAY_Msk (0x7FFFUL << RTC_CCVR_DAY_Pos) /*!< Bit mask of CCVR_DAY field. */



/* Register:RTC_CLR  WR*/
/* Description: RTC  
 RTC  */

/* Bit 0..5 : RTC CLR_SEC   R */
/* Description:  */
#define RTC_CLR_SEC_Pos (0UL) /*!< Position of CLR_SEC field. */
#define RTC_CLR_SEC_Msk (0x3FUL << RTC_CLR_SEC_Pos) /*!< Bit mask of CLR_SEC field. */

/* Bit 6..11 : RTC CLR_MIN   R */
/* Description:  */
#define RTC_CLR_MIN_Pos (6UL) /*!< Position of CLR_MIN field. */
#define RTC_CLR_MIN_Msk (0x3FUL << RTC_CLR_MIN_Pos) /*!< Bit mask of CLR_MIN field. */

/* Bit 12..16 : RTC CLR_HOUR   R */
/* Description:  */
#define RTC_CLR_HOUR_Pos (12UL) /*!< Position of CLR_HOUR field. */
#define RTC_CLR_HOUR_Msk (0x1FUL << RTC_CLR_HOUR_Pos) /*!< Bit mask of CLR_HOUR field. */

/* Bit 17..31: RTC CLR_DAY   R */
/* Description:  */
#define RTC_CLR_DAY_Pos (17UL) /*!< Position of CLR_DAY field. */
#define RTC_CLR_DAY_Msk (0x7FFFUL << RTC_CLR_DAY_Pos) /*!< Bit mask of CLR_DAY field. */



/* Register:RTC_CMR  WR*/
/* Description: RTC  
  */

/* Bit 0..5 : RTC Second Match   WR */
/* Description: */
#define RTC_CMR_SECOND_MATCH_Pos (0UL) /*!< Position of Second Match field. */
#define RTC_CMR_SECOND_MATCH_Msk (0x3FUL << RTC_CMR_SECOND_MATCH_Pos) /*!< Bit mask of Second Match field. */

/* Bit 6..11 : RTC Minute Match   WR */
/* Description: */
#define RTC_CMR_MINUTE_MATCH_Pos (6UL) /*!< Position of Minute Match field. */
#define RTC_CMR_MINUTE_MATCH_Msk (0x3FUL << RTC_CMR_MINUTE_MATCH_Pos) /*!< Bit mask of Minute Match field. */

/* Bit 12..16 : RTC Hour Match   WR */
/* Description: */
#define RTC_CMR_HOUR_MATCH_Pos (12UL) /*!< Position of Hour Match field. */
#define RTC_CMR_HOUR_MATCH_Msk (0x1FUL << RTC_CMR_HOUR_MATCH_Pos) /*!< Bit mask of Hour Match field. */


// Monday, Tuesday, Wednesday, Thursday, Friday, Saturday,Sunday
/* Bit 17..23 : RTC Week Match   WR */
/* Description: */
#define RTC_CMR_WEEK_MATCH_Pos (17UL) /*!< Position of Week Match field. */
#define RTC_CMR_WEEK_MATCH_Msk (0x3FUL << RTC_CMR_WEEK_MATCH_Pos) /*!< Bit mask of Week Match field. */

#define RTC_CMR_WEEK_MATCH_Sunday_Pos (17UL) /*!< Position of Week Match Sunday field. */
#define RTC_CMR_WEEK_MATCH_Sunday_Msk (0x1UL << RTC_CMR_WEEK_MATCH_Sunday_Pos) /*!< Bit mask of Week  Match Sunday field. */

#define RTC_CMR_WEEK_MATCH_Monday_Pos (18UL) /*!< Position of Week Match Monday field. */
#define RTC_CMR_WEEK_MATCH_Monday_Msk (0x1UL << RTC_CMR_WEEK_MATCH_Monday_Pos) /*!< Bit mask of Week Match Monday field. */

#define RTC_CMR_WEEK_MATCH_Tuesday_Pos (19UL) /*!< Position of Week Match Tuesday field. */
#define RTC_CMR_WEEK_MATCH_Tuesday_Msk (0x1UL << RTC_CMR_WEEK_MATCH_Tuesday_Pos) /*!< Bit mask of Week Match Tuesday field. */

#define RTC_CMR_WEEK_MATCH_Wednesday_Pos (20UL) /*!< Position of Week Match Wednesday field. */
#define RTC_CMR_WEEK_MATCH_Wednesday_Msk (0x1UL << RTC_CMR_WEEK_MATCH_Wednesday_Pos) /*!< Bit mask of Week Match Wednesday field. */

#define RTC_CMR_WEEK_MATCH_Thursday_Pos (21UL) /*!< Position of Week Match Thursday field. */
#define RTC_CMR_WEEK_MATCH_Thursday_Msk (0x1UL << RTC_CMR_WEEK_MATCH_Thursday_Pos) /*!< Bit mask of Week Match Thursday field. */

#define RTC_CMR_WEEK_MATCH_Friday_Pos (22UL) /*!< Position of Week Match Friday field. */
#define RTC_CMR_WEEK_MATCH_Friday_Msk (0x1UL << RTC_CMR_WEEK_MATCH_Friday_Pos) /*!< Bit mask of Week Match Friday field. */

#define RTC_CMR_WEEK_MATCH_Saturday_Pos (23UL) /*!< Position of Week Match Saturday field. */
#define RTC_CMR_WEEK_MATCH_Saturday_Msk (0x1UL << RTC_CMR_WEEK_MATCH_Saturday_Pos) /*!< Bit mask of Week Match Saturday field. */


/* Register:RTC_ICR  WR*/
/* Description:  */

/* Bit 0 : RTC DaE  WR */
/* Description:
 */
#define RTC_ICR_DaE_Pos (0UL) /*!< Position of DaE field. */
#define RTC_ICR_DaE_Msk (0x1UL << RTC_ICR_DaE_Pos) /*!< Bit mask of DaE field. */
#define RTC_ICR_DaE_Enable (1UL) /*!<  */
#define RTC_ICR_DaE_Disable (0UL) /*!<  */

/* Bit 1 : RTC HoE  WR */
/* Description:
 */
#define RTC_ICR_HoE_Pos (1UL) /*!< Position of HoE field. */
#define RTC_ICR_HoE_Msk (0x1UL << RTC_ICR_HoE_Pos) /*!< Bit mask of HoE field. */
#define RTC_ICR_HoE_Enable (1UL) /*!<  */
#define RTC_ICR_HoE_Disable (0UL) /*!<  */

/* Bit 2 : RTC MiE  WR */
/* Description:
 */
#define RTC_ICR_MiE_Pos (2UL) /*!< Position of MiE field. */
#define RTC_ICR_MiE_Msk (0x1UL << RTC_ICR_MiE_Pos) /*!< Bit mask of MiE field. */
#define RTC_ICR_MiE_Enable (1UL) /*!<  */
#define RTC_ICR_MiE_Disable (0UL) /*!<  */

/* Bit 3 : RTC SeE  WR */
/* Description:
 */
#define RTC_ICR_SeE_Pos (3UL) /*!< Position of SeE field. */
#define RTC_ICR_SeE_Msk (0x1UL << RTC_ICR_SeE_Pos) /*!< Bit mask of SeE field. */
#define RTC_ICR_SeE_Enable (1UL) /*!<  */
#define RTC_ICR_SeE_Disable (0UL) /*!<  */



/* Bit 4 : RTC T2E  WR */
/* Description: 2 
 2 */
#define RTC_ICR_T2E_Pos (4UL) /*!< Position of T2E field. */
#define RTC_ICR_T2E_Msk (0x1UL << RTC_ICR_T2E_Pos) /*!< Bit mask of T2E field. */
#define RTC_ICR_T2E_Enable (1UL) /*!<  2 */
#define RTC_ICR_T2E_Disable (0UL) /*!<  2 */

/* Bit 5 : RTC T1E  WR */
/* Description: 1 
 1 */
#define RTC_ICR_T1E_Pos (5UL) /*!< Position of T2E field. */
#define RTC_ICR_T1E_Msk (0x1UL << RTC_ICR_T1E_Pos) /*!< Bit mask of T2E field. */
#define RTC_ICR_T1E_Enable (1UL) /*!<  1 */
#define RTC_ICR_T1E_Disable (0UL) /*!<  1 */

/* Bit 6 : RTC T3E  WR */
/* Description: 3 
 3 */
#define RTC_ICR_T3E_Pos (6UL) /*!< Position of T3E field. */
#define RTC_ICR_T3E_Msk (0x1UL << RTC_ICR_T3E_Pos) /*!< Bit mask of T3E field. */
#define RTC_ICR_T3E_Enable (1UL) /*!<  3 */
#define RTC_ICR_T3E_Disable (0UL) /*!<  3 */


/* Bit 7 : RTC MASK  WR */
/* Description:
 */
#define RTC_ICR_MASK_ALL_Pos (7UL) /*!< Position of MASK field. */
#define RTC_ICR_MASK_ALL_Msk (0x1UL << RTC_ICR_MASK_ALL_Pos) /*!< Bit mask of MASK field. */
#define RTC_ICR_MASK_ALL_Enable (1UL) /*!<  */
#define RTC_ICR_MASK_ALL_Disable (0UL) /*!<   */

/* Bit 8 : RTC CntE  WR */
/* Description:
*/
#define RTC_ICR_CntE_Pos (8UL) /*!< Position of CntE field. */
#define RTC_ICR_CntE_Msk (0x1UL << RTC_ICR_CntE_Pos) /*!< Bit mask of CntE field. */
#define RTC_ICR_CntE_Enable (1UL) /*!<  */
#define RTC_ICR_CntE_Disable (0UL) /*!<   */



/* Register:RTC_ISR  WR*/
/* Description:  
 RTC */

/* Bit 0 : RTC DaF  WR */
/* Description:

*/
#define RTC_ISR_DaF_Pos (0UL) /*!< Position of DaF field. */
#define RTC_ISR_DaF_Msk (0x1UL << RTC_ISR_DaF_Pos) /*!< Bit mask of DaF field. */
#define RTC_ISR_DaF_Generated (1UL) /*!<  */
#define RTC_ISR_DaF_NotGenerated (0UL) /*!<   */

/* Bit 1 : RTC  HoF  WR */
/* Description:

*/
#define RTC_ISR_HoF_Pos (1UL) /*!< Position of HoF field. */
#define RTC_ISR_HoF_Msk (0x1UL << RTC_ISR_HoF_Pos) /*!< Bit mask of HoF field. */
#define RTC_ISR_HoF_Generated (1UL) /*!<  */
#define RTC_ISR_HoF_NotGenerated (0UL) /*!<   */

/* Bit 2 : RTC  MiF  WR */
/* Description:

*/
#define RTC_ISR_MiF_Pos (2UL) /*!< Position of MiF field. */
#define RTC_ISR_MiF_Msk (0x1UL << RTC_ISR_MiF_Pos) /*!< Bit mask of MiF field. */
#define RTC_ISR_MiF_Generated (1UL) /*!<  */
#define RTC_ISR_MiF_NotGenerated (0UL) /*!<   */

/* Bit 3 : RTC  SeF  WR */
/* Description:

*/
#define RTC_ISR_SeF_Pos (3UL) /*!< Position of SeF field. */
#define RTC_ISR_SeF_Msk (0x1UL << RTC_ISR_SeF_Pos) /*!< Bit mask of SeF field. */
#define RTC_ISR_SeF_Generated (1UL) /*!<  */
#define RTC_ISR_SeF_NotGenerated (0UL) /*!<   */

/* Bit 4 : RTC  T2F  WR */
/* Description:
 2
*/
#define RTC_ISR_T2F_Pos (4UL) /*!< Position of T2F field. */
#define RTC_ISR_T2F_Msk (0x1UL << RTC_ISR_T2F_Pos) /*!< Bit mask of T2F field. */
#define RTC_ISR_T2F_Generated (1UL) /*!<  */
#define RTC_ISR_T2F_NotGenerated (0UL) /*!<   */

/* Bit 5 : RTC  T1F  WR */
/* Description:
 1
*/
#define RTC_ISR_T1F_Pos (5UL) /*!< Position of T1F field. */
#define RTC_ISR_T1F_Msk (0x1UL << RTC_ISR_T1F_Pos) /*!< Bit mask of T1F field. */
#define RTC_ISR_T1F_Generated (1UL) /*!<  */
#define RTC_ISR_T1F_NotGenerated (0UL) /*!<   */

/* Bit 6 : RTC  T3F  WR */
/* Description:
 1
*/
#define RTC_ISR_T3F_Pos (6UL) /*!< Position of T3F field. */
#define RTC_ISR_T3F_Msk (0x1UL << RTC_ISR_T3F_Pos) /*!< Bit mask of T3F field. */
#define RTC_ISR_T3F_Generated (1UL) /*!<  */
#define RTC_ISR_T3F_NotGenerated (0UL) /*!<   */



/* Register:RTC_EOI  WR*/
/* Description:  RTC 
*/

/* Bit 0 : RTC EOI_da  WR */
/* Description:
 1 
*/
#define RTC_EOI_Da_Pos (0UL) /*!< Position of DaF field. */
#define RTC_EOI_Da_Msk (0x1UL << RTC_EOI_Da_Pos) /*!< Bit mask of DaF field. */
#define RTC_EOI_Da_Clear (1UL) /*!<  */


/* Bit 1 : RTC  EOI_Ho  WR */
/* Description:

*/
#define RTC_EOI_Ho_Pos (1UL) /*!< Position of EOI_Ho field. */
#define RTC_EOI_Ho_Msk (0x1UL << RTC_EOI_HoF_Pos) /*!< Bit mask of EOI_Ho field. */
#define RTC_EOI_Ho_Clear (1UL) /*!<  */

/* Bit 2 : RTC  EOI_Mi  WR */
/* Description:

*/
#define RTC_EOI_Mi_Pos (2UL) /*!< Position of EOI_Mi field. */
#define RTC_EOI_Mi_Msk (0x1UL << RTC_EOI_Mi_Pos) /*!< Bit mask of EOI_Mi field. */
#define RTC_EOI_Mi_Clear (1UL) /*!<  */

/* Bit 3 : RTC  EOI_Se  WR */
/* Description:

*/
#define RTC_EOI_Se_Pos (3UL) /*!< Position of EOI_Se field. */
#define RTC_EOI_Se_Msk (0x1UL << RTC_EOI_Se_Pos) /*!< Bit mask of EOI_Se field. */
#define RTC_EOI_Se_Clear (1UL) /*!<  */

/* Bit 4 : RTC  EOI_T2  WR */
/* Description:
 2
*/
#define RTC_EOI_T2_Pos (4UL) /*!< Position of EOI_T2 field. */
#define RTC_EOI_T2_Msk (0x1UL << RTC_EOI_T2_Pos) /*!< Bit mask of EOI_T2 field. */
#define RTC_EOI_T2_Clear (1UL) /*!<  2 */

/* Bit 5 : RTC  EOI_T1  WR */
/* Description:
 1
*/
#define RTC_EOI_T1_Pos (5UL) /*!< Position of EOI_T1 field. */
#define RTC_EOI_T1_Msk (0x1UL << RTC_EOI_T1_Pos) /*!< Bit mask of EOI_T1 field. */
#define RTC_EOI_T1_Clear (1UL) /*!<  1 */

/* Bit 6 : RTC  EOI_T3  WR */
/* Description:
 1
*/
#define RTC_EOI_T3_Pos (6UL) /*!< Position of EOI_T3 field. */
#define RTC_EOI_T3_Msk (0x1UL << RTC_EOI_T3_Pos) /*!< Bit mask of EOI_T3 field. */
#define RTC_EOI_T3_Clear (1UL) /*!<  3 */



/* Register:RTC_WVR  R*/
/* Description: 
*/

/* Bit 0..2 : RTC WVR  R */
/* Description:
*/
#define RTC_WVR_Pos (0UL) /*!< Position of WVR field. */
#define RTC_WVR_Msk (0x7UL << RTC_WVR_Pos) /*!< Bit mask of WVR field. */

/* Register:RTC_WLR  WR*/
/* Description: 
*/

/* Bit 0..2 : RTC WLR  WR */
/* Description: CLR 
( CLR  CLR 
WLR )
*/
#define RTC_WLR_Pos (0UL) /*!< Position of WLR field. */
#define RTC_WLR_Msk (0x7UL << RTC_WLR_Pos) /*!< Bit mask of WLR field. */

// Sunday,Monday, Tuesday, Wednesday, Thursday, Friday, Saturday, 

#define RTC_WVR_WLR_Sunday (0UL) /*!<  */
#define RTC_WVR_WLR_Monday (1UL) /*!<  */
#define RTC_WVR_WLR_Tuesday (2UL) /*!<  */
#define RTC_WVR_WLR_Wednesday (3UL) /*!<  */
#define RTC_WVR_WLR_Thursday (4UL) /*!<  */
#define RTC_WVR_WLR_Friday (5UL) /*!<  */
#define RTC_WVR_WLR_Saturday (6UL) /*!<  */



/* Register:RTC_RAW_LIMIT  RW*/
/* Description: 
*/
/* Bit 0..15 : RTC RAW_LIMIT  WR */
/* Description:RAW_LIMIT  1 
rtc_mclk  rtc_mclk 
 32768Hz  1  32768
 rtc_mclk 
32768Hz  RAW_LIMIT 

*/
#define RTC_RAW_LIMIT_Pos (0UL) /*!< Position of RAW_LIMIT field. */
#define RTC_RAW_LIMIT_Msk (0xFFFFUL << RTC_RAW_LIMIT_Pos) /*!< Bit mask of RAW_LIMIT field. */

/* Register:RTC_SECOND_LIMIT  RW*/
/* Description: 
*/
/* Bit 0..5 : RTC SECOND_LIMIT  WR */
/* Description: 60


*/
#define RTC_SECOND_LIMIT_Pos (0UL) /*!< Position of SECOND_LIMIT field. */
#define RTC_SECOND_LIMIT_Msk (0x1FUL << RTC_SECOND_LIMIT_Pos) /*!< Bit mask of SECOND_LIMIT field. */

/* Register:RTC_MINUTE_LIMIT  RW*/
/* Description: 
*/
/* Bit 0..5 : RTC MINUTE_LIMIT  WR */
/* Description: 60


*/
#define RTC_MINUTE_LIMIT_Pos (0UL) /*!< Position of MINUTE_LIMIT field. */
#define RTC_MINUTE_LIMIT_Msk (0x1FUL << RTC_MINUTE_LIMIT_Pos) /*!< Bit mask of MINUTE_LIMIT field. */


/* Register:RTC_HOUR_LIMIT  RW*/
/* Description: 
*/
/* Bit 0..4 : RTC HOUR_LIMIT  WR */
/* Description: 24


*/
#define RTC_HOUR_LIMIT_Pos (0UL) /*!< Position of HOUR_LIMIT field. */
#define RTC_HOUR_LIMIT_Msk (0xFUL << RTC_HOUR_LIMIT_Pos) /*!< Bit mask of HOUR_LIMIT field. */


/* Register:RTC_ISR_RAW  R*/
/* Description: 
*/
/* Bit 0 : RTC DaF_raw  R */
/* Description:

*/
#define RTC_ISR_RAW_DaF_raw_Pos (0UL) /*!< Position of DaF_raw field. */
#define RTC_ISR_RAW_DaF_raw_Msk (0x1UL << RTC_ISR_RAW_DaF_raw_Pos) /*!< Bit mask of DaF_raw field. */
#define RTC_ISR_RAW_DaF_raw_Generated (1UL) /*!<  */
#define RTC_ISR_RAW_DaF_raw_NotGenerated (0UL) /*!<   */

/* Bit 1 : RTC HoF_raw  R */
/* Description:

*/
#define RTC_ISR_RAW_HoF_raw_Pos (1UL) /*!< Position of HoF_raw field. */
#define RTC_ISR_RAW_HoF_raw_Msk (0x1UL << RTC_ISR_RAW_HoF_raw_Pos) /*!< Bit mask of HoF_raw field. */
#define RTC_ISR_RAW_HoF_raw_Generated (1UL) /*!<  */
#define RTC_ISR_RAW_HoF_raw_NotGenerated (0UL) /*!<   */

/* Bit 2 : RTC MiF_raw  R */
/* Description:

*/
#define RTC_ISR_RAW_MiF_raw_Pos (2UL) /*!< Position of MiF_raw field. */
#define RTC_ISR_RAW_MiF_raw_Msk (0x1UL << RTC_ISR_RAW_MiF_raw_Pos) /*!< Bit mask of MiF_raw field. */
#define RTC_ISR_RAW_MiF_raw_Generated (1UL) /*!<  */
#define RTC_ISR_RAW_MiF_raw_NotGenerated (0UL) /*!<   */

/* Bit 3 : RTC SeF_raw  R */
/* Description:

*/
#define RTC_ISR_RAW_SeF_raw_Pos (3UL) /*!< Position of SeF_raw field. */
#define RTC_ISR_RAW_SeF_raw_Msk (0x1UL << RTC_ISR_RAW_SeF_raw_Pos) /*!< Bit mask of SeF_raw field. */
#define RTC_ISR_RAW_SeF_raw_Generated (1UL) /*!<  */
#define RTC_ISR_RAW_SeF_raw_NotGenerated (0UL) /*!<   */

/* Bit 4 : RTC T2F_raw  R */
/* Description:
 2 
*/
#define RTC_ISR_RAW_T2F_raw_Pos (4UL) /*!< Position of T2F_raw field. */
#define RTC_ISR_RAW_T2F_raw_Msk (0x1UL << RTC_ISR_RAW_T2F_raw_Pos) /*!< Bit mask of T2F_raw field. */
#define RTC_ISR_RAW_T2F_raw_Generated (1UL) /*!<  */
#define RTC_ISR_RAW_T2F_raw_NotGenerated (0UL) /*!<   */

/* Bit 5 : RTC T1F_raw  R */
/* Description:
 1 
*/
#define RTC_ISR_RAW_T1F_raw_Pos (5UL) /*!< Position of T1F_raw field. */
#define RTC_ISR_RAW_T1F_raw_Msk (0x1UL << RTC_ISR_RAW_T2F_raw_Pos) /*!< Bit mask of T1F_raw field. */
#define RTC_ISR_RAW_T1F_raw_Generated (1UL) /*!<  */
#define RTC_ISR_RAW_T1F_raw_NotGenerated (0UL) /*!<   */

/* Bit 4 : RTC T3F_raw  R */
/* Description:
 3 
*/
#define RTC_ISR_RAW_T3F_raw_Pos (6UL) /*!< Position of T3F_raw field. */
#define RTC_ISR_RAW_T3F_raw_Msk (0x1UL << RTC_ISR_RAW_T2F_raw_Pos) /*!< Bit mask of T3F_raw field. */
#define RTC_ISR_RAW_T3F_raw_Generated (1UL) /*!<  */
#define RTC_ISR_RAW_T3F_raw_NotGenerated (0UL) /*!<   */


/* Register:RTC_RVR  R*/
/* Description: 
*/
/* Bit 0..15 : RTC RVR  R */
/* Description:
 1 
*/
#define RTC_RVR_Pos (0UL) /*!< Position of RVR field. */
#define RTC_RVR_Msk (0xFFFFUL << RTC_ISR_RAW_T2F_raw_Pos) /*!< Bit mask of RVR field. */


/* Register:AO_TIMER_CTL  WR*/
/* Description: 16 
*/
/* Bit 0..15 : RTC AO_TIMER_VALUE  WR */
/* Description: 0 
*/
#define RTC_AO_TIMER_CTL_AO_TIMER_VALUE_Pos (0UL) /*!< Position of AO_TIMER_VALUE field. */
#define RTC_AO_TIMER_CTL_AO_TIMER_VALUE_Msk (0xFFFFUL << RTC_AO_TIMER_CTL_AO_TIMER_VALUE_Pos) /*!< Bit mask of AO_TIMER_VALUE field. */

/* Bit 16 : RTC AO_TIMER_CLR  WR */
/* Description:
*/
#define RTC_AO_TIMER_CTL_AO_TIMER_CLR_Pos (16UL) /*!< Position of AO_TIMER_CLR field. */
#define RTC_AO_TIMER_CTL_AO_TIMER_CLR_Msk (0x1UL << RTC_AO_TIMER_CTL_AO_TIMER_CLR_Pos) /*!< Bit mask of AO_TIMER_CLR field. */
#define RTC_AO_TIMER_CTL_AO_TIMER_CLR_Clear (1UL) /*!<  */

/* Bit 17 : RTC AO_TIMER_EN  WR */
/* Description:
*/
#define RTC_AO_TIMER_CTL_AO_TIMER_EN_Pos (17UL) /*!< Position of AO_TIMER_EN field. */
#define RTC_AO_TIMER_CTL_AO_TIMER_EN_Msk (0x1UL << RTC_AO_TIMER_CTL_AO_TIMER_EN_Pos) /*!< Bit mask of AO_TIMER_EN field. */
#define RTC_AO_TIMER_CTL_AO_TIMER_EN_Enable (1UL) /*!<  */
#define RTC_AO_TIMER_CTL_AO_TIMER_EN_Disable (0UL) /*!<  */

/* Bit 18 : RTC FREQ_TIMER_EN  WR */
/* Description:32K 
*/
#define RTC_AO_TIMER_CTL_FREQ_TIMER_EN_Pos (18UL) /*!< Position of FREQ_TIMER_EN field. */
#define RTC_AO_TIMER_CTL_FREQ_TIMER_EN_Msk (0x1UL << RTC_AO_TIMER_CTL_FREQ_TIMER_EN_Pos) /*!< Bit mask of FREQ_TIMER_EN field. */
#define RTC_AO_TIMER_CTL_FREQ_TIMER_EN_Enable (1UL) /*!< 32K  */
#define RTC_AO_TIMER_CTL_FREQ_TIMER_EN_Disable (0UL) /*!< 32K  */



/* Register:AO_ALL_INTR  R*/
/* Description: AO 
*/
/* Bit 0..4 : RTC AOGPIO_INTR  R */
/* Description:gpio0~4 
*/
#define RTC_AO_ALL_INTR_AOGPIO_INTR_Pos (0UL) /*!< Position of AOGPIO_INTR field. */
#define RTC_AO_ALL_INTR_AOGPIO_INTR_Msk (0x1FUL << RTC_AO_ALL_INTR_AOGPIO_INTR_Pos) /*!< Bit mask of AOGPIO_INTR field. */

/* Bit 5 : RTC AO_TIMER_INTR  R */
/* Description:gpio0~4 
*/
#define RTC_AO_ALL_INTR_AO_TIMER_INTR_Pos (5UL) /*!< Position of AO_TIMER_INTR field. */
#define RTC_AO_ALL_INTR_AO_TIMER_INTR_Msk (0x1UL << RTC_AO_ALL_INTR_AO_TIMER_INTR_Pos) /*!< Bit mask of AO_TIMER_INTR field. */


/* Register:FREQ_TIMER_VAL  R*/
/* Description: FREQ_TIMER
*/
/* Bit 0..23 : FREQ_TIMER_VALUE  R */
/* Description:32K 
*/
#define RTC_FREQ_TIMER_VAL_Pos (0UL) /*!< Position of FREQ_TIMER_VALUE field. */
#define RTC_FREQ_TIMER_VAL_Msk (0xFFFFFFUL << RTC_FREQ_TIMER_VAL_Pos) /*!< Bit mask of FREQ_TIMER_VALUE field. */




/////////////////////////////////////////////////////////////////////// XINCHIP RTC END  //////////////////////////////////////////////////////
/////////////////////////////////////////////////////////////////////// //////////////////////////////////////////////////////////////////////




/////////////////////////////////////////////////////////////////////// XINCHIP WDT   //////////////////////////////////////////////////////

/* Peripheral: WDT */
/* Description: WDT Interface  */

/* Register: WDT_CR */
/* Description: WDT  
 WDT  */

/* Bit 0 : WDT WDT_EN   */
/* Description: WDT  WDT 
 0  M0
 */
#define WDT_CR_WDT_EN_Pos (0UL) /*!< Position of WDT_EN field. */
#define WDT_CR_WDT_EN_Msk (0x1UL << WDT_CR_WDT_EN_Pos) /*!< Bit mask of WDT_EN field. */
#define WDT_CR_WDT_EN_Enable (1UL) /*!< WDT  */
#define WDT_CR_WDT_EN_Disable (0UL) /*!< WDT  */

/* Bit 1 : WDT RMOD   */
/* Description:    */
#define WDT_CR_RMOD_Pos (1UL) /*!< Position of RMOD field. */
#define WDT_CR_RMOD_Msk (0x1UL << WDT_CR_RMOD_Pos) /*!< Bit mask of RMOD field. */
#define WDT_CR_RMOD_Mode1 (1UL) /*!<  1 */
#define WDT_CR_RMOD_Mode0 (0UL) /*!<  0 CPR */

/* Bit 2..4 : WDT RPL   */
/* Description: 
M0  pclk    */

#define WDT_CR_RPL_Pos (2UL) /*!< Position of RPL field. */
#define WDT_CR_RPL_Msk (0x7UL << WDT_CR_RPL_Pos) /*!< Bit mask of RPL field. */

#define WDT_CR_RPL_2pclk (0UL) /*!< 0002 pclk  */
#define WDT_CR_RPL_4pclk (1UL) /*!< 0014 pclk  */
#define WDT_CR_RPL_8pclk (2UL) /*!< 0108 pclk  */
#define WDT_CR_RPL_16pclk (3UL) /*!< 01116 pclk  */
#define WDT_CR_RPL_32pclk (4UL) /*!< 10032 pclk  */
#define WDT_CR_RPL_64pclk (5UL) /*!< 10164 pclk  */
#define WDT_CR_RPL_128pclk (6UL) /*!< 110128 pclk  */
#define WDT_CR_RPL_256pclk (7UL) /*!< 111256 pclk  */



/* Register: WDT_TORR */
/* Description: WDT 
 */

/* Bit 0..3 : WDT TOP   */
/* Description:  WDT 


 WDT
 */
#define WDT_TORR_TOP_Pos (0UL) /*!< Position of WDT_EN field. */
#define WDT_TORR_TOP_Msk (0xFUL << WDT_TORR_TOP_Pos) /*!< Bit mask of WDT_EN field. */
#define WDT_TORR_TOP_VAL_0xFFFF (0UL) /*!< 00000xFFFF */
#define WDT_TORR_TOP_VAL_0x1FFFF (1UL) /*!< 00010x1FFFF */
#define WDT_TORR_TOP_VAL_0x3FFFF (2UL) /*!< 00100x3FFFF */
#define WDT_TORR_TOP_VAL_0x7FFFF (3UL) /*!< 00110x7FFFF */
#define WDT_TORR_TOP_VAL_0xFFFFF (4UL) /*!< 01000xFFFFF */
#define WDT_TORR_TOP_VAL_0x1FFFFF (5UL) /*!< 01010x1FFFFF */
#define WDT_TORR_TOP_VAL_0x3FFFFF (6UL) /*!< 01100x3FFFFF */
#define WDT_TORR_TOP_VAL_0x7FFFFF (7UL) /*!< 01110x7FFFFF */
#define WDT_TORR_TOP_VAL_0xFFFFFF (8UL) /*!< 10000xFFFFFF */
#define WDT_TORR_TOP_VAL_0x1FFFFFF (9UL) /*!< 10010x1FFFFFF */
#define WDT_TORR_TOP_VAL_0x3FFFFFF (10UL) /*!< 10100x3FFFFFF */
#define WDT_TORR_TOP_VAL_0x7FFFFFF (11UL) /*!< 10110x7FFFFFF */
#define WDT_TORR_TOP_VAL_0xFFFFFFF (12UL) /*!< 11000xFFFFFFF */
#define WDT_TORR_TOP_VAL_0x1FFFFFFF (13UL) /*!< 11010x1FFFFFFF */
#define WDT_TORR_TOP_VAL_0x3FFFFFFF (14UL) /*!< 11100x3FFFFFFF */
#define WDT_TORR_TOP_VAL_0x7FFFFFFF (15UL) /*!< 11110x7FFFFFFF */



/* Register: WDT_CCVR */
/* Description: 
 */

/* Bit 0..31 : WDT CCVR   */
/* Description:  */
#define WDT_CCVR_CCVR_Pos (0UL) /*!< Position of CCVR field. */
#define WDT_CCVR_CCVR_Msk (0xFFFFFFFUL << WDT_CCVR_CCVR_Pos) /*!< Bit mask of CCVR field. */


/* Register: WDT_CRR */
/* Description:
 */

/* Bit 0..7 : WDT CRR   */
/* Description:  */
#define WDT_CRR_CRR_Pos (0UL) /*!< Position of CRR field. */
#define WDT_CRR_CRR_Msk (0xFFUL << WDT_CRR_CRR_Pos) /*!< Bit mask of CRR field. */
#define WDT_CRR_CRR_Enable (0x76UL) /*!< 
 0x76


 */

/* Register: WDT_STAT */
/* Description:
 WDT  */

/* Bit 0 : WDT STAT   */
/* Description:  WDT  */
#define WDT_STAT_STAT_Pos (0UL) /*!< Position of STAT field. */
#define WDT_STAT_STAT_Msk (0x1UL << WDT_STAT_STAT_Pos) /*!< Bit mask of STAT field. */
#define WDT_STAT_STAT_NotGenerated (0x0UL) /*!< 0 */
#define WDT_STAT_STAT_Generated (0x1UL) /*!< 1 */



/* Register: WDT_ICR */
/* Description:
 WDT  */

/* Bit 0 : WDT ICR   */
/* Description:  WDT  */
#define WDT_ICR_ICR_Pos (0UL) /*!< Position of ICR field. */
#define WDT_ICR_ICR_Msk (0x1UL << WDT_ICR_ICR_Pos) /*!< Bit mask of ICR field. */
#define WDT_ICR_ICR_NotGenerated (0x0UL) /*!< 0 */
#define WDT_ICR_ICR_Generated (0x1UL) /*!< 1 */





/////////////////////////////////////////////////////////////////////// XINCHIP WDT END  //////////////////////////////////////////////////////
/////////////////////////////////////////////////////////////////////// //////////////////////////////////////////////////////////////////////


/////////////////////////////////////////////////////////////////////// XINCHIP PWM   //////////////////////////////////////////////////////
/* Peripheral: PWM */
/* Description: PWM  Interface */

/* Register: PWM_EN */
/* Description: PWM  
*/

/* Bit 0 : PWM PWM_EN   */
/* Description:PWM 
 PWM 
 */
#define PWM_EN_Pos (0UL) /*!< Position of PWM_EN field. */
#define PWM_EN_Msk (0x1UL << PWM_EN_Pos) /*!< Bit mask of PWM_EN field. */
#define PWM_EN_Enable (1UL) /*!< PWM  */
#define PWM_EN_Disable (0UL) /*!< PWM */


/* Register: PWM_UP */
/* Description: PWM  
*/

/* Bit 0 : PWM UPDATE   */
/* Description:PWM 
 1 

 PWM 
 PWM 
 0
 0 */
#define PWM_UP_UPDATE_Pos (0UL) /*!< Position of UPDATE field. */
#define PWM_UP_UPDATE_Msk (0x1UL << PWM_UP_UPDATE_Pos) /*!< Bit mask of UPDATE field. */
#define PWM_UP_UPDATE_Enable (1UL) /*!< PWM UPDATE  */
#define PWM_UP_UPDATE_Disable (0UL) /*!<  */



/* Register: PWM_RST */
/* Description: PWM  
*/

/* Bit 0 : PWM RESET   */
/* Description:PWM 
 *  PWM  
*/
#define PWM_RST_RESET_Pos (0UL) /*!< Position of RESET field. */
#define PWM_RST_RESET_Msk (0x1UL << PWM_RST_RESET_Pos) /*!< Bit mask of RESET field. */
#define PWM_RST_RESET_Disable (0UL) /*!< PWM  */
#define PWM_RST_RESET_Enable (1UL) /*!< PWM  */



/* Register: PWM_P */
/* Description: PWM 
*/

/* Bit 0..7 : PWM PERIOD   */
/* Description:PWM PERIOD 
PERIOD  0

*/
#define PWM_P_PERIOD_Pos (0UL) /*!< Position of PERIOD field. */
#define PWM_P_PERIOD_Msk (0xFFUL << PWM_P_PERIOD_Pos) /*!< Bit mask of PERIOD field. */


/* Register: PWM_OCPY */
/* Description: PWM 
*/

/* Bit 0..7 : PWM OCPY_RATIO   */
/* Description:OCPY_RATIO 


PWM 
 99  0 
PWM 
OCPY_RATIO 

*/
#define PWM_OCPY_OCPY_RATIO_Pos (0UL) /*!< Position of OCPY_RATIO field. */
#define PWM_OCPY_OCPY_RATIO_Msk (0xFFUL << PWM_OCPY_OCPY_RATIO_Pos) /*!< Bit mask of OCPY_RATIO field. */


/* Register: PWM_COMP_EN */
/* Description: PWM  PWM 
*/

/* Bit 0 : PWM PWMCOMPEN   */
/* Description: PWM 
*/
#define PWM_COMP_EN_PWMCOMPEN_Pos (0UL) /*!< Position of PWMCOMPEN field. */
#define PWM_COMP_EN_PWMCOMPEN_Msk (0x1UL << PWM_COMP_EN_PWMCOMPEN_Pos) /*!< Bit mask of PWMCOMPEN field. */
#define PWM_COMP_EN_PWMCOMPEN_Disable (0UL) /*!< 1  */
#define PWM_COMP_EN_PWMCOMPEN_Enable (1UL) /*!< 0  */


/* Register: PWM_COMP_TIME */
/* Description: PWM  PWM 
*/

/* Bit 0..2 : PWM PWMCOMPTIME   */
/* Description: PWM 
*/
#define PWM_COMP_TIME_PWMCOMPTIME_Pos (0UL) /*!< Position of PWMCOMPTIME field. */
#define PWM_COMP_TIME_PWMCOMPTIME_Pos_Msk (0xFFUL << PWM_COMP_TIME_PWMCOMPTIME_Pos) /*!< Bit mask of PWMCOMPTIME field. */
#define PWM_COMP_TIME_PWMCOMPTIME_VAL_1clk (0UL) /*!<0 1  pwm_clk  */
#define PWM_COMP_TIME_PWMCOMPTIME_VAL_2clk (1UL) /*!<1 2 pwm_clk  */
#define PWM_COMP_TIME_PWMCOMPTIME_VAL_3clk (2UL) /*!<2 3  pwm_clk  */
#define PWM_COMP_TIME_PWMCOMPTIME_VAL_4clk (3UL) /*!<3 4  pwm_clk  */
#define PWM_COMP_TIME_PWMCOMPTIME_VAL_5clk (4UL) /*!<4 5  pwm_clk  */
#define PWM_COMP_TIME_PWMCOMPTIME_VAL_6clk (5UL) /*!<5 6  pwm_clk  */
#define PWM_COMP_TIME_PWMCOMPTIME_VAL_7clk (6UL) /*!<6 7  pwm_clk  */
#define PWM_COMP_TIME_PWMCOMPTIME_VAL_8clk (7UL) /*!<7 8  pwm_clk  */


///////////////////////////////////////////////////////////////////////XINCHIP I2C   //////////////////////////////////////////////////////


/* Peripheral: I2C */
/* Description: I2C compatible Two-Wire Interface 0 */

/* Register: I2C_CON */
/* Description: I2C  
 I2C_ENABLE 0
*/

/* Bit 0 : I2C MASTER_MODE   */
#define I2C_CON_MASTER_MODE_Pos (0UL) /*!< Position of MASTER_MODE field. */
#define I2C_CON_MASTER_MODE_Msk (0x1UL << I2C_CON_MASTER_MODE_Pos) /*!< Bit mask of MASTER_MODE field. */
#define I2C_CON_MASTER_MODE_Enable (1UL) /*!< Enable Master Mode */
#define I2C_CON_MASTER_MODE_Disable (0UL) /*!< Enable Master Mode */

/* Bit 1..2  I2C SPEED   */
/* Description: I2C SPEED  */
#define I2C_CON_SPEED_Pos (1UL) /*!< Position of SPEED field. */
#define I2C_CON_SPEED_Msk (0x3UL << I2C_CON_SPEED_Pos) /*!< Bit mask of SPEED field. */
#define I2C_CON_SPEED_STANDARD_Mode (1UL) /*!< Enable Speed standard  0 --100 kbit/s*/
#define I2C_CON_SPEED_FAST_Mode (2UL) /*!< Enable Speed Fast Mode < 400 kbit/s*/

/* Bit 3:  I2C 10BITADDR_SLAVE   */ 
/* Description Slave    */
#define I2C_CON_10BITADDR_SLAVE_Pos (3UL) /*!< Position of 10BITADDR_SLAVE field. */
#define I2C_CON_10BITADDR_SLAVE_Msk (0x1UL << I2C_CON_10BITADDR_SLAVE_Pos) /*!< Bit mask of 10BITADDR_SLAVE field. */
#define I2C_CON_10BITADDR_SLAVE_Mode (1UL) /*!< 10-bit */
#define I2C_CON_7BITADDR_SLAVE_Mode (0UL) /*!< 7-bit */

/* Bit 4:  I2C 10BITADDR_MASTER_R   */ 
/* DescriptionMaster */
#define I2C_CON_10BITADDR_MASTER_R_Pos (4UL) /*!< Position of 10BITADDR_MASTER_R field. */
#define I2C_CON_10BITADDR_MASTER_R_Msk (0x1UL << I2C_CON_10BITADDR_MASTER_R_Pos) /*!< Bit mask of 10BITADDR_SLAVE field. */
#define I2C_CON_10BITADDR_MASTER_Mode (1UL) /*!< 10-bit */
#define I2C_CON_7BITADDR_MASTER_Mode (0UL) /*!< 7-bit */

/* Bit 5:  I2C RESTART_EN   */ 
/* DescriptionMaster  Restart 
 Restart 

1. 
2. 
3.  Start Byte
4. 710

5. 10 
*/
#define I2C_CON_RESTART_EN_Pos (5UL) /*!< Position of RESTART_EN field. */
#define I2C_CON_RESTART_EN_Msk (0x1UL << I2C_CON_RESTART_EN_Pos) /*!< Bit mask of RESTART_EN field. */
#define I2C_CON_RESTART_EN_Enable (1UL) /*!< */
#define I2C_CON_RESTART_EN_Disable (0UL) /*!< */

/* Bit 6:  I2C SLAVE_DISABLE   */ 
/* DescriptionSlave    */
#define I2C_CON_SLAVE_DISABLE_Pos (6UL) /*!< Position of 10BITADDR_MASTER_R field. */
#define I2C_CON_SLAVE_DISABLE_Msk (0x1UL << I2C_CON_SLAVE_DISABLE_Pos) /*!< Bit mask of 10BITADDR_SLAVE field. */
#define I2C_CON_SLAVE_DISABLE_Enable (0UL) /*!< Slave */
#define I2C_CON_SLAVE_DISABLE_Disable (1UL) /*!< Slave */

/* Register: I2C_TAR */
/* Description: I2C  
 I2C_ENABLE 0

*/

/* Bit 0..9  I2C I2C_TAR   */
/* Description Master    */
#define I2C_TAR_I2C_TAR_Pos (0UL) /*!< Position of I2C_TAR field. */
#define I2C_TAR_I2C_TAR_Msk (0x1FFUL << I2C_TAR_I2C_TAR_Pos) /*!< Bit mask of 10BITADDR_SLAVE field. */

/* Bit 10:  I2C GC_OR_START   */ 
/* Description  OR start   

           
TX_ABRT 
 SPECIAL 
 SPECIAL0 
*/
#define I2C_TAR_GC_OR_START_Pos (10UL) /*!< Position of GC_OR_START field. */
#define I2C_TAR_GC_OR_START_Msk (0x1UL << I2C_TAR_GC_OR_START_Pos) /*!< Bit mask of GC_OR_START field. */
#define I2C_TAR_GC_OR_START_Gc (0UL) /*!< */
#define I2C_TAR_GC_OR_START_Start (1UL) /*!<Start Byte*/

/* Bit 11:  I2C SPECIAL   */ 
/* Description 
 Start Byte    */
#define I2C_TAR_SPECIAL_Pos (11UL) /*!< Position of SPECIAL field. */
#define I2C_TAR_SPECIA_Msk (0x1UL << I2C_TAR_SPECIAL_Pos) /*!< Bit mask of SPECIAL field. */
#define I2C_TAR_SPECIA_Execute (1UL) /*!< GC_OR_START  I2C */
#define I2C_TAR_SPECIA_Ignore (0UL) /*!< GC_OR_START I2C_TAR*/

/* Bit 12:  I2C I2C_10BITADDR_MASTER   */ 
/* Description  Master   */
#define I2C_TAR_I2C_10BITADDR_MASTER_Pos (12UL) /*!< Position of I2C_10BITADDR_MASTER field. */
#define I2C_TAR_I2C_10BITADDR_MASTER_Msk (0x1UL << I2C_TAR_I2C_10BITADDR_MASTER_Pos) /*!< Bit mask of I2C_10BITADDR_MASTER field. */
#define I2C_TAR_I2C_10BITADDR_Mode (1UL) /*!<10-bit */
#define I2C_TAR_I2C_7BITADDR_Mode (0UL) /*!<7-bit */



/* Register: I2C_SAR */
/* Description: I2C  
 I2C_ENABLE 0
*/

/* Bit 0..9: I2C I2C_SAR   */
/* Description Slave    */
#define I2C_TAR_I2C_SAR_Pos (0UL) /*!< Position of I2C_TAR field. */
#define I2C_TAR_I2C_SAR_Msk (0x1FFUL << I2C_TAR_I2C_SAR_Pos) /*!< Bit mask of I2C_TAR field. */


/* Register: I2C_DATA_CMD */
/* Description: I2C Rx/Tx   */

/* Bit 0..7:  I2C DAT   */
/* Description  I2C    */
#define I2C_DATA_CMD_DAT_Pos (0UL) /*!< Position of DAT field. */
#define I2C_DATA_CMD_DAT_Msk (0xFFUL << I2C_DATA_CMD_DAT_Pos) /*!< Bit mask of DAT field. */

/* Bit 8:  I2C CMD   */
/* Description    */
#define I2C_DATA_CMD_CMD_Pos (8UL) /*!< Position of CMD field. */
#define I2C_DATA_CMD_CMD_Msk (0x1UL << I2C_DATA_CMD_CMD_Pos) /*!< Bit mask of CMD field. */
#define I2C_DATA_CMD_CMD_Read (1UL) /*!< */
#define I2C_DATA_CMD_CMD_Write (0UL) /*!< */


/* Bit 9:  I2C STOP   */
/* Description 
 STOP    */
#define I2C_DATA_CMD_STOP_Pos (9UL) /*!< Position of STOP field. */
#define I2C_DATA_CMD_STOP_Msk (0x1UL << I2C_DATA_CMD_STOP_Pos) /*!< Bit mask of STOP field. */
#define I2C_DATA_CMD_STOP_Set (1UL) 
/*! FIFO 
 STOP 
 FIFO  I2C 
 START 

*/
#define I2C_DATA_CMD_STOP_Clean (0UL) 
/*! FIFO 
 STOP 
 FIFO 
I2C_DATA_CMD.CMD   
/ FIFO
I2C  SCL
 FIFO 

*/

/* Bit 10:  I2C RESTART   */
/* Description 
 RESTART    */
#define I2C_DATA_CMD_RESTART_Pos (10UL) /*!< Position of RESTART field. */
#define I2C_DATA_CMD_RESTART_Msk (0x1UL << I2C_DATA_CMD_RESTART_Pos) /*!< Bit mask of RESTART field. */
#define I2C_DATA_CMD_RESTART_Set (1UL) 
/*!< 
I2C_CON.I2C_RESTART_EN
 1 
 RESTART 

I2C_CON.I2C_RESTART_EN
 0  STOP 
START  RESTART 

*/
#define I2C_DATA_CMD_RESTART_Clear (0UL) 
/*! 
I2C_CON.I2C_RESTART_EN
 1 
 RESTART 

I2C_CON.I2C_RESTART_EN
 0  STOP 
START  RESTART 

*/


/* Register: I2C_SS_SCL_HCNT */
/* Description:  I2C            
 I2C_ENABLE 0
*/

/* Bit 0..15:  I2C_SS_SCL_HCNT    */
/* Description I/O 
    

 scl 
 6 */
#define I2C_SS_SCL_HCNT_Pos (0UL) /*!< Position of I2C_SS_SCL_HCNT field. */
#define I2C_SS_SCL_HCNT_Msk (0xFFFFUL << I2C_SS_SCL_HCNT_Pos) /*!< Bit mask of I2C_SS_SCL_HCNT field. */


/* Register: I2C_SS_SCL_LCNT */
/* Description:  I2C            
 I2C_ENABLE 0
*/

/* Bit 0..15:  I2C_SS_SCL_LCNT    */
/* Description  I/O 

 scl 
 8   */
#define I2C_SS_SCL_LCNT_Pos (0UL) /*!< Position of I2C_SS_SCL_LCNT field. */
#define I2C_SS_SCL_LCNT_Msk (0xFFFFUL << I2C_SS_SCL_LCNT_Pos) /*!< Bit mask of I2C_SS_SCL_LCNT field. */


/* Register: I2C_FS_SCL_HCNT */
/* Description:  I2C            
 I2C_ENABLE 0
*/

/* Bit 0..15:  I2C_FS_SCL_HCNT    */
/* Description  I/O 

 scl 
 6  */
#define I2C_FS_SCL_HCNT_Pos (0UL) /*!< Position of I2C_FS_SCL_HCNT field. */
#define I2C_FS_SCL_HCNT_Msk (0xFFFFUL << I2C_FS_SCL_HCNT_Pos) /*!< Bit mask of I2C_FS_SCL_HCNT field. */


/* Register: I2C_FS_SCL_LCNT */
/* Description:  I2C            
 I2C_ENABLE 0
*/

/* Bit 0..15:  I2C_FS_SCL_LCNT    */
/* Description  I/O 

 scl 
 8   */
#define I2C_FS_SCL_LCNT_Pos (0UL) /*!< Position of I2C_SS_SCL_LCNT field. */
#define I2C_FS_SCL_LCNT_Msk (0xFFFFUL << I2C_FS_SCL_LCNT_Pos) /*!< Bit mask of I2C_FS_SCL_LCNT field. */



#define I2C_FREQUENCY_FREQUENCY_K100 (0x0063484FUL) /*!< 100 kbps */
#define I2C_FREQUENCY_FREQUENCY_K400 (0x00650C13UL) /*!< 400 kbps */


/* Register: I2C_INTR_STAT */
/* Description: I2C  */

/* Bit 0:  I2C RX_UNDER   */
/* Description RX FIFO    */
#define I2C_INTR_STAT_RX_UNDER_Pos (0UL) /*!< Position of RX_UNDER field. */
#define I2C_INTR_STAT_RX_UNDER_Msk (0x1UL << I2C_INTR_STAT_RX_UNDER_Pos) /*!< Bit mask of RX_UNDER field. */
#define I2C_INTR_STAT_RX_UNDER_NotGenerated (0UL) /*!< . */
#define I2C_INTR_STAT_RX_UNDER_Generated (1UL) /*!< RX_FIFO . */

/* Bit 1:  I2C RX_OVER   */
/* Description RX FIFO    */
#define I2C_INTR_STAT_RX_OVER_Pos (1UL) /*!< Position of RX_OVER field. */
#define I2C_INTR_STAT_RX_OVER_Msk (0x1UL << I2C_INTR_STAT_RX_OVER_Pos) /*!< Bit mask of RX_OVER field. */
#define I2C_INTR_STAT_RX_OVER_NotGenerated (0UL) /*!< . */
#define I2C_INTR_STAT_RX_OVER_Generated (1UL) /*!< RX_FIFO . */

/* Bit 2:  I2C RX_FULL   */
/* Description RX FIFO    */
#define I2C_INTR_STAT_RX_FULL_Pos (2UL) /*!< Position of RX_FULL field. */
#define I2C_INTR_STAT_RX_FULL_Msk (0x1UL << I2C_INTR_STAT_RX_FULL_Pos) /*!< Bit mask of RX_FULL field. */
#define I2C_INTR_STAT_RX_FULL_NotGenerated (0UL) /*!< . */
#define I2C_INTR_STAT_RX_FULL_Generated (1UL) /*!< RX FIFO RX FIFO  FIFO. */

/* Bit 3:  I2C TX_OVER   */
/* Description TX FIFO    */
#define I2C_INTR_STAT_TX_OVER_Pos (3UL) /*!< Position of TX_OVER field. */
#define I2C_INTR_STAT_TX_OVER_Msk (0x1UL << I2C_INTR_STAT_TX_OVER_Pos) /*!< Bit mask of TX_OVER field. */
#define I2C_INTR_STAT_TX_OVER_NotGenerated (0UL) /*!< . */
#define I2C_INTR_STAT_TX_OVER_Generated (1UL) /*!< TX_FIFO . */

/* Bit 4:  I2C TX_EMPTY   */
/* Description TX FIFO    */
#define I2C_INTR_STAT_TX_EMPTY_Pos (4UL) /*!< Position of TX_EMPTY field. */
#define I2C_INTR_STAT_TX_EMPTY_Msk (0x1UL << I2C_INTR_STAT_TX_EMPTY_Pos) /*!< Bit mask of TX_EMPTY field. */
#define I2C_INTR_STAT_TX_EMPTY_NotGenerated (0UL) /*!< . */
#define I2C_INTR_STAT_TX_EMPTY_Generated (1UL) /*!< TX FIFO TX FIFO  FIFO */

/* Bit 5:  I2C RD_REQ   */
/* Description slave master
 slave 
  Slave  I2C 
SCL=0
 slave 
master 

         
I2C_DATA_CMD  */
#define I2C_INTR_STAT_RD_REQ_Pos (5UL) /*!< Position of RD_REQ field. */
#define I2C_INTR_STAT_RD_REQ_Msk (0x1UL << I2C_INTR_STAT_RD_REQ_Pos) /*!< Bit mask of RD_REQ field. */
#define I2C_INTR_STAT_RD_REQ_NotGenerated (0UL) /*!< . */
#define I2C_INTR_STAT_RD_REQ_Generated (1UL) /*!< */

/* Bit 6:  I2C TX_ABRT   */
/* Description 
 master
 1 

1  slave 

2  slave 
3 
4 I2C_RESTART_EN  0
 restart 

5 Start Byte 
6 
7 TX FIFO
    
        
I2C_RESTART_EN 

 I2C slaved 
8 

9  RD_REQ 

 1 FIFO
*/
#define I2C_INTR_STAT_TX_ABRT_Pos (6UL) /*!< Position of TX_ABRT field. */
#define I2C_INTR_STAT_TX_ABRT_Msk (0x1UL << I2C_INTR_STAT_TX_ABRT_Pos) /*!< Bit mask of TX_ABRT field. */
#define I2C_INTR_STAT_TX_ABRT_NotGenerated  (0UL) /*!< . */
#define I2C_INTR_STAT_TX_ABRT_Generated  (1UL) /*!<  */


/* Bit 7:  I2C RX_DONE   */
/* Description  slave 
master 

  */
#define I2C_INTR_STAT_RX_DONE_Pos (7UL) /*!< Position of RX_DONE field. */
#define I2C_INTR_STAT_RX_DONE_Msk (0x1UL << I2C_INTR_STAT_RX_DONE_Pos) /*!< Bit mask of RX_DONE field. */
#define I2C_INTR_STAT_RX_DONE_NotGenerated (0UL) /*!< . */
#define I2C_INTR_STAT_RX_DONE_Generated (1UL) /*!<   . */

/* Bit 8:  I2C ACTIVITY   */
/* Description 
 */
#define I2C_INTR_STAT_ACTIVITY_Pos (8UL) /*!< Position of ACTIVITY field. */
#define I2C_INTR_STAT_ACTIVITY_Msk (0x1UL << I2C_INTR_STAT_ACTIVITY_Pos) /*!< Bit mask of ACTIVITY field. */
#define I2C_INTR_STAT_ACTIVITY_NotGenerated (0UL) /*!< . */
#define I2C_INTR_STAT_ACTIVITY_Generated (1UL) /*!<   . */

/* Bit 9:  I2C STOP_DET   */
/* Description  */
#define I2C_INTR_STAT_STOP_DET_Pos (9UL) /*!< Position of STOP_DET field. */
#define I2C_INTR_STAT_STOP_DET_Msk (0x1UL << I2C_INTR_STAT_STOP_DET_Pos) /*!< Bit mask of STOP_DET field. */
#define I2C_INTR_STAT_STOP_DET_NotGenerated (0UL) /*!< . */
#define I2C_INTR_STAT_STOP_DET_Generated (1UL) /*!< ,  . */

/* Bit 10:  I2C START_DET   */
/* Description  */
#define I2C_INTR_STAT_START_DET_Pos (10UL) /*!< Position of START_DET field. */
#define I2C_INTR_STAT_START_DET_Msk (0x1UL << I2C_INTR_STAT_START_DET_Pos) /*!< Bit mask of START_DET field. */
#define I2C_INTR_STAT_START_DET_NotGenerated (0UL) /*!< . */
#define I2C_INTR_STAT_START_DET_Generated (1UL) /*!< ,  . */

/* Bit 11:  I2C GEN_CALL   */
/* Description  */
#define I2C_INTR_STAT_GEN_CALL_Pos (11UL) /*!< Position of GEN_CALL field. */
#define I2C_INTR_STAT_GEN_CALL_Msk (0x1UL << I2C_INTR_STAT_START_DET_Pos) /*!< Bit mask of GEN_CALL field. */
#define I2C_INTR_STAT_GEN_CALL_NotGenerated (0UL) /*!< . */
#define I2C_INTR_STAT_GEN_CALL_Generated (1UL) /*!< ,  RX  . */



/* Register: I2C_INTR_EN */
/* Description: I2C  */

/* Bit 0:  I2C EN_RX_UNDER   */
/* Description RX FIFO    */
#define I2C_INTR_EN_RX_UNDER_Pos (0UL) /*!< Position of EN_RX_UNDER field. */
#define I2C_INTR_EN_RX_UNDER_Msk (0x1UL << I2C_INTR_EN_RX_UNDER_Pos) /*!< Bit mask of EN_RX_UNDER field. */
#define I2C_INTR_EN_RX_UNDER_Disable (0UL) /*!< . */
#define I2C_INTR_EN_RX_UNDER_Enable (1UL) /*!< . */

/* Bit 1:  I2C EN_RX_OVER   */
/* Description RX FIFO    */
#define I2C_INTR_EN_RX_OVER_Pos (1UL) /*!< Position of EN_RX_OVER field. */
#define I2C_INTR_EN_RX_OVER_Msk (0x1UL << I2C_INTR_EN_RX_OVER_Pos) /*!< Bit mask of EN_RX_OVER field. */
#define I2C_INTR_EN_RX_OVER_Disable (0UL) /*!< . */
#define I2C_INTR_EN_RX_OVER_Enable (1UL) /*!< . */

/* Bit 2:  I2C EN_RX_FULL   */
/* Description RX FIFO    */
#define I2C_INTR_EN_RX_FULL_Pos (2UL) /*!< Position of EN_RX_FULL field. */
#define I2C_INTR_EN_RX_FULL_Msk (0x1UL << I2C_INTR_EN_RX_FULL_Pos) /*!< Bit mask of EN_RX_FULL field. */
#define I2C_INTR_EN_RX_FULL_Disable (0UL) /*!< . */
#define I2C_INTR_EN_RX_FULL_Enable (1UL) /*!< . */

/* Bit 3:  I2C EN_TX_OVER   */
/* Description RX FIFO    */
#define I2C_INTR_EN_TX_OVER_Pos (3UL) /*!< Position of EN_TX_OVER field. */
#define I2C_INTR_EN_TX_OVER_Msk (0x1UL << I2C_INTR_EN_TX_OVER_Pos) /*!< Bit mask of EN_TX_OVER field. */
#define I2C_INTR_EN_TX_OVER_Disable (0UL) /*!< . */
#define I2C_INTR_EN_TX_OVER_Enable (1UL) /*!< . */

/* Bit 4:  I2C EN_TX_EMPTY   */
/* Description TX FIFO    */
#define I2C_INTR_EN_TX_EMPTY_Pos (4UL) /*!< Position of EN_TX_EMPTY field. */
#define I2C_INTR_EN_TX_EMPTY_Msk (0x1UL << I2C_INTR_EN_TX_EMPTY_Pos) /*!< Bit mask of EN_TX_EMPTY field. */
#define I2C_INTR_EN_TX_EMPTY_Disable (0UL) /*!< . */
#define I2C_INTR_EN_TX_EMPTY_Enable (1UL) /*!< . */

/* Bit 5:  I2C EN_RD_REQ   */
/* Description Slave    */
#define I2C_INTR_EN_RD_REQ_Pos (5UL) /*!< Position of EN_RD_REQ field. */
#define I2C_INTR_EN_RD_REQ_Msk (0x1UL << I2C_INTR_EN_RD_REQ_Pos) /*!< Bit mask of EN_RD_REQ field. */
#define I2C_INTR_EN_RD_REQ_Disable (0UL) /*!< . */
#define I2C_INTR_EN_RD_REQ_Enable (1UL) /*!< . */

/* Bit 6:  I2C EN_TX_ABRT   */
/* Description    */
#define I2C_INTR_EN_TX_ABRT_Pos (6UL) /*!< Position of EN_TX_ABRT field. */
#define I2C_INTR_EN_TX_ABRT_Msk (0x1UL << I2C_INTR_EN_TX_ABRT_Pos) /*!< Bit mask of EN_TX_ABRT field. */
#define I2C_INTR_EN_TX_ABRT_Disable (0UL) /*!< . */
#define I2C_INTR_EN_TX_ABRT_Enable (1UL) /*!< . */

/* Bit 7:  I2C EN_RX_DONE   */
/* Description Slave    */
#define I2C_INTR_EN_RX_DONE_Pos (7UL) /*!< Position of EN_RX_DONE field. */
#define I2C_INTR_EN_RX_DONE_Msk (0x1UL << I2C_INTR_EN_RX_DONE_Pos) /*!< Bit mask of EN_RX_DONE field. */
#define I2C_INTR_EN_RX_DONE_Disable (0UL) /*!< . */
#define I2C_INTR_EN_RX_DONE_Enable (1UL) /*!< . */

/* Bit 8:  I2C EN_ACTIVITY   */
/* Description    */
#define I2C_INTR_EN_ACTIVITY_Pos (8UL) /*!< Position of EN_ACTIVITY field. */
#define I2C_INTR_EN_ACTIVITY_Msk (0x1UL << I2C_INTR_EN_ACTIVITY_Pos) /*!< Bit mask of EN_ACTIVITY field. */
#define I2C_INTR_EN_ACTIVITY_Disable (0UL) /*!< . */
#define I2C_INTR_EN_ACTIVITY_Enable (1UL) /*!< . */

/* Bit 9:  I2C EN_STOP_DET   */
/* Description    */
#define I2C_INTR_EN_STOP_DET_Pos (9UL) /*!< Position of EN_STOP_DET field. */
#define I2C_INTR_EN_STOP_DET_Msk (0x1UL << I2C_INTR_EN_STOP_DET_Pos) /*!< Bit mask of EN_STOP_DET field. */
#define I2C_INTR_EN_STOP_DET_Disable (0UL) /*!< . */
#define I2C_INTR_EN_STOP_DET_Enable (1UL) /*!< . */

/* Bit 10:  I2C EN_START_DET   */
/* Description    */
#define I2C_INTR_EN_START_DET_Pos (10UL) /*!< Position of EN_START_DET field. */
#define I2C_INTR_EN_START_DET_Msk (0x1UL << I2C_INTR_EN_START_DET_Pos) /*!< Bit mask of EN_START_DET field. */
#define I2C_INTR_EN_START_DET_Disable (0UL) /*!< . */
#define I2C_INTR_EN_START_DET_Enable (1UL) /*!< . */

/* Bit 11:  I2C EN_GEN_CALL   */
/* Description    */
#define I2C_INTR_EN_GEN_CALL_Pos (11UL) /*!< Position of EN_GEN_CALL field. */
#define I2C_INTR_EN_GEN_CALL_Msk (0x1UL << I2C_INTR_EN_GEN_CALL_Pos) /*!< Bit mask of EN_GEN_CALL field. */
#define I2C_INTR_EN_GEN_CALL_Disable (0UL) /*!< . */
#define I2C_INTR_EN_GEN_CALL_Enable (1UL) /*!< . */



/* Register: I2C_RAW_INTR_STAT */
/* Description: I2C   */

/* Bit 0:  I2C R_RX_UNDER   */
/* Description 
RX_UNDER  */
#define I2C_RAW_INTR_STAT_RX_UNDER_Pos (0UL) /*!< Position of R_RX_UNDER field. */
#define I2C_RAW_INTR_STAT_RX_UNDER_Msk (0x1UL << I2C_RAW_INTR_STAT_RX_UNDER_Pos) /*!< Bit mask of R_RX_UNDER field. */
#define I2C_RAW_INTR_STAT_RX_UNDER_NotGenerated (0UL) /*!< . */
#define I2C_RAW_INTR_STAT_RX_UNDERL_Generated (1UL) /*!< . */

/* Bit 1:  I2C R_RX_OVER   */
/* Description 
RX_OVER  */
#define I2C_RAW_INTR_STAT_RX_OVER_Pos (1UL) /*!< Position of R_RX_OVER field. */
#define I2C_RAW_INTR_STAT_RX_OVER_Msk (0x1UL << I2C_RAW_INTR_STAT_RX_OVER_Pos) /*!< Bit mask of R_RX_OVER field. */
#define I2C_RAW_INTR_STAT_RX_OVER_NotGenerated (0UL) /*!< . */
#define I2C_RAW_INTR_STAT_RX_OVER_Generated (1UL) /*!< . */

/* Bit 2:  I2C R_RX_FULL   */
/* Description 
RX_FULL  */
#define I2C_RAW_INTR_STAT_RX_FULL_Pos (2UL) /*!< Position of R_RX_FULL field. */
#define I2C_RAW_INTR_STAT_RX_FULL_Msk (0x1UL << I2C_RAW_INTR_STAT_RX_FULL_Pos) /*!< Bit mask of R_RX_FULL field. */
#define I2C_RAW_INTR_STAT_RX_FULL_NotGenerated (0UL) /*!< . */
#define I2C_RAW_INTR_STAT_RX_FULL_Generated (1UL) /*!< . */

/* Bit 3:  I2C R_TX_OVER   */
/* Description 
TX_OVER  */
#define I2C_RAW_INTR_STAT_TX_OVER_Pos (3UL) /*!< Position of R_TX_OVER field. */
#define I2C_RAW_INTR_STAT_TX_OVER_Msk (0x1UL << I2C_RAW_INTR_STAT_TX_OVER_Pos) /*!< Bit mask of R_TX_OVER field. */
#define I2C_RAW_INTR_STAT_TX_OVER_NotGenerated (0UL) /*!< . */
#define I2C_RAW_INTR_STAT_TX_OVER_Generated (1UL) /*!< . */

/* Bit 4:  I2C R_TX_EMPTY   */
/* Description 
TX_EMPTY  */
#define I2C_RAW_INTR_STAT_TX_EMPTY_Pos (4UL) /*!< Position of R_TX_EMPTY field. */
#define I2C_RAW_INTR_STAT_TX_EMPTY_Msk (0x1UL << I2C_RAW_INTR_STAT_TX_EMPTY_Pos) /*!< Bit mask of R_TX_EMPTY field. */
#define I2C_RAW_INTR_STAT_TX_EMPTY_NotGenerated (0UL) /*!< . */
#define I2C_RAW_INTR_STAT_TX_EMPTY_Generated (1UL) /*!< . */

/* Bit 5:  I2C R_RD_REQ   */
/* Description 
RD_REQ  */
#define I2C_RAW_INTR_STAT_RD_REQ_Pos (5UL) /*!< Position of R_RD_REQ field. */
#define I2C_RAW_INTR_STAT_RD_REQ_Msk (0x1UL << I2C_RAW_INTR_STAT_RD_REQ_Pos) /*!< Bit mask of R_RD_REQ field. */
#define I2C_RAW_INTR_STAT_RD_REQ_NotGenerated (0UL) /*!< . */
#define I2C_RAW_INTR_STAT_RD_REQ_Generated (1UL) /*!< . */

/* Bit 6:  I2C R_TX_ABRT   */
/* Description 
TX_ABRT  */
#define I2C_RAW_INTR_STAT_TX_ABRT_Pos (6UL) /*!< Position of R_TX_ABRT field. */
#define I2C_RAW_INTR_STAT_TX_ABRT_Msk (0x1UL << I2C_RAW_INTR_STAT_TX_ABRT_Pos) /*!< Bit mask of R_TX_ABRT field. */
#define I2C_RAW_INTR_STAT_TX_ABRT_NotGenerated (0UL) /*!< . */
#define I2C_RAW_INTR_STAT_TX_ABRT_Generated (1UL) /*!< . */

/* Bit 7:  I2C R_RX_DONE   */
/* Description 
RX_DONE  */
#define I2C_RAW_INTR_STAT_RX_DONE_Pos (7UL) /*!< Position of R_RX_DONE field. */
#define I2C_RAW_INTR_STAT_RX_DONE_Msk (0x1UL << I2C_RAW_INTR_STAT_RX_DONE_Pos) /*!< Bit mask of R_RX_DONE field. */
#define I2C_RAW_INTR_STAT_RX_DONE_NotGenerated (0UL) /*!< . */
#define I2C_RAW_INTR_STAT_RX_DONE_Generated (1UL) /*!< . */

/* Bit 8:  I2C R_ACTIVITY   */
/* Description 
ACTIVITY  */
#define I2C_RAW_INTR_STAT_ACTIVITY_Pos (8UL) /*!< Position of R_ACTIVITY field. */
#define I2C_RAW_INTR_STAT_ACTIVITY_Msk (0x1UL << I2C_RAW_INTR_STAT_ACTIVITY_Pos) /*!< Bit mask of R_ACTIVITY field. */
#define I2C_RAW_INTR_STAT_ACTIVITY_NotGenerated (0UL) /*!< . */
#define I2C_RAW_INTR_STAT_ACTIVITY_Generated (1UL) /*!< . */

/* Bit 9:  I2C R_STOP_DET   */
/* Description 
STOP_DET  */
#define I2C_RAW_INTR_STAT_STOP_DET_Pos (9UL) /*!< Position of R_STOP_DET field. */
#define I2C_RAW_INTR_STAT_STOP_DET_Msk (0x1UL << I2C_RAW_INTR_STAT_STOP_DET_Pos) /*!< Bit mask of R_STOP_DET field. */
#define I2C_RAW_INTR_STAT_STOP_DET_NotGenerated (0UL) /*!< . */
#define I2C_RAW_INTR_STAT_STOP_DET_Generated (1UL) /*!< . */

/* Bit 10:  I2C R_START_DET   */
/* Description 
START_DET  */
#define I2C_RAW_INTR_STAT_START_DET_Pos (10UL) /*!< Position of R_START_DET field. */
#define I2C_RAW_INTR_STAT_START_DET_Msk (0x1UL << I2C_RAW_INTR_STAT_START_DET_Pos) /*!< Bit mask of R_START_DET field. */
#define I2C_RAW_INTR_STAT_START_DET_NotGenerated (0UL) /*!< . */
#define I2C_RAW_INTR_STAT_START_DET_Generated (1UL) /*!< . */

/* Bit 11:  I2C R_GEN_CALL   */
/* Description 
GEN_CALL  */
#define I2C_RAW_INTR_STAT_GEN_CALL_Pos (11UL) /*!< Position of R_GEN_CALL field. */
#define I2C_RAW_INTR_STAT_GEN_CALL_Msk (0x1UL << I2C_RAW_INTR_STAT_GEN_CALL_Pos) /*!< Bit mask of R_GEN_CALL field. */
#define I2C_RAW_INTR_STAT_GEN_CALL_NotGenerated (0UL) /*!< . */
#define I2C_RAW_INTR_STAT_GEN_CALL_Generated (1UL) /*!< . */



/* Register: I2C_RX_TL */
/* Description: I2C   FIFO  */

/* Bit 0..7:  I2C RX_TL   */
/* Description RX FIFO  RX FIFO 
 RX FIFO 
RX_FULL .

 15 
 15
0x01 
0x12 

0xF16  */
#define I2C_RX_TL_Pos (0UL) /*!< Position of RX_TL field. */
#define I2C_RX_TL_Msk (0xFFUL << I2C_RX_TL_Pos) /*!< Bit mask of RX_TL field. */


/* Register: I2C_TX_TL */
/* Description: I2C   FIFO  */

/* Bit 0..7:  I2C TX_TL   */
/* Description TX FIFO  TX FIFO 
 TX FIFO 
TX_EMPTY .

 15 
 15
0x00 
0x11 

0xF15  */
#define I2C_TX_TL_Pos (0UL) /*!< Position of TX_TL field. */
#define I2C_TX_TL_Msk (0xFFUL << I2C_TX_TL_Pos) /*!< Bit mask of TX_TL field. */
#define I2C_TX_TL_FIFO_0 (0UL) 
#define I2C_TX_TL_FIFO_1 (0UL) 
#define I2C_TX_TL_FIFO_2 (0UL) 
#define I2C_TX_TL_FIFO_3 (0UL) 
#define I2C_TX_TL_FIFO_4 (0UL) 
#define I2C_TX_TL_FIFO_5 (0UL) 
#define I2C_TX_TL_FIFO_6 (0UL) 
#define I2C_TX_TL_FIFO_7 (0UL) 
#define I2C_TX_TL_FIFO_8 (0UL) 
#define I2C_TX_TL_FIFO_9 (0UL) 
#define I2C_TX_TL_FIFO_10 (0UL) 
#define I2C_TX_TL_FIFO_11 (0UL) 
#define I2C_TX_TL_FIFO_12 (0UL) 

/* Register: I2C_CLR_INTR */
/* Description: I2C   */

/* Bit 0:  I2C CLR_INTR   */
/* Description I2C_TX_ABRT_SOURCE */
#define I2C_CLR_INTR_Pos (0UL) /*!< Position of CLR_INTR field. */
#define I2C_CLR_INTR_Msk (0x1UL << I2C_CLR_INTR_Pos) /*!< Bit mask of CLR_INTR field. */



/* Register: I2C_CLR_RX_UNDER */
/* Description: I2C   RX_UNDER  */

/* Bit 0:  I2C CLR_RX_UNDER   */
/* Description          RX_UNDER  */
#define I2C_CLR_RX_UNDER_Pos (0UL) /*!< Position of CLR_RX_UNDER field. */
#define I2C_CLR_RX_UNDER_Msk (0x1UL << I2C_CLR_RX_UNDER_Pos) /*!< Bit mask of CLR_RX_UNDER field. */


/* Register: I2C_CLR_RX_OVER */
/* Description: I2C   RX_OVER  */

/* Bit 0:  I2C CLR_RX_OVER   */
/* Description          RX_OVER  */
#define I2C_CLR_RX_OVER_Pos (0UL) /*!< Position of CLR_RX_OVER field. */
#define I2C_CLR_RX_OVER_Msk (0x1UL << I2C_CLR_RX_OVER_Pos) /*!< Bit mask of CLR_RX_OVER field. */


/* Register: I2C_CLR_TX_OVER */
/* Description: I2C   TX_OVER  */

/* Bit 0:  I2C CLR_TX_OVER   */
/* Description          TX_OVER  */
#define I2C_CLR_TX_OVER_Pos (0UL) /*!< Position of CLR_TX_OVER field. */
#define I2C_CLR_TX_OVER_Msk (0x1UL << I2C_CLR_TX_OVER_Pos) /*!< Bit mask of CLR_TX_OVER field. */


/* Register: I2C_CLR_RD_REQ */
/* Description: I2C   RD_REQ  */

/* Bit 0:  I2C CLR_RD_REQ   */
/* Description          RD_REQ  */
#define I2C_CLR_RD_REQ_Pos (0UL) /*!< Position of CLR_RD_REQ field. */
#define I2C_CLR_RD_REQ_Msk (0x1UL << I2C_CLR_RD_REQ_Pos) /*!< Bit mask of CLR_RD_REQ field. */


/* Register: I2C_CLR_TX_ABRT */
/* Description: I2C   TX_ABRT  */

/* Bit 0:  I2C CLR_TX_ABRT   */
/* Description          TX_ABRT  */
#define I2C_CLR_TX_ABRT_Pos (0UL) /*!< Position of CLR_TX_ABRT field. */
#define I2C_CLR_TX_ABRT_Msk (0x1UL << I2C_CLR_TX_ABRT_Pos) /*!< Bit mask of CLR_TX_ABRT field. */


/* Register: I2C_CLR_RX_DONE */
/* Description: I2C   RX_DONE  */

/* Bit 0:  I2C CLR_RX_DONE   */
/* Description          RX_DONE  */
#define I2C_CLR_RX_DONE_Pos (0UL) /*!< Position of CLR_RX_DONE field. */
#define I2C_CLR_RX_DONE_Msk (0x1UL << I2C_CLR_RX_DONE_Pos) /*!< Bit mask of CLR_RX_DONE field. */



/* Register: I2C_CLR_ACTIVITY */
/* Description: I2C   ACTIVITY  */

/* Bit 0:  I2C CLR_ACTIVITY   */
/* Description          ACTIVITY  */
#define I2C_CLR_ACTIVITY_Pos (0UL) /*!< Position of CLR_ACTIVITY field. */
#define I2C_CLR_ACTIVITY_Msk (0x1UL << I2C_CLR_ACTIVITY_Pos) /*!< Bit mask of CLR_ACTIVITY field. */


/* Register: I2C_CLR_STOP_DET */
/* Description: I2C   STOP_DET  */

/* Bit 0:  I2C CLR_STOP_DET   */
/* Description          STOP_DET  */
#define I2C_CLR_STOP_DET_Pos (0UL) /*!< Position of CLR_STOP_DET field. */
#define I2C_CLR_STOP_DET_Msk (0x1UL << I2C_CLR_STOP_DET_Pos) /*!< Bit mask of CLR_STOP_DET field. */


/* Register: I2C_CLR_START_DET */
/* Description: I2C   START_DET  */

/* Bit 0:  I2C CLR_START_DET   */
/* Description          START_DET  */
#define I2C_CLR_START_DET_Pos (0UL) /*!< Position of CLR_START_DET field. */
#define I2C_CLR_START_DET_Msk (0x1UL << I2C_CLR_START_DET_Pos) /*!< Bit mask of CLR_START_DET field. */


/* Register: I2C_CLR_GEN_CALL */
/* Description: I2C   GEN_CALL  */

/* Bit 0:  I2C CLR_GEN_CALL   */
/* Description          GEN_CALL  */
#define I2C_CLR_GEN_CALL_Pos (0UL) /*!< Position of CLR_GEN_CALL field. */
#define I2C_CLR_GEN_CALL_Msk (0x1UL << I2C_CLR_GEN_CALL_Pos) /*!< Bit mask of CLR_GEN_CALL field. */


/* Register: I2C_ENABLE */
/* Description: I2C  */

/* Bit 0:  I2C ENABLE  */
/* Description   

 I2C
I2C_STATUS

/ i2c_clk */
#define I2C_ENABLE_EN_Pos (0UL) /*!< Position of ENABLE field. */
#define I2C_ENABLE_EN_Msk (0x1UL << I2C_ENABLE_EN_Pos) /*!< Bit mask of ENABLE field. */
#define I2C_ENABLE_EN_Disable (0UL) /*!< . */
#define I2C_ENABLE_EN_Enable (1UL) /*!< . */



/* Register: I2C_STATUS */
/* Description: I2C  */

/* Bit 0:  I2C ACTIVITY  */
/* Description  */
#define I2C_STATUS_ACTIVITY_Pos (0UL) /*!< Position of ACTIVITY field. */
#define I2C_STATUS_ACTIVITY_Msk (0x1UL << I2C_STATUS_ACTIVITY_Pos) /*!< Bit mask of ACTIVITY field. */
#define I2C_STATUS_ACTIVITY_NotGenerated (0UL) /*!< . */
#define I2C_STATUS_ACTIVITY_Generated (1UL) /*!< . */

/* Bit 1:  I2C TFNF  */
/* Description TX FIFO  */
#define I2C_STATUS_TFNF_Pos (1UL) /*!< Position of TFNF field. */
#define I2C_STATUS_TFNF_Msk (0x1UL << I2C_STATUS_TFNF_Pos) /*!< Bit mask of TFNF field. */
#define I2C_STATUS_TFNF_NotGenerated (0UL) /*!< TX FIFO . */
#define I2C_STATUS_TFNF_Generated (1UL) /*!< TX FIFO . */

/* Bit 2:  I2C TFE  */
/* DescriptionTX FIFO  */
#define I2C_STATUS_TFE_Pos (2UL) /*!< Position of TFE field. */
#define I2C_STATUS_TFE_Msk (0x1UL << I2C_STATUS_TFE_Pos) /*!< Bit mask of TFE field. */
#define I2C_STATUS_TFE_NotGenerated (0UL) /*!< TX FIFO . */
#define I2C_STATUS_TFE_Generated (1UL) /*!< TX FIFO . */

/* Bit 3:  I2C RFNE  */
/* DescriptionRX FIFO  */
#define I2C_STATUS_RFNE_Pos (3UL) /*!< Position of RFNE field. */
#define I2C_STATUS_RFNE_Msk (0x1UL << I2C_STATUS_RFNE_Pos) /*!< Bit mask of RFNE field. */
#define I2C_STATUS_RFNE_NotGenerated (0UL) /*!< RX FIFO . */
#define I2C_STATUS_RFNE_Generated (1UL) /*!< RX FIFO . */


/* Bit 4:  I2C RFF  */
/* DescriptionRX FIFO  */
#define I2C_STATUS_RFF_Pos (4UL) /*!< Position of RFF field. */
#define I2C_STATUS_RFF_Msk (0x1UL << I2C_STATUS_RFF_Pos) /*!< Bit mask of RFF field. */
#define I2C_STATUS_RFF_NotGenerated (0UL) /*!< RX FIFO . */
#define I2C_STATUS_RFF_Generated (1UL) /*!< RX FIFO . */



/* Register: I2C_TXFLR */
/* Description:  FIFO  */

/* Bit 0..4:  I2C TXFLR  */
/* Description TX FIFO  */
#define I2C_TXFLR_Pos (0UL) /*!< Position of TXFLR field. */
#define I2C_TXFLR_Msk (0x1FUL << I2C_TXFLR_Pos) /*!< Bit mask of TXFLR field. */


/* Register: I2C_RXFLR */
/* Description:  FIFO  */

/* Bit 0..4:  I2C RXFLR  */
/* Description RX FIFO  I2C  0*/
#define I2C_RXFLR_Pos (0UL) /*!< Position of RXFLR field. */
#define I2C_RXFLR_Msk (0x1FUL << I2C_RXFLR_Pos) /*!< Bit mask of RXFLR field. */


/* Register: I2C_SDA_HOLD */
/* Description: SDA  */

/* Bit 0..15:  I2C I2C_SDA_HOLD  */
/* Description  i2c_clk  SDA  */
#define I2C_SDA_HOLD_Pos (0UL) /*!< Position of I2C_SDA_HOLD field. */
#define I2C_SDA_HOLD_Msk (0xFFFFUL << I2C_RXFLR_Pos) /*!< Bit mask of I2C_SDA_HOLD field. */


/* Register: I2C_TX_ABRT_SOURCE */
/* Description: I2C  
 TX_ABRT  0*/

/* Bit 0:  I2C ABRT_7B_ADDR_NOACK  */
/* Description Master  7  */
#define I2C_TX_ABRT_SOURCE_ABRT_7B_ADDR_NOACK_Pos (0UL) /*!< Position of ABRT_7B_ADDR_NOACK field. */
#define I2C_TX_ABRT_SOURCE_ABRT_7B_ADDR_NOACK_Msk (0x1UL << I2C_TX_ABRT_SOURCE_ABRT_7B_ADDR_NOACK_Pos) 
/*!< Bit mask of ABRT_7B_ADDR_NOACK field. */

/* Bit 1:  I2C ABRT_10ADDR1_NOACK  */
/* Description Master  10 
 */
#define I2C_TX_ABRT_SOURCE_ABRT_10ADDR1_NOACK_Pos (1UL) /*!< Position of ABRT_10ADDR1_NOACK field. */
#define I2C_TX_ABRT_SOURCE_ABRT_10ADDR1_NOACK_Msk (0x1UL << I2C_TX_ABRT_SOURCE_ABRT_10ADDR1_NOACK_Pos)
 /*!< Bit mask of ABRT_10ADDR1_NOACK field. */

/* Bit 2:  I2C ABRT_10ADDR2_NOACK  */
/* Description Master  10 
 */
#define I2C_TX_ABRT_SOURCE_ABRT_10ADDR2_NOACK_Pos (2UL) /*!< Position of ABRT_10ADDR2_NOACK field. */
#define I2C_TX_ABRT_SOURCE_ABRT_10ADDR2_NOACK_Msk (0x1UL << I2C_TX_ABRT_SOURCE_ABRT_10ADDR2_NOACK_Pos)
 /*!< Bit mask of ABRT_10ADDR2_NOACK field. */


/* Bit 3:  I2C ABRT_TXDATA_NOACK  */
/* Description Master 
 */
#define I2C_TX_ABRT_SOURCE_ABRT_TXDATA_NOACK_Pos (3UL) /*!< Position of ABRT_TXDATA_NOACK field. */
#define I2C_TX_ABRT_SOURCE_ABRT_TXDATA_NOACK_Msk (0x1UL << I2C_TX_ABRT_SOURCE_ABRT_TXDATA_NOACK_Pos)
 /*!< Bit mask of ABRT_TXDATA_NOACK field. */

/* Bit 4:  I2C ABRT_GCALL_NOACK  */
/* Description Master 
Slave  */
#define I2C_TX_ABRT_SOURCE_ABRT_GCALL_NOACK_Pos (4UL) /*!< Position of ABRT_GCALL_NOACK field. */
#define I2C_TX_ABRT_SOURCE_ABRT_GCALL_NOACK_Msk (0x1UL << I2C_TX_ABRT_SOURCE_ABRT_GCALL_NOACK_Pos)
 /*!< Bit mask of ABRT_GCALL_NOACK field. */

/* Bit 5:  I2C ABRT_GCALL_READ  */
/* Description Master 
 */
#define I2C_TX_ABRT_SOURCE_ABRT_GCALL_READ_Pos (5UL) /*!< Position of ABRT_GCALL_READ field. */
#define I2C_TX_ABRT_SOURCE_ABRT_GCALL_READ_Msk (0x1UL << I2C_TX_ABRT_SOURCE_ABRT_GCALL_READ_Pos)
 /*!< Bit mask of ABRT_GCALL_READ field. */

/* Bit 7:  I2C ABRT_SBYTE_ACKDET  */
/* Description Master  Start Byte 
Start Byte  */
#define I2C_TX_ABRT_SOURCE_ABRT_SBYTE_ACKDET_Pos (7UL) /*!< Position of ABRT_SBYTE_ACKDET field. */
#define I2C_TX_ABRT_SOURCE_ABRT_SBYTE_ACKDET_Msk (0x1UL << I2C_TX_ABRT_SOURCE_ABRT_SBYTE_ACKDET_Pos)
 /*!< Bit mask of ABRT_SBYTE_ACKDET field. */

/* Bit 9:  I2C ABRT_SBYTE_NORSTRT  */
/* Description Restart 
 Start Byte */
#define I2C_TX_ABRT_SOURCE_ABRT_SBYTE_NORSTRT_Pos (9UL) /*!< Position of ABRT_SBYTE_NORSTRT field. */
#define I2C_TX_ABRT_SOURCE_ABRT_SBYTE_NORSTRT_Msk (0x1UL << I2C_TX_ABRT_SOURCE_ABRT_SBYTE_NORSTRT_Pos)
 /*!< Bit mask of ABRT_SBYTE_NORSTRT field. */


/* Bit 10:  I2C ABRT_10B_RD_NORSTRT  */
/* Description Master  Start Byte 
Start Byte  */
#define I2C_TX_ABRT_SOURCE_ABRT_10B_RD_NORSTRT_Pos (10UL) /*!< Position of ABRT_10B_RD_NORSTRT field. */
#define I2C_TX_ABRT_SOURCE_ABRT_10B_RD_NORSTRT_Msk (0x1UL << I2C_TX_ABRT_SOURCE_ABRT_10B_RD_NORSTRT_Pos)
 /*!< Bit mask of ABRT_10B_RD_NORSTRT field. */

/* Bit 11:  I2C ABRT_MASTER_DIS  */
/* Description           
Master */
#define I2C_TX_ABRT_SOURCE_ABRT_MASTER_DIS_Pos (10UL) /*!< Position of ABRT_MASTER_DIS field. */
#define I2C_TX_ABRT_SOURCE_ABRT_MASTER_DIS_Msk (0x1UL << I2C_TX_ABRT_SOURCE_ABRT_MASTER_DIS_Pos)
 /*!< Bit mask of ABRT_MASTER_DIS field. */

/* Bit 12:  I2C ABRT_LOST  */
/* Description Master 
 bit14  1
 Slave 
 */
#define I2C_TX_ABRT_SOURCE_ABRT_LOST_Pos (10UL) /*!< Position of ABRT_LOST field. */
#define I2C_TX_ABRT_SOURCE_ABRT_LOST_Msk (0x1UL << I2C_TX_ABRT_SOURCE_ABRT_LOST_Pos)
 /*!< Bit mask of ABRT_LOST field. */


////////////////////////////////////////////////////////////////////////////////















/* Register: UART_INTENSET */
/* Description: Enable interrupt */

/* Bit 17 : Write '1' to enable interrupt for event RXTO */
#define UART_INTENSET_RXTO_Pos (17UL) /*!< Position of RXTO field. */
#define UART_INTENSET_RXTO_Msk (0x1UL << UART_INTENSET_RXTO_Pos) /*!< Bit mask of RXTO field. */
#define UART_INTENSET_RXTO_Disabled (0UL) /*!< Read: Disabled */
#define UART_INTENSET_RXTO_Enabled (1UL) /*!< Read: Enabled */
#define UART_INTENSET_RXTO_Set (1UL) /*!< Enable */

/* Bit 9 : Write '1' to enable interrupt for event ERROR */
#define UART_INTENSET_ERROR_Pos (9UL) /*!< Position of ERROR field. */
#define UART_INTENSET_ERROR_Msk (0x1UL << UART_INTENSET_ERROR_Pos) /*!< Bit mask of ERROR field. */
#define UART_INTENSET_ERROR_Disabled (0UL) /*!< Read: Disabled */
#define UART_INTENSET_ERROR_Enabled (1UL) /*!< Read: Enabled */
#define UART_INTENSET_ERROR_Set (1UL) /*!< Enable */

/* Bit 7 : Write '1' to enable interrupt for event TXDRDY */
#define UART_INTENSET_TXDRDY_Pos (7UL) /*!< Position of TXDRDY field. */
#define UART_INTENSET_TXDRDY_Msk (0x1UL << UART_INTENSET_TXDRDY_Pos) /*!< Bit mask of TXDRDY field. */
#define UART_INTENSET_TXDRDY_Disabled (0UL) /*!< Read: Disabled */
#define UART_INTENSET_TXDRDY_Enabled (1UL) /*!< Read: Enabled */
#define UART_INTENSET_TXDRDY_Set (1UL) /*!< Enable */

/* Bit 2 : Write '1' to enable interrupt for event RXDRDY */
#define UART_INTENSET_RXDRDY_Pos (2UL) /*!< Position of RXDRDY field. */
#define UART_INTENSET_RXDRDY_Msk (0x1UL << UART_INTENSET_RXDRDY_Pos) /*!< Bit mask of RXDRDY field. */
#define UART_INTENSET_RXDRDY_Disabled (0UL) /*!< Read: Disabled */
#define UART_INTENSET_RXDRDY_Enabled (1UL) /*!< Read: Enabled */
#define UART_INTENSET_RXDRDY_Set (1UL) /*!< Enable */

/* Bit 1 : Write '1' to enable interrupt for event NCTS */
#define UART_INTENSET_NCTS_Pos (1UL) /*!< Position of NCTS field. */
#define UART_INTENSET_NCTS_Msk (0x1UL << UART_INTENSET_NCTS_Pos) /*!< Bit mask of NCTS field. */
#define UART_INTENSET_NCTS_Disabled (0UL) /*!< Read: Disabled */
#define UART_INTENSET_NCTS_Enabled (1UL) /*!< Read: Enabled */
#define UART_INTENSET_NCTS_Set (1UL) /*!< Enable */

/* Bit 0 : Write '1' to enable interrupt for event CTS */
#define UART_INTENSET_CTS_Pos (0UL) /*!< Position of CTS field. */
#define UART_INTENSET_CTS_Msk (0x1UL << UART_INTENSET_CTS_Pos) /*!< Bit mask of CTS field. */
#define UART_INTENSET_CTS_Disabled (0UL) /*!< Read: Disabled */
#define UART_INTENSET_CTS_Enabled (1UL) /*!< Read: Enabled */
#define UART_INTENSET_CTS_Set (1UL) /*!< Enable */

/* Register: UART_INTENCLR */
/* Description: Disable interrupt */

/* Bit 17 : Write '1' to disable interrupt for event RXTO */
#define UART_INTENCLR_RXTO_Pos (17UL) /*!< Position of RXTO field. */
#define UART_INTENCLR_RXTO_Msk (0x1UL << UART_INTENCLR_RXTO_Pos) /*!< Bit mask of RXTO field. */
#define UART_INTENCLR_RXTO_Disabled (0UL) /*!< Read: Disabled */
#define UART_INTENCLR_RXTO_Enabled (1UL) /*!< Read: Enabled */
#define UART_INTENCLR_RXTO_Clear (1UL) /*!< Disable */

/* Bit 9 : Write '1' to disable interrupt for event ERROR */
#define UART_INTENCLR_ERROR_Pos (9UL) /*!< Position of ERROR field. */
#define UART_INTENCLR_ERROR_Msk (0x1UL << UART_INTENCLR_ERROR_Pos) /*!< Bit mask of ERROR field. */
#define UART_INTENCLR_ERROR_Disabled (0UL) /*!< Read: Disabled */
#define UART_INTENCLR_ERROR_Enabled (1UL) /*!< Read: Enabled */
#define UART_INTENCLR_ERROR_Clear (1UL) /*!< Disable */


/* Register: UART_ERRORSRC */
/* Description: Error source */



/* Register: UART_ENABLE */
/* Description: Enable UART */

/* Bits 3..0 : Enable or disable UART */
#define UART_ENABLE_ENABLE_Pos (0UL) /*!< Position of ENABLE field. */
#define UART_ENABLE_ENABLE_Msk (0xFUL << UART_ENABLE_ENABLE_Pos) /*!< Bit mask of ENABLE field. */
#define UART_ENABLE_ENABLE_Disabled (0UL) /*!< Disable UART */
#define UART_ENABLE_ENABLE_Enabled (4UL) /*!< Enable UART */

/* Register: UART_PSEL_RTS */
/* Description: Pin select for RTS */

/* Bit 31 : Connection */
#define UART_PSEL_RTS_CONNECT_Pos (31UL) /*!< Position of CONNECT field. */
#define UART_PSEL_RTS_CONNECT_Msk (0x1UL << UART_PSEL_RTS_CONNECT_Pos) /*!< Bit mask of CONNECT field. */
#define UART_PSEL_RTS_CONNECT_Connected (0UL) /*!< Connect */
#define UART_PSEL_RTS_CONNECT_Disconnected (1UL) /*!< Disconnect */

/* Bit 5 : Port number */
#define UART_PSEL_RTS_PORT_Pos (5UL) /*!< Position of PORT field. */
#define UART_PSEL_RTS_PORT_Msk (0x1UL << UART_PSEL_RTS_PORT_Pos) /*!< Bit mask of PORT field. */

/* Bits 4..0 : Pin number */
#define UART_PSEL_RTS_PIN_Pos (0UL) /*!< Position of PIN field. */
#define UART_PSEL_RTS_PIN_Msk (0x1FUL << UART_PSEL_RTS_PIN_Pos) /*!< Bit mask of PIN field. */

/* Register: UART_PSEL_TXD */
/* Description: Pin select for TXD */

/* Bit 31 : Connection */
#define UART_PSEL_TXD_CONNECT_Pos (31UL) /*!< Position of CONNECT field. */
#define UART_PSEL_TXD_CONNECT_Msk (0x1UL << UART_PSEL_TXD_CONNECT_Pos) /*!< Bit mask of CONNECT field. */
#define UART_PSEL_TXD_CONNECT_Connected (0UL) /*!< Connect */
#define UART_PSEL_TXD_CONNECT_Disconnected (1UL) /*!< Disconnect */

/* Bit 5 : Port number */
#define UART_PSEL_TXD_PORT_Pos (5UL) /*!< Position of PORT field. */
#define UART_PSEL_TXD_PORT_Msk (0x1UL << UART_PSEL_TXD_PORT_Pos) /*!< Bit mask of PORT field. */

/* Bits 4..0 : Pin number */
#define UART_PSEL_TXD_PIN_Pos (0UL) /*!< Position of PIN field. */
#define UART_PSEL_TXD_PIN_Msk (0x1FUL << UART_PSEL_TXD_PIN_Pos) /*!< Bit mask of PIN field. */

/* Register: UART_PSEL_CTS */
/* Description: Pin select for CTS */



/* Register: UART_BAUDRATE */
/* Description: Baud rate. Accuracy depends on the HFCLK source selected. */

/* Bits 31..0 : Baud rate */
#define UART_BAUDRATE_BAUDRATE_Pos (0UL) /*!< Position of BAUDRATE field. */
#define UART_BAUDRATE_BAUDRATE_Msk (0xFFFFFFFFUL << UART_BAUDRATE_BAUDRATE_Pos) /*!< Bit mask of BAUDRATE field. */
#define UART_BAUDRATE_BAUDRATE_Baud2400 (0x0120271CUL) /*!< 2400 baud  */
#define UART_BAUDRATE_BAUDRATE_Baud4800 (0x0240271CUL) /*!< 4800 baud */
#define UART_BAUDRATE_BAUDRATE_Baud9600 (0x0480271CUL) /*!< 9600 baud  */
#define UART_BAUDRATE_BAUDRATE_Baud12800 (0x04802719UL) /*!< 12800 baud  */
#define UART_BAUDRATE_BAUDRATE_Baud14400 (0x04802718UL) /*!< 14400 baud  */
#define UART_BAUDRATE_BAUDRATE_Baud19200 (0x04802716UL) /*!< 19200 baud  */

#define UART_BAUDRATE_BAUDRATE_Baud23040 (0x04802715UL) /*!< 23040 baud  */
#define UART_BAUDRATE_BAUDRATE_Baud38400 (0x04802713UL) /*!< 38400 baud  */
#define UART_BAUDRATE_BAUDRATE_Baud57600 (0x04802712UL) /*!< 57600 baud  */
#define UART_BAUDRATE_BAUDRATE_Baud115200 (0x04802711UL) /*!< 115200 baud */

#define UART_BAUDRATE_BAUDRATE_Baud128000 (0x030007D3UL) /*!< 128000 baud */
#define UART_BAUDRATE_BAUDRATE_Baud230400 (0x0120271CUL) /*!< 230400 baud */
#define UART_BAUDRATE_BAUDRATE_Baud256000 (0x060007D3UL) /*!< 256000 baud */
#define UART_BAUDRATE_BAUDRATE_Baud460800 (0x12002711UL) /*!< 256000 baud */
#define UART_BAUDRATE_BAUDRATE_Baud921600 (0x24002711UL) /*!< 256000 baud */

#define UART_BAUDRATE_BAUDRATE_Baud1M (0x00100011UL) /*!< 1Mega baud */

/* Register: UART_CONFIG */
/* Description: Configuration of parity and hardware flow control */

/* Bit 4 : Stop bits */
#define UART_CONFIG_STOP_Pos (4UL) /*!< Position of STOP field. */
#define UART_CONFIG_STOP_Msk (0x1UL << UART_CONFIG_STOP_Pos) /*!< Bit mask of STOP field. */
#define UART_CONFIG_STOP_One (0UL) /*!< One stop bit */
#define UART_CONFIG_STOP_Two (1UL) /*!< Two stop bits */

/* Bits 3..1 : Parity */
#define UART_CONFIG_PARITY_Pos (1UL) /*!< Position of PARITY field. */
#define UART_CONFIG_PARITY_Msk (0x7UL << UART_CONFIG_PARITY_Pos) /*!< Bit mask of PARITY field. */
#define UART_CONFIG_PARITY_Excluded (0x0UL) /*!< Exclude parity bit */
#define UART_CONFIG_PARITY_Included (0x7UL) /*!< Include parity bit */

/* Bit 0 : Hardware flow control */
#define UART_CONFIG_HWFC_Pos (0UL) /*!< Position of HWFC field. */
#define UART_CONFIG_HWFC_Msk (0x1UL << UART_CONFIG_HWFC_Pos) /*!< Bit mask of HWFC field. */
#define UART_CONFIG_HWFC_Disabled (0UL) /*!< Disabled */
#define UART_CONFIG_HWFC_Enabled (1UL) /*!< Enabled */






/* Bits 31..0 : Baud rate */
#define UARTE_BAUDRATE_BAUDRATE_Pos (0UL) /*!< Position of BAUDRATE field. */
//#define UARTE_BAUDRATE_BAUDRATE_Msk (0xFFFFFFFFUL << UARTE_BAUDRATE_BAUDRATE_Pos) /*!< Bit mask of BAUDRATE field. */
//#define UARTE_BAUDRATE_BAUDRATE_Baud1200 (0x0004F000UL) /*!< 1200 baud (actual rate: 1205) */
//#define UARTE_BAUDRATE_BAUDRATE_Baud2400 (0x0009D000UL) /*!< 2400 baud (actual rate: 2396) */
//#define UARTE_BAUDRATE_BAUDRATE_Baud4800 (0x0013B000UL) /*!< 4800 baud (actual rate: 4808) */
//#define UARTE_BAUDRATE_BAUDRATE_Baud9600 (0x00275000UL) /*!< 9600 baud (actual rate: 9598) */
//#define UARTE_BAUDRATE_BAUDRATE_Baud14400 (0x003AF000UL) /*!< 14400 baud (actual rate: 14401) */
//#define UARTE_BAUDRATE_BAUDRATE_Baud19200 (0x004EA000UL) /*!< 19200 baud (actual rate: 19208) */
//#define UARTE_BAUDRATE_BAUDRATE_Baud28800 (0x0075C000UL) /*!< 28800 baud (actual rate: 28777) */
//#define UARTE_BAUDRATE_BAUDRATE_Baud31250 (0x00800000UL) /*!< 31250 baud */
//#define UARTE_BAUDRATE_BAUDRATE_Baud38400 (0x009D0000UL) /*!< 38400 baud (actual rate: 38369) */
//#define UARTE_BAUDRATE_BAUDRATE_Baud56000 (0x00E50000UL) /*!< 56000 baud (actual rate: 55944) */
//#define UARTE_BAUDRATE_BAUDRATE_Baud57600 (0x00EB0000UL) /*!< 57600 baud (actual rate: 57554) */
//#define UARTE_BAUDRATE_BAUDRATE_Baud76800 (0x013A9000UL) /*!< 76800 baud (actual rate: 76923) */
//#define UARTE_BAUDRATE_BAUDRATE_Baud115200 (0x01D60000UL) /*!< 115200 baud (actual rate: 115108) */
//#define UARTE_BAUDRATE_BAUDRATE_Baud230400 (0x03B00000UL) /*!< 230400 baud (actual rate: 231884) */
//#define UARTE_BAUDRATE_BAUDRATE_Baud250000 (0x04000000UL) /*!< 250000 baud */
//#define UARTE_BAUDRATE_BAUDRATE_Baud460800 (0x07400000UL) /*!< 460800 baud (actual rate: 457143) */
//#define UARTE_BAUDRATE_BAUDRATE_Baud921600 (0x0F000000UL) /*!< 921600 baud (actual rate: 941176) */
//#define UARTE_BAUDRATE_BAUDRATE_Baud1M (0x10000000UL) /*!< 1Mega baud */

/* Register: UARTE_RXD_PTR */
/* Description: Data pointer */












/*lint --flb "Leave library region" */
#endif
