INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/cmos_camera/imx305/FPGA_TEST_PATTERN_40fps_8ch/FPGA_TEST_PATTERN.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/cmos_camera/imx305/FPGA_TEST_PATTERN_40fps_8ch/FPGA_TEST_PATTERN.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/cmos_camera/imx305/FPGA_TEST_PATTERN_40fps_8ch/FPGA_TEST_PATTERN.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/cmos_camera/imx305/FPGA_TEST_PATTERN_40fps_8ch/FPGA_TEST_PATTERN.srcs/sources_1/new/chan_par_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chan_par_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/cmos_camera/imx305/FPGA_TEST_PATTERN_40fps_8ch/FPGA_TEST_PATTERN.srcs/sources_1/new/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/cmos_camera/imx305/FPGA_TEST_PATTERN_40fps_8ch/FPGA_TEST_PATTERN.srcs/sources_1/new/par_sensor_word_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module par_sensor_word_gen
WARNING: [VRFC 10-3676] redeclaration of ansi port 'xvs' is not allowed [C:/Users/Administrator/Desktop/cmos_camera/imx305/FPGA_TEST_PATTERN_40fps_8ch/FPGA_TEST_PATTERN.srcs/sources_1/new/par_sensor_word_gen.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'xhs' is not allowed [C:/Users/Administrator/Desktop/cmos_camera/imx305/FPGA_TEST_PATTERN_40fps_8ch/FPGA_TEST_PATTERN.srcs/sources_1/new/par_sensor_word_gen.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/cmos_camera/imx305/FPGA_TEST_PATTERN_40fps_8ch/FPGA_TEST_PATTERN.srcs/sources_1/new/test_pattern_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pattern_gen
WARNING: [VRFC 10-3676] redeclaration of ansi port 'inclk_out' is not allowed [C:/Users/Administrator/Desktop/cmos_camera/imx305/FPGA_TEST_PATTERN_40fps_8ch/FPGA_TEST_PATTERN.srcs/sources_1/new/test_pattern_gen.v:87]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/cmos_camera/imx305/FPGA_TEST_PATTERN_40fps_8ch/FPGA_TEST_PATTERN.srcs/sources_1/new/word_split_fifo2oserdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_split_fifo2oserdes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/cmos_camera/imx305/FPGA_TEST_PATTERN_40fps_8ch/FPGA_TEST_PATTERN.srcs/sources_1/new/tb_test_pattern_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_test_pattern_gen
