// Seed: 492539392
`define pp_0 0
module module_0 ();
  logic id_0;
  type_4 id_2 (1'b0);
endmodule
`timescale 1ps / 1ps `celldefine
