AVIVO_D1VGA_CONTROL,VAR_0
AVIVO_D2VGA_CONTROL,VAR_1
CHIP_CAYMAN,VAR_2
CHIP_PITCAIRN,VAR_3
CHIP_TAHITI,VAR_4
CHIP_VERDE,VAR_5
DRM_DEBUG_KMS,FUNC_0
DRM_ERROR,FUNC_1
EINVAL,VAR_6
EVERGREEN_ADDR_SURF_16_BANK,VAR_7
EVERGREEN_ADDR_SURF_4_BANK,VAR_8
EVERGREEN_ADDR_SURF_8_BANK,VAR_9
EVERGREEN_D3VGA_CONTROL,VAR_10
EVERGREEN_D4VGA_CONTROL,VAR_11
EVERGREEN_D5VGA_CONTROL,VAR_12
EVERGREEN_D6VGA_CONTROL,VAR_13
EVERGREEN_DESKTOP_HEIGHT,VAR_14
EVERGREEN_GRPH_ARRAY_1D_TILED_THIN1,VAR_15
EVERGREEN_GRPH_ARRAY_2D_TILED_THIN1,VAR_16
EVERGREEN_GRPH_ARRAY_MODE,FUNC_2
EVERGREEN_GRPH_BANK_HEIGHT,FUNC_3
EVERGREEN_GRPH_BANK_WIDTH,FUNC_4
EVERGREEN_GRPH_CONTROL,VAR_17
EVERGREEN_GRPH_DEPTH,FUNC_5
EVERGREEN_GRPH_DEPTH_16BPP,VAR_18
EVERGREEN_GRPH_DEPTH_32BPP,VAR_19
EVERGREEN_GRPH_DEPTH_8BPP,VAR_20
EVERGREEN_GRPH_ENABLE,VAR_21
EVERGREEN_GRPH_ENDIAN_8IN16,VAR_22
EVERGREEN_GRPH_ENDIAN_8IN32,VAR_23
EVERGREEN_GRPH_ENDIAN_NONE,VAR_24
EVERGREEN_GRPH_ENDIAN_SWAP,FUNC_6
EVERGREEN_GRPH_FLIP_CONTROL,VAR_25
EVERGREEN_GRPH_FORMAT,FUNC_7
EVERGREEN_GRPH_FORMAT_ARGB1555,VAR_26
EVERGREEN_GRPH_FORMAT_ARGB565,VAR_27
EVERGREEN_GRPH_FORMAT_ARGB8888,VAR_28
EVERGREEN_GRPH_FORMAT_INDEXED,VAR_29
EVERGREEN_GRPH_MACRO_TILE_ASPECT,FUNC_8
EVERGREEN_GRPH_NUM_BANKS,FUNC_9
EVERGREEN_GRPH_PITCH,VAR_30
EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS,VAR_31
EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH,VAR_32
EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS,VAR_33
EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH,VAR_34
EVERGREEN_GRPH_SURFACE_ADDRESS_MASK,VAR_35
EVERGREEN_GRPH_SURFACE_OFFSET_X,VAR_36
EVERGREEN_GRPH_SURFACE_OFFSET_Y,VAR_37
EVERGREEN_GRPH_SURFACE_UPDATE_H_RETRACE_EN,VAR_38
EVERGREEN_GRPH_SWAP_CONTROL,VAR_39
EVERGREEN_GRPH_TILE_SPLIT,FUNC_10
EVERGREEN_GRPH_X_END,VAR_40
EVERGREEN_GRPH_X_START,VAR_41
EVERGREEN_GRPH_Y_END,VAR_42
EVERGREEN_GRPH_Y_START,VAR_43
EVERGREEN_MASTER_UPDATE_MODE,VAR_44
EVERGREEN_VIEWPORT_SIZE,VAR_45
EVERGREEN_VIEWPORT_START,VAR_46
RADEON_GEM_DOMAIN_VRAM,VAR_47
RADEON_TILING_MACRO,VAR_48
RADEON_TILING_MICRO,VAR_49
RREG32,FUNC_11
SI_ADDR_SURF_P4_8x16,VAR_50
SI_ADDR_SURF_P8_32x32_8x16,VAR_51
SI_GRPH_PIPE_CONFIG,FUNC_12
WREG32,FUNC_13
evergreen_tiling_fields,FUNC_14
gem_to_radeon_bo,FUNC_15
radeon_bandwidth_update,FUNC_16
radeon_bo_get_tiling_flags,FUNC_17
radeon_bo_gpu_offset,FUNC_18
radeon_bo_pin,FUNC_19
radeon_bo_reserve,FUNC_20
radeon_bo_unpin,FUNC_21
radeon_bo_unreserve,FUNC_22
to_radeon_crtc,FUNC_23
to_radeon_framebuffer,FUNC_24
unlikely,FUNC_25
upper_32_bits,FUNC_26
dce4_crtc_do_set_base,FUNC_27
crtc,VAR_52
fb,VAR_53
x,VAR_54
y,VAR_55
atomic,VAR_56
radeon_crtc,VAR_57
dev,VAR_58
rdev,VAR_59
radeon_fb,VAR_60
target_fb,VAR_61
obj,VAR_62
rbo,VAR_63
fb_location,VAR_64
fb_format,VAR_65
fb_pitch_pixels,VAR_66
tiling_flags,VAR_67
bankw,VAR_68
bankh,VAR_69
mtaspect,VAR_70
tile_split,VAR_71
fb_swap,VAR_72
tmp,VAR_73
viewport_w,VAR_74
viewport_h,VAR_75
r,VAR_76
