<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/simple/i2c_master_tests.v.html" target="file-frame">third_party/tools/yosys/tests/simple/i2c_master_tests.v</a>
defines: 
time_elapsed: 0.100s
ram usage: 11104 KB
</pre>
<pre class="log">

sh scr.sh --lint-only -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple <a href="../../../../third_party/tools/yosys/tests/simple/i2c_master_tests.v.html" target="file-frame">third_party/tools/yosys/tests/simple/i2c_master_tests.v</a>
+ verilator --lint-only -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple <a href="../../../../third_party/tools/yosys/tests/simple/i2c_master_tests.v.html" target="file-frame">third_party/tools/yosys/tests/simple/i2c_master_tests.v</a>
%Warning-MULTITOP: <a href="../../../../third_party/tools/yosys/tests/simple/i2c_master_tests.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/simple/i2c_master_tests.v:29</a>:8: Multiple top level modules
                                                                                                          : ... Suggest see manual; fix the duplicates, or use --top-module to select top.
                   ... Use &#34;/* verilator lint_off MULTITOP */&#34; and lint_on around source to disable this message.
                                                                                                          : ... Top module &#39;i2c_test01&#39;
                                                                                                          : ... Top module &#39;i2c_test02&#39;
%Warning-WIDTH: <a href="../../../../third_party/tools/yosys/tests/simple/i2c_master_tests.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/simple/i2c_master_tests.v:43</a>:19: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;clk_cnt&#39; generates 1 bits.
                                                                                                        : ... In instance i2c_test02

</pre>
</body>