/* Generated by Yosys 0.16+65 (git sha1 051517d61, gcc 9.1.0 -fPIC -Os) */

module b01(line1, line2, reset, outp, overflw, clock);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  input clock;
  wire clock;
  input line1;
  wire line1;
  input line2;
  wire line2;
  output outp;
  wire outp;
  output overflw;
  wire overflw;
  input reset;
  wire reset;
  dffsre _09_ (
    .C(clock),
    .D(_00_),
    .E(1'b1),
    .Q(_05_),
    .R(_08_),
    .S(1'b1)
  );
  dffsre _10_ (
    .C(clock),
    .D(_01_),
    .E(1'b1),
    .Q(_06_),
    .R(_08_),
    .S(1'b1)
  );
  dffsre _11_ (
    .C(clock),
    .D(_02_),
    .E(1'b1),
    .Q(_07_),
    .R(_08_),
    .S(1'b1)
  );
  dffsre _12_ (
    .C(clock),
    .D(_03_),
    .E(1'b1),
    .Q(outp),
    .R(_08_),
    .S(1'b1)
  );
  dffsre _13_ (
    .C(clock),
    .D(_04_),
    .E(1'b1),
    .Q(overflw),
    .R(_08_),
    .S(1'b1)
  );
  assign _00_ = 32'd3186147517 >> { _05_, _06_, line1, line2, _07_ };
  assign _01_ = 32'd3908112240 >> { _07_, _06_, _05_, line2, line1 };
  assign _03_ = 32'd3492753360 >> { line1, line2, _07_, _05_, _06_ };
  assign _04_ = 8'b01000000 >> { _05_, _06_, _07_ };
  assign _02_ = 32'd16700864 >> { _07_, _06_, line2, line1, _05_ };
  assign _08_ = 2'b01 >> reset;
endmodule
