//  Catapult Ultra Synthesis 10.5c/896140 (Production Release) Sun Sep  6 22:45:38 PDT 2020
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2020, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                 PROPERTY OF MENTOR GRAPHICS OR ITS LICENSORS
//  
//  Running on Linux jd4691@newnano.poly.edu 3.10.0-1062.4.1.el7.x86_64 x86_64 aol
//  
//  Package information: SIFLIBS v23.5_3.0, HLS_PKGS v23.5_3.0, 
//                       SIF_TOOLKITS v23.5_3.0, SIF_XILINX v23.5_3.0, 
//                       SIF_ALTERA v23.5_3.0, CCS_LIBS v23.5_3.0, 
//                       CDS_PPRO v10.3c_2, CDS_DesigChecker v10.5c, 
//                       CDS_OASYS v19.1_3.7, CDS_PSR v20.1_0.0, 
//                       DesignPad v2.78_1.0
//  
//  Start time Wed Jul 28 05:15:06 2021
# -------------------------------------------------
# Logging session transcript to file "/tmp/log577952b9513.0"
project load /home/jd4691/NTT_Xilinx/Catapult/DIT_FLAT/Catapult
# Moving session transcript to file "/home/jd4691/NTT_Xilinx/Catapult/DIT_FLAT/catapult.log"
project new -name stockhamDIT
set_working_dir /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT
solution file add ./src/ntt_tb.cpp -exclude true
# /INPUTFILES/1
solution file add ./src/ntt.cpp
# /INPUTFILES/2
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Moving session transcript to file "/home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/catapult.log"
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Error: /usr/include/gnu/stubs.h(7): cannot open source file "gnu/stubs-32.h" (CRD-1696)
# Error: Compilation aborted (CIN-5)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 0.04 seconds, memory usage 6950884kB, peak memory usage 6950884kB (SOL-9)
# Error: go analyze: Failed analyze
option set Input/TargetPlatform x86_64
option set Input/CppStandard c++11
# c++11
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(18): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(20): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/src/ntt.cpp(75): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(41): Pragma 'hls_design<top>' detected on routine 'stockham_DIT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 2.82 seconds, memory usage 6951384kB, peak memory usage 6951384kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'stockham_DIT.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(42): Found top design routine 'stockham_DIT' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(42): Synthesizing routine 'stockham_DIT' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(42): Inlining routine 'stockham_DIT' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(5): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(5): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(42): Optimizing block '/stockham_DIT' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/stockham_DIT/core/INNER_LOOP' iterated at most 512 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(42): INOUT port 'twiddle' is only used as an input. (OPT-10)
# Design 'stockham_DIT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'stockham_DIT.v1': elapsed time 4.52 seconds, memory usage 6951384kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 169, Real ops = 54, Vars = 63 (SOL-21)
solution library add mgc_Xilinx-VIRTEX-7-2_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-7 -speed -2 -part xc7vx690tffg1926-2
solution library add Xilinx_RAMS
solution library add amba
go libraries
# Info: Starting transformation 'libraries' on solution 'stockham_DIT.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-7-2_beh.lib' [mgc_Xilinx-VIRTEX-7-2_beh]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_libs/interfaces/amba/amba.lib' [amba]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'stockham_DIT.v1': elapsed time 0.99 seconds, memory usage 6951384kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 169, Real ops = 54, Vars = 63 (SOL-21)
directive set -CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go assembly
# Info: Starting transformation 'assembly' on solution 'stockham_DIT.v1' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'stockham_DIT.v1': elapsed time 0.20 seconds, memory usage 6951384kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 169, Real ops = 54, Vars = 63 (SOL-21)
go extract
# Info: Starting transformation 'loops' on solution 'stockham_DIT.v1' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/stockham_DIT/core/INNER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(56): Loop '/stockham_DIT/core/OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(42): Loop '/stockham_DIT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'stockham_DIT.v1': elapsed time 0.06 seconds, memory usage 6951384kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 177, Real ops = 54, Vars = 67 (SOL-21)
# Info: Starting transformation 'memories' on solution 'stockham_DIT.v1' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc' (from var: xt) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): I/O-Port Resource '/stockham_DIT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(42): I/O-Port Resource '/stockham_DIT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'stockham_DIT.v1': elapsed time 1.16 seconds, memory usage 6951384kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 176, Real ops = 54, Vars = 67 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'stockham_DIT.v1' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'stockham_DIT.v1': elapsed time 0.06 seconds, memory usage 6951384kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 176, Real ops = 54, Vars = 67 (SOL-21)
# Info: Starting transformation 'architect' on solution 'stockham_DIT.v1' (SOL-8)
# Design 'stockham_DIT' contains '71' real operations. (SOL-11)
# Warning: Extrapolation detected. Script '/home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v1/adjust_char_library.tcl' generated. (LIB-142)
# Info: Completed transformation 'architect' on solution 'stockham_DIT.v1': elapsed time 0.74 seconds, memory usage 6951384kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 305, Real ops = 71, Vars = 76 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'stockham_DIT.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/stockham_DIT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Warning: Couldn't find library component for operator 'rem(128,0,64,0,64)' - multicycle component prohibited by directive SCHED_USE_MULTICYCLE=false (SIF-4)
# Warning: Couldn't find library component for operator 'rem(64,1,64,0,64)' - multicycle component prohibited by directive SCHED_USE_MULTICYCLE=false (SIF-4)
# Warning: Couldn't find library component for operator 'rem(64,1,64,0,64)' - multicycle component prohibited by directive SCHED_USE_MULTICYCLE=false (SIF-4)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Couldn't find library component for operation 'INNER_LOOP:b:rem' ( rem(128,0,64,0,64) ) - invalid resource constraints. (CRAAS-6)
# Error: Couldn't find library component for operation 'modulo_dev:result:rem' ( rem(64,1,64,0,64) ) - invalid resource constraints. (CRAAS-6)
# Error: Couldn't find library component for operation 'modulo_dev#1:result:rem' ( rem(64,1,64,0,64) ) - invalid resource constraints. (CRAAS-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'stockham_DIT.v1': elapsed time 0.17 seconds, memory usage 6951384kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 305, Real ops = 71, Vars = 76 (SOL-21)
# Error: Design 'stockham_DIT' could not schedule partition '/stockham_DIT/core' - incomplete component selection
directive set SCHED_USE_MULTICYCLE true
# Error: Directive 'SCHED_USE_MULTICYCLE' must be specified no later than state 'memories'. (DIR-5)
# Error: directive set: directive cannot be set at this stage
go assembly
directive set /stockham_DIT/xt:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL
# Info: Branching solution 'stockham_DIT.v2' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v2/CDesignChecker/design_checker.sh'
# /stockham_DIT/xt:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL
directive set /stockham_DIT/twiddle:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL
# /stockham_DIT/twiddle:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL
directive set SCHED_USE_MULTICYCLE true
# /SCHED_USE_MULTICYCLE true
go extract
# Info: Starting transformation 'loops' on solution 'stockham_DIT.v2' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/stockham_DIT/core/INNER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(56): Loop '/stockham_DIT/core/OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(42): Loop '/stockham_DIT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'stockham_DIT.v2': elapsed time 0.05 seconds, memory usage 6951384kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 177, Real ops = 54, Vars = 67 (SOL-21)
# Info: Starting transformation 'memories' on solution 'stockham_DIT.v2' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): I/O-Port Resource '/stockham_DIT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(42): I/O-Port Resource '/stockham_DIT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'stockham_DIT.v2': elapsed time 1.14 seconds, memory usage 6951384kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 176, Real ops = 54, Vars = 67 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'stockham_DIT.v2' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'stockham_DIT.v2': elapsed time 0.05 seconds, memory usage 6951384kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 176, Real ops = 54, Vars = 67 (SOL-21)
# Info: Starting transformation 'architect' on solution 'stockham_DIT.v2' (SOL-8)
# Design 'stockham_DIT' contains '71' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'stockham_DIT.v2': elapsed time 0.33 seconds, memory usage 6951384kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 305, Real ops = 71, Vars = 76 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'stockham_DIT.v2' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/stockham_DIT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/stockham_DIT/core/INNER_LOOP' (68 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(56): Prescheduled LOOP '/stockham_DIT/core/OUTER_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(42): Prescheduled LOOP '/stockham_DIT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(42): Prescheduled LOOP '/stockham_DIT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(42): Prescheduled SEQUENTIAL '/stockham_DIT/core' (total length 34819 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(42): Initial schedule of SEQUENTIAL '/stockham_DIT/core': Latency = 34814, Area (Datapath, Register, Total) = 43175.93, 0.00, 43175.93 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(42): Final schedule of SEQUENTIAL '/stockham_DIT/core': Latency = 46590, Area (Datapath, Register, Total) = 34816.68, 0.00, 34816.68 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'stockham_DIT.v2': elapsed time 0.48 seconds, memory usage 6951384kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 305, Real ops = 71, Vars = 76 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'stockham_DIT.v2' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/stockham_DIT/core' (CRAAS-1)
# Global signal 'xt:rsc.qa' added to design 'stockham_DIT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.wea' added to design 'stockham_DIT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.da' added to design 'stockham_DIT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.adra' added to design 'stockham_DIT' for component 'xt:rsci' (LIB-3)
# Global signal 'p:rsc.dat' added to design 'stockham_DIT' for component 'p:rsci' (LIB-3)
# Global signal 'g:rsc.dat' added to design 'stockham_DIT' for component 'g:rsci' (LIB-3)
# Global signal 'twiddle:rsc.qb' added to design 'stockham_DIT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.adrb' added to design 'stockham_DIT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'yt:rsc.clken' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
# Global signal 'yt:rsc.q' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
# Global signal 'yt:rsc.radr' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
# Global signal 'yt:rsc.we' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
# Global signal 'yt:rsc.d' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
# Global signal 'yt:rsc.wadr' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
# Global signal 'xt:rsc.triosy.lz' added to design 'stockham_DIT' for component 'xt:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'stockham_DIT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'stockham_DIT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'stockham_DIT' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(42): Input port 'g:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'stockham_DIT.v2': elapsed time 9.55 seconds, memory usage 6951384kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 2905, Real ops = 69, Vars = 159 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'stockham_DIT.v2' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'stockham_DIT.v2': elapsed time 2.04 seconds, memory usage 6951384kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 775, Real ops = 407, Vars = 185 (SOL-21)
# Info: Starting transformation 'instance' on solution 'stockham_DIT.v2' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'stockham_DIT.v2': elapsed time 1.10 seconds, memory usage 6951384kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 660, Real ops = 299, Vars = 502 (SOL-21)
# Info: Starting transformation 'extract' on solution 'stockham_DIT.v2' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v2/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v2/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /stockham_DIT/core/yt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /stockham_DIT/core/yt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v2/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v2/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /stockham_DIT/core/yt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /stockham_DIT/core/yt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'stockham_DIT.v2': elapsed time 7.17 seconds, memory usage 6951384kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 658, Real ops = 300, Vars = 178 (SOL-21)
go libraries
directive set -CLOCKS {clk {-CLOCK_PERIOD 15 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 7.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Branching solution 'stockham_DIT.v3' at state 'libraries' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v3/CDesignChecker/design_checker.sh'
# /CLOCKS {clk {-CLOCK_PERIOD 15 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 7.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go extract
# Info: Starting transformation 'assembly' on solution 'stockham_DIT.v3' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'stockham_DIT.v3': elapsed time 0.19 seconds, memory usage 6950872kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 169, Real ops = 54, Vars = 63 (SOL-21)
# Info: Starting transformation 'loops' on solution 'stockham_DIT.v3' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/stockham_DIT/core/INNER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(56): Loop '/stockham_DIT/core/OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(42): Loop '/stockham_DIT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'stockham_DIT.v3': elapsed time 0.06 seconds, memory usage 6950872kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 177, Real ops = 54, Vars = 67 (SOL-21)
# Info: Starting transformation 'memories' on solution 'stockham_DIT.v3' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): I/O-Port Resource '/stockham_DIT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(42): I/O-Port Resource '/stockham_DIT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'stockham_DIT.v3': elapsed time 1.13 seconds, memory usage 6950872kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 176, Real ops = 54, Vars = 67 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'stockham_DIT.v3' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'stockham_DIT.v3': elapsed time 0.06 seconds, memory usage 6950872kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 176, Real ops = 54, Vars = 67 (SOL-21)
# Info: Starting transformation 'architect' on solution 'stockham_DIT.v3' (SOL-8)
# Design 'stockham_DIT' contains '71' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'stockham_DIT.v3': elapsed time 0.33 seconds, memory usage 6950872kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 305, Real ops = 71, Vars = 76 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'stockham_DIT.v3' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/stockham_DIT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/stockham_DIT/core/INNER_LOOP' (47 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(56): Prescheduled LOOP '/stockham_DIT/core/OUTER_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(42): Prescheduled LOOP '/stockham_DIT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(42): Prescheduled LOOP '/stockham_DIT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(42): Prescheduled SEQUENTIAL '/stockham_DIT/core' (total length 24067 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(42): Initial schedule of SEQUENTIAL '/stockham_DIT/core': Latency = 24062, Area (Datapath, Register, Total) = 43175.93, 0.00, 43175.93 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(42): Final schedule of SEQUENTIAL '/stockham_DIT/core': Latency = 31742, Area (Datapath, Register, Total) = 34208.68, 0.00, 34208.68 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'stockham_DIT.v3': elapsed time 0.44 seconds, memory usage 6950872kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 305, Real ops = 71, Vars = 76 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'stockham_DIT.v3' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/stockham_DIT/core' (CRAAS-1)
# Global signal 'xt:rsc.qa' added to design 'stockham_DIT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.wea' added to design 'stockham_DIT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.da' added to design 'stockham_DIT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.adra' added to design 'stockham_DIT' for component 'xt:rsci' (LIB-3)
# Global signal 'p:rsc.dat' added to design 'stockham_DIT' for component 'p:rsci' (LIB-3)
# Global signal 'g:rsc.dat' added to design 'stockham_DIT' for component 'g:rsci' (LIB-3)
# Global signal 'twiddle:rsc.qb' added to design 'stockham_DIT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.adrb' added to design 'stockham_DIT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'yt:rsc.clken' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
# Global signal 'yt:rsc.q' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
# Global signal 'yt:rsc.radr' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
# Global signal 'yt:rsc.we' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
# Global signal 'yt:rsc.d' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
# Global signal 'yt:rsc.wadr' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
# Global signal 'xt:rsc.triosy.lz' added to design 'stockham_DIT' for component 'xt:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'stockham_DIT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'stockham_DIT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'stockham_DIT' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(42): Input port 'g:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'stockham_DIT.v3': elapsed time 9.27 seconds, memory usage 6950872kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 1986, Real ops = 70, Vars = 157 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'stockham_DIT.v3' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'INNER_LOOP:a.lpi#3.dfm' for variables 'INNER_LOOP:a.lpi#3.dfm, INNER_LOOP:acc#2.psp, INNER_LOOP:w:asn.itm' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'stockham_DIT.v3': elapsed time 1.63 seconds, memory usage 6950872kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 737, Real ops = 409, Vars = 177 (SOL-21)
# Info: Starting transformation 'instance' on solution 'stockham_DIT.v3' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'stockham_DIT.v3': elapsed time 1.11 seconds, memory usage 6950872kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 660, Real ops = 310, Vars = 528 (SOL-21)
# Info: Starting transformation 'extract' on solution 'stockham_DIT.v3' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v3/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v3/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /stockham_DIT/core/yt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /stockham_DIT/core/yt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v3/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v3/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /stockham_DIT/core/yt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /stockham_DIT/core/yt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'stockham_DIT.v3': elapsed time 7.10 seconds, memory usage 6950872kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 655, Real ops = 311, Vars = 178 (SOL-21)
go assembly
directive set /stockham_DIT/core/INNER_LOOP -PIPELINE_INIT_INTERVAL 3
# Info: Branching solution 'stockham_DIT.v4' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v4/CDesignChecker/design_checker.sh'
# /stockham_DIT/core/INNER_LOOP/PIPELINE_INIT_INTERVAL 3
go extract
# Info: Starting transformation 'loops' on solution 'stockham_DIT.v4' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/stockham_DIT/core/INNER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(56): Loop '/stockham_DIT/core/OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(42): Loop '/stockham_DIT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'stockham_DIT.v4': elapsed time 0.05 seconds, memory usage 6950872kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 177, Real ops = 54, Vars = 67 (SOL-21)
# Info: Starting transformation 'memories' on solution 'stockham_DIT.v4' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): I/O-Port Resource '/stockham_DIT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(42): I/O-Port Resource '/stockham_DIT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'stockham_DIT.v4': elapsed time 1.14 seconds, memory usage 6950872kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 176, Real ops = 54, Vars = 67 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'stockham_DIT.v4' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'stockham_DIT.v4': elapsed time 0.05 seconds, memory usage 6950872kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 176, Real ops = 54, Vars = 67 (SOL-21)
# Info: Starting transformation 'architect' on solution 'stockham_DIT.v4' (SOL-8)
# Design 'stockham_DIT' contains '71' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'stockham_DIT.v4': elapsed time 0.49 seconds, memory usage 6950872kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 309, Real ops = 71, Vars = 77 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'stockham_DIT.v4' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/stockham_DIT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(65):   MEMORYWRITE "INNER_LOOP:write_mem(xt:rsc.@)#1" ntt.cpp(65,16,20) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(62):   MEMORYREAD "INNER_LOOP:a:read_mem(xt:rsc.@)" ntt.cpp(62,35,19) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(7):   REM "modulo_dev:result:rem" ntt.cpp(7,23,1), delay:  15cy+6.96958, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(64):   MEMORYWRITE "INNER_LOOP:write_mem(xt:rsc.@)" ntt.cpp(64,16,12) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(9):  ntt.cpp(9,0,0): chained data dependency with delay of 0.75 at time 567cy+8.81458 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    from operation MUX "modulo_dev:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    with output variable "modulo_dev:_qr.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):  ntt.cpp(9,60,1): chained data dependency at time 567cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    from operation ACCU "modulo_dev:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    with output variable "modulo_dev:_qr.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(7):  ntt.cpp(7,23,1): chained data dependency at time 551cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(7):    from operation REM "modulo_dev:result:rem" with delay  15cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(7):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(7):    with output variable "modulo_dev:result.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):  ntt.cpp(64,44,1): chained data dependency at time 551cy+2.48 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):    from operation ACCU "INNER_LOOP:acc#2" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):  ntt.cpp(62,35,19): chained data dependency at time 551cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    from operation MUX "INNER_LOOP:a:INNER_LOOP:a:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    with output variable "INNER_LOOP:a.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):  ntt.cpp(62,35,19): chained data dependency at time 550cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    from operation MEMORYREAD "INNER_LOOP:a:read_mem(xt:rsc.@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(1,10,64,1024,1024,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    with output variable "INNER_LOOP:a.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(65):  ntt.cpp(65,16,20): chained feedback data dependency with delay of 0.75 at time 552cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(65):    from operation MEMORYWRITE "INNER_LOOP:write_mem(xt:rsc.@)#1" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(65):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(1,10,64,1024,1024,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(65):    with output variable "xt:rsc.@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(65):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):  ntt.cpp(64,16,12): chained data dependency at time 567cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):    from operation MEMORYWRITE "INNER_LOOP:write_mem(xt:rsc.@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(1,10,64,1024,1024,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):    with output variable "xt:rsc.@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'stockham_DIT.v4': elapsed time 0.36 seconds, memory usage 6950872kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 309, Real ops = 71, Vars = 77 (SOL-21)
# Error: Design 'stockham_DIT' could not schedule partition '/stockham_DIT/core' - could not schedule even with unlimited resources
ignore_memory_precedences -from INNER_LOOP:write_mem(xt:rsc.@)* -to INNER_LOOP:write_mem(xt:rsc.@)*
# Info: Branching solution 'stockham_DIT.v5' at state 'architect' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v5/CDesignChecker/design_checker.sh'
# /stockham_DIT/core/core:rlp/main/OUTER_LOOP/INNER_LOOP/INNER_LOOP:write_mem(xt:rsc.@)/IGNORE_DEPENDENCY_FROM {INNER_LOOP:write_mem(xt:rsc.@) INNER_LOOP:write_mem(xt:rsc.@)#1}
# /stockham_DIT/core/core:rlp/main/OUTER_LOOP/INNER_LOOP/INNER_LOOP:write_mem(xt:rsc.@)#1/IGNORE_DEPENDENCY_FROM {INNER_LOOP:write_mem(xt:rsc.@) INNER_LOOP:write_mem(xt:rsc.@)#1}
go allocate
# Info: Starting transformation 'allocate' on solution 'stockham_DIT.v5' (SOL-8)
# Warning: Process 'core' has IGNORE_DEPENDENCY_FROM directives (potentially created from ignore_memory_precedence commands).  The command was refined to be dependent on the order of the arguments.  Please verify the correctness of the argument order.  See also the command's documentation. (MEM-52)
# Performing concurrent resource allocation and scheduling on '/stockham_DIT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(62):   MEMORYREAD "INNER_LOOP:a:read_mem(xt:rsc.@)" ntt.cpp(62,35,19) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(7):   REM "modulo_dev:result:rem" ntt.cpp(7,23,1), delay:  15cy+6.96958, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(64):   MEMORYWRITE "INNER_LOOP:write_mem(xt:rsc.@)" ntt.cpp(64,16,12) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(9):  ntt.cpp(9,0,0): chained data dependency with delay of 0.75 at time 819cy+8.81458 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    from operation MUX "modulo_dev:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    with output variable "modulo_dev:_qr.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):  ntt.cpp(9,60,1): chained data dependency at time 819cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    from operation ACCU "modulo_dev:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    with output variable "modulo_dev:_qr.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(7):  ntt.cpp(7,23,1): chained data dependency at time 803cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(7):    from operation REM "modulo_dev:result:rem" with delay  15cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(7):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(7):    with output variable "modulo_dev:result.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):  ntt.cpp(64,44,1): chained data dependency at time 803cy+2.48 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):    from operation ACCU "INNER_LOOP:acc#2" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):  ntt.cpp(62,35,19): chained data dependency at time 803cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    from operation MUX "INNER_LOOP:a:INNER_LOOP:a:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    with output variable "INNER_LOOP:a.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):  ntt.cpp(62,35,19): chained data dependency at time 802cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    from operation MEMORYREAD "INNER_LOOP:a:read_mem(xt:rsc.@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(1,10,64,1024,1024,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    with output variable "INNER_LOOP:a.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):  ntt.cpp(64,16,12): chained feedback data dependency with delay of 0.75 at time 819cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):    from operation MEMORYWRITE "INNER_LOOP:write_mem(xt:rsc.@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(1,10,64,1024,1024,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):    with output variable "xt:rsc.@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'stockham_DIT.v5': elapsed time 0.37 seconds, memory usage 6950872kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 309, Real ops = 71, Vars = 77 (SOL-21)
# Error: Design 'stockham_DIT' could not schedule partition '/stockham_DIT/core' - could not schedule even with unlimited resources
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
go libraries
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(18): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(20): last line of file ends without a newline (CRD-1)
# Error: $PROJECT_HOME/src/ntt.cpp(56): identifier "VEC_ADDR_BIT" is undefined (CRD-20)
# Warning: $PROJECT_HOME/src/ntt.cpp(75): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(41): Pragma 'hls_design<top>' detected on routine 'stockham_DIT' (CIN-6)
# Error: Compilation aborted (CIN-5)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 2.82 seconds, memory usage 6950880kB, peak memory usage 6951384kB (SOL-9)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
go libraries
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(18): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(20): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/src/ntt.cpp(75): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(41): Pragma 'hls_design<top>' detected on routine 'stockham_DIT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 2.74 seconds, memory usage 6950880kB, peak memory usage 6951384kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'stockham_DIT.v6' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(42): Found top design routine 'stockham_DIT' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(42): Synthesizing routine 'stockham_DIT' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(42): Inlining routine 'stockham_DIT' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(5): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(5): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(42): Optimizing block '/stockham_DIT' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/stockham_DIT/core/INNER_LOOP' iterated at most 512 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(56): Loop '/stockham_DIT/core/OUTER_LOOP' iterated at most 4 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(42): INOUT port 'twiddle' is only used as an input. (OPT-10)
# Design 'stockham_DIT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v6/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'stockham_DIT.v6': elapsed time 2.47 seconds, memory usage 6950880kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 105, Real ops = 27, Vars = 38 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'stockham_DIT.v6' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'stockham_DIT.v6': elapsed time 0.36 seconds, memory usage 6950880kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 105, Real ops = 27, Vars = 38 (SOL-21)
go extract
# Info: Starting transformation 'assembly' on solution 'stockham_DIT.v6' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'stockham_DIT.v6': elapsed time 0.11 seconds, memory usage 6950880kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 105, Real ops = 27, Vars = 38 (SOL-21)
# Info: Starting transformation 'loops' on solution 'stockham_DIT.v6' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/stockham_DIT/core/INNER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(56): Loop '/stockham_DIT/core/OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(42): Loop '/stockham_DIT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'stockham_DIT.v6': elapsed time 0.06 seconds, memory usage 6950880kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 113, Real ops = 27, Vars = 42 (SOL-21)
# Info: Starting transformation 'memories' on solution 'stockham_DIT.v6' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): I/O-Port Resource '/stockham_DIT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(42): I/O-Port Resource '/stockham_DIT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'stockham_DIT.v6': elapsed time 1.28 seconds, memory usage 6950880kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 112, Real ops = 27, Vars = 42 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'stockham_DIT.v6' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'stockham_DIT.v6': elapsed time 0.06 seconds, memory usage 6950880kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 112, Real ops = 27, Vars = 42 (SOL-21)
# Info: Starting transformation 'architect' on solution 'stockham_DIT.v6' (SOL-8)
# Design 'stockham_DIT' contains '44' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'stockham_DIT.v6': elapsed time 0.63 seconds, memory usage 6950880kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 194, Real ops = 44, Vars = 52 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'stockham_DIT.v6' (SOL-8)
# Warning: Process 'core' has IGNORE_DEPENDENCY_FROM directives (potentially created from ignore_memory_precedence commands).  The command was refined to be dependent on the order of the arguments.  Please verify the correctness of the argument order.  See also the command's documentation. (MEM-52)
# Performing concurrent resource allocation and scheduling on '/stockham_DIT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(63):   MEMORYREAD "INNER_LOOP:b:read_mem(xt:rsc.@)" ntt.cpp(63,36,23) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(63):   REM "INNER_LOOP:b:rem" ntt.cpp(63,65,1), delay:  25cy, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(128,64,0) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(7):   REM "modulo_dev:result:rem" ntt.cpp(7,23,1), delay:  15cy+6.96958, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(64):   MEMORYWRITE "INNER_LOOP:write_mem(xt:rsc.@)" ntt.cpp(64,16,12) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(9):  ntt.cpp(9,0,0): chained data dependency with delay of 0.75 at time 560cy+8.81458 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    from operation MUX "modulo_dev:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    with output variable "modulo_dev:_qr.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):  ntt.cpp(9,60,1): chained data dependency at time 560cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    from operation ACCU "modulo_dev:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    with output variable "modulo_dev:_qr.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(7):  ntt.cpp(7,23,1): chained data dependency at time 544cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(7):    from operation REM "modulo_dev:result:rem" with delay  15cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(7):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(7):    with output variable "modulo_dev:result.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):  ntt.cpp(64,44,1): chained data dependency at time 544cy (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):    from operation ACCU "INNER_LOOP:acc#2" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(63):  ntt.cpp(63,65,1): chained data dependency at time 518cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(63):    from operation REM "INNER_LOOP:b:rem" with delay  25cy (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(63):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(128,64,0)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(63):    with output variable "INNER_LOOP:b.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(63):  ntt.cpp(63,60,1): chained data dependency at time 518cy (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(63):    from operation MUL "INNER_LOOP:b:mul" with delay  9.70613 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(63):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mul(64,0,64,0,128)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(63):  ntt.cpp(63,36,23): chained data dependency at time 517cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(63):    from operation MUX1HOT "INNER_LOOP:b:mux1h" with delay  0.55 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(63):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(64,3)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(63):    with output variable "drf(y).smx.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(63):  ntt.cpp(63,36,23): chained data dependency at time 516cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(63):    from operation MEMORYREAD "INNER_LOOP:b:read_mem(xt:rsc.@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(63):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(1,10,64,1024,1024,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(63):    with output variable "drf(y).smx.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(63):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(65):  ntt.cpp(65,16,20): chained feedback data dependency with delay of 0.75 at time 545cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(65):    from operation MEMORYWRITE "INNER_LOOP:write_mem(xt:rsc.@)#1" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(65):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(1,10,64,1024,1024,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(65):    with output variable "xt:rsc.@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(65):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):  ntt.cpp(9,0,0): chained data dependency with delay of 0.75 at time 545cy+8.81458 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    from operation MUX "modulo_dev#1:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    with output variable "modulo_dev#1:_qr.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):  ntt.cpp(9,60,1): chained data dependency at time 545cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    from operation ACCU "modulo_dev#1:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    with output variable "modulo_dev#1:_qr.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(7):  ntt.cpp(7,23,1): chained data dependency at time 529cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(7):    from operation REM "modulo_dev#1:result:rem" with delay  15cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(7):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(7):    with output variable "modulo_dev#1:result.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(65):  ntt.cpp(65,52,1): chained data dependency at time 529cy+2.48 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(65):    from operation ACCU "INNER_LOOP:acc#5" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(65):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):  ntt.cpp(62,35,19): chained data dependency at time 529cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    from operation MUX "INNER_LOOP:a:INNER_LOOP:a:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    with output variable "INNER_LOOP:a.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):  ntt.cpp(62,35,19): chained data dependency at time 528cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    from operation MEMORYREAD "INNER_LOOP:a:read_mem(xt:rsc.@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(1,10,64,1024,1024,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    with output variable "INNER_LOOP:a.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):  ntt.cpp(64,16,12): chained feedback data dependency with delay of 0.75 at time 560cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):    from operation MEMORYWRITE "INNER_LOOP:write_mem(xt:rsc.@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(1,10,64,1024,1024,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):    with output variable "xt:rsc.@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'stockham_DIT.v6': elapsed time 0.49 seconds, memory usage 6950880kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 194, Real ops = 44, Vars = 52 (SOL-21)
# Error: Design 'stockham_DIT' could not schedule partition '/stockham_DIT/core' - could not schedule even with unlimited resources
go libraries
go assembly
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
go libraries
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(18): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(20): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/src/ntt.cpp(75): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(41): Pragma 'hls_design<top>' detected on routine 'stockham_DIT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 3.02 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'stockham_DIT.v7' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(42): Found top design routine 'stockham_DIT' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(42): Synthesizing routine 'stockham_DIT' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(42): Inlining routine 'stockham_DIT' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(5): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(5): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(42): Optimizing block '/stockham_DIT' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/stockham_DIT/core/INNER_LOOP' iterated at most 512 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(56): Loop '/stockham_DIT/core/OUTER_LOOP' iterated at most 9 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(42): INOUT port 'twiddle' is only used as an input. (OPT-10)
# Design 'stockham_DIT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v7/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'stockham_DIT.v7': elapsed time 2.77 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 99, Real ops = 28, Vars = 43 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'stockham_DIT.v7' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'stockham_DIT.v7': elapsed time 0.35 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 99, Real ops = 28, Vars = 43 (SOL-21)
go extract
# Info: Starting transformation 'assembly' on solution 'stockham_DIT.v7' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'stockham_DIT.v7': elapsed time 0.16 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 99, Real ops = 28, Vars = 43 (SOL-21)
# Info: Starting transformation 'loops' on solution 'stockham_DIT.v7' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/stockham_DIT/core/INNER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(56): Loop '/stockham_DIT/core/OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(42): Loop '/stockham_DIT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'stockham_DIT.v7': elapsed time 0.06 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 107, Real ops = 28, Vars = 47 (SOL-21)
# Info: Starting transformation 'memories' on solution 'stockham_DIT.v7' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): I/O-Port Resource '/stockham_DIT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(42): I/O-Port Resource '/stockham_DIT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'stockham_DIT.v7': elapsed time 1.09 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 106, Real ops = 28, Vars = 47 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'stockham_DIT.v7' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'stockham_DIT.v7': elapsed time 0.05 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 106, Real ops = 28, Vars = 47 (SOL-21)
# Info: Starting transformation 'architect' on solution 'stockham_DIT.v7' (SOL-8)
# Design 'stockham_DIT' contains '45' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'stockham_DIT.v7': elapsed time 0.58 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 207, Real ops = 45, Vars = 68 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'stockham_DIT.v7' (SOL-8)
# Warning: Process 'core' has IGNORE_DEPENDENCY_FROM directives (potentially created from ignore_memory_precedence commands).  The command was refined to be dependent on the order of the arguments.  Please verify the correctness of the argument order.  See also the command's documentation. (MEM-52)
# Performing concurrent resource allocation and scheduling on '/stockham_DIT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(62):   MEMORYREAD "INNER_LOOP:a:read_mem(xt:rsc.@)" ntt.cpp(62,35,19) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(7):   REM "modulo_dev:result:rem" ntt.cpp(7,23,1), delay:  15cy+6.96958, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(64):   MEMORYWRITE "INNER_LOOP:write_mem(xt:rsc.@)" ntt.cpp(64,16,12) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(9):  ntt.cpp(9,0,0): chained data dependency with delay of 0.75 at time 819cy+8.81458 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    from operation MUX "modulo_dev:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    with output variable "modulo_dev:_qr.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):  ntt.cpp(9,60,1): chained data dependency at time 819cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    from operation ACCU "modulo_dev:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    with output variable "modulo_dev:_qr.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(7):  ntt.cpp(7,23,1): chained data dependency at time 803cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(7):    from operation REM "modulo_dev:result:rem" with delay  15cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(7):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(7):    with output variable "modulo_dev:result.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):  ntt.cpp(64,44,1): chained data dependency at time 803cy+2.48 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):    from operation ACCU "INNER_LOOP:acc#2" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):  ntt.cpp(62,35,19): chained data dependency at time 803cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    from operation MUX "INNER_LOOP:a:INNER_LOOP:a:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    with output variable "INNER_LOOP:a.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):  ntt.cpp(62,35,19): chained data dependency at time 802cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    from operation MEMORYREAD "INNER_LOOP:a:read_mem(xt:rsc.@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(1,10,64,1024,1024,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    with output variable "INNER_LOOP:a.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):  ntt.cpp(64,16,12): chained feedback data dependency with delay of 0.75 at time 819cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):    from operation MEMORYWRITE "INNER_LOOP:write_mem(xt:rsc.@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(1,10,64,1024,1024,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):    with output variable "xt:rsc.@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'stockham_DIT.v7': elapsed time 0.51 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 207, Real ops = 45, Vars = 68 (SOL-21)
# Error: Design 'stockham_DIT' could not schedule partition '/stockham_DIT/core' - could not schedule even with unlimited resources
go libraries
go assembly
directive set /stockham_DIT/core/INNER_LOOP -PIPELINE_INIT_INTERVAL 0
# Info: Branching solution 'stockham_DIT.v8' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v8/CDesignChecker/design_checker.sh'
# /stockham_DIT/core/INNER_LOOP/PIPELINE_INIT_INTERVAL 0
go extract
# Info: Starting transformation 'loops' on solution 'stockham_DIT.v8' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/stockham_DIT/core/INNER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(56): Loop '/stockham_DIT/core/OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(42): Loop '/stockham_DIT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'stockham_DIT.v8': elapsed time 0.07 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 107, Real ops = 28, Vars = 47 (SOL-21)
# Info: Starting transformation 'memories' on solution 'stockham_DIT.v8' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): I/O-Port Resource '/stockham_DIT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(42): I/O-Port Resource '/stockham_DIT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'stockham_DIT.v8': elapsed time 1.08 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 106, Real ops = 28, Vars = 47 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'stockham_DIT.v8' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'stockham_DIT.v8': elapsed time 0.05 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 106, Real ops = 28, Vars = 47 (SOL-21)
# Info: Starting transformation 'architect' on solution 'stockham_DIT.v8' (SOL-8)
# Design 'stockham_DIT' contains '45' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'stockham_DIT.v8': elapsed time 0.31 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 203, Real ops = 45, Vars = 67 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'stockham_DIT.v8' (SOL-8)
# Warning: Process 'core' has IGNORE_DEPENDENCY_FROM directives (potentially created from ignore_memory_precedence commands).  The command was refined to be dependent on the order of the arguments.  Please verify the correctness of the argument order.  See also the command's documentation. (MEM-52)
# Performing concurrent resource allocation and scheduling on '/stockham_DIT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/stockham_DIT/core/INNER_LOOP' (47 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(56): Prescheduled LOOP '/stockham_DIT/core/OUTER_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(42): Prescheduled LOOP '/stockham_DIT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(42): Prescheduled LOOP '/stockham_DIT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(42): Prescheduled SEQUENTIAL '/stockham_DIT/core' (total length 216596 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(42): Initial schedule of SEQUENTIAL '/stockham_DIT/core': Latency = 216592, Area (Datapath, Register, Total) = 43154.30, 0.00, 43154.30 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(42): Final schedule of SEQUENTIAL '/stockham_DIT/core': Latency = 285712, Area (Datapath, Register, Total) = 34187.05, 0.00, 34187.05 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'stockham_DIT.v8': elapsed time 0.46 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 203, Real ops = 45, Vars = 67 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'stockham_DIT.v8' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/stockham_DIT/core' (CRAAS-1)
# Global signal 'xt:rsc.qa' added to design 'stockham_DIT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.wea' added to design 'stockham_DIT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.da' added to design 'stockham_DIT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.adra' added to design 'stockham_DIT' for component 'xt:rsci' (LIB-3)
# Global signal 'p:rsc.dat' added to design 'stockham_DIT' for component 'p:rsci' (LIB-3)
# Global signal 'g:rsc.dat' added to design 'stockham_DIT' for component 'g:rsci' (LIB-3)
# Global signal 'twiddle:rsc.qb' added to design 'stockham_DIT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.adrb' added to design 'stockham_DIT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'yt:rsc.clken' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
# Global signal 'yt:rsc.q' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
# Global signal 'yt:rsc.radr' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
# Global signal 'yt:rsc.we' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
# Global signal 'yt:rsc.d' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
# Global signal 'yt:rsc.wadr' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
# Global signal 'xt:rsc.triosy.lz' added to design 'stockham_DIT' for component 'xt:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'stockham_DIT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'stockham_DIT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'stockham_DIT' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(42): Input port 'g:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'stockham_DIT.v8': elapsed time 7.66 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 1951, Real ops = 44, Vars = 149 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'stockham_DIT.v8' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'drf(y).smx.lpi#2' for variables 'drf(y).smx.lpi#2, drf(y).smx.lpi#3, drf(y).smx.lpi#3.dfm' (2 registers deleted). (FSM-3)
# Creating shared register 'INNER_LOOP:a.lpi#3.dfm' for variables 'INNER_LOOP:a.lpi#3.dfm, INNER_LOOP:acc#2.psp, INNER_LOOP:w:asn.itm, modulo_dev:_qr.lpi#3.dfm' (3 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'stockham_DIT.v8': elapsed time 1.39 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 662, Real ops = 300, Vars = 169 (SOL-21)
# Info: Starting transformation 'instance' on solution 'stockham_DIT.v8' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'stockham_DIT.v8': elapsed time 1.12 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 656, Real ops = 261, Vars = 520 (SOL-21)
# Info: Starting transformation 'extract' on solution 'stockham_DIT.v8' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v8/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v8/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /stockham_DIT/core/yt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /stockham_DIT/core/yt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v8/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v8/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /stockham_DIT/core/yt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /stockham_DIT/core/yt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'stockham_DIT.v8': elapsed time 6.82 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 651, Real ops = 264, Vars = 174 (SOL-21)
go assembly
directive set /stockham_DIT/core/OUTER_LOOP -PIPELINE_INIT_INTERVAL 3
# Info: Branching solution 'stockham_DIT.v9' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v9/CDesignChecker/design_checker.sh'
# /stockham_DIT/core/OUTER_LOOP/PIPELINE_INIT_INTERVAL 3
go extract
# Info: Starting transformation 'loops' on solution 'stockham_DIT.v9' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/stockham_DIT/core/INNER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(56): Loop '/stockham_DIT/core/OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(42): Loop '/stockham_DIT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'stockham_DIT.v9': elapsed time 0.05 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 107, Real ops = 28, Vars = 47 (SOL-21)
# Info: Starting transformation 'memories' on solution 'stockham_DIT.v9' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): I/O-Port Resource '/stockham_DIT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(42): I/O-Port Resource '/stockham_DIT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'stockham_DIT.v9': elapsed time 1.09 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 106, Real ops = 28, Vars = 47 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'stockham_DIT.v9' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'stockham_DIT.v9': elapsed time 0.04 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 106, Real ops = 28, Vars = 47 (SOL-21)
# Info: Starting transformation 'architect' on solution 'stockham_DIT.v9' (SOL-8)
# Design 'stockham_DIT' contains '69' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'stockham_DIT.v9': elapsed time 0.61 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 278, Real ops = 69, Vars = 76 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'stockham_DIT.v9' (SOL-8)
# Warning: Process 'core' has IGNORE_DEPENDENCY_FROM directives (potentially created from ignore_memory_precedence commands).  The command was refined to be dependent on the order of the arguments.  Please verify the correctness of the argument order.  See also the command's documentation. (MEM-52)
# Performing concurrent resource allocation and scheduling on '/stockham_DIT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(62):   MEMORYREAD "INNER_LOOP:a:read_mem(xt:rsc.@)" ntt.cpp(62,35,19) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(7):   REM "modulo_dev:result:rem" ntt.cpp(7,23,1), delay:  15cy+6.96958, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(64):   MEMORYWRITE "INNER_LOOP:write_mem(xt:rsc.@)" ntt.cpp(64,16,12) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(9):  ntt.cpp(9,0,0): chained data dependency with delay of 0.75 at time 819cy+8.81458 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    from operation MUX "modulo_dev:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    with output variable "modulo_dev:_qr.lpi#2.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):  ntt.cpp(9,60,1): chained data dependency at time 819cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    from operation ACCU "modulo_dev:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    with output variable "modulo_dev:_qr.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(7):  ntt.cpp(7,23,1): chained data dependency at time 803cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(7):    from operation REM "modulo_dev:result:rem" with delay  15cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(7):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(7):    with output variable "modulo_dev:result.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):  ntt.cpp(64,44,1): chained data dependency at time 803cy+2.48 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):    from operation ACCU "INNER_LOOP:acc#2" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):  ntt.cpp(62,35,19): chained data dependency at time 803cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    from operation MUX "INNER_LOOP:a:INNER_LOOP:a:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    with output variable "INNER_LOOP:a.lpi#2.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):  ntt.cpp(62,35,19): chained data dependency at time 802cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    from operation MEMORYREAD "INNER_LOOP:a:read_mem(xt:rsc.@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(1,10,64,1024,1024,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    with output variable "INNER_LOOP:a.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):  ntt.cpp(64,16,12): chained feedback data dependency with delay of 0.75 at time 819cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):    from operation MEMORYWRITE "INNER_LOOP:write_mem(xt:rsc.@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(1,10,64,1024,1024,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):    with output variable "xt:rsc.@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'stockham_DIT.v9': elapsed time 0.63 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 278, Real ops = 69, Vars = 76 (SOL-21)
# Error: Design 'stockham_DIT' could not schedule partition '/stockham_DIT/core' - could not schedule even with unlimited resources
go assembly
directive set /stockham_DIT/core/OUTER_LOOP -PIPELINE_INIT_INTERVAL 0
# Info: Branching solution 'stockham_DIT.v10' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v10/CDesignChecker/design_checker.sh'
# /stockham_DIT/core/OUTER_LOOP/PIPELINE_INIT_INTERVAL 0
directive set /stockham_DIT/core/INNER_LOOP -PIPELINE_INIT_INTERVAL 3
# /stockham_DIT/core/INNER_LOOP/PIPELINE_INIT_INTERVAL 3
go extract
# Info: Starting transformation 'loops' on solution 'stockham_DIT.v10' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/stockham_DIT/core/INNER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(56): Loop '/stockham_DIT/core/OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(42): Loop '/stockham_DIT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'stockham_DIT.v10': elapsed time 0.05 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 107, Real ops = 28, Vars = 47 (SOL-21)
# Info: Starting transformation 'memories' on solution 'stockham_DIT.v10' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): I/O-Port Resource '/stockham_DIT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(42): I/O-Port Resource '/stockham_DIT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'stockham_DIT.v10': elapsed time 1.08 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 106, Real ops = 28, Vars = 47 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'stockham_DIT.v10' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'stockham_DIT.v10': elapsed time 0.05 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 106, Real ops = 28, Vars = 47 (SOL-21)
# Info: Starting transformation 'architect' on solution 'stockham_DIT.v10' (SOL-8)
# Design 'stockham_DIT' contains '45' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'stockham_DIT.v10': elapsed time 0.42 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 207, Real ops = 45, Vars = 68 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'stockham_DIT.v10' (SOL-8)
# Warning: Process 'core' has IGNORE_DEPENDENCY_FROM directives (potentially created from ignore_memory_precedence commands).  The command was refined to be dependent on the order of the arguments.  Please verify the correctness of the argument order.  See also the command's documentation. (MEM-52)
# Performing concurrent resource allocation and scheduling on '/stockham_DIT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(62):   MEMORYREAD "INNER_LOOP:a:read_mem(xt:rsc.@)" ntt.cpp(62,35,19) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(7):   REM "modulo_dev:result:rem" ntt.cpp(7,23,1), delay:  15cy+6.96958, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(64):   MEMORYWRITE "INNER_LOOP:write_mem(xt:rsc.@)" ntt.cpp(64,16,12) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(9):  ntt.cpp(9,0,0): chained data dependency with delay of 0.75 at time 819cy+8.81458 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    from operation MUX "modulo_dev:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    with output variable "modulo_dev:_qr.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):  ntt.cpp(9,60,1): chained data dependency at time 819cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    from operation ACCU "modulo_dev:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(9):    with output variable "modulo_dev:_qr.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(7):  ntt.cpp(7,23,1): chained data dependency at time 803cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(7):    from operation REM "modulo_dev:result:rem" with delay  15cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(7):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(7):    with output variable "modulo_dev:result.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):  ntt.cpp(64,44,1): chained data dependency at time 803cy+2.48 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):    from operation ACCU "INNER_LOOP:acc#2" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):  ntt.cpp(62,35,19): chained data dependency at time 803cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    from operation MUX "INNER_LOOP:a:INNER_LOOP:a:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    with output variable "INNER_LOOP:a.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):  ntt.cpp(62,35,19): chained data dependency at time 802cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    from operation MEMORYREAD "INNER_LOOP:a:read_mem(xt:rsc.@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(1,10,64,1024,1024,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    with output variable "INNER_LOOP:a.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(62):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):  ntt.cpp(64,16,12): chained feedback data dependency with delay of 0.75 at time 819cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):    from operation MEMORYWRITE "INNER_LOOP:write_mem(xt:rsc.@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(1,10,64,1024,1024,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):    with output variable "xt:rsc.@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(64):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'stockham_DIT.v10': elapsed time 0.66 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 207, Real ops = 45, Vars = 68 (SOL-21)
# Error: Design 'stockham_DIT' could not schedule partition '/stockham_DIT/core' - could not schedule even with unlimited resources
go assembly
directive set /stockham_DIT/core/INNER_LOOP -PIPELINE_INIT_INTERVAL 0
# Info: Branching solution 'stockham_DIT.v11' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v11/CDesignChecker/design_checker.sh'
# /stockham_DIT/core/INNER_LOOP/PIPELINE_INIT_INTERVAL 0
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
go libraries
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(18): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(20): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/src/ntt.cpp(75): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(41): Pragma 'hls_design<top>' detected on routine 'stockham_DIT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 3.31 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'stockham_DIT.v12' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(42): Found top design routine 'stockham_DIT' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(42): Synthesizing routine 'stockham_DIT' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(42): Inlining routine 'stockham_DIT' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(5): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(5): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(42): Optimizing block '/stockham_DIT' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/stockham_DIT/core/INNER_LOOP' iterated at most 512 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(42): INOUT port 'twiddle' is only used as an input. (OPT-10)
# Design 'stockham_DIT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v12/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'stockham_DIT.v12': elapsed time 4.63 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 142, Real ops = 25, Vars = 64 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'stockham_DIT.v12' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'stockham_DIT.v12': elapsed time 0.37 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 142, Real ops = 25, Vars = 64 (SOL-21)
go extract
# Info: Starting transformation 'assembly' on solution 'stockham_DIT.v12' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'stockham_DIT.v12': elapsed time 0.20 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 142, Real ops = 25, Vars = 64 (SOL-21)
# Info: Starting transformation 'loops' on solution 'stockham_DIT.v12' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/stockham_DIT/core/INNER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(56): Loop '/stockham_DIT/core/OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(42): Loop '/stockham_DIT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'stockham_DIT.v12': elapsed time 0.05 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 150, Real ops = 25, Vars = 68 (SOL-21)
# Info: Starting transformation 'memories' on solution 'stockham_DIT.v12' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): I/O-Port Resource '/stockham_DIT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(42): I/O-Port Resource '/stockham_DIT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'stockham_DIT.v12': elapsed time 1.15 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 149, Real ops = 25, Vars = 68 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'stockham_DIT.v12' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'stockham_DIT.v12': elapsed time 0.06 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 149, Real ops = 25, Vars = 68 (SOL-21)
# Info: Starting transformation 'architect' on solution 'stockham_DIT.v12' (SOL-8)
# Design 'stockham_DIT' contains '42' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'stockham_DIT.v12': elapsed time 0.33 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 271, Real ops = 42, Vars = 77 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'stockham_DIT.v12' (SOL-8)
# Warning: Process 'core' has IGNORE_DEPENDENCY_FROM directives (potentially created from ignore_memory_precedence commands).  The command was refined to be dependent on the order of the arguments.  Please verify the correctness of the argument order.  See also the command's documentation. (MEM-52)
# Performing concurrent resource allocation and scheduling on '/stockham_DIT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/stockham_DIT/core/INNER_LOOP' (47 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(56): Prescheduled LOOP '/stockham_DIT/core/OUTER_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(42): Prescheduled LOOP '/stockham_DIT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(42): Prescheduled LOOP '/stockham_DIT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(42): Prescheduled SEQUENTIAL '/stockham_DIT/core' (total length 24067 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(42): Initial schedule of SEQUENTIAL '/stockham_DIT/core': Latency = 24062, Area (Datapath, Register, Total) = 43166.93, 0.00, 43166.93 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(42): Final schedule of SEQUENTIAL '/stockham_DIT/core': Latency = 31742, Area (Datapath, Register, Total) = 34199.68, 0.00, 34199.68 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'stockham_DIT.v12': elapsed time 0.50 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 271, Real ops = 42, Vars = 77 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'stockham_DIT.v12' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/stockham_DIT/core' (CRAAS-1)
# Global signal 'xt:rsc.qa' added to design 'stockham_DIT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.wea' added to design 'stockham_DIT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.da' added to design 'stockham_DIT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.adra' added to design 'stockham_DIT' for component 'xt:rsci' (LIB-3)
# Global signal 'p:rsc.dat' added to design 'stockham_DIT' for component 'p:rsci' (LIB-3)
# Global signal 'g:rsc.dat' added to design 'stockham_DIT' for component 'g:rsci' (LIB-3)
# Global signal 'twiddle:rsc.qb' added to design 'stockham_DIT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.adrb' added to design 'stockham_DIT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'yt:rsc.clken' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
# Global signal 'yt:rsc.q' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
# Global signal 'yt:rsc.radr' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
# Global signal 'yt:rsc.we' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
# Global signal 'yt:rsc.d' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
# Global signal 'yt:rsc.wadr' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
# Global signal 'xt:rsc.triosy.lz' added to design 'stockham_DIT' for component 'xt:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'stockham_DIT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'stockham_DIT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'stockham_DIT' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(42): Input port 'g:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'stockham_DIT.v12': elapsed time 9.52 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 1959, Real ops = 41, Vars = 158 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'stockham_DIT.v12' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'INNER_LOOP:a.lpi#3.dfm' for variables 'INNER_LOOP:a.lpi#3.dfm, INNER_LOOP:acc#2.psp, INNER_LOOP:w:asn.itm, modulo_dev:_qr.lpi#3.dfm' (3 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'stockham_DIT.v12': elapsed time 1.72 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 674, Real ops = 356, Vars = 182 (SOL-21)
# Info: Starting transformation 'instance' on solution 'stockham_DIT.v12' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'stockham_DIT.v12': elapsed time 1.13 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 675, Real ops = 315, Vars = 540 (SOL-21)
# Info: Starting transformation 'extract' on solution 'stockham_DIT.v12' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v12/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v12/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /stockham_DIT/core/yt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /stockham_DIT/core/yt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v12/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v12/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /stockham_DIT/core/yt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /stockham_DIT/core/yt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'stockham_DIT.v12': elapsed time 7.19 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 666, Real ops = 316, Vars = 183 (SOL-21)
go assembly
directive set /stockham_DIT/core/INNER_LOOP -UNROLL 2
# Info: Branching solution 'stockham_DIT.v13' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v13/CDesignChecker/design_checker.sh'
# /stockham_DIT/core/INNER_LOOP/UNROLL 2
go extract
# Info: Starting transformation 'loops' on solution 'stockham_DIT.v13' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/stockham_DIT/core/INNER_LOOP' is being partially unrolled 2 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(56): Loop '/stockham_DIT/core/OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(42): Loop '/stockham_DIT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'stockham_DIT.v13': elapsed time 1.61 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 214, Real ops = 42, Vars = 78 (SOL-21)
# Info: Starting transformation 'memories' on solution 'stockham_DIT.v13' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): I/O-Port Resource '/stockham_DIT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(42): I/O-Port Resource '/stockham_DIT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'stockham_DIT.v13': elapsed time 1.28 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 217, Real ops = 42, Vars = 78 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'stockham_DIT.v13' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'stockham_DIT.v13': elapsed time 0.07 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 217, Real ops = 42, Vars = 78 (SOL-21)
# Info: Starting transformation 'architect' on solution 'stockham_DIT.v13' (SOL-8)
# Design 'stockham_DIT' contains '76' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'stockham_DIT.v13': elapsed time 0.45 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 382, Real ops = 76, Vars = 94 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'stockham_DIT.v13' (SOL-8)
# Warning: Process 'core' has IGNORE_DEPENDENCY_FROM directives (potentially created from ignore_memory_precedence commands).  The command was refined to be dependent on the order of the arguments.  Please verify the correctness of the argument order.  See also the command's documentation. (MEM-52)
# Performing concurrent resource allocation and scheduling on '/stockham_DIT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/stockham_DIT/core/INNER_LOOP' (93 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(56): Prescheduled LOOP '/stockham_DIT/core/OUTER_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(42): Prescheduled LOOP '/stockham_DIT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(42): Prescheduled LOOP '/stockham_DIT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(42): Prescheduled SEQUENTIAL '/stockham_DIT/core' (total length 23811 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(42): Initial schedule of SEQUENTIAL '/stockham_DIT/core': Latency = 23806, Area (Datapath, Register, Total) = 43789.09, 0.00, 43789.09 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(42): Final schedule of SEQUENTIAL '/stockham_DIT/core': Latency = 31742, Area (Datapath, Register, Total) = 34781.25, 0.00, 34781.25 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'stockham_DIT.v13': elapsed time 0.66 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 382, Real ops = 76, Vars = 94 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'stockham_DIT.v13' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/stockham_DIT/core' (CRAAS-1)
# Global signal 'xt:rsc.qa' added to design 'stockham_DIT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.wea' added to design 'stockham_DIT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.da' added to design 'stockham_DIT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.adra' added to design 'stockham_DIT' for component 'xt:rsci' (LIB-3)
# Global signal 'p:rsc.dat' added to design 'stockham_DIT' for component 'p:rsci' (LIB-3)
# Global signal 'g:rsc.dat' added to design 'stockham_DIT' for component 'g:rsci' (LIB-3)
# Global signal 'twiddle:rsc.qb' added to design 'stockham_DIT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.adrb' added to design 'stockham_DIT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'yt:rsc.clken' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
# Global signal 'yt:rsc.q' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
# Global signal 'yt:rsc.radr' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
# Global signal 'yt:rsc.we' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
# Global signal 'yt:rsc.d' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
# Global signal 'yt:rsc.wadr' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
# Global signal 'xt:rsc.triosy.lz' added to design 'stockham_DIT' for component 'xt:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'stockham_DIT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'stockham_DIT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'stockham_DIT' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(42): Input port 'g:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'stockham_DIT.v13': elapsed time 9.82 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 3611, Real ops = 64, Vars = 179 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'stockham_DIT.v13' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'drf(y).smx.lpi#3.dfm' for variables 'drf(y).smx.lpi#3.dfm, drf(y).smx.lpi#3.dfm#1, drf(y).smx.lpi#3' (2 registers deleted). (FSM-3)
# Creating shared register 'INNER_LOOP-1:acc#2.psp' for variables 'INNER_LOOP-1:acc#2.psp, INNER_LOOP-2:acc#2.psp, INNER_LOOP:a#1.lpi#3.dfm, INNER_LOOP:a.lpi#3.dfm, modulo_dev:_qr#1.lpi#3.dfm' (4 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'stockham_DIT.v13': elapsed time 2.87 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 1040, Real ops = 489, Vars = 213 (SOL-21)
# Info: Starting transformation 'instance' on solution 'stockham_DIT.v13' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'stockham_DIT.v13': elapsed time 1.54 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 1009, Real ops = 437, Vars = 812 (SOL-21)
# Info: Starting transformation 'extract' on solution 'stockham_DIT.v13' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v13/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v13/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /stockham_DIT/core/yt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /stockham_DIT/core/yt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v13/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v13/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /stockham_DIT/core/yt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /stockham_DIT/core/yt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'stockham_DIT.v13': elapsed time 8.17 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 1005, Real ops = 440, Vars = 217 (SOL-21)
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
go libraries
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(18): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(20): last line of file ends without a newline (CRD-1)
# Error: $PROJECT_HOME/src/ntt.cpp(57): identifier "n" is undefined (CRD-20)
# Warning: $PROJECT_HOME/src/ntt.cpp(75): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(41): Pragma 'hls_design<top>' detected on routine 'stockham_DIT' (CIN-6)
# Error: Compilation aborted (CIN-5)
# Info: Completed transformation 'new' on solution 'solution.v2': elapsed time 3.36 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/src/ntt.cpp' saved
go libraries
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(18): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(20): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/src/ntt.cpp(75): last line of file ends without a newline (CRD-1)
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v3' at state 'new' (PRJ-2)
# $PROJECT_HOME/src/ntt.cpp(41): Pragma 'hls_design<top>' detected on routine 'stockham_DIT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 4.26 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'stockham_DIT.v14' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(42): Found top design routine 'stockham_DIT' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(42): Synthesizing routine 'stockham_DIT' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(42): Inlining routine 'stockham_DIT' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(5): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(5): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(42): Optimizing block '/stockham_DIT' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/stockham_DIT/core/INNER_LOOP' iterated at most 512 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(56): Loop '/stockham_DIT/core/OUTER_LOOP' iterated at most 9 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(42): INOUT port 'twiddle' is only used as an input. (OPT-10)
# Design 'stockham_DIT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v14/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'stockham_DIT.v14': elapsed time 2.78 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 99, Real ops = 28, Vars = 43 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'stockham_DIT.v14' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'stockham_DIT.v14': elapsed time 0.36 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 99, Real ops = 28, Vars = 43 (SOL-21)
go extract
# Info: Starting transformation 'assembly' on solution 'stockham_DIT.v14' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'stockham_DIT.v14': elapsed time 0.16 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 99, Real ops = 28, Vars = 43 (SOL-21)
# Info: Starting transformation 'loops' on solution 'stockham_DIT.v14' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/stockham_DIT/core/INNER_LOOP' is being partially unrolled 2 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(56): Loop '/stockham_DIT/core/OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(42): Loop '/stockham_DIT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'stockham_DIT.v14': elapsed time 1.24 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 168, Real ops = 45, Vars = 58 (SOL-21)
# Info: Starting transformation 'memories' on solution 'stockham_DIT.v14' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): I/O-Port Resource '/stockham_DIT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(42): I/O-Port Resource '/stockham_DIT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'stockham_DIT.v14': elapsed time 1.25 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 171, Real ops = 45, Vars = 58 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'stockham_DIT.v14' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'stockham_DIT.v14': elapsed time 0.05 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 171, Real ops = 45, Vars = 58 (SOL-21)
# Info: Starting transformation 'architect' on solution 'stockham_DIT.v14' (SOL-8)
# Design 'stockham_DIT' contains '79' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'stockham_DIT.v14': elapsed time 0.43 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 318, Real ops = 79, Vars = 84 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'stockham_DIT.v14' (SOL-8)
# Warning: Process 'core' has IGNORE_DEPENDENCY_FROM directives (potentially created from ignore_memory_precedence commands).  The command was refined to be dependent on the order of the arguments.  Please verify the correctness of the argument order.  See also the command's documentation. (MEM-52)
# Performing concurrent resource allocation and scheduling on '/stockham_DIT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/stockham_DIT/core/INNER_LOOP' (93 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(56): Prescheduled LOOP '/stockham_DIT/core/OUTER_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(42): Prescheduled LOOP '/stockham_DIT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(42): Prescheduled LOOP '/stockham_DIT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(42): Prescheduled SEQUENTIAL '/stockham_DIT/core' (total length 214292 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(42): Initial schedule of SEQUENTIAL '/stockham_DIT/core': Latency = 214288, Area (Datapath, Register, Total) = 43767.97, 0.00, 43767.97 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(42): Final schedule of SEQUENTIAL '/stockham_DIT/core': Latency = 285712, Area (Datapath, Register, Total) = 34768.62, 0.00, 34768.62 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'stockham_DIT.v14': elapsed time 0.68 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 318, Real ops = 79, Vars = 84 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'stockham_DIT.v14' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/stockham_DIT/core' (CRAAS-1)
# Global signal 'xt:rsc.qa' added to design 'stockham_DIT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.wea' added to design 'stockham_DIT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.da' added to design 'stockham_DIT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.adra' added to design 'stockham_DIT' for component 'xt:rsci' (LIB-3)
# Global signal 'p:rsc.dat' added to design 'stockham_DIT' for component 'p:rsci' (LIB-3)
# Global signal 'g:rsc.dat' added to design 'stockham_DIT' for component 'g:rsci' (LIB-3)
# Global signal 'twiddle:rsc.qb' added to design 'stockham_DIT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.adrb' added to design 'stockham_DIT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'yt:rsc.clken' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
# Global signal 'yt:rsc.q' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
# Global signal 'yt:rsc.radr' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
# Global signal 'yt:rsc.we' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
# Global signal 'yt:rsc.d' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
# Global signal 'yt:rsc.wadr' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
# Global signal 'xt:rsc.triosy.lz' added to design 'stockham_DIT' for component 'xt:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'stockham_DIT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'stockham_DIT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'stockham_DIT' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(42): Input port 'g:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'stockham_DIT.v14': elapsed time 8.61 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 3601, Real ops = 67, Vars = 170 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'stockham_DIT.v14' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'drf(y).smx.lpi#3.dfm' for variables 'drf(y).smx.lpi#3.dfm, drf(y).smx.lpi#3.dfm#1, drf(y).smx.lpi#3, drf(y).smx.lpi#2' (3 registers deleted). (FSM-3)
# Creating shared register 'INNER_LOOP-1:acc#2.psp' for variables 'INNER_LOOP-1:acc#2.psp, INNER_LOOP-2:acc#2.psp, INNER_LOOP:a#1.lpi#3.dfm, INNER_LOOP:a.lpi#3.dfm, modulo_dev:_qr#1.lpi#3.dfm' (4 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'stockham_DIT.v14': elapsed time 2.86 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 964, Real ops = 410, Vars = 197 (SOL-21)
# Info: Starting transformation 'instance' on solution 'stockham_DIT.v14' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'stockham_DIT.v14': elapsed time 1.60 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 988, Real ops = 380, Vars = 790 (SOL-21)
# Info: Starting transformation 'extract' on solution 'stockham_DIT.v14' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v14/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v14/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /stockham_DIT/core/yt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /stockham_DIT/core/yt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v14/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v14/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /stockham_DIT/core/yt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /stockham_DIT/core/yt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'stockham_DIT.v14': elapsed time 8.61 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 978, Real ops = 378, Vars = 205 (SOL-21)
go assembly
directive set /stockham_DIT/xt:rsc -INTERLEAVE 32
# Info: Branching solution 'stockham_DIT.v15' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v15/CDesignChecker/design_checker.sh'
# /stockham_DIT/xt:rsc/INTERLEAVE 32
directive set /stockham_DIT/twiddle:rsc -INTERLEAVE 32
# /stockham_DIT/twiddle:rsc/INTERLEAVE 32
directive set /stockham_DIT/core/yt:rsc -INTERLEAVE 32
# /stockham_DIT/core/yt:rsc/INTERLEAVE 32
directive set /stockham_DIT/core/INNER_LOOP -UNROLL 8
# /stockham_DIT/core/INNER_LOOP/UNROLL 8
go extract
# Info: Starting transformation 'loops' on solution 'stockham_DIT.v15' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/stockham_DIT/core/INNER_LOOP' is being partially unrolled 8 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(56): Loop '/stockham_DIT/core/OUTER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(42): Loop '/stockham_DIT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'stockham_DIT.v15': elapsed time 2.75 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 513, Real ops = 149, Vars = 109 (SOL-21)
# Info: Starting transformation 'memories' on solution 'stockham_DIT.v15' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(44): Resource '/stockham_DIT/core/yt:rsc' split into 1 x 32 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc(0)(0)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc(0)(1)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc(0)(2)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc(0)(3)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc(0)(4)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc(0)(5)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc(0)(6)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc(0)(7)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc(0)(8)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc(0)(9)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc(0)(10)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc(0)(11)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc(0)(12)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc(0)(13)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc(0)(14)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc(0)(15)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc(0)(16)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc(0)(17)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc(0)(18)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc(0)(19)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc(0)(20)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc(0)(21)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc(0)(22)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc(0)(23)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc(0)(24)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc(0)(25)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc(0)(26)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc(0)(27)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc(0)(28)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc(0)(29)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc(0)(30)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(44): Memory Resource '/stockham_DIT/core/yt:rsc(0)(31)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Resource '/stockham_DIT/xt:rsc' split into 1 x 32 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc(0)(16)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc(0)(17)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc(0)(18)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc(0)(19)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc(0)(20)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc(0)(21)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc(0)(22)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc(0)(23)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc(0)(24)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc(0)(25)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc(0)(26)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc(0)(27)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc(0)(28)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc(0)(29)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc(0)(30)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/xt:rsc(0)(31)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): I/O-Port Resource '/stockham_DIT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(42): I/O-Port Resource '/stockham_DIT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(42): Resource '/stockham_DIT/twiddle:rsc' split into 1 x 32 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc(0)(8)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc(0)(9)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc(0)(10)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc(0)(11)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc(0)(12)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc(0)(13)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc(0)(14)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc(0)(15)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc(0)(16)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc(0)(17)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc(0)(18)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc(0)(19)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc(0)(20)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc(0)(21)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc(0)(22)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc(0)(23)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc(0)(24)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc(0)(25)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc(0)(26)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc(0)(27)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc(0)(28)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc(0)(29)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc(0)(30)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(42): Memory Resource '/stockham_DIT/twiddle:rsc(0)(31)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'stockham_DIT.v15': elapsed time 19.40 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 3852, Real ops = 149, Vars = 312 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'stockham_DIT.v15' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'stockham_DIT.v15': elapsed time 0.58 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 3852, Real ops = 149, Vars = 312 (SOL-21)
# Info: Starting transformation 'architect' on solution 'stockham_DIT.v15' (SOL-8)
# Info: Running transformation 'architect' on solution 'stockham_DIT.v15': elapsed time 23.02 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Design 'stockham_DIT' contains '2401' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'stockham_DIT.v15': elapsed time 26.41 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 12269, Real ops = 2401, Vars = 1348 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'stockham_DIT.v15' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/stockham_DIT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 24.08 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/stockham_DIT/core/INNER_LOOP' (369 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(56): Prescheduled LOOP '/stockham_DIT/core/OUTER_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(42): Prescheduled LOOP '/stockham_DIT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(42): Prescheduled LOOP '/stockham_DIT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(42): Prescheduled SEQUENTIAL '/stockham_DIT/core' (total length 212564 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(42): Initial schedule of SEQUENTIAL '/stockham_DIT/core': Latency = 212560, Area (Datapath, Register, Total) = 71828.77, 0.00, 71828.77 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 47.89 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 72.74 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 102.75 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 126.63 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: $PROJECT_HOME/src/ntt.cpp(42): Final schedule of SEQUENTIAL '/stockham_DIT/core': Latency = 285712, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-12)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 149.91 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 173.71 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 197.48 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 227.36 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 257.36 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 281.19 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 304.98 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 328.73 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 352.65 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 381.86 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 411.87 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 435.71 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 459.50 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 482.79 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 506.33 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 536.34 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 559.68 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 582.29 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 605.97 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 629.27 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 659.27 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 683.02 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 704.76 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 726.56 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 753.04 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 783.05 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 806.98 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 830.68 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 853.58 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 876.94 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 906.94 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 930.91 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 954.92 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 979.04 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 1002.96 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 1031.48 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 1061.58 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 1085.55 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 1109.57 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 1133.56 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 1157.49 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 1186.15 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 1216.16 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 1240.02 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 1263.97 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 1287.81 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 1311.60 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 1340.71 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 1370.71 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 1394.59 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 1418.53 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 1442.46 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 1466.47 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 1495.26 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 1525.26 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 1549.19 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 1573.12 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 1597.13 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 1621.07 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 1649.78 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 1679.79 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 1703.69 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 1727.67 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 1751.57 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 1775.58 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 1804.35 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 1834.35 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 1858.27 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 1882.20 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 1906.20 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 1930.20 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 1958.83 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 1988.83 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 2012.61 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 2036.64 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 2060.59 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 2084.58 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 2113.38 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 2143.39 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 2167.09 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 2191.01 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 2214.95 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 2238.94 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 2268.02 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 2298.03 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 2322.00 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 2345.94 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 2369.85 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 2393.80 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 2422.59 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 2452.59 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 2476.46 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 2500.31 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 2524.12 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 2548.00 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 2577.17 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 2607.17 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 2631.09 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 2655.05 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 2679.00 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 2702.90 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 2731.75 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'stockham_DIT.v15': elapsed time 2761.76 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Optimized LOOP '/stockham_DIT/core/INNER_LOOP': Latency = 294928, Area (Datapath, Register, Total) = 62636.80, 0.00, 62636.80 (CRAAS-18)
