INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/wip/wip.gen/sources_1/ip/delayLineBRAM/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/wip/wip.gen/sources_1/ip/LUT_1/sim/LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/wip/wip.gen/sources_1/ip/rgb2ycbcr_0_4/src/delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/wip/wip.gen/sources_1/ip/rgb2ycbcr_0_4/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/wip/wip.gen/sources_1/ip/rgb2ycbcr_0_4/src/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/wip/wip.gen/sources_1/ip/rgb2ycbcr_0_4/sim/rgb2ycbcr_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/wip/wip.srcs/sources_1/imports/sources_1/new/accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/wip/wip.srcs/sources_1/new/bounding_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bounding_box
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/wip/wip.srcs/sources_1/new/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/wip/wip.srcs/sources_1/new/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/wip/wip.srcs/sources_1/imports/new/delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line
WARNING: [VRFC 10-3609] overwriting previous definition of module 'delay_line' [C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/wip/wip.srcs/sources_1/imports/new/delay_line.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/wip/wip.srcs/sources_1/new/dilation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dilation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/wip/wip.srcs/sources_1/imports/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/wip/wip.srcs/sources_1/new/erosion5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module erosion5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/wip/wip.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/wip/wip.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/wip/wip.srcs/sources_1/new/mean3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mean3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/wip/wip.srcs/sources_1/new/median5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/wip/wip.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/wip/wip.srcs/sources_1/imports/sources_1/imports/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
WARNING: [VRFC 10-3609] overwriting previous definition of module 'register' [C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/wip/wip.srcs/sources_1/imports/sources_1/imports/new/register.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/wip/wip.srcs/sources_1/new/tresholding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tresholding
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/wip/wip.srcs/sources_1/new/vis_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vis_box
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/wip/wip.srcs/sources_1/new/vis_centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vis_centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/wip/wip.srcs/sources_1/new/vis_centroid_circle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vis_centroid_circle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/wip/wip.srcs/sources_1/new/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/wip/wip.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
