[EFX-0000 INFO] Efinix FPGA Synthesis.
[EFX-0000 INFO] Version: 2021.2.323
[EFX-0000 INFO] Compiled: Dec 15 2021.
[EFX-0000 INFO] 
[EFX-0000 INFO] Copyright (C) 2013 - 2021 Efinix Inc. All rights reserved.

INFO: Read project database "C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/mipi_loopback.xml"
INFO: ***** Beginning Analysis ... *****
INFO: default VHDL library search path is now "C:/Efinity/2021.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
-- Analyzing Verilog file 'C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\debug_top.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\fifo.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v' (VERI-1482)
C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v(44): WARNING: redeclaration of ANSI port 'video_vsync_o' is not allowed (VERI-1372)
C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v(45): WARNING: redeclaration of ANSI port 'video_hsync_o' is not allowed (VERI-1372)
C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v(46): WARNING: redeclaration of ANSI port 'video_hsync_o_2' is not allowed (VERI-1372)
C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v(135): WARNING: redeclaration of ANSI port 'red_o' is not allowed (VERI-1372)
C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v(136): WARNING: redeclaration of ANSI port 'green_o' is not allowed (VERI-1372)
C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v(137): WARNING: redeclaration of ANSI port 'blue_o' is not allowed (VERI-1372)
-- Analyzing Verilog file 'C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\sw_counter.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\memory.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\mipi_loopback_top.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\true_dual_port _ram.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\uart.vhd' (VHDL-1481)
-- Restoring VHDL unit 'ieee.std_logic_1164' from file 'C:/Efinity/2021.2/sim_models/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vdb' (VHDL-1493)
-- Restoring VHDL unit 'std.standard' from file 'C:/Efinity/2021.2/sim_models/vhdl/packages/vhdl_2008/std/standard.vdb' (VHDL-1493)
-- Restoring VHDL unit 'std.textio' from file 'C:/Efinity/2021.2/sim_models/vhdl/packages/vhdl_2008/std/textio.vdb' (VHDL-1493)
C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\uart.vhd(28): INFO: analyzing entity 'uart' (VHDL-1012)
C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\uart.vhd(49): INFO: analyzing architecture 'logic' (VHDL-1010)
INFO: Analysis took 0.0261821 seconds.
INFO: 	Analysis took 0.03125 seconds (approximately) in total CPU time.
INFO: Analysis virtual memory usage: begin = 57.768 MB, end = 60.304 MB, delta = 2.536 MB
INFO: 	Analysis peak virtual memory usage = 109.124 MB
INFO: Analysis resident set memory usage: begin = 58.192 MB, end = 63.936 MB, delta = 5.744 MB
INFO: 	Analysis peak resident set memory usage = 63.936 MB
INFO: ***** Ending Analysis ... *****
INFO: ***** Beginning Elaboration ... *****
C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\mipi_loopback_top.v(1): INFO: compiling module 'mipi_loopback_top' (VERI-1018)
C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v(2): INFO: compiling module 'video_gen(syncPulse_h=80,backPorch_h=50,activeVideo_h=640,frontPorch_h=50,syncPulse_v=80,backPorch_v=5,activeVideo_v=480,frontPorch_v=5)' (VERI-1018)
C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v(143): WARNING: expression size 32 truncated to fit in target size 10 (VERI-1209)
C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v(149): WARNING: expression size 32 truncated to fit in target size 10 (VERI-1209)
C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v(182): WARNING: expression size 16 truncated to fit in target size 8 (VERI-1209)
C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v(179): WARNING: net 'buffer1[23]' does not have a driver (VDB-1002)
C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\mipi_loopback_top.v(84): WARNING: actual bit length 4 differs from formal bit length 2 for port 'video_pattern' (VERI-1330)
C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\mipi_loopback_top.v(91): WARNING: actual bit length 5 differs from formal bit length 8 for port 'red_o' (VERI-1330)
C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\mipi_loopback_top.v(92): WARNING: actual bit length 6 differs from formal bit length 8 for port 'green_o' (VERI-1330)
C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\mipi_loopback_top.v(93): WARNING: actual bit length 5 differs from formal bit length 8 for port 'blue_o' (VERI-1330)
C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\mipi_loopback_top.v(109): WARNING: expression size 27 truncated to fit in target size 26 (VERI-1209)
C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\mipi_loopback_top.v(123): WARNING: expression size 65 truncated to fit in target size 64 (VERI-1209)
C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\mipi_loopback_top.v(62): WARNING: net 'video_pattern[1]' does not have a driver (VDB-1002)
C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\mipi_loopback_top.v(103): WARNING: net 'valid_data' does not have a driver (VDB-1002)
INFO: Elaboration took 0.0094637 seconds.
INFO: 	Elaboration took 0 seconds (approximately) in total CPU time.
INFO: Elaboration virtual memory usage: begin = 60.304 MB, end = 61.464 MB, delta = 1.16 MB
INFO: 	Elaboration peak virtual memory usage = 109.124 MB
INFO: Elaboration resident set memory usage: begin = 63.944 MB, end = 66.036 MB, delta = 2.092 MB
INFO: 	Elaboration peak resident set memory usage = 66.036 MB
INFO: ***** Ending Elaboration ... *****
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
INFO: ***** Beginning Reading Mapping Library ... *****
-- Analyzing Verilog file 'C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v' (VERI-1482)
C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v(6): INFO: compiling module 'EFX_ADD' (VERI-1018)
C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v(19): INFO: compiling module 'EFX_FF' (VERI-1018)
C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v(36): INFO: compiling module 'EFX_COMB4' (VERI-1018)
C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v(46): INFO: compiling module 'EFX_GBUFCE' (VERI-1018)
C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v(55): INFO: compiling module 'EFX_IDDR' (VERI-1018)
C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v(69): INFO: compiling module 'EFX_ODDR' (VERI-1018)
C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v(85): INFO: compiling module 'EFX_IOBUF' (VERI-1018)
C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v(97): INFO: compiling module 'EFX_LUT4' (VERI-1018)
C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v(105): INFO: compiling module 'EFX_MULT' (VERI-1018)
C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v(140): INFO: compiling module 'EFX_DSP48' (VERI-1018)
C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v(196): INFO: compiling module 'EFX_DSP24' (VERI-1018)
C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v(249): INFO: compiling module 'EFX_DSP12' (VERI-1018)
C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v(302): INFO: compiling module 'EFX_RAM_4K' (VERI-1018)
C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v(362): INFO: compiling module 'EFX_RAM_5K' (VERI-1018)
C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v(434): INFO: compiling module 'EFX_DPRAM_5K' (VERI-1018)
C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v(539): INFO: compiling module 'RAMB5' (VERI-1018)
C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v(601): INFO: compiling module 'EFX_RAM_10K' (VERI-1018)
C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v(693): INFO: compiling module 'EFX_RAM10' (VERI-1018)
C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v(794): INFO: compiling module 'EFX_DPRAM10' (VERI-1018)
C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v(924): INFO: compiling module 'EFX_SRL8' (VERI-1018)
INFO: Reading Mapping Library took 0.0127684 seconds.
INFO: 	Reading Mapping Library took 0.015625 seconds (approximately) in total CPU time.
INFO: Reading Mapping Library virtual memory usage: begin = 61.944 MB, end = 61.944 MB, delta = 0 MB
INFO: 	Reading Mapping Library peak virtual memory usage = 109.124 MB
INFO: Reading Mapping Library resident set memory usage: begin = 66.64 MB, end = 66.66 MB, delta = 0.02 MB
INFO: 	Reading Mapping Library peak resident set memory usage = 66.66 MB
INFO: ***** Ending Reading Mapping Library ... *****
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "mipi_loopback_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "video_gen(syncPulse_h=80,backPorch_h=50,activeVideo_h=640,frontPorch_h=50,syncPulse_v=80,backPorch_v=5,activeVideo_v=480,frontPorch_v=5)" begin
[EFX-0200 WARNING] Removing redundant signal : video_pattern[1]. (C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v:5)
[EFX-0200 WARNING] Removing redundant signal : video_pattern[0]. (C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v:5)
[EFX-0200 WARNING] Removing redundant signal : video_vsync. (C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v:42)
[EFX-0200 WARNING] Removing redundant signal : video_valid_v. (C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v:42)
[EFX-0200 WARNING] Removing redundant signal : buffer1[63]. (C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v:179)
[EFX-0200 WARNING] Removing redundant signal : buffer1[62]. (C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v:179)
[EFX-0200 WARNING] Removing redundant signal : buffer1[61]. (C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v:179)
[EFX-0200 WARNING] Removing redundant signal : buffer1[60]. (C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v:179)
[EFX-0200 WARNING] Removing redundant signal : buffer1[59]. (C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v:179)
[EFX-0200 WARNING] Removing redundant signal : buffer1[58]. (C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v:179)
[EFX-0200 WARNING] Removing redundant signal : buffer1[57]. (C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v:179)
[EFX-0200 WARNING] Removing redundant signal : buffer1[56]. (C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v:179)
[EFX-0200 WARNING] Removing redundant signal : buffer1[55]. (C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v:179)
[EFX-0200 WARNING] Removing redundant signal : buffer1[54]. (C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v:179)
[EFX-0200 WARNING] Removing redundant signal : buffer1[53]. (C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v:179)
[EFX-0200 WARNING] Removing redundant signal : buffer1[52]. (C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v:179)
[EFX-0200 WARNING] Removing redundant signal : buffer1[51]. (C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v:179)
[EFX-0200 WARNING] Removing redundant signal : buffer1[50]. (C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v:179)
[EFX-0200 WARNING] Removing redundant signal : buffer1[49]. (C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v:179)
[EFX-0200 WARNING] Removing redundant signal : buffer1[48]. (C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v:179)
[EFX-0200 WARNING] The above message was generated too many times, subsequent similar messages will be muted.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'buffer1[23]'. (C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v:179)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'buffer1[22]'. (C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v:179)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'buffer1[21]'. (C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v:179)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'buffer1[20]'. (C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v:179)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'buffer1[19]'. (C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v:179)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'buffer1[18]'. (C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v:179)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'buffer1[17]'. (C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v:179)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'buffer1[16]'. (C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v:179)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'buffer1[15]'. (C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v:179)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'buffer1[14]'. (C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v:179)
[EFX-0201 WARNING] The above message was generated too many times, subsequent similar messages will be muted.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "video_gen(syncPulse_h=80,backPorch_h=50,activeVideo_h=640,frontPorch_h=50,syncPulse_v=80,backPorch_v=5,activeVideo_v=480,frontPorch_v=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mipi_loopback_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mipi_loopback_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network tx_vga_clk with 84 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 40 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 162, ed: 516, lv: 5, pw: 253.59
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 83 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
INFO: ***** Beginning VDB Netlist Checker ... *****
WARNING: Input/Inout Port sw4 is unconnected and will be removed
WARNING: Input/Inout Port sw5 is unconnected and will be removed
WARNING: Input/Inout Port tx_pixel_clk is unconnected and will be removed
INFO: Found 3 warnings in the post-synthesis netlist.
INFO: VDB Netlist Checker took 0.0010599 seconds.
INFO: 	VDB Netlist Checker took 0 seconds (approximately) in total CPU time.
INFO: VDB Netlist Checker virtual memory usage: begin = 76.132 MB, end = 76.132 MB, delta = 0 MB
INFO: 	VDB Netlist Checker peak virtual memory usage = 109.124 MB
INFO: VDB Netlist Checker resident set memory usage: begin = 82.644 MB, end = 82.688 MB, delta = 0.044 MB
INFO: 	VDB Netlist Checker peak resident set memory usage = 102.012 MB
INFO: ***** Ending VDB Netlist Checker ... *****
-- Writing netlist 'mipi_loopback_top' to Verilog file 'C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/outflow/mipi_loopback.map.v' (VDB-1030)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	121
[EFX-0000 INFO] EFX_FF          : 	57
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
