INFO: [VRFC 10-2263] Analyzing Verilog file "/local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step2/project1_step2/workdir/project_1_step_2/project_1_step_2.sim/sim_1/synth/timing/xsim/testbench_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpadd_mult
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step2/project1_step2/workdir/verilog_input/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
