// Seed: 4004531624
module module_0 (
    input uwire id_0,
    output wor id_1,
    input tri0 id_2,
    output wand id_3,
    output tri1 id_4,
    input wire id_5,
    input supply0 id_6
    , id_12,
    input tri0 id_7,
    output tri1 id_8,
    output wand id_9,
    output tri0 id_10
);
  wire id_13;
  wire id_14;
  wire id_15, id_16;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    input wor id_2,
    input supply1 id_3,
    output wand id_4,
    output logic id_5,
    output tri1 id_6,
    output tri id_7,
    input wor id_8,
    output wire id_9,
    input tri0 id_10,
    input tri id_11,
    input wand id_12,
    input wand id_13,
    input uwire id_14,
    inout tri0 id_15,
    input supply1 id_16,
    output wand id_17,
    input uwire id_18,
    input wand id_19,
    output uwire id_20
);
  always id_5 <= #id_19 1;
  module_0(
      id_19, id_15, id_14, id_9, id_0, id_3, id_14, id_18, id_0, id_15, id_9
  );
endmodule
