# Welcome to My GitHub Profile! ğŸ‘‹

Hi, Iâ€™m [@chanchaltiwari01](https://github.com/chanchaltiwari01)

## About Me

- ğŸ‘€ Iâ€™m interested in VLSI Design.
- ğŸŒ± Iâ€™m currently learning Verilog, SystemVerilog, UVM, AMBA, and PCIe.
- ğŸ’ï¸ Iâ€™m looking to collaborate on my project involving an ABP to AHP bridge.

## How to Reach Me

Feel free to reach out to me via [Email](mailto:chanchaltiwari056@gmail.com) or connect with me on [LinkedIn](#).

## Pronouns

- ğŸ˜„ Pronouns: HE/HIM
