#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Apr 25 23:19:05 2024
# Process ID: 3028
# Current directory: D:/315/uwu2/fun/project_1/project_1.runs/design_1_axi_stream_morphing_0_0_synth_1
# Command line: vivado.exe -log design_1_axi_stream_morphing_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_stream_morphing_0_0.tcl
# Log file: D:/315/uwu2/fun/project_1/project_1.runs/design_1_axi_stream_morphing_0_0_synth_1/design_1_axi_stream_morphing_0_0.vds
# Journal file: D:/315/uwu2/fun/project_1/project_1.runs/design_1_axi_stream_morphing_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_axi_stream_morphing_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/315/uwu2/fun/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_axi_stream_morphing_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2132
WARNING: [Synth 8-1958] event expressions must result in a singular type [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_config_axi_lite_interface_verilog.v:240]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1111.840 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_stream_morphing_0_0' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/synth/design_1_axi_stream_morphing_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2.vhd:1897]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_config_axi_lite_interface' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:983]
INFO: [Synth 8-3491] module 'axi_stream_morphing_backup2_config_axi_lite_interface_verilog' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_config_axi_lite_interface_verilog.v:38' bound to instance 'inst' of component 'axi_stream_morphing_backup2_config_axi_lite_interface_verilog' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:1010]
INFO: [Synth 8-6157] synthesizing module 'axi_stream_morphing_backup2_config_axi_lite_interface_verilog' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_config_axi_lite_interface_verilog.v:38]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_S_NUM_OFFSETS bound to: 1 - type: integer 
	Parameter ADDR_LSB bound to: 3 - type: integer 
	Parameter ADDR_MSB bound to: 1 - type: integer 
	Parameter DEC_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_stream_morphing_backup2_config_axi_lite_interface_verilog' (1#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_config_axi_lite_interface_verilog.v:38]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_config_axi_lite_interface' (2#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:983]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_default_clock_driver' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2.vhd:1846]
INFO: [Synth 8-638] synthesizing module 'xlclockdriver' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/xlclockdriver_rd.vhd:59]
	Parameter period bound to: 1 - type: integer 
	Parameter log_2_period bound to: 1 - type: integer 
	Parameter pipeline_regs bound to: 5 - type: integer 
	Parameter use_bufg bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg_w_init.vhd:31' bound to instance 'clr_reg' of component 'synth_reg_w_init' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/xlclockdriver_rd.vhd:236]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg_w_init' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_single_reg_w_init' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_single_reg_w_init' (3#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg_w_init' (4#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'xlclockdriver' (5#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/xlclockdriver_rd.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_default_clock_driver' (6#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2.vhd:1846]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_struct' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2.vhd:1794]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_dut' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2.vhd:1666]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_algorithm' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2.vhd:1205]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_coordinate_counter' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2.vhd:15]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_b044771de0' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:349]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_b044771de0' (7#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:349]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_262f9a48a2' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:370]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_262f9a48a2' (8#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:370]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_xlcounter_limit' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:1626]
	Parameter core_name0 bound to: axi_stream_morphing_backup2_c_counter_binary_v12_0_i0 - type: string 
	Parameter op_width bound to: 11 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
	Parameter cnt_63_48 bound to: 0 - type: integer 
	Parameter cnt_47_32 bound to: 0 - type: integer 
	Parameter cnt_31_16 bound to: 0 - type: integer 
	Parameter cnt_15_0 bound to: 1921 - type: integer 
	Parameter count_limited bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'axi_stream_morphing_backup2_c_counter_binary_v12_0_i0' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_c_counter_binary_v12_0_i0/synth/axi_stream_morphing_backup2_c_counter_binary_v12_0_i0.vhd:59' bound to instance 'core_instance0' of component 'axi_stream_morphing_backup2_c_counter_binary_v12_0_i0' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:1713]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_c_counter_binary_v12_0_i0' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_c_counter_binary_v12_0_i0/synth/axi_stream_morphing_backup2_c_counter_binary_v12_0_i0.vhd:68]
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_RESTRICT_COUNT bound to: 0 - type: integer 
	Parameter C_COUNT_TO bound to: 1 - type: string 
	Parameter C_COUNT_BY bound to: 1 - type: string 
	Parameter C_COUNT_MODE bound to: 0 - type: integer 
	Parameter C_THRESH0_VALUE bound to: 1 - type: string 
	Parameter C_CE_OVERRIDES_SYNC bound to: 0 - type: integer 
	Parameter C_HAS_THRESH0 bound to: 0 - type: integer 
	Parameter C_HAS_LOAD bound to: 0 - type: integer 
	Parameter C_LOAD_LOW bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_FB_LATENCY bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_14' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_c_counter_binary_v12_0_i0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:2146' bound to instance 'U0' of component 'c_counter_binary_v12_0_14' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_c_counter_binary_v12_0_i0/synth/axi_stream_morphing_backup2_c_counter_binary_v12_0_i0.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_c_counter_binary_v12_0_i0' (16#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_c_counter_binary_v12_0_i0/synth/axi_stream_morphing_backup2_c_counter_binary_v12_0_i0.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_xlcounter_limit' (17#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:1626]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_xlcounter_limit__parameterized0' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:1626]
	Parameter core_name0 bound to: axi_stream_morphing_backup2_c_counter_binary_v12_0_i0 - type: string 
	Parameter op_width bound to: 11 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
	Parameter cnt_63_48 bound to: 0 - type: integer 
	Parameter cnt_47_32 bound to: 0 - type: integer 
	Parameter cnt_31_16 bound to: 0 - type: integer 
	Parameter cnt_15_0 bound to: 1081 - type: integer 
	Parameter count_limited bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'axi_stream_morphing_backup2_c_counter_binary_v12_0_i0' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_c_counter_binary_v12_0_i0/synth/axi_stream_morphing_backup2_c_counter_binary_v12_0_i0.vhd:59' bound to instance 'core_instance0' of component 'axi_stream_morphing_backup2_c_counter_binary_v12_0_i0' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:1713]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_xlcounter_limit__parameterized0' (17#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:1626]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_coordinate_counter' (18#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2.vhd:15]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_grey_to_binary' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2.vhd:97]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_0407705c09' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:395]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_0407705c09' (19#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:395]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_d03841acd5' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:416]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_d03841acd5' (20#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:416]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_grey_to_binary' (21#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2.vhd:97]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_rgb_to_greyscale' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2.vhd:139]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_xladdsub' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:1127]
	Parameter core_name0 bound to: axi_stream_morphing_backup2_c_addsub_v12_0_i0 - type: string 
	Parameter a_width bound to: 24 - type: integer 
	Parameter a_bin_pt bound to: 15 - type: integer 
	Parameter a_arith bound to: 1 - type: integer 
	Parameter c_in_width bound to: 16 - type: integer 
	Parameter c_in_bin_pt bound to: 4 - type: integer 
	Parameter c_in_arith bound to: 1 - type: integer 
	Parameter c_out_width bound to: 16 - type: integer 
	Parameter c_out_bin_pt bound to: 4 - type: integer 
	Parameter c_out_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 24 - type: integer 
	Parameter b_bin_pt bound to: 15 - type: integer 
	Parameter b_arith bound to: 1 - type: integer 
	Parameter s_width bound to: 25 - type: integer 
	Parameter s_bin_pt bound to: 15 - type: integer 
	Parameter s_arith bound to: 1 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter full_s_width bound to: 25 - type: integer 
	Parameter full_s_arith bound to: 1 - type: integer 
	Parameter mode bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter c_latency bound to: 1 - type: integer 
	Parameter c_output_width bound to: 25 - type: integer 
	Parameter c_has_c_in bound to: 0 - type: integer 
	Parameter c_has_c_out bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_stream_morphing_backup2_c_addsub_v12_0_i0' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_c_addsub_v12_0_i0/synth/axi_stream_morphing_backup2_c_addsub_v12_0_i0.vhd:59' bound to instance 'core_instance0' of component 'axi_stream_morphing_backup2_c_addsub_v12_0_i0' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:1242]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_c_addsub_v12_0_i0' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_c_addsub_v12_0_i0/synth/axi_stream_morphing_backup2_c_addsub_v12_0_i0.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 25 - type: integer 
	Parameter C_B_WIDTH bound to: 25 - type: integer 
	Parameter C_OUT_WIDTH bound to: 25 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 0000000000000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_14' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_c_counter_binary_v12_0_i0/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_14' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_c_addsub_v12_0_i0/synth/axi_stream_morphing_backup2_c_addsub_v12_0_i0.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_c_addsub_v12_0_i0' (24#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_c_addsub_v12_0_i0/synth/axi_stream_morphing_backup2_c_addsub_v12_0_i0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_xladdsub' (25#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:1127]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_xladdsub__parameterized0' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:1127]
	Parameter core_name0 bound to: axi_stream_morphing_backup2_c_addsub_v12_0_i1 - type: string 
	Parameter a_width bound to: 25 - type: integer 
	Parameter a_bin_pt bound to: 15 - type: integer 
	Parameter a_arith bound to: 1 - type: integer 
	Parameter c_in_width bound to: 16 - type: integer 
	Parameter c_in_bin_pt bound to: 4 - type: integer 
	Parameter c_in_arith bound to: 1 - type: integer 
	Parameter c_out_width bound to: 16 - type: integer 
	Parameter c_out_bin_pt bound to: 4 - type: integer 
	Parameter c_out_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 24 - type: integer 
	Parameter b_bin_pt bound to: 15 - type: integer 
	Parameter b_arith bound to: 1 - type: integer 
	Parameter s_width bound to: 8 - type: integer 
	Parameter s_bin_pt bound to: 0 - type: integer 
	Parameter s_arith bound to: 1 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter full_s_width bound to: 26 - type: integer 
	Parameter full_s_arith bound to: 1 - type: integer 
	Parameter mode bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter c_latency bound to: 1 - type: integer 
	Parameter c_output_width bound to: 26 - type: integer 
	Parameter c_has_c_in bound to: 0 - type: integer 
	Parameter c_has_c_out bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_stream_morphing_backup2_c_addsub_v12_0_i1' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_c_addsub_v12_0_i1/synth/axi_stream_morphing_backup2_c_addsub_v12_0_i1.vhd:59' bound to instance 'core_instance1' of component 'axi_stream_morphing_backup2_c_addsub_v12_0_i1' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:1253]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_c_addsub_v12_0_i1' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_c_addsub_v12_0_i1/synth/axi_stream_morphing_backup2_c_addsub_v12_0_i1.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 26 - type: integer 
	Parameter C_B_WIDTH bound to: 26 - type: integer 
	Parameter C_OUT_WIDTH bound to: 26 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 00000000000000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_14' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_c_counter_binary_v12_0_i0/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_14' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_c_addsub_v12_0_i1/synth/axi_stream_morphing_backup2_c_addsub_v12_0_i1.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_c_addsub_v12_0_i1' (26#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_c_addsub_v12_0_i1/synth/axi_stream_morphing_backup2_c_addsub_v12_0_i1.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_xladdsub__parameterized0' (26#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:1127]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_xlslice' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:480]
	Parameter new_msb bound to: 15 - type: integer 
	Parameter new_lsb bound to: 8 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_xlslice' (27#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:480]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_xlcmult' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:1441]
	Parameter core_name0 bound to: axi_stream_morphing_backup2_mult_gen_v12_0_i1 - type: string 
	Parameter a_width bound to: 8 - type: integer 
	Parameter a_bin_pt bound to: 0 - type: integer 
	Parameter a_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 4 - type: integer 
	Parameter b_bin_pt bound to: 15 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter p_width bound to: 24 - type: integer 
	Parameter p_bin_pt bound to: 15 - type: integer 
	Parameter p_arith bound to: 1 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter multsign bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter c_a_width bound to: 8 - type: integer 
	Parameter c_b_width bound to: 16 - type: integer 
	Parameter c_a_type bound to: 1 - type: integer 
	Parameter c_b_type bound to: 1 - type: integer 
	Parameter c_type bound to: 0 - type: integer 
	Parameter const_bin_pt bound to: 1 - type: integer 
	Parameter zero_const bound to: 0 - type: integer 
	Parameter c_output_width bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'axi_stream_morphing_backup2_mult_gen_v12_0_i1' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_mult_gen_v12_0_i1/synth/axi_stream_morphing_backup2_mult_gen_v12_0_i1.vhd:59' bound to instance 'core_instance0' of component 'axi_stream_morphing_backup2_mult_gen_v12_0_i1' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:1517]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_mult_gen_v12_0_i1' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_mult_gen_v12_0_i1/synth/axi_stream_morphing_backup2_mult_gen_v12_0_i1.vhd:69]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_mult_gen_v12_0_i1/synth/axi_stream_morphing_backup2_mult_gen_v12_0_i1.vhd:72]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_mult_gen_v12_0_i1/synth/axi_stream_morphing_backup2_mult_gen_v12_0_i1.vhd:72]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 8 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_WIDTH bound to: 14 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_HIGH bound to: 23 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 2 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10011001000110 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_16' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_mult_gen_v12_0_i3/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_16' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_mult_gen_v12_0_i1/synth/axi_stream_morphing_backup2_mult_gen_v12_0_i1.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_mult_gen_v12_0_i1' (36#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_mult_gen_v12_0_i1/synth/axi_stream_morphing_backup2_mult_gen_v12_0_i1.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_xlcmult' (37#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:1441]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_xlcmult__parameterized0' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:1441]
	Parameter core_name0 bound to: axi_stream_morphing_backup2_mult_gen_v12_0_i2 - type: string 
	Parameter a_width bound to: 8 - type: integer 
	Parameter a_bin_pt bound to: 0 - type: integer 
	Parameter a_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 4 - type: integer 
	Parameter b_bin_pt bound to: 15 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter p_width bound to: 24 - type: integer 
	Parameter p_bin_pt bound to: 15 - type: integer 
	Parameter p_arith bound to: 1 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter multsign bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter c_a_width bound to: 8 - type: integer 
	Parameter c_b_width bound to: 16 - type: integer 
	Parameter c_a_type bound to: 1 - type: integer 
	Parameter c_b_type bound to: 1 - type: integer 
	Parameter c_type bound to: 0 - type: integer 
	Parameter const_bin_pt bound to: 1 - type: integer 
	Parameter zero_const bound to: 0 - type: integer 
	Parameter c_output_width bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'axi_stream_morphing_backup2_mult_gen_v12_0_i2' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_mult_gen_v12_0_i2/synth/axi_stream_morphing_backup2_mult_gen_v12_0_i2.vhd:59' bound to instance 'core_instance1' of component 'axi_stream_morphing_backup2_mult_gen_v12_0_i2' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:1528]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_mult_gen_v12_0_i2' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_mult_gen_v12_0_i2/synth/axi_stream_morphing_backup2_mult_gen_v12_0_i2.vhd:69]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_mult_gen_v12_0_i2/synth/axi_stream_morphing_backup2_mult_gen_v12_0_i2.vhd:72]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_mult_gen_v12_0_i2/synth/axi_stream_morphing_backup2_mult_gen_v12_0_i2.vhd:72]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 8 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_WIDTH bound to: 15 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_HIGH bound to: 23 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 2 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 100101100100011 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_16' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_mult_gen_v12_0_i3/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_16' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_mult_gen_v12_0_i2/synth/axi_stream_morphing_backup2_mult_gen_v12_0_i2.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_mult_gen_v12_0_i2' (38#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_mult_gen_v12_0_i2/synth/axi_stream_morphing_backup2_mult_gen_v12_0_i2.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_xlcmult__parameterized0' (38#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:1441]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_xlcmult__parameterized1' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:1441]
	Parameter core_name0 bound to: axi_stream_morphing_backup2_mult_gen_v12_0_i3 - type: string 
	Parameter a_width bound to: 8 - type: integer 
	Parameter a_bin_pt bound to: 0 - type: integer 
	Parameter a_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 4 - type: integer 
	Parameter b_bin_pt bound to: 15 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter p_width bound to: 24 - type: integer 
	Parameter p_bin_pt bound to: 15 - type: integer 
	Parameter p_arith bound to: 1 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter multsign bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter c_a_width bound to: 8 - type: integer 
	Parameter c_b_width bound to: 16 - type: integer 
	Parameter c_a_type bound to: 1 - type: integer 
	Parameter c_b_type bound to: 1 - type: integer 
	Parameter c_type bound to: 0 - type: integer 
	Parameter const_bin_pt bound to: 1 - type: integer 
	Parameter zero_const bound to: 0 - type: integer 
	Parameter c_output_width bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'axi_stream_morphing_backup2_mult_gen_v12_0_i3' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_mult_gen_v12_0_i3/synth/axi_stream_morphing_backup2_mult_gen_v12_0_i3.vhd:59' bound to instance 'core_instance2' of component 'axi_stream_morphing_backup2_mult_gen_v12_0_i3' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:1539]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_mult_gen_v12_0_i3' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_mult_gen_v12_0_i3/synth/axi_stream_morphing_backup2_mult_gen_v12_0_i3.vhd:69]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_mult_gen_v12_0_i3/synth/axi_stream_morphing_backup2_mult_gen_v12_0_i3.vhd:72]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_mult_gen_v12_0_i3/synth/axi_stream_morphing_backup2_mult_gen_v12_0_i3.vhd:72]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 8 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_WIDTH bound to: 12 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_HIGH bound to: 23 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 2 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 111010011000 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_16' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_mult_gen_v12_0_i3/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_16' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_mult_gen_v12_0_i3/synth/axi_stream_morphing_backup2_mult_gen_v12_0_i3.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_mult_gen_v12_0_i3' (39#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_mult_gen_v12_0_i3/synth/axi_stream_morphing_backup2_mult_gen_v12_0_i3.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_xlcmult__parameterized1' (39#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:1441]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_xlslice__parameterized0' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:480]
	Parameter new_msb bound to: 7 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_xlslice__parameterized0' (39#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:480]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_xlslice__parameterized1' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:480]
	Parameter new_msb bound to: 23 - type: integer 
	Parameter new_lsb bound to: 16 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_xlslice__parameterized1' (39#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:480]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_xlregister' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:523]
	Parameter d_width bound to: 24 - type: integer 
	Parameter init_value bound to: 24'b000000000000000000000000 
	Parameter width bound to: 24 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 24'b000000000000000000000000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:549]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized0' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg_w_init.vhd:47]
	Parameter width bound to: 24 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 24'b000000000000000000000000 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 24 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 24'b000000000000000000000000 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized0' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:37]
	Parameter width bound to: 24 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 24'b000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized0' (39#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized0' (39#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_xlregister' (40#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:523]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_xlslice__parameterized2' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:480]
	Parameter new_msb bound to: 31 - type: integer 
	Parameter new_lsb bound to: 24 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_xlslice__parameterized2' (40#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:480]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_xldelay' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:256]
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 3 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:283]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:30]
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 3 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:31]
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 3 - type: integer 
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e' (41#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg' (42#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_xldelay' (43#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:256]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_rgb_to_greyscale' (44#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2.vhd:139]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_signal_correction' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2.vhd:409]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_2f5fb3cc41' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:576]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_2f5fb3cc41' (45#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:576]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_042d848b72' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:595]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_042d848b72' (46#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:595]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_4b4f8a8ae9' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:614]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_4b4f8a8ae9' (47#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:614]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_0cd5e5ce21' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:635]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_0cd5e5ce21' (48#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:635]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_xlregister__parameterized0' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:523]
	Parameter d_width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:549]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized1' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized1' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized1' (48#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized1' (48#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_xlregister__parameterized0' (48#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:523]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_xlregister__parameterized1' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:523]
	Parameter d_width bound to: 11 - type: integer 
	Parameter init_value bound to: 11'b00000000000 
	Parameter width bound to: 11 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 11'b00000000000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:549]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized2' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg_w_init.vhd:47]
	Parameter width bound to: 11 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 11'b00000000000 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 11 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 11'b00000000000 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized2' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:37]
	Parameter width bound to: 11 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 11'b00000000000 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized2' (48#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized2' (48#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_xlregister__parameterized1' (48#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:523]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_dce57717a5' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:662]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_dce57717a5' (49#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:662]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_afaaeb1e03' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:689]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_afaaeb1e03' (50#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:689]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_signal_correction' (51#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2.vhd:409]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_subsystem' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2.vhd:1073]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_morphing' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2.vhd:631]
INFO: [Synth 8-638] synthesizing module 'sysgen_addsub_5e23f5ab9f' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:716]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized3' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg_w_init.vhd:47]
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized3' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:37]
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdse_comp' to cell 'FDSE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:97]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized3' (51#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized3' (51#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'sysgen_addsub_5e23f5ab9f' (52#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:716]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_xladdsub__parameterized1' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:1127]
	Parameter core_name0 bound to: axi_stream_morphing_backup2_c_addsub_v12_0_i2 - type: string 
	Parameter a_width bound to: 2 - type: integer 
	Parameter a_bin_pt bound to: 0 - type: integer 
	Parameter a_arith bound to: 1 - type: integer 
	Parameter c_in_width bound to: 16 - type: integer 
	Parameter c_in_bin_pt bound to: 4 - type: integer 
	Parameter c_in_arith bound to: 1 - type: integer 
	Parameter c_out_width bound to: 16 - type: integer 
	Parameter c_out_bin_pt bound to: 4 - type: integer 
	Parameter c_out_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 2 - type: integer 
	Parameter b_bin_pt bound to: 0 - type: integer 
	Parameter b_arith bound to: 1 - type: integer 
	Parameter s_width bound to: 3 - type: integer 
	Parameter s_bin_pt bound to: 0 - type: integer 
	Parameter s_arith bound to: 1 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter full_s_width bound to: 3 - type: integer 
	Parameter full_s_arith bound to: 1 - type: integer 
	Parameter mode bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter c_latency bound to: 1 - type: integer 
	Parameter c_output_width bound to: 3 - type: integer 
	Parameter c_has_c_in bound to: 0 - type: integer 
	Parameter c_has_c_out bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_stream_morphing_backup2_c_addsub_v12_0_i2' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_c_addsub_v12_0_i2/synth/axi_stream_morphing_backup2_c_addsub_v12_0_i2.vhd:59' bound to instance 'core_instance2' of component 'axi_stream_morphing_backup2_c_addsub_v12_0_i2' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:1264]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_c_addsub_v12_0_i2' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_c_addsub_v12_0_i2/synth/axi_stream_morphing_backup2_c_addsub_v12_0_i2.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter C_B_WIDTH bound to: 3 - type: integer 
	Parameter C_OUT_WIDTH bound to: 3 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_14' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_c_counter_binary_v12_0_i0/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_14' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_c_addsub_v12_0_i2/synth/axi_stream_morphing_backup2_c_addsub_v12_0_i2.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_c_addsub_v12_0_i2' (53#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_c_addsub_v12_0_i2/synth/axi_stream_morphing_backup2_c_addsub_v12_0_i2.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_xladdsub__parameterized1' (53#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:1127]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_xladdsub__parameterized2' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:1127]
	Parameter core_name0 bound to: axi_stream_morphing_backup2_c_addsub_v12_0_i3 - type: string 
	Parameter a_width bound to: 3 - type: integer 
	Parameter a_bin_pt bound to: 0 - type: integer 
	Parameter a_arith bound to: 1 - type: integer 
	Parameter c_in_width bound to: 16 - type: integer 
	Parameter c_in_bin_pt bound to: 4 - type: integer 
	Parameter c_in_arith bound to: 1 - type: integer 
	Parameter c_out_width bound to: 16 - type: integer 
	Parameter c_out_bin_pt bound to: 4 - type: integer 
	Parameter c_out_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 3 - type: integer 
	Parameter b_bin_pt bound to: 0 - type: integer 
	Parameter b_arith bound to: 1 - type: integer 
	Parameter s_width bound to: 4 - type: integer 
	Parameter s_bin_pt bound to: 0 - type: integer 
	Parameter s_arith bound to: 1 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter full_s_width bound to: 4 - type: integer 
	Parameter full_s_arith bound to: 1 - type: integer 
	Parameter mode bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter c_latency bound to: 1 - type: integer 
	Parameter c_output_width bound to: 4 - type: integer 
	Parameter c_has_c_in bound to: 0 - type: integer 
	Parameter c_has_c_out bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_stream_morphing_backup2_c_addsub_v12_0_i3' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_c_addsub_v12_0_i3/synth/axi_stream_morphing_backup2_c_addsub_v12_0_i3.vhd:59' bound to instance 'core_instance3' of component 'axi_stream_morphing_backup2_c_addsub_v12_0_i3' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:1275]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_c_addsub_v12_0_i3' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_c_addsub_v12_0_i3/synth/axi_stream_morphing_backup2_c_addsub_v12_0_i3.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter C_B_WIDTH bound to: 4 - type: integer 
	Parameter C_OUT_WIDTH bound to: 4 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 0000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_14' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_c_counter_binary_v12_0_i0/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_14' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_c_addsub_v12_0_i3/synth/axi_stream_morphing_backup2_c_addsub_v12_0_i3.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_c_addsub_v12_0_i3' (54#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_c_addsub_v12_0_i3/synth/axi_stream_morphing_backup2_c_addsub_v12_0_i3.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_xladdsub__parameterized2' (54#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:1127]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_xladdsub__parameterized3' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:1127]
	Parameter core_name0 bound to: axi_stream_morphing_backup2_c_addsub_v12_0_i4 - type: string 
	Parameter a_width bound to: 4 - type: integer 
	Parameter a_bin_pt bound to: 0 - type: integer 
	Parameter a_arith bound to: 1 - type: integer 
	Parameter c_in_width bound to: 16 - type: integer 
	Parameter c_in_bin_pt bound to: 4 - type: integer 
	Parameter c_in_arith bound to: 1 - type: integer 
	Parameter c_out_width bound to: 16 - type: integer 
	Parameter c_out_bin_pt bound to: 4 - type: integer 
	Parameter c_out_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 1 - type: integer 
	Parameter b_bin_pt bound to: 0 - type: integer 
	Parameter b_arith bound to: 1 - type: integer 
	Parameter s_width bound to: 5 - type: integer 
	Parameter s_bin_pt bound to: 0 - type: integer 
	Parameter s_arith bound to: 1 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter full_s_width bound to: 5 - type: integer 
	Parameter full_s_arith bound to: 1 - type: integer 
	Parameter mode bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter c_latency bound to: 1 - type: integer 
	Parameter c_output_width bound to: 5 - type: integer 
	Parameter c_has_c_in bound to: 0 - type: integer 
	Parameter c_has_c_out bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_stream_morphing_backup2_c_addsub_v12_0_i4' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_c_addsub_v12_0_i4/synth/axi_stream_morphing_backup2_c_addsub_v12_0_i4.vhd:59' bound to instance 'core_instance4' of component 'axi_stream_morphing_backup2_c_addsub_v12_0_i4' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:1286]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_c_addsub_v12_0_i4' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_c_addsub_v12_0_i4/synth/axi_stream_morphing_backup2_c_addsub_v12_0_i4.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 5 - type: integer 
	Parameter C_B_WIDTH bound to: 5 - type: integer 
	Parameter C_OUT_WIDTH bound to: 5 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 00000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_14' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_c_counter_binary_v12_0_i0/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_14' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_c_addsub_v12_0_i4/synth/axi_stream_morphing_backup2_c_addsub_v12_0_i4.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_c_addsub_v12_0_i4' (55#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_c_addsub_v12_0_i4/synth/axi_stream_morphing_backup2_c_addsub_v12_0_i4.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_xladdsub__parameterized3' (55#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:1127]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_xldelay__parameterized0' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:256]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:283]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg__parameterized0' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:30]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e__parameterized0' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:31]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e__parameterized0' (55#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg__parameterized0' (55#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_xldelay__parameterized0' (55#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:256]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_morphing' (56#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2.vhd:631]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_windowing' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2.vhd:895]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_xldelay__parameterized1' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:256]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1922 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1922 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:283]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg__parameterized1' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:30]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1922 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e__parameterized1' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:31]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e__parameterized1' (56#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:31]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e__parameterized2' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:31]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 8 - type: integer 
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e__parameterized2' (56#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg__parameterized1' (56#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_xldelay__parameterized1' (56#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_xldelay__parameterized2' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:256]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 3844 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 3844 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:283]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg__parameterized2' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:30]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 3844 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'd:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:72]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e__parameterized3' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:31]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 16 - type: integer 
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e__parameterized3' (56#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg__parameterized2' (56#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_xldelay__parameterized2' (56#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_xldelay__parameterized3' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:256]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 2 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg__parameterized3' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:30]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 2 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e__parameterized4' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:31]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e__parameterized4' (56#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg__parameterized3' (56#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_xldelay__parameterized3' (56#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:256]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_windowing' (57#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2.vhd:895]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_subsystem' (58#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2.vhd:1073]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_subsystem1' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2.vhd:1139]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_0fbc7d57d0' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:802]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_0fbc7d57d0' (59#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:802]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_xlconvert' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:125]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'convert_func_call_axi_stream_morphing_backup2_xlconvert' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:84]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_axi_stream_morphing_backup2_xlconvert' (60#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:84]
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg__parameterized4' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:30]
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e__parameterized5' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:31]
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e__parameterized5' (60#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg__parameterized4' (60#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_xlconvert' (61#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:125]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_763dfcc765' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:823]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_763dfcc765' (62#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:823]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_subsystem1' (63#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2.vhd:1139]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_251980db35' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_251980db35' (64#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:227]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_xldelay__parameterized4' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:256]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 3 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg__parameterized5' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:30]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 3 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e__parameterized6' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:31]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 3 - type: integer 
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e__parameterized6' (64#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg__parameterized5' (64#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_xldelay__parameterized4' (64#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_xldelay__parameterized5' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:256]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1930 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1930 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg__parameterized6' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:30]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1930 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg__parameterized6' (64#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_xldelay__parameterized5' (64#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_xlmult' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:2045]
	Parameter core_name0 bound to: axi_stream_morphing_backup2_mult_gen_v12_0_i0 - type: string 
	Parameter a_width bound to: 8 - type: integer 
	Parameter a_bin_pt bound to: 0 - type: integer 
	Parameter a_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 8 - type: integer 
	Parameter b_bin_pt bound to: 0 - type: integer 
	Parameter b_arith bound to: 1 - type: integer 
	Parameter p_width bound to: 8 - type: integer 
	Parameter p_bin_pt bound to: 0 - type: integer 
	Parameter p_arith bound to: 1 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
	Parameter extra_registers bound to: 1 - type: integer 
	Parameter c_a_width bound to: 8 - type: integer 
	Parameter c_b_width bound to: 8 - type: integer 
	Parameter c_type bound to: 1 - type: integer 
	Parameter c_a_type bound to: 1 - type: integer 
	Parameter c_b_type bound to: 1 - type: integer 
	Parameter c_pipelined bound to: 1 - type: integer 
	Parameter c_baat bound to: 8 - type: integer 
	Parameter multsign bound to: 1 - type: integer 
	Parameter c_output_width bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_mult_gen_v12_0_i0' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_mult_gen_v12_0_i0/synth/axi_stream_morphing_backup2_mult_gen_v12_0_i0.vhd:70]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_mult_gen_v12_0_i0/synth/axi_stream_morphing_backup2_mult_gen_v12_0_i0.vhd:73]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_mult_gen_v12_0_i0/synth/axi_stream_morphing_backup2_mult_gen_v12_0_i0.vhd:73]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_A_WIDTH bound to: 8 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_WIDTH bound to: 8 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_HIGH bound to: 15 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 1 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_mult_gen_v12_0_i0' (67#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_mult_gen_v12_0_i0/synth/axi_stream_morphing_backup2_mult_gen_v12_0_i0.vhd:70]
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_xlmult' (68#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:2045]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_xldelay__parameterized6' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:256]
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 1932 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 1932 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg__parameterized7' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:30]
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 1932 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e__parameterized7' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:31]
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e__parameterized7' (68#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:31]
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e__parameterized8' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:31]
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 18 - type: integer 
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:64]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e__parameterized8' (68#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg__parameterized7' (68#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_xldelay__parameterized6' (68#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:256]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_004ca1659e' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:324]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_004ca1659e' (69#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:324]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_algorithm' (70#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2.vhd:1205]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_master_fifo' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2.vhd:1430]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_e6599c8954' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:871]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_e6599c8954' (71#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:871]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_xlfifogen_u' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:1774]
	Parameter core_name0 bound to: axi_stream_morphing_backup2_fifo_generator_i0 - type: string 
	Parameter data_width bound to: 17 - type: integer 
	Parameter data_count_width bound to: 11 - type: integer 
	Parameter percent_full_width bound to: 1 - type: integer 
	Parameter has_ae bound to: 0 - type: integer 
	Parameter has_af bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter ignore_din_for_gcd bound to: 0 - type: bool 
	Parameter has_rst bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_fifo_generator_i0' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_fifo_generator_i0/synth/axi_stream_morphing_backup2_fifo_generator_i0.vhd:72]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 17 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 17 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 1kx18 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1000 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 999 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_fifo_generator_i0' (97#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_fifo_generator_i0/synth/axi_stream_morphing_backup2_fifo_generator_i0.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_xlfifogen_u' (98#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:1774]
INFO: [Synth 8-638] synthesizing module 'sysgen_inverter_1147c67c7f' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:897]
INFO: [Synth 8-256] done synthesizing module 'sysgen_inverter_1147c67c7f' (99#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:897]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_xlslice__parameterized3' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:480]
	Parameter new_msb bound to: 16 - type: integer 
	Parameter new_lsb bound to: 1 - type: integer 
	Parameter x_width bound to: 17 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_xlslice__parameterized3' (99#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:480]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_xlslice__parameterized4' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:480]
	Parameter new_msb bound to: 0 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 17 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_xlslice__parameterized4' (99#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:480]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_master_fifo' (100#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2.vhd:1430]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_slave_fifo' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2.vhd:1550]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_8ca1d0b123' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:940]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_8ca1d0b123' (101#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:940]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_xlfifogen_u__parameterized0' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:1774]
	Parameter core_name0 bound to: axi_stream_morphing_backup2_fifo_generator_i1 - type: string 
	Parameter data_width bound to: 33 - type: integer 
	Parameter data_count_width bound to: 11 - type: integer 
	Parameter percent_full_width bound to: 1 - type: integer 
	Parameter has_ae bound to: 0 - type: integer 
	Parameter has_af bound to: 0 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter ignore_din_for_gcd bound to: 0 - type: bool 
	Parameter has_rst bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_fifo_generator_i1' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_fifo_generator_i1/synth/axi_stream_morphing_backup2_fifo_generator_i1.vhd:71]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 33 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 33 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 1kx36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1022 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_fifo_generator_i1' (102#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_fifo_generator_i1/synth/axi_stream_morphing_backup2_fifo_generator_i1.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_xlfifogen_u__parameterized0' (102#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:1774]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_xlslice__parameterized5' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:480]
	Parameter new_msb bound to: 32 - type: integer 
	Parameter new_lsb bound to: 1 - type: integer 
	Parameter x_width bound to: 33 - type: integer 
	Parameter y_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_xlslice__parameterized5' (102#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:480]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_slave_fifo' (103#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2.vhd:1550]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_xlconvert__parameterized0' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:125]
	Parameter din_width bound to: 16 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 16 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'convert_func_call_axi_stream_morphing_backup2_xlconvert__parameterized1' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:84]
	Parameter din_width bound to: 16 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_axi_stream_morphing_backup2_xlconvert__parameterized1' (103#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_xlconvert__parameterized0' (103#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:125]
INFO: [Synth 8-638] synthesizing module 'axi_stream_morphing_backup2_xlconvert__parameterized1' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:125]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'convert_func_call_axi_stream_morphing_backup2_xlconvert__parameterized3' [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:84]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_axi_stream_morphing_backup2_xlconvert__parameterized3' (103#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_xlconvert__parameterized1' (103#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2_entity_declarations.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_dut' (104#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2.vhd:1666]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2_struct' (105#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2.vhd:1794]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_morphing_backup2' (106#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ebde/hdl/axi_stream_morphing_backup2.vhd:1897]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_stream_morphing_0_0' (107#1) [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/synth/design_1_axi_stream_morphing_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:04 ; elapsed = 00:01:21 . Memory (MB): peak = 1704.402 ; gain = 592.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:24 . Memory (MB): peak = 1704.402 ; gain = 592.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:05 ; elapsed = 00:01:24 . Memory (MB): peak = 1704.402 ; gain = 592.562
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 1704.402 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 954 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_fifo_generator_i1/axi_stream_morphing_backup2_fifo_generator_i1.xdc] for cell 'inst/axi_stream_morphing_backup2_struct/dut/slave_fifo/fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_fifo_generator_i1/axi_stream_morphing_backup2_fifo_generator_i1.xdc] for cell 'inst/axi_stream_morphing_backup2_struct/dut/slave_fifo/fifo/comp1.core_instance1/U0'
Parsing XDC File [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_fifo_generator_i0/axi_stream_morphing_backup2_fifo_generator_i0.xdc] for cell 'inst/axi_stream_morphing_backup2_struct/dut/master_fifo/fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/axi_stream_morphing_backup2_fifo_generator_i0/axi_stream_morphing_backup2_fifo_generator_i0.xdc] for cell 'inst/axi_stream_morphing_backup2_struct/dut/master_fifo/fifo/comp0.core_instance0/U0'
Parsing XDC File [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/constrs/axi_stream_morphing_backup2.xdc] for cell 'inst'
Finished Parsing XDC File [d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/constrs/axi_stream_morphing_backup2.xdc] for cell 'inst'
Parsing XDC File [D:/315/uwu2/fun/project_1/project_1.runs/design_1_axi_stream_morphing_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/315/uwu2/fun/project_1/project_1.runs/design_1_axi_stream_morphing_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/315/uwu2/fun/project_1/project_1.runs/design_1_axi_stream_morphing_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_axi_stream_morphing_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_axi_stream_morphing_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1704.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 744 instances were transformed.
  FDE => FDRE: 744 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 1704.402 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:15 ; elapsed = 00:02:24 . Memory (MB): peak = 1704.402 ; gain = 592.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:15 ; elapsed = 00:02:24 . Memory (MB): peak = 1704.402 ; gain = 592.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_stream_morphing_backup2_struct/dut/master_fifo/fifo/\comp0.core_instance0 /U0. (constraint file  D:/315/uwu2/fun/project_1/project_1.runs/design_1_axi_stream_morphing_0_0_synth_1/dont_touch.xdc, line 44).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_stream_morphing_backup2_struct/dut/slave_fifo/fifo/\comp1.core_instance1 /U0. (constraint file  D:/315/uwu2/fun/project_1/project_1.runs/design_1_axi_stream_morphing_0_0_synth_1/dont_touch.xdc, line 47).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/315/uwu2/fun/project_1/project_1.runs/design_1_axi_stream_morphing_0_0_synth_1/dont_touch.xdc, line 51).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_stream_morphing_backup2_struct/dut/algorithm/rgb_to_greyscale/cmult2/\comp2.core_instance2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_stream_morphing_backup2_struct/dut/algorithm/rgb_to_greyscale/cmult1/\comp1.core_instance1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_stream_morphing_backup2_struct/dut/algorithm/rgb_to_greyscale/cmult/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_stream_morphing_backup2_struct/dut/algorithm/mult/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_stream_morphing_backup2_struct/dut/slave_fifo/fifo/\comp1.core_instance1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_stream_morphing_backup2_struct/dut/master_fifo/fifo/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_stream_morphing_backup2_struct/dut/algorithm/coordinate_counter/x_counter/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_stream_morphing_backup2_struct/dut/algorithm/coordinate_counter/y_counter/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/morphing/addsub7/\comp4.core_instance4 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/morphing/addsub6/\comp3.core_instance3 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/morphing/addsub4/\comp2.core_instance2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/morphing/addsub5/\comp2.core_instance2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_stream_morphing_backup2_struct/dut/algorithm/rgb_to_greyscale/addsub1/\comp1.core_instance1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_stream_morphing_backup2_struct/dut/algorithm/rgb_to_greyscale/addsub/\comp0.core_instance0 . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:15 ; elapsed = 00:02:24 . Memory (MB): peak = 1704.402 ; gain = 592.562
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft'
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:17 ; elapsed = 00:02:50 . Memory (MB): peak = 1704.402 ; gain = 592.562
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/axi_stream_morphing_backup2_struct/dut/algorithm/signal_correction/constant_x0' (sysgen_constant_2f5fb3cc41) to 'inst/axi_stream_morphing_backup2_struct/dut/algorithm/signal_correction/constant1'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:02:57 . Memory (MB): peak = 1704.402 ; gain = 592.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:33 ; elapsed = 00:03:08 . Memory (MB): peak = 1704.402 ; gain = 592.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:03:09 . Memory (MB): peak = 1704.402 ; gain = 592.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:33 ; elapsed = 00:03:09 . Memory (MB): peak = 1704.402 ; gain = 592.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:37 ; elapsed = 00:03:14 . Memory (MB): peak = 1704.402 ; gain = 592.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:37 ; elapsed = 00:03:14 . Memory (MB): peak = 1704.402 ; gain = 592.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:38 ; elapsed = 00:03:14 . Memory (MB): peak = 1704.402 ; gain = 592.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:38 ; elapsed = 00:03:14 . Memory (MB): peak = 1704.402 ; gain = 592.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:38 ; elapsed = 00:03:14 . Memory (MB): peak = 1704.402 ; gain = 592.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:38 ; elapsed = 00:03:14 . Memory (MB): peak = 1704.402 ; gain = 592.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    15|
|2     |DSP48E1  |     1|
|3     |LUT1     |    16|
|4     |LUT2     |   127|
|5     |LUT3     |    40|
|6     |LUT4     |    73|
|7     |LUT5     |    25|
|8     |LUT6     |    71|
|9     |MUXCY    |   115|
|10    |RAMB18E1 |     1|
|11    |RAMB36E1 |     1|
|12    |SRLC32E  |   719|
|13    |XORCY    |    67|
|14    |FDE      |   737|
|15    |FDRE     |   420|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:38 ; elapsed = 00:03:14 . Memory (MB): peak = 1704.402 ; gain = 592.562
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:03:06 . Memory (MB): peak = 1704.402 ; gain = 592.562
Synthesis Optimization Complete : Time (s): cpu = 00:01:38 ; elapsed = 00:03:14 . Memory (MB): peak = 1704.402 ; gain = 592.562
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1704.402 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 937 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1704.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 776 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 39 instances
  FDE => FDRE: 737 instances

INFO: [Common 17-83] Releasing license: Synthesis
455 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:46 ; elapsed = 00:03:32 . Memory (MB): peak = 1704.402 ; gain = 592.562
INFO: [Common 17-1381] The checkpoint 'D:/315/uwu2/fun/project_1/project_1.runs/design_1_axi_stream_morphing_0_0_synth_1/design_1_axi_stream_morphing_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1704.402 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1704.402 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1704.402 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axi_stream_morphing_0_0, cache-ID = 371d76689bd426dd
INFO: [Coretcl 2-1174] Renamed 529 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/315/uwu2/fun/project_1/project_1.runs/design_1_axi_stream_morphing_0_0_synth_1/design_1_axi_stream_morphing_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axi_stream_morphing_0_0_utilization_synth.rpt -pb design_1_axi_stream_morphing_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 23:23:22 2024...
