{
    "author" : {
        "name"  : "Joachim Schmidt",
        "email" : "<joachim.schmidt@hesge.ch"
    },
    "project" : {
        "name"            : "lpsc_clk_mandelbrot",
        "type"            : "COMP_PRJ_TYPE",
        "category"        : "IPS",
        "vivado_version"  : "2021.2",
        "target_language" : "VHDL",
        "vhdl_version"    : "VHDL 2008"
    },
    "hardware" : {
        "part_name"  : "xc7a200tsbg484-1",
        "board_name": "digilentinc.com:nexys_video:part0:1.1"
    },
    "components" : {
        "ips" : {
            "lpsc_clk_mandelbrot" : {
                "hdl" : "disable",
                "xci" : {                    
                    "clk_mandelbrot" : "enable"
                }
            }
        }        
    }
}
