$date
	Sun Apr 21 11:23:17 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module branch_unit_tb $end
$var wire 1 ! NextPCSrc $end
$var reg 5 " BrOp [4:0] $end
$var reg 32 # rs1 [31:0] $end
$var reg 32 $ rs2 [31:0] $end
$scope module dut $end
$var wire 5 % BrOp [4:0] $end
$var wire 32 & rs1 [31:0] $end
$var wire 32 ' rs2 [31:0] $end
$var reg 1 ! NextPCSrc $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 '
b1 &
b10000 %
b1 $
b1 #
b10000 "
1!
$end
#10
0!
b0 "
b0 %
b0 $
b0 '
#20
1!
b1000 "
b1000 %
b10000 $
b10000 '
b10000 #
b10000 &
#30
0!
b1001 "
b1001 %
b1 $
b1 '
b1 #
b1 &
#40
1!
b1100 "
b1100 %
b10 $
b10 '
b11110000000000000000000000000011 #
b11110000000000000000000000000011 &
#50
0!
b1101 "
b1101 %
b100 $
b100 '
b10 #
b10 &
#60
1!
b1110 "
b1110 %
b10 $
b10 '
b1 #
b1 &
#70
b1111 "
b1111 %
b1 $
b1 '
b10 #
b10 &
#80
