// Seed: 2706279218
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
endmodule
module module_1;
  reg id_1;
  always @* begin
    if (1'b0) $display;
    else begin
      #id_2 begin
        id_2 = 1 / 1;
        $display(id_2, 1 == id_1, id_2 == id_1++, id_2);
      end
      id_1 = {1'b0{1}};
      if (1) id_2 <= 1;
      fork
        for (id_2 = 1; 1; id_1 = id_2) begin
          if (1'b0) begin
            $display(1, 1);
          end
        end
      join_any
    end
  end
  assign id_1 = id_1;
  wire id_3;
  module_0(
      id_3, id_3
  );
  wire id_4;
  wire id_5;
  wor  id_6 = 1;
endmodule
