/*
Copyright (c) Advanced Micro Devices, Inc. All rights reserved.

Licensed under the Apache License, Version 2.0 (the "License");
you may not use this file except in compliance with the License.
You may obtain a copy of the License at

     http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.
*/
//----------------------------------------------------------------------------
///
/// \file
/// smi layer API definitions
///
//----------------------------------------------------------------------------

#include <sstream>
#include <iomanip>
#include <mutex>
extern "C" {
#include "nic/third-party/rocm/amd_smi_lib/include/amd_smi/amdsmi.h"
}
#include "nic/sdk/include/sdk/base.hpp"
#include "nic/gpuagent/core/trace.hpp"
#include "nic/gpuagent/api/gpu.hpp"
#include "nic/gpuagent/api/aga_state.hpp"
#include "nic/gpuagent/api/smi/smi_api.hpp"
#include "nic/gpuagent/api/smi/smi_state.hpp"
#include "nic/gpuagent/api/smi/amdsmi/smi_utils.hpp"

// TODO:
// not using aga_ here for proper naming !!!

namespace aga {

#define AMDSMI_INVALID_PARTITION_COUNT  0xffff
#define AMDSMI_INVALID_UINT16           0xffff
#define AMDSMI_INVALID_UINT32           0xffffffff
#define AMDSMI_INVALID_UINT64           0xffffffffffffffff
#define AMDSMI_DEEP_SLEEP_THRESHOLD     140
#define AMDSMI_COUNTER_RESOLUTION       15.3
#define CPER_BUF_SIZE                   (4 * 1024 * 1024) // 4 MB


/// cache GPU metrics so that we don't do repeated calls while filling spec,
/// status and statistics
std::mutex g_gpu_metrics_mutex;
std::unordered_map<aga_gpu_handle_t, amdsmi_gpu_metrics_t> g_gpu_metrics;
/// counter resolution in uJ; this is a constant value that we get once during
/// init time and use whenever we want to calculate energy accumalated
float g_energy_counter_resolution;

/// \brief struct to be used as ctxt when walking GPU db to build topology
typedef struct gpu_topo_walk_ctxt_s {
    uint32_t count;
    gpu_entry *gpu;
    aga_device_topology_info_t *info;
} gpu_topo_walk_ctxt_t;

/// \brief    fill clock frequency ranges of the given GPU
/// \param[in] gpu_handle    GPU handle
/// \param[out] spec     spec to be filled
/// \return SDK_RET_OK or error code in case of failure
static sdk_ret_t
smi_fill_gpu_clock_frequency_spec_ (aga_gpu_handle_t gpu_handle,
                                    aga_gpu_spec_t *spec)
{
    uint32_t clk_cnt = 0;
    amdsmi_status_t amdsmi_ret;
    amdsmi_frequencies_t freq = {};
    amdsmi_clk_info_t clock_info = {};
    aga_gpu_clock_freq_range_t *clock_spec;

    // gfx clock
    clock_spec = &spec->clock_freq[clk_cnt];
    clock_spec->clock_type = smi_to_aga_gpu_clock_type(AMDSMI_CLK_TYPE_GFX);
    amdsmi_ret = amdsmi_get_clock_info(gpu_handle, AMDSMI_CLK_TYPE_GFX,
                                       &clock_info);
    if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get system clock information for GPU {}, "
                      "err {}", gpu_handle, amdsmi_ret);
    } else {
        clock_spec->lo = clock_info.min_clk;
        clock_spec->hi = clock_info.max_clk;
    }
    clk_cnt++;
    // memory clock
    clock_spec = &spec->clock_freq[clk_cnt];
    clock_spec->clock_type = smi_to_aga_gpu_clock_type(AMDSMI_CLK_TYPE_MEM);
    amdsmi_ret = amdsmi_get_clock_info(gpu_handle, AMDSMI_CLK_TYPE_MEM,
                                       &clock_info);
    if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get memory clock information for GPU {}, "
                      "err {}", gpu_handle, amdsmi_ret);
    } else {
        clock_spec->lo = clock_info.min_clk;
        clock_spec->hi = clock_info.max_clk;
    }
    clk_cnt++;
    // video clock
    clock_spec = &spec->clock_freq[clk_cnt];
    clock_spec->clock_type = smi_to_aga_gpu_clock_type(AMDSMI_CLK_TYPE_VCLK0);
    amdsmi_ret = amdsmi_get_clock_info(gpu_handle, AMDSMI_CLK_TYPE_VCLK0,
                                       &clock_info);
    if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get video clock information for GPU {}, "
                      "err {}", gpu_handle, amdsmi_ret);
    } else {
        clock_spec->lo = clock_info.min_clk;
        clock_spec->hi = clock_info.max_clk;
    }
    clk_cnt++;
    // data clock
    clock_spec = &spec->clock_freq[clk_cnt];
    clock_spec->clock_type = smi_to_aga_gpu_clock_type(AMDSMI_CLK_TYPE_DCLK0);
    amdsmi_ret = amdsmi_get_clock_info(gpu_handle, AMDSMI_CLK_TYPE_DCLK0,
                                       &clock_info);
    if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get data clock information for GPU {}, err {}",
                      gpu_handle, amdsmi_ret);
    } else {
        clock_spec->lo = clock_info.min_clk;
        clock_spec->hi = clock_info.max_clk;
    }
    clk_cnt++;
    spec->num_clock_freqs = clk_cnt;
    return SDK_RET_OK;
}

sdk_ret_t
smi_gpu_fill_spec (aga_gpu_handle_t gpu_handle,
                   const aga_obj_key_t *gpu_key,
                   aga_gpu_spec_t *spec)
{
    amdsmi_status_t amdsmi_ret;
    amdsmi_gpu_metrics_t metrics_info = { 0 };

    // re-fetch gpu metrics for this GPU handle
    amdsmi_ret = amdsmi_get_gpu_metrics_info(gpu_handle, &metrics_info);
    {
        std::lock_guard<std::mutex> lock(g_gpu_metrics_mutex);
        g_gpu_metrics.erase(gpu_handle);
        if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
            AGA_TRACE_ERR("Failed to get GPU metrics info for GPU {}, err {}",
                          gpu_handle, amdsmi_ret);
        } else {
            // cache response
            g_gpu_metrics[gpu_handle] = metrics_info;
        }
    }
    // TODO: get admin_state
    // TODO: get RAS spec
    return SDK_RET_OK;
}

/// \brief    read the config attributes (overdrive/perf/power-cap and voltage
///           curve) once at create time and cache them in the GPU spec/status;
///           the cached copy is refreshed by the GPUUpdate handler whenever a
///           value is updated; keeps the per-GpuGet path off the render node
/// \param[in]  gpu_handle    GPU handle
/// \param[out] spec          GPU spec (cached config values)
/// \param[out] status        GPU status (cached voltage curve)
static void
smi_gpu_init_config_ (aga_gpu_handle_t gpu_handle, aga_gpu_spec_t *spec,
                      aga_gpu_status_t *status)
{
    uint32_t value_32;
    amdsmi_status_t amdsmi_ret;
    amdsmi_dev_perf_level_t perf_level = {};
    amdsmi_od_volt_freq_data_t vc_data = {};
    amdsmi_power_cap_info_t power_cap_info = {};
    uint32_t sensor_idx[AGA_GPU_MAX_POWER_CAP_SENSOR];
    amdsmi_power_cap_type_t sensor_types[AGA_GPU_MAX_POWER_CAP_SENSOR];

    // fill the overdrive level
    amdsmi_ret = amdsmi_get_gpu_overdrive_level(gpu_handle, &value_32);
    if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get clock overdrive for GPU {}, err {}",
                      gpu_handle, amdsmi_ret);
    } else {
        spec->overdrive_level = value_32;
    }
    // fill the perf level
    amdsmi_ret = amdsmi_get_gpu_perf_level(gpu_handle, &perf_level);
    if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get performance level GPU {}, err {}",
                      gpu_handle, amdsmi_ret);
    } else {
        spec->perf_level = smi_to_aga_gpu_perf_level(perf_level);
    }
    // fill the power cap
    amdsmi_ret = amdsmi_get_supported_power_cap(gpu_handle, &value_32,
                                                sensor_idx, sensor_types);
    if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get supported power cap information for GPU "
                      "{}, err {}", gpu_handle, amdsmi_ret);
    } else {
        if (value_32 > AGA_GPU_MAX_POWER_CAP_SENSOR) {
            AGA_TRACE_ERR("Number of power cap sensors {} for GPU {} is more "
                          "than max supported {}", value_32, gpu_handle,
                          AGA_GPU_MAX_POWER_CAP_SENSOR);
            value_32 = AGA_GPU_MAX_POWER_CAP_SENSOR;
        }
        for (uint32_t i = 0; i < value_32; i++) {
            amdsmi_ret = amdsmi_get_power_cap_info(gpu_handle,
                                                   sensor_idx[i],
                                                   &power_cap_info);
            if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
                AGA_TRACE_ERR("Failed to get power cap information for "
                              "GPU {}, sensor idx {}, err {}", gpu_handle,
                              sensor_idx[i], amdsmi_ret);
            } else {
                spec->gpu_power_cap[i].type =
                    smi_to_aga_power_cap_type(sensor_types[i]);
                spec->gpu_power_cap[i].power_cap =
                    power_cap_info.power_cap/1000000;
            }
        }
        spec->num_gpu_power_cap = value_32;
    }
    // fill the voltage curve points
    amdsmi_ret = amdsmi_get_gpu_od_volt_info(gpu_handle, &vc_data);
    if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get voltage curve points for GPU {}, err {}",
                      gpu_handle, amdsmi_ret);
    } else {
        for (uint32_t i = 0;
             (i < AGA_GPU_MAX_VOLTAGE_CURVE_POINT) &&
             (i < AMDSMI_NUM_VOLTAGE_CURVE_POINTS); i++) {
            status->voltage_curve_point[i].point = i;
            status->voltage_curve_point[i].frequency =
                vc_data.curve.vc_points[i].frequency/1000000;
            status->voltage_curve_point[i].voltage =
                vc_data.curve.vc_points[i].voltage;
        }
    }
}

/// \brief     function to get name for amdsmi firmware block enum
/// \param[in] block    amdsmi firmware block enum
/// \return    firmware block name
static inline const char *
gpu_fw_block_name_str_ (amdsmi_fw_block_t block)
{
    switch (block) {
    case AMDSMI_FW_ID_SMU:
        return "SMU";
    case AMDSMI_FW_ID_CP_CE:
        return "CP_CE";
    case AMDSMI_FW_ID_CP_PFP:
        return "CP_PFP";
    case AMDSMI_FW_ID_CP_ME:
        return "CP_ME";
    case AMDSMI_FW_ID_CP_MEC_JT1:
        return "CP_MEC_JT1";
    case AMDSMI_FW_ID_CP_MEC_JT2:
        return "CP_MEC_JT2";
    case AMDSMI_FW_ID_CP_MEC1:
        return "CP_MEC1";
    case AMDSMI_FW_ID_CP_MEC2:
        return "CP_MEC2";
    case AMDSMI_FW_ID_RLC:
        return "RLC";
    case AMDSMI_FW_ID_SDMA0:
        return "SDMA0";
    case AMDSMI_FW_ID_SDMA1:
        return "SDMA1";
    case AMDSMI_FW_ID_SDMA2:
        return "SDMA2";
    case AMDSMI_FW_ID_SDMA3:
        return "SDMA3";
    case AMDSMI_FW_ID_SDMA4:
        return "SDMA4";
    case AMDSMI_FW_ID_SDMA5:
        return "SDMA5";
    case AMDSMI_FW_ID_SDMA6:
        return "SDMA6";
    case AMDSMI_FW_ID_SDMA7:
        return "SDMA7";
    case AMDSMI_FW_ID_VCN:
        return "VCN";
    case AMDSMI_FW_ID_UVD:
        return "UVD";
    case AMDSMI_FW_ID_VCE:
        return "VCE";
    case AMDSMI_FW_ID_ISP:
        return "ISP";
    case AMDSMI_FW_ID_DMCU_ERAM:
        return "DMCU_ERAM";
    case AMDSMI_FW_ID_DMCU_ISR:
        return "DMCU_ISR";
    case AMDSMI_FW_ID_RLC_RESTORE_LIST_GPM_MEM:
        return "RLC_GPM_MEM";
    case AMDSMI_FW_ID_RLC_RESTORE_LIST_SRM_MEM:
        return "RLC_SRM_MEM";
    case AMDSMI_FW_ID_RLC_RESTORE_LIST_CNTL:
        return "RLC_CNTL";
    case AMDSMI_FW_ID_RLC_V:
        return "RLC_V";
    case AMDSMI_FW_ID_MMSCH:
        return "MMSCH";
    case AMDSMI_FW_ID_PSP_SYSDRV:
        return "PSP_SYSDRV";
    case AMDSMI_FW_ID_PSP_SOSDRV:
        return "PSP_SOSDRV";
    case AMDSMI_FW_ID_PSP_TOC:
        return "PSP_TOC";
    case AMDSMI_FW_ID_PSP_KEYDB:
        return "PSP_KEYDB";
    case AMDSMI_FW_ID_DFC:
        return "DFC";
    case AMDSMI_FW_ID_PSP_SPL:
        return "PSP_SPL";
    case AMDSMI_FW_ID_DRV_CAP:
        return "DRV_CAP";
    case AMDSMI_FW_ID_MC:
        return "MC";
    case AMDSMI_FW_ID_PSP_BL:
        return "PSP_BL";
    case AMDSMI_FW_ID_CP_PM4:
        return "CP_PM4";
    case AMDSMI_FW_ID_RLC_P:
        return "RLC_P";
    case AMDSMI_FW_ID_SEC_POLICY_STAGE2:
        return "SEC_POL_STG2";
    case AMDSMI_FW_ID_REG_ACCESS_WHITELIST:
        return "REG_ACCESS_WL";
    case AMDSMI_FW_ID_IMU_DRAM:
        return "IMU_DRAM";
    case AMDSMI_FW_ID_IMU_IRAM:
        return "IMU_IRAM";
    case AMDSMI_FW_ID_SDMA_TH0:
        return "SDMA_TH0";
    case AMDSMI_FW_ID_SDMA_TH1:
        return "SDMA_TH1";
    case AMDSMI_FW_ID_CP_MES:
        return "CP_MES";
    case AMDSMI_FW_ID_MES_KIQ:
        return "MES_KIQ";
    case AMDSMI_FW_ID_MES_STACK:
        return "MES_STACK";
    case AMDSMI_FW_ID_MES_THREAD1:
        return "MES_THREAD1";
    case AMDSMI_FW_ID_MES_THREAD1_STACK:
        return "MES_THREAD1_STACK";
    case AMDSMI_FW_ID_RLX6:
        return "RLX6";
    case AMDSMI_FW_ID_RLX6_DRAM_BOOT:
        return "RLX6_DRAM_BOOT";
    case AMDSMI_FW_ID_RS64_ME:
        return "RS64_ME";
    case AMDSMI_FW_ID_RS64_ME_P0_DATA:
        return "RS64_ME_P0_DATA";
    case AMDSMI_FW_ID_RS64_ME_P1_DATA:
        return "RS64_ME_P1_DATA";
    case AMDSMI_FW_ID_RS64_PFP:
        return "RS64_PFP";
    case AMDSMI_FW_ID_RS64_PFP_P0_DATA:
        return "RS64_PFP_P0_DATA";
    case AMDSMI_FW_ID_RS64_PFP_P1_DATA:
        return "RS64_PFP_P1_DATA";
    case AMDSMI_FW_ID_RS64_MEC:
        return "RS64_MEC";
    case AMDSMI_FW_ID_RS64_MEC_P0_DATA:
        return "RS64_MEC_P0_DATA";
    case AMDSMI_FW_ID_RS64_MEC_P1_DATA:
        return "RS64_MEC_P1_DATA";
    case AMDSMI_FW_ID_RS64_MEC_P2_DATA:
        return "RS64_MEC_P2_DATA";
    case AMDSMI_FW_ID_RS64_MEC_P3_DATA:
        return "RS64_MEC_P3_DATA";
    case AMDSMI_FW_ID_PPTABLE:
        return "PPTABLE";
    case AMDSMI_FW_ID_PSP_SOC:
        return "PSP_SOC";
    case AMDSMI_FW_ID_PSP_DBG:
        return "PSP_DBG";
    case AMDSMI_FW_ID_PSP_INTF:
        return "PSP_INTF";
    case AMDSMI_FW_ID_RLX6_CORE1:
        return "RLX6_CORE1";
    case AMDSMI_FW_ID_RLX6_DRAM_BOOT_CORE1:
        return "RLX6_DRAM_BOOT_CORE1";
    case AMDSMI_FW_ID_RLCV_LX7:
        return "RLCV_LX7";
    case AMDSMI_FW_ID_RLC_SAVE_RESTORE_LIST:
        return "RLC_SAVE_RL";
    case AMDSMI_FW_ID_ASD:
        return "ASD";
    case AMDSMI_FW_ID_TA_RAS:
        return "TA_RAS";
    case AMDSMI_FW_ID_TA_XGMI:
        return "TA_XGMI";
    case AMDSMI_FW_ID_RLC_SRLG:
        return "RLC_SRLG";
    case AMDSMI_FW_ID_RLC_SRLS:
        return "RLC_SRLS";
    case AMDSMI_FW_ID_PM:
        return "PM";
    case AMDSMI_FW_ID_DMCU:
        return "DMCU";
    case AMDSMI_FW_ID_PLDM_BUNDLE:
        return "PLDM_BUNDLE";
    default:
        return (std::string("FW_ID_")+ std::to_string(block)).c_str();
    }
}

/// \brief      function to format firmware version
/// \param[out] fw_version    firmware component/version after formatting
/// \param[in]  block         firmware component enum
/// \param[in]  version       firmware version
/// \return     none
static void
fill_gpu_fw_version_ (aga_gpu_fw_version_t *fw_version, amdsmi_fw_block_t block,
                      uint64_t version)
{
    char buf[AGA_MAX_STR_LEN + 1];
    std::string block_name = gpu_fw_block_name_str_(block);

    strncpy(fw_version->firmware, block_name.c_str(), AGA_MAX_STR_LEN);
    fw_version->firmware[AGA_MAX_STR_LEN] = '\0';
    if ((block == AMDSMI_FW_ID_VCN) || (block == AMDSMI_FW_ID_UVD) ||
        (block == AMDSMI_FW_ID_VCE) ||
        (block == AMDSMI_FW_ID_ASD) || (block == AMDSMI_FW_ID_CP_MES) ||
        (block == AMDSMI_FW_ID_MES_KIQ) || (block == AMDSMI_FW_ID_PSP_SOSDRV)) {
        // 'VCN', 'VCE', 'UVD', 'SOS', 'ASD', 'MES', 'MES KIQ' fw versions
        // needs to hexadecimal
        snprintf(buf, AGA_MAX_STR_LEN, "0x%08" PRIx64, version);
        strncpy(fw_version->version, buf, AGA_MAX_STR_LEN);
    } else if ((block == AMDSMI_FW_ID_TA_XGMI) ||
               (block == AMDSMI_FW_ID_TA_RAS) || (block == AMDSMI_FW_ID_PM)) {
        // TA XGMI, TA RAS, and PM firmware's hex value looks like 0x12345678
        // however, they are parsed as: int(0x12).int(0x34).int(0x56).int(0x78)
        // which results in the following: 12.34.56.78
        unsigned char tmp[8];
        for (auto i = 0; i < 8; i++) {
            tmp[i] = version >> ((7-i)*8);
        }
        snprintf(buf, AGA_MAX_STR_LEN, "%02u.%02u.%02u.%02u",
                 tmp[4], tmp[5], tmp[6], tmp[7]);
        strncpy(fw_version->version, buf, AGA_MAX_STR_LEN);
    } else {
        strncpy(fw_version->version, std::to_string(version).c_str(),
                AGA_MAX_STR_LEN);
    }
    fw_version->version[AGA_MAX_STR_LEN] = '\0';
}

/// \brief      get SKU from VBIOS version
/// \param[in]  vbios    VBIOS part number string
/// \param[out] sku          SKU string dervied from vbios version
/// \return     none
static void
gpu_get_sku_from_vbios_ (char *sku, char *vbios)
{
    char *buf;
    char *token;

    // middle portion in the VBIOS version is SKU XXX-<CARD_SKU>-XXX
    // get first token
    token = strtok_r(vbios, "-", &buf);
    if (token == NULL) {
        AGA_TRACE_ERR("SKU cannot be derived from vbios version {}", vbios);
        return;
    }
    // second token is the SKU
    token = strtok_r(NULL, "-", &buf);
    if (token == NULL) {
        AGA_TRACE_ERR("SKU cannot be derived from vbios version {}", vbios);
        return;
    }
    strncpy(sku, token, AGA_MAX_STR_LEN);
    sku[AGA_MAX_STR_LEN] = '\0';
}

/// \brief    fill GPU enumeration ids info using the given GPU
/// \param[in] gpu_handle    GPU handle
/// \param[out] status    operational status to be filled
/// \return SDK_RET_OK or error code in case of failure
static sdk_ret_t
smi_fill_gpu_enumeration_id_status_ (aga_gpu_handle_t gpu_handle,
                                     aga_gpu_status_t *status)
{
    amdsmi_kfd_info_t k_info;
    amdsmi_status_t amdsmi_ret;
    amdsmi_enumeration_info_t e_info;

    amdsmi_ret = amdsmi_get_gpu_kfd_info(gpu_handle, &k_info);
    if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get kfd info for GPU {}, err {}",
                      gpu_handle, amdsmi_ret);
        return amdsmi_ret_to_sdk_ret(amdsmi_ret);
    }
    amdsmi_ret = amdsmi_get_gpu_enumeration_info(gpu_handle, &e_info);
    if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get enumeration info for GPU {}, err {}",
                      gpu_handle, amdsmi_ret);
        return amdsmi_ret_to_sdk_ret(amdsmi_ret);
    }
    status->kfd_id = k_info.kfd_id;
    status->node_id = k_info.node_id;
    status->drm_render_id = e_info.drm_render;
    status->drm_card_id = e_info.drm_card;
    return SDK_RET_OK;
}

/// \brief    fill list of pids using the given GPU
/// \param[in] gpu_handle    GPU handle
/// \param[out] status    operational status to be filled
/// \return SDK_RET_OK or error code in case of failure
static sdk_ret_t
smi_fill_gpu_kfd_pid_status_ (aga_gpu_handle_t gpu_handle,
                              uint32_t gpu_id, aga_gpu_status_t *status)
{
    amdsmi_proc_info_t *list;
    amdsmi_status_t amdsmi_ret;
    uint32_t max_processes = 0;

    amdsmi_ret = amdsmi_get_gpu_process_list(gpu_handle, &max_processes, NULL);
    if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get number of processes running on GPU {}, err {}",
                      gpu_handle, amdsmi_ret);
        return amdsmi_ret_to_sdk_ret(amdsmi_ret);
    }
    list = (amdsmi_proc_info_t *)malloc(sizeof(amdsmi_proc_info_t) * max_processes);
    if (!list) {
        AGA_TRACE_ERR("Failed to allocate memory for process list for GPU {}",
                      gpu_handle);
        return SDK_RET_OOM;
    }
    amdsmi_ret = amdsmi_get_gpu_process_list(gpu_handle, &max_processes, list);
    if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get process list for GPU {}, err {}",
                      gpu_handle, amdsmi_ret);
        free(list);
        return amdsmi_ret_to_sdk_ret(amdsmi_ret);
    } else {
        status->num_kfd_process_id = max_processes;
        for (uint32_t i = 0; i < max_processes; i++) {
            if (i == AGA_GPU_MAX_PROCESS_PER_DEVICE) {
                AGA_TRACE_ERR("Number of processes using GPU {} exceeds max "
                              "supported value of {}, some processes will not "
                              "be reported", gpu_handle, AGA_GPU_MAX_PROCESS_PER_DEVICE);
                status->num_kfd_process_id = AGA_GPU_MAX_PROCESS_PER_DEVICE;
                break;
            }
            status->process_info[i].pid = (uint32_t)list[i].pid;
            status->process_info[i].cu_occupancy = list[i].cu_occupancy;
            status->kfd_process_id[i] = (uint32_t)list[i].pid;
        }
        free(list);
    }
    return SDK_RET_OK;
}

/// \brief    fill status of clocks
/// \param[in] gpu_handle    GPU handle
/// \param[out] status    operational status to be filled
/// \return SDK_RET_OK or error code in case of failure
static sdk_ret_t
smi_fill_clock_status_ (aga_gpu_handle_t gpu_handle,
                        aga_gpu_spec_t *spec, aga_gpu_status_t *status,
                        amdsmi_gpu_metrics_t *metrics_info)
{
    uint64_t cur_freq;
    uint32_t clk_cnt = 0;
    amdsmi_status_t amdsmi_ret;
    uint32_t low_freq, high_freq;
    amdsmi_frequencies_t freq = {};
    aga_gpu_clock_status_t *clock_status;
    aga_gpu_clock_freq_range_t *mem_clock_spec = NULL;
    aga_gpu_clock_freq_range_t *gfx_clock_spec = NULL;
    aga_gpu_clock_freq_range_t *data_clock_spec = NULL;
    aga_gpu_clock_freq_range_t *video_clock_spec = NULL;

    // get clock specs for different clock types
    for (uint32_t i = 0; i < spec->num_clock_freqs; i++) {
        if (spec->clock_freq[i].clock_type == AGA_GPU_CLOCK_TYPE_SYSTEM) {
            gfx_clock_spec = &spec->clock_freq[i];
            break;
        }
    }
    for (uint32_t i = 0; i < spec->num_clock_freqs; i++) {
        if (spec->clock_freq[i].clock_type == AGA_GPU_CLOCK_TYPE_MEMORY) {
            mem_clock_spec = &spec->clock_freq[i];
            break;
        }
    }
    for (uint32_t i = 0; i < spec->num_clock_freqs; i++) {
        if (spec->clock_freq[i].clock_type == AGA_GPU_CLOCK_TYPE_VIDEO) {
            video_clock_spec = &spec->clock_freq[i];
            break;
        }
    }
    for (uint32_t i = 0; i < spec->num_clock_freqs; i++) {
        if (spec->clock_freq[i].clock_type == AGA_GPU_CLOCK_TYPE_DATA) {
            data_clock_spec = &spec->clock_freq[i];
            break;
        }
    }
    clk_cnt = 0;
    // gfx clock
    for (uint32_t i = 0; i < AMDSMI_MAX_NUM_GFX_CLKS; i++) {
        if (gfx_clock_spec) {
            clock_status = &status->clock_status[clk_cnt];
            clock_status->clock_type = AGA_GPU_CLOCK_TYPE_SYSTEM;
            clock_status->frequency = metrics_info->current_gfxclks[i];
            clock_status->low_frequency = gfx_clock_spec->lo;
            clock_status->high_frequency = gfx_clock_spec->hi;
            clock_status->locked =
                metrics_info->gfxclk_lock_status & (1 << i);
            clock_status->deep_sleep =
                (clock_status->frequency < clock_status->low_frequency);
        }
        clk_cnt++;
    }
    // memory clock
    if (mem_clock_spec) {
        clock_status = &status->clock_status[clk_cnt];
        clock_status->clock_type = AGA_GPU_CLOCK_TYPE_MEMORY;
        clock_status->frequency = metrics_info->current_uclk;
        clock_status->low_frequency = mem_clock_spec->lo;
        clock_status->high_frequency = mem_clock_spec->hi;
        // locked is N/A for memory clock
        clock_status->deep_sleep =
            (clock_status->frequency < clock_status->low_frequency);
    }
    clk_cnt++;
    // video clocks
    for (uint32_t i = 0; i < AMDSMI_MAX_NUM_CLKS; i++) {
        if (video_clock_spec) {
            clock_status = &status->clock_status[clk_cnt];
            clock_status->clock_type = AGA_GPU_CLOCK_TYPE_VIDEO;
            clock_status->frequency = metrics_info->current_vclk0s[i];
            clock_status->low_frequency = video_clock_spec->lo;
            clock_status->high_frequency = video_clock_spec->hi;
            // locked is N/A for video clocks
            clock_status->deep_sleep =
                (clock_status->frequency < clock_status->low_frequency);
        }
        clk_cnt++;
    }
    // data clocks
    for (uint32_t i = 0; i < AMDSMI_MAX_NUM_CLKS; i++) {
        if (data_clock_spec) {
            clock_status = &status->clock_status[clk_cnt];
            clock_status->clock_type = AGA_GPU_CLOCK_TYPE_DATA;
            clock_status->frequency = metrics_info->current_dclk0s[i];
            clock_status->low_frequency = data_clock_spec->lo;
            clock_status->high_frequency = data_clock_spec->hi;
            // locked is N/A for data clocks
            clock_status->deep_sleep =
                (clock_status->frequency < clock_status->low_frequency);
        }
        clk_cnt++;
    }
    // SOC clock
    amdsmi_ret = amdsmi_get_clk_freq(gpu_handle, AMDSMI_CLK_TYPE_SOC, &freq);
    if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get SOC clock frequencies for GPU {}, err {}",
                      gpu_handle, amdsmi_ret);
    } else {
        low_freq = high_freq = 0;
        // min and max frequencies are per clock type
        find_low_high_frequency(&freq, &low_freq, &high_freq);
        for (uint32_t i = 0; i < AMDSMI_MAX_NUM_CLKS; i++) {
            clock_status = &status->clock_status[clk_cnt];
            clock_status->clock_type = AGA_GPU_CLOCK_TYPE_SOC;
            clock_status->frequency = metrics_info->current_socclks[i];
            clock_status->low_frequency = low_freq;
            clock_status->high_frequency = high_freq;
            // locked is N/A for SOC clocks
            clock_status->deep_sleep =
                (clock_status->frequency < clock_status->low_frequency);
            clk_cnt++;
        }
    }
    // data fabric clock
    amdsmi_ret = amdsmi_get_clk_freq(gpu_handle, AMDSMI_CLK_TYPE_DF, &freq);
    cur_freq = current_frequency_hz(&freq);
    if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get data fabric clock frequencies for GPU {}, "
                      "err {}", gpu_handle, amdsmi_ret);
    } else if (cur_freq != AMDSMI_INVALID_UINT32) {
        // skip clock types whose current frequency is reported as NA
        low_freq = high_freq = 0;
        clock_status = &status->clock_status[clk_cnt];
        // min and max frequencies are per clock type
        find_low_high_frequency(&freq,
                                &clock_status->low_frequency,
                                &clock_status->high_frequency);
        clock_status->clock_type = AGA_GPU_CLOCK_TYPE_FABRIC;
        clock_status->frequency = cur_freq / 1000000;
        clock_status->deep_sleep =
            (clock_status->frequency < clock_status->low_frequency);
        clk_cnt++;
    }
    // DCE clock
    amdsmi_ret = amdsmi_get_clk_freq(gpu_handle, AMDSMI_CLK_TYPE_DCEF, &freq);
    cur_freq = current_frequency_hz(&freq);
    if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get DCE clock frequencies for GPU {}, err {}",
                      gpu_handle, amdsmi_ret);
    } else if (cur_freq != AMDSMI_INVALID_UINT32) {
        // skip clock types whose current frequency is reported as NA
        low_freq = high_freq = 0;
        clock_status = &status->clock_status[clk_cnt];
        // min and max frequencies are per clock type
        find_low_high_frequency(&freq,
                                &clock_status->low_frequency,
                                &clock_status->high_frequency);
        clock_status->clock_type = AGA_GPU_CLOCK_TYPE_DCE;
        clock_status->frequency = cur_freq / 1000000;
        clock_status->deep_sleep =
            (clock_status->frequency < clock_status->low_frequency);
        clk_cnt++;
    }
    // PCIe clock
    amdsmi_ret = amdsmi_get_clk_freq(gpu_handle, AMDSMI_CLK_TYPE_PCIE, &freq);
    cur_freq = current_frequency_hz(&freq);
    if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get PCIe clock frequencies for GPU {}, err {}",
                      gpu_handle, amdsmi_ret);
    } else if (cur_freq != AMDSMI_INVALID_UINT32) {
        // skip clock types whose current frequency is reported as NA
        low_freq = high_freq = 0;
        clock_status = &status->clock_status[clk_cnt];
        // min and max frequencies are per clock type
        find_low_high_frequency(&freq,
                                &clock_status->low_frequency,
                                &clock_status->high_frequency);
        clock_status->clock_type = AGA_GPU_CLOCK_TYPE_PCIE;
        clock_status->frequency = cur_freq / 1000000;
        clock_status->deep_sleep =
            (clock_status->frequency < clock_status->low_frequency);
        clk_cnt++;
    }
    status->num_clock_status = clk_cnt;
    return SDK_RET_OK;
}

/// \brief    fill PCIe status
/// \param[in] gpu_handle    GPU handle
/// \param[out] status    operational status to be filled
/// \return SDK_RET_OK or error code in case of failure
static sdk_ret_t
smi_fill_pcie_status_ (aga_gpu_handle_t gpu_handle,
                       aga_gpu_status_t *status)
{
    amdsmi_pcie_info_t info;
    amdsmi_status_t amdsmi_ret;
    aga_gpu_pcie_status_t *pcie_status = &status->pcie_status;

    amdsmi_ret = amdsmi_get_pcie_info(gpu_handle, &info);
    if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get PCIe info for GPU {}, err {}",
                      gpu_handle, amdsmi_ret);
    } else {
        pcie_status->slot_type =
            smi_to_aga_pcie_slot_type(info.pcie_static.slot_type);
        pcie_status->max_width = info.pcie_static.max_pcie_width;
        if (info.pcie_static.max_pcie_speed != AMDSMI_INVALID_UINT32) {
            pcie_status->max_speed = info.pcie_static.max_pcie_speed/1000;
        } else {
            pcie_status->max_speed = 0;
        }
        pcie_status->version = info.pcie_static.pcie_interface_version;
        pcie_status->width = info.pcie_metric.pcie_width;
        if (info.pcie_metric.pcie_speed != AMDSMI_INVALID_UINT32) {
            pcie_status->speed = info.pcie_metric.pcie_speed/1000;
        } else {
            pcie_status->speed = 0;
        }
        pcie_status->bandwidth = info.pcie_metric.pcie_bandwidth;
    }
    return SDK_RET_OK;
}

/// \brief    fill VRAM status
/// \param[in] gpu_handle    GPU handle
/// \param[out] status    operational status to be filled
/// \return SDK_RET_OK or error code in case of failure
static sdk_ret_t
smi_fill_vram_status_ (aga_gpu_handle_t gpu_handle,
                       aga_gpu_vram_status_t *status)
{
    amdsmi_vram_info_t info;
    amdsmi_status_t amdsmi_ret;

    amdsmi_ret = amdsmi_get_gpu_vram_info(gpu_handle, &info);
    if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get VRAM info for GPU {}, err {}",
                      gpu_handle, amdsmi_ret);
    } else {
        status->type = smi_to_aga_vram_type(info.vram_type);
        strncpy(status->vendor, info.vram_vendor, AGA_MAX_STR_LEN);
        status->vendor[AGA_MAX_STR_LEN] = '\0';
        status->size = info.vram_size;
    }
    return SDK_RET_OK;
}

sdk_ret_t
smi_get_gpu_partition_id (aga_gpu_handle_t gpu_handle, uint32_t *partition_id)
{
    amdsmi_status_t status;
    amdsmi_kfd_info_t kfd_info;

    status = amdsmi_get_gpu_kfd_info(gpu_handle, &kfd_info);
    if (unlikely(status != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get partition id of GPU {}, err {}",
                      gpu_handle, status);
        return amdsmi_ret_to_sdk_ret(status);
    }
    *partition_id = kfd_info.current_partition_id;
    return SDK_RET_OK;
}

sdk_ret_t
smi_gpu_fill_status (aga_gpu_handle_t gpu_handle,
                     const aga_obj_key_t *gpu_key,
                     uint32_t gpu_id,
                     aga_gpu_spec_t *spec, aga_gpu_status_t *status)
{
    amdsmi_status_t amdsmi_ret;
    amdsmi_xgmi_status_t xgmi_st;
    amdsmi_gpu_metrics_t metrics_info = { 0 };

    {
        std::lock_guard<std::mutex> lock(g_gpu_metrics_mutex);
        if (g_gpu_metrics.find(gpu_handle) != g_gpu_metrics.end()) {
            metrics_info = g_gpu_metrics[gpu_handle];
        }
    }
    if (metrics_info.common_header.structure_size != 0) {
        // fill the clock status with metrics info
        smi_fill_clock_status_(gpu_handle, spec, status, &metrics_info);
        // fill firmware timestamp
        status->fw_timestamp = metrics_info.firmware_timestamp;
        if (metrics_info.throttle_status !=
            std::numeric_limits<uint32_t>::max()) {
            status->throttling_status =
                metrics_info.throttle_status ? AGA_GPU_THROTTLING_STATUS_ON :
                                               AGA_GPU_THROTTLING_STATUS_OFF;
        }
        status->xgmi_status.width = metrics_info.xgmi_link_width;
        status->xgmi_status.speed = metrics_info.xgmi_link_speed;
        status->vram_status.max_bandwidth = metrics_info.vram_max_bandwidth;
    } else {
        AGA_TRACE_ERR("Failed to get GPU metrics info for GPU {}, err {}",
                      gpu_handle, amdsmi_ret);
    }
    // fill the PCIe status
    smi_fill_pcie_status_(gpu_handle, status);
    // fill the xgmi error count
    amdsmi_ret = amdsmi_gpu_xgmi_error_status(gpu_handle, &xgmi_st);
    if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get xgmi error status for GPU {}, err {}",
                      gpu_handle, amdsmi_ret);
    } else {
        status->xgmi_status.error_status = smi_to_aga_gpu_xgmi_error(xgmi_st);
    }
    // fill list of pids using the GPU
    smi_fill_gpu_kfd_pid_status_(gpu_handle, gpu_id, status);
    // TODO: oper status
    // TODO: RAS status
    return SDK_RET_OK;
}

/// \brief function to get number of bad pages for GPU
/// \param[in]  gpu             GPU object
/// \param[out] num_bad_pages   number of bad pages
/// \return SDK_RET_OK or error code in case of failure
sdk_ret_t
smi_gpu_get_bad_page_count (void *gpu_obj,
                            uint32_t *num_bad_pages)
{
    amdsmi_status_t amdsmi_ret;
    gpu_entry *gpu = (gpu_entry *)gpu_obj;

    // get number of bad page records
    amdsmi_ret = amdsmi_get_gpu_bad_page_info(gpu->handle(),
                                              num_bad_pages, NULL);
    if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get bad page information for GPU {}, err {}",
                      gpu->handle(), amdsmi_ret);
        return amdsmi_ret_to_sdk_ret(amdsmi_ret);
    }
    return SDK_RET_OK;
}

/// \brief function to get GPU bad page records
/// \param[in]  gpu           GPU object
/// \param[in]  num_bad_pages number of bad pages
/// \param[out] records       GPU bad page records
/// \return SDK_RET_OK or error code in case of failure
sdk_ret_t
smi_gpu_get_bad_page_records (void *gpu_obj,
                              uint32_t num_bad_pages,
                              aga_gpu_bad_page_record_t *records)
{
    amdsmi_status_t amdsmi_ret;
    gpu_entry *gpu = (gpu_entry *)gpu_obj;
    amdsmi_retired_page_record_t *bad_pages;

    // allocate memory for bad pages
    bad_pages =
        (amdsmi_retired_page_record_t *)malloc(
            num_bad_pages * sizeof(amdsmi_retired_page_record_t));
    if (!bad_pages) {
        AGA_TRACE_ERR("Failed to allocate memory for bad page information "
                      "for GPU {}", gpu->key().str());
        return SDK_RET_OOM;
    }
    // fill bad page records
    amdsmi_ret = amdsmi_get_gpu_bad_page_info(gpu->handle(), &num_bad_pages,
                                              bad_pages);
    if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get bad page information for GPU {}, "
                      "err {}", gpu->handle(), amdsmi_ret);
        return amdsmi_ret_to_sdk_ret(amdsmi_ret);
    } else {
        for (uint32_t i = 0; i < num_bad_pages; i ++) {
            records[i].key = gpu->key();
            records[i].page_address = bad_pages[i].page_address;
            records[i].page_size = bad_pages[i].page_size;
            records[i].page_status =
                smi_to_aga_gpu_page_status(bad_pages[i].status);
        }
    }
    // free memory
    free(bad_pages);
    return SDK_RET_OK;
}

static sdk_ret_t
smi_fill_violation_stats_ (aga_gpu_handle_t gpu_handle,
                           uint32_t partition_id,
                           amdsmi_gpu_metrics_t *metrics_info,
                           aga_gpu_violation_stats_t *stats)
{
    amdsmi_status_t amdsmi_ret;
    amdsmi_violation_status_t violation_status = {};

    // initialize stats to invalid values
    memset(stats, 0xff, sizeof(aga_gpu_violation_stats_t));

    amdsmi_ret = amdsmi_get_violation_status(gpu_handle, &violation_status);
    if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get violation status for GPU {}, err {}",
                      gpu_handle, amdsmi_ret);
        // populate with metrics info as fallback
        stats->current_accumulated_counter =
            metrics_info->accumulation_counter;
        stats->processor_hot_residency_accumulated =
            metrics_info->prochot_residency_acc;
        stats->ppt_residency_accumulated =
            metrics_info->ppt_residency_acc;
        stats->socket_thermal_residency_accumulated =
            metrics_info->socket_thm_residency_acc;
        stats->vr_thermal_residency_accumulated =
            metrics_info->vr_thm_residency_acc;
        stats->hbm_thermal_residency_accumulated =
            metrics_info->hbm_thm_residency_acc;

        for (uint16_t i = 0; i < AMDSMI_MAX_NUM_XCC; i++) {
            stats->gfx_clk_below_host_limit_power_accumulated[i] =
                metrics_info->xcp_stats[0].gfx_below_host_limit_ppt_acc[i];
            stats->gfx_clk_below_host_limit_thermal_accumulated[i] =
                metrics_info->xcp_stats[0].gfx_below_host_limit_thm_acc[i];
            stats->gfx_low_utilization_accumulated[i] =
                metrics_info->xcp_stats[0].gfx_low_utilization_acc[i];
            stats->gfx_clk_below_host_limit_total_accumulated[i] =
                metrics_info->xcp_stats[0].gfx_below_host_limit_total_acc[i];
        }
    } else {
        // fill the violation stats
        stats->current_accumulated_counter =
            violation_status.acc_counter;
        stats->processor_hot_residency_accumulated =
            violation_status.acc_prochot_thrm;
        stats->ppt_residency_accumulated =
            violation_status.acc_ppt_pwr;
        stats->socket_thermal_residency_accumulated =
            violation_status.acc_socket_thrm;
        stats->vr_thermal_residency_accumulated =
            violation_status.acc_vr_thrm;
        stats->hbm_thermal_residency_accumulated =
            violation_status.acc_hbm_thrm;
        stats->processor_hot_residency_percentage =
            violation_status.per_prochot_thrm;
        stats->ppt_residency_percentage =
            violation_status.per_ppt_pwr;
        stats->socket_thermal_residency_percentage =
            violation_status.per_socket_thrm;
        stats->vr_thermal_residency_percentage =
            violation_status.per_vr_thrm;
        stats->hbm_thermal_residency_percentage =
            violation_status.per_hbm_thrm;
        for (uint16_t i = 0; i < AMDSMI_MAX_NUM_XCC; i++) {
            stats->gfx_clk_below_host_limit_power_accumulated[i] =
                violation_status.acc_gfx_clk_below_host_limit_pwr[0][i];
            stats->gfx_clk_below_host_limit_thermal_accumulated[i] =
                violation_status.acc_gfx_clk_below_host_limit_thm[0][i];
            stats->gfx_low_utilization_accumulated[i] =
                violation_status.acc_low_utilization[partition_id][i];
            stats->gfx_clk_below_host_limit_total_accumulated[i] =
                violation_status.acc_gfx_clk_below_host_limit_total[0][i];
            stats->gfx_clk_below_host_limit_power_percentage[i] =
                violation_status.per_gfx_clk_below_host_limit_pwr[0][i];
            stats->gfx_clk_below_host_limit_thermal_percentage[i] =
                violation_status.per_gfx_clk_below_host_limit_thm[0][i];
            stats->gfx_low_utilization_percentage[i] =
                violation_status.per_low_utilization[0][i];
            stats->gfx_clk_below_host_limit_total_percentage[i] =
                violation_status.per_gfx_clk_below_host_limit_total[0][i];
        }
    }
    return SDK_RET_OK;
}

static sdk_ret_t
smi_fill_ecc_stats_ (aga_gpu_handle_t gpu_handle,
                     aga_gpu_stats_t *stats)
{
    amdsmi_error_count_t ec;
    amdsmi_status_t amdsmi_ret;
    uint64_t total_deferred_count = 0;
    uint64_t total_correctable_count = 0;
    uint64_t total_uncorrectable_count = 0;
    // get correctable and uncorrectable total error count beforehand
    for (uint32_t b = AMDSMI_GPU_BLOCK_FIRST; b <= AMDSMI_GPU_BLOCK_LAST;
         b = b * 2) {
        // initialize ec to all 0s
        ec = { 0 };
        amdsmi_ret = amdsmi_get_gpu_ecc_count(gpu_handle,
                                              (amdsmi_gpu_block_t)(b), &ec);
        if (amdsmi_ret == AMDSMI_STATUS_SUCCESS) {
            total_correctable_count += ec.correctable_count;
            total_uncorrectable_count += ec.uncorrectable_count;
            total_deferred_count += ec.deferred_count;
            switch (b) {
            case AMDSMI_GPU_BLOCK_UMC:
                stats->umc_correctable_errors =
                    ec.correctable_count;
                stats->umc_uncorrectable_errors =
                    ec.uncorrectable_count;
                stats->umc_deferred_errors =
                    ec.deferred_count;
                break;
            case AMDSMI_GPU_BLOCK_SDMA:
                stats->sdma_correctable_errors =
                    ec.correctable_count;
                stats->sdma_uncorrectable_errors =
                    ec.uncorrectable_count;
                stats->sdma_deferred_errors =
                    ec.deferred_count;
                break;
            case AMDSMI_GPU_BLOCK_GFX:
                stats->gfx_correctable_errors =
                    ec.correctable_count;
                stats->gfx_uncorrectable_errors =
                    ec.uncorrectable_count;
                stats->gfx_deferred_errors =
                    ec.deferred_count;
                break;
            case AMDSMI_GPU_BLOCK_MMHUB:
                stats->mmhub_correctable_errors =
                    ec.correctable_count;
                stats->mmhub_uncorrectable_errors =
                    ec.uncorrectable_count;
                stats->mmhub_deferred_errors =
                    ec.deferred_count;
                break;
            case AMDSMI_GPU_BLOCK_ATHUB:
                stats->athub_correctable_errors =
                    ec.correctable_count;
                stats->athub_uncorrectable_errors =
                    ec.uncorrectable_count;
                stats->athub_deferred_errors =
                    ec.deferred_count;
                break;
            case AMDSMI_GPU_BLOCK_PCIE_BIF:
                stats->bif_correctable_errors =
                    ec.correctable_count;
                stats->bif_uncorrectable_errors =
                    ec.uncorrectable_count;
                stats->bif_deferred_errors =
                    ec.deferred_count;
                break;
            case AMDSMI_GPU_BLOCK_HDP:
                stats->hdp_correctable_errors =
                    ec.correctable_count;
                stats->hdp_uncorrectable_errors =
                    ec.uncorrectable_count;
                stats->hdp_deferred_errors =
                    ec.deferred_count;
                break;
            case AMDSMI_GPU_BLOCK_XGMI_WAFL:
                stats->xgmi_wafl_correctable_errors =
                    ec.correctable_count;
                stats->xgmi_wafl_uncorrectable_errors =
                    ec.uncorrectable_count;
                stats->xgmi_wafl_deferred_errors =
                    ec.deferred_count;
                break;
            case AMDSMI_GPU_BLOCK_DF:
                stats->df_correctable_errors =
                    ec.correctable_count;
                stats->df_uncorrectable_errors =
                    ec.uncorrectable_count;
                stats->df_deferred_errors =
                    ec.deferred_count;
                break;
            case AMDSMI_GPU_BLOCK_SMN:
                stats->smn_correctable_errors =
                    ec.correctable_count;
                stats->smn_uncorrectable_errors =
                    ec.uncorrectable_count;
                stats->smn_deferred_errors =
                    ec.deferred_count;
                break;
            case AMDSMI_GPU_BLOCK_SEM:
                stats->sem_correctable_errors =
                    ec.correctable_count;
                stats->sem_uncorrectable_errors =
                    ec.uncorrectable_count;
                stats->sem_deferred_errors =
                    ec.deferred_count;
                break;
            case AMDSMI_GPU_BLOCK_MP0:
                stats->mp0_correctable_errors =
                    ec.correctable_count;
                stats->mp0_uncorrectable_errors =
                    ec.uncorrectable_count;
                stats->mp0_deferred_errors =
                    ec.deferred_count;
                break;
            case AMDSMI_GPU_BLOCK_MP1:
                stats->mp1_correctable_errors =
                    ec.correctable_count;
                stats->mp1_uncorrectable_errors =
                    ec.uncorrectable_count;
                stats->mp1_deferred_errors =
                    ec.deferred_count;
                break;
            case AMDSMI_GPU_BLOCK_FUSE:
                stats->fuse_correctable_errors =
                    ec.correctable_count;
                stats->fuse_uncorrectable_errors =
                    ec.uncorrectable_count;
                stats->fuse_deferred_errors =
                    ec.deferred_count;
                break;
            case AMDSMI_GPU_BLOCK_MCA:
                stats->mca_correctable_errors =
                    ec.correctable_count;
                stats->mca_uncorrectable_errors =
                    ec.uncorrectable_count;
                stats->mca_deferred_errors =
                    ec.deferred_count;
                break;
            case AMDSMI_GPU_BLOCK_VCN:
                stats->vcn_correctable_errors =
                    ec.correctable_count;
                stats->vcn_uncorrectable_errors =
                    ec.uncorrectable_count;
                stats->vcn_deferred_errors =
                    ec.deferred_count;
                break;
            case AMDSMI_GPU_BLOCK_JPEG:
                stats->jpeg_correctable_errors =
                    ec.correctable_count;
                stats->jpeg_uncorrectable_errors =
                    ec.uncorrectable_count;
                stats->jpeg_deferred_errors =
                    ec.deferred_count;
                break;
            case AMDSMI_GPU_BLOCK_IH:
                stats->ih_correctable_errors =
                    ec.correctable_count;
                stats->ih_uncorrectable_errors =
                    ec.uncorrectable_count;
                stats->ih_deferred_errors =
                    ec.deferred_count;
                break;
            case AMDSMI_GPU_BLOCK_MPIO:
                stats->mpio_correctable_errors =
                    ec.correctable_count;
                stats->mpio_uncorrectable_errors =
                    ec.uncorrectable_count;
                stats->mpio_deferred_errors =
                    ec.deferred_count;
                break;
            default:
                break;
            }
        }
    }
    stats->total_correctable_errors = total_correctable_count;
    stats->total_uncorrectable_errors = total_uncorrectable_count;
    stats->total_deferred_errors = total_deferred_count;
    return SDK_RET_OK;
}

static sdk_ret_t
smi_fill_vram_usage_ (aga_gpu_handle_t gpu_handle,
                      aga_gpu_vram_usage_t *usage)
{
    uint64_t value_64;
    amdsmi_status_t amdsmi_ret;

    amdsmi_ret = amdsmi_get_gpu_memory_total(gpu_handle,
                                             AMDSMI_MEM_TYPE_VRAM, &value_64);
    if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get VRAM total memory GPU {}, err {}",
                      gpu_handle, amdsmi_ret);
    } else {
        usage->total_vram = value_64/1024/1024;
    }
    amdsmi_ret = amdsmi_get_gpu_memory_total(gpu_handle,
                                             AMDSMI_MEM_TYPE_VIS_VRAM,
                                             &value_64);
    if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get visible VRAM total memory GPU {}, err {}",
                      gpu_handle, amdsmi_ret);
    } else {
        usage->total_visible_vram = value_64/1024/1024;
    }
    amdsmi_ret = amdsmi_get_gpu_memory_total(gpu_handle,
                                             AMDSMI_MEM_TYPE_GTT,
                                             &value_64);
    if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get GTT total memory GPU {}, err {}",
                      gpu_handle, amdsmi_ret);
    } else {
        usage->total_gtt = value_64/1024/1024;
    }
    amdsmi_ret = amdsmi_get_gpu_memory_usage(gpu_handle, AMDSMI_MEM_TYPE_VRAM,
                                             &value_64);
    if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get VRAM used memory GPU {}, err {}",
                      gpu_handle, amdsmi_ret);
    } else {
        usage->used_vram = value_64/1024/1024;
    }
    amdsmi_ret = amdsmi_get_gpu_memory_usage(gpu_handle,
                                             AMDSMI_MEM_TYPE_VIS_VRAM,
                                             &value_64);
    if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get visible VRAM used memory GPU {}, err {}",
                      gpu_handle, amdsmi_ret);
    } else {
        usage->used_visible_vram = value_64/1024/1024;
    }
    amdsmi_ret = amdsmi_get_gpu_memory_usage(gpu_handle,
                                             AMDSMI_MEM_TYPE_GTT,
                                             &value_64);
    if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get GTT used memory GPU {}, err {}",
                      gpu_handle, amdsmi_ret);
    } else {
        usage->used_gtt = value_64/1024/1024;
    }
    usage->free_vram = usage->total_vram - usage->used_vram;
    usage->free_visible_vram = usage->total_visible_vram -
                                   usage->used_visible_vram;
    usage->free_gtt = usage->total_gtt - usage->used_gtt;
    return SDK_RET_OK;
}

sdk_ret_t
smi_gpu_fill_stats (aga_gpu_handle_t gpu_handle,
                    const aga_obj_key_t *gpu_key,
                    bool is_partitioned,
                    uint32_t partition_id,
                    aga_gpu_handle_t first_partition_handle,
                    aga_gpu_stats_t *stats)
{
    amdsmi_status_t amdsmi_ret;
    uint64_t sent, received, max_pkt_size;
    amdsmi_gpu_metrics_t metrics_info = {};
    amdsmi_gpu_metrics_t cached_metrics = {};

    // reset stats to invalid values
    memset(&stats->usage, 0xff, sizeof(aga_gpu_usage_t));
    memset(&stats->pcie_stats, 0xff, sizeof(aga_gpu_pcie_stats_t));
    memset(&stats->violation_stats, 0xff, sizeof(aga_gpu_violation_stats_t));
    memset(&stats->xgmi_link_stats, 0xff,
           sizeof(aga_gpu_xgmi_link_stats_t) * AGA_GPU_MAX_XGMI_LINKS);

    // fill VRAM usage
    smi_fill_vram_usage_(gpu_handle, &stats->vram_usage);
    // fill additional statistics from gpu metrics
    {
        std::lock_guard<std::mutex> lock(g_gpu_metrics_mutex);
        if (g_gpu_metrics.find(gpu_handle) != g_gpu_metrics.end()) {
            metrics_info = g_gpu_metrics[gpu_handle];
        }
    }
    if (metrics_info.common_header.structure_size != 0) {
        // power and voltage
        stats->avg_package_power = metrics_info.average_socket_power;
        stats->package_power = metrics_info.current_socket_power;
        stats->power_usage = metrics_info.current_socket_power;
        stats->voltage.voltage = metrics_info.voltage_soc;
        stats->voltage.gfx_voltage = metrics_info.voltage_gfx;
        stats->voltage.memory_voltage = metrics_info.voltage_mem;
        // fan speed
        stats->fan_speed = metrics_info.current_fan_speed;
        // xgmi link stats
        for (uint32_t i = 0; i < AGA_GPU_MAX_XGMI_LINKS; i++) {
            stats->xgmi_link_stats[i].data_read =
                metrics_info.xgmi_read_data_acc[i];
            stats->xgmi_link_stats[i].data_write =
                metrics_info.xgmi_write_data_acc[i];
        }
        // fill violation statistics only for primary partition
        if (!partition_id) {
            smi_fill_ecc_stats_(gpu_handle, stats);
            smi_fill_violation_stats_(gpu_handle, partition_id,
                                      &metrics_info,
                                      &stats->violation_stats);
        }
        // fill the energy consumed
        stats->energy_consumed = metrics_info.energy_accumulator *
                                     g_energy_counter_resolution;
        // fill temperature
        stats->temperature.edge_temperature =
            (float)metrics_info.temperature_edge;
        stats->temperature.junction_temperature =
            (float)metrics_info.temperature_hotspot;
        stats->temperature.memory_temperature =
            (float)metrics_info.temperature_mem;
        for (uint32_t i = 0; i < AGA_GPU_MAX_HBM; i++) {
            stats->temperature.hbm_temperature[i] =
                (float)metrics_info.temperature_hbm[i];
        }
        // pcie stats
        stats->pcie_stats.replay_count = metrics_info.pcie_replay_count_acc;
        stats->pcie_stats.recovery_count =
            metrics_info.pcie_l0_to_recov_count_acc;
        stats->pcie_stats.replay_rollover_count =
            metrics_info.pcie_replay_rover_count_acc;
        stats->pcie_stats.nack_sent_count =
            metrics_info.pcie_nak_sent_count_acc;
        stats->pcie_stats.nack_received_count =
            metrics_info.pcie_nak_rcvd_count_acc;
        stats->pcie_stats.bidir_bandwidth =
            metrics_info.pcie_bandwidth_acc;
        // fill activity and usage information based on partition mode
        if (!is_partitioned) {
            // non-partitioned mode: use cached metrics_info
            stats->usage.gfx_activity = metrics_info.average_gfx_activity;
            stats->usage.umc_activity = metrics_info.average_umc_activity;
            stats->usage.mm_activity = metrics_info.average_mm_activity;
            stats->gfx_activity_accumulated = metrics_info.gfx_activity_acc;
            stats->mem_activity_accumulated = metrics_info.mem_activity_acc;

            // VCN activity and busy stats
            for (uint16_t i = 0; i < AMDSMI_MAX_NUM_VCN; i++) {
                stats->usage.vcn_activity[i] = metrics_info.vcn_activity[i];
                stats->usage.vcn_busy[i] = metrics_info.xcp_stats[0].vcn_busy[i];
            }

            // JPEG activity and busy stats
            for (uint16_t i = 0; i < AMDSMI_MAX_NUM_JPEG; i++) {
                stats->usage.jpeg_activity[i] = metrics_info.jpeg_activity[i];
            }
            for (uint16_t i = 0; i < AMDSMI_MAX_NUM_JPEG_ENG_V1; i++) {
                stats->usage.jpeg_busy[i] = metrics_info.xcp_stats[0].jpeg_busy[i];
            }

            // GFX busy instances
            for (uint16_t i = 0; i < AMDSMI_MAX_NUM_XCC; i++) {
                stats->usage.gfx_busy_inst[i] =
                    metrics_info.xcp_stats[0].gfx_busy_inst[i];
            }
        }
    }
    // read PCIe throughput
    amdsmi_ret = amdsmi_get_gpu_pci_throughput(gpu_handle, &sent, &received,
                                               &max_pkt_size);
    if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get PCIe throughput for GPU {}, err {}",
                      gpu_handle, amdsmi_ret);
    } else {
        stats->pcie_stats.tx_bytes = received;
        stats->pcie_stats.rx_bytes = sent;
    }
    // read xgmi stats
    g_smi_state.read_counter(gpu_handle, AMDSMI_EVNT_XGMI_0_NOP_TX,
                             &stats->xgmi_neighbor0_tx_nops);
    g_smi_state.read_counter(gpu_handle, AMDSMI_EVNT_XGMI_0_REQUEST_TX,
                             &stats->xgmi_neighbor0_tx_requests);
    g_smi_state.read_counter(gpu_handle, AMDSMI_EVNT_XGMI_0_RESPONSE_TX,
                             &stats->xgmi_neighbor0_tx_responses);
    g_smi_state.read_counter(gpu_handle, AMDSMI_EVNT_XGMI_0_BEATS_TX,
                             &stats->xgmi_neighbor0_tx_beats);
    g_smi_state.read_counter(gpu_handle, AMDSMI_EVNT_XGMI_1_NOP_TX,
                             &stats->xgmi_neighbor1_tx_nops);
    g_smi_state.read_counter(gpu_handle, AMDSMI_EVNT_XGMI_1_REQUEST_TX,
                             &stats->xgmi_neighbor1_tx_requests);
    g_smi_state.read_counter(gpu_handle, AMDSMI_EVNT_XGMI_1_RESPONSE_TX,
                             &stats->xgmi_neighbor1_tx_responses);
    g_smi_state.read_counter(gpu_handle, AMDSMI_EVNT_XGMI_1_BEATS_TX,
                             &stats->xgmi_neighbor1_tx_beats);
    g_smi_state.read_counter(gpu_handle, AMDSMI_EVNT_XGMI_DATA_OUT_0,
                             &stats->xgmi_neighbor0_tx_throughput);
    g_smi_state.read_counter(gpu_handle, AMDSMI_EVNT_XGMI_DATA_OUT_1,
                             &stats->xgmi_neighbor1_tx_throughput);
    g_smi_state.read_counter(gpu_handle, AMDSMI_EVNT_XGMI_DATA_OUT_2,
                             &stats->xgmi_neighbor2_tx_throughput);
    g_smi_state.read_counter(gpu_handle, AMDSMI_EVNT_XGMI_DATA_OUT_3,
                             &stats->xgmi_neighbor3_tx_throughput);
    g_smi_state.read_counter(gpu_handle, AMDSMI_EVNT_XGMI_DATA_OUT_4,
                             &stats->xgmi_neighbor4_tx_throughput);
    g_smi_state.read_counter(gpu_handle, AMDSMI_EVNT_XGMI_DATA_OUT_5,
                             &stats->xgmi_neighbor5_tx_throughput);
    // fill activity and usage information based on partition mode
    if (is_partitioned) {
        // partitioned mode: fetch partition-specific metrics
        amdsmi_ret = amdsmi_get_gpu_partition_metrics_info(gpu_handle,
                                                           &metrics_info);
        if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
            AGA_TRACE_ERR("Failed to get GPU partition metrics info for GPU {}, "
                          "err {}", gpu_handle, amdsmi_ret);
            // fall through to g_gpu_metrics cache fallback below (partition 0 only)
        } else {
            // activity information
            stats->usage.gfx_activity = metrics_info.average_gfx_activity;
            stats->usage.umc_activity = metrics_info.average_umc_activity;
            stats->usage.mm_activity = metrics_info.average_mm_activity;
            stats->gfx_activity_accumulated = metrics_info.gfx_activity_acc;
            stats->mem_activity_accumulated = metrics_info.mem_activity_acc;

            // VCN busy stats (activity not available in partition mode)
            for (uint16_t i = 0; i < AMDSMI_MAX_NUM_VCN; i++) {
                stats->usage.vcn_busy[i] = metrics_info.xcp_stats[0].vcn_busy[i];
            }

            // JPEG busy stats (activity not available in partition mode)
            for (uint16_t i = 0; i < AMDSMI_MAX_NUM_JPEG_ENG_V1; i++) {
                stats->usage.jpeg_busy[i] = metrics_info.xcp_stats[0].jpeg_busy[i];
            }

            // GFX busy instances
            for (uint16_t i = 0; i < AMDSMI_MAX_NUM_XCC; i++) {
                stats->usage.gfx_busy_inst[i] =
                    metrics_info.xcp_stats[0].gfx_busy_inst[i];
            }

            // fill violation stats for partitioned mode
            smi_fill_violation_stats_(gpu_handle, partition_id,
                                      &metrics_info,
                                      &stats->violation_stats);
        }
    }
    // always fill for primary partition with cached metrics info,
    // as primary partition metrics is not updated in new API.
    if (!partition_id) {
        {
            std::lock_guard<std::mutex> lock(g_gpu_metrics_mutex);
            if (g_gpu_metrics.find(gpu_handle) != g_gpu_metrics.end()) {
                cached_metrics = g_gpu_metrics[gpu_handle];
            }
        }
        if (cached_metrics.common_header.structure_size != 0) {
            stats->usage.gfx_activity = cached_metrics.average_gfx_activity;
            stats->usage.umc_activity = cached_metrics.average_umc_activity;
        }
    }
    return SDK_RET_OK;
}

sdk_ret_t
smi_event_read_all (aga_event_read_cb_t cb, void *ctxt)
{
    return g_smi_state.event_read(cb, ctxt);
}

sdk_ret_t
smi_gpu_reset (aga_gpu_handle_t gpu_handle,
               aga_gpu_reset_type_t reset_type)
{
    uint32_t num_sensors;
    amdsmi_status_t amdsmi_ret;
    amdsmi_power_cap_info_t power_cap_info;
    uint32_t sensor_idx[AGA_GPU_MAX_POWER_CAP_SENSOR];
    amdsmi_power_cap_type_t sensor_types[AGA_GPU_MAX_POWER_CAP_SENSOR];

    switch(reset_type) {
    case AGA_GPU_RESET_TYPE_NONE:
        // reset GPU itself
        amdsmi_ret = amdsmi_reset_gpu(gpu_handle);
        if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
            AGA_TRACE_ERR("Failed to reset GPU {}, err {}", gpu_handle,
                          amdsmi_ret);
        }
        break;
    case AGA_GPU_RESET_TYPE_CLOCK:
        // reset overdrive
        amdsmi_ret = amdsmi_set_gpu_overdrive_level(gpu_handle,
                                                    AMDSMI_DEV_PERF_LEVEL_AUTO);
        if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
            AGA_TRACE_ERR("Failed to reset overdrive, GPU {}, err {}",
                          gpu_handle, amdsmi_ret);
        }
        // setting perf level to auto seems to be reset clocks as well
        amdsmi_ret = amdsmi_set_gpu_perf_level(gpu_handle,
                                               AMDSMI_DEV_PERF_LEVEL_AUTO);
        if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
            AGA_TRACE_ERR("Failed to reset clocks, GPU {}, err {}",
                          gpu_handle, amdsmi_ret);
        }
        break;
    case AGA_GPU_RESET_TYPE_FAN:
        // reset fans
        amdsmi_ret = amdsmi_reset_gpu_fan(gpu_handle, 0);
        if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
            AGA_TRACE_ERR("Failed to reset fans, GPU {}, err {}",
                          gpu_handle, amdsmi_ret);
        }
        break;
    case AGA_GPU_RESET_TYPE_POWER_PROFILE:
        // reset power profile to bootup default
        amdsmi_ret = amdsmi_set_gpu_power_profile(gpu_handle, 0,
                         AMDSMI_PWR_PROF_PRST_BOOTUP_DEFAULT);
        if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
            AGA_TRACE_ERR("Failed to reset power profile, GPU {}, err {}",
                          gpu_handle, amdsmi_ret);
        }
        // also reset perf level to auto
        amdsmi_ret = amdsmi_set_gpu_perf_level(gpu_handle,
                                               AMDSMI_DEV_PERF_LEVEL_AUTO);
        if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
            AGA_TRACE_ERR("Failed to reset perf level, GPU {}, err {}",
                          gpu_handle, amdsmi_ret);
        }
        break;
    case AGA_GPU_RESET_TYPE_POWER_OVERDRIVE:
        // get supported power cap sensors
        amdsmi_ret = amdsmi_get_supported_power_cap(gpu_handle, &num_sensors,
                                                    sensor_idx, sensor_types);
        if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
            AGA_TRACE_ERR("Failed to get supported power cap information for "
                          "GPU {}, err {}", gpu_handle, amdsmi_ret);
            break;
        }
        if (num_sensors > AGA_GPU_MAX_POWER_CAP_SENSOR) {
            AGA_TRACE_ERR("Number of power cap sensors {} for GPU {} is more "
                          "than max supported {}", num_sensors, gpu_handle,
                          AGA_GPU_MAX_POWER_CAP_SENSOR);
            num_sensors = AGA_GPU_MAX_POWER_CAP_SENSOR;
        }
        // reset power cap for each sensor
        for (uint32_t i = 0; i < num_sensors; i++) {
            // get default power cap
            amdsmi_ret = amdsmi_get_power_cap_info(gpu_handle, sensor_idx[i],
                                                   &power_cap_info);
            if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
                AGA_TRACE_ERR("Failed to get default power cap for GPU {}, "
                              "sensor idx {}, err {}", gpu_handle,
                              sensor_idx[i], amdsmi_ret);
                continue;
            }
            // set power cap to default
            amdsmi_ret = amdsmi_set_power_cap(gpu_handle, sensor_idx[i],
                                              power_cap_info.default_power_cap);
            if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
                AGA_TRACE_ERR("Failed to set power cap to default for GPU {}, "
                              "sensor idx {}, err {}", gpu_handle,
                              sensor_idx[i], amdsmi_ret);
            }
        }
        break;
    case AGA_GPU_RESET_TYPE_XGMI_ERROR:
        // reset xgmi error status
        amdsmi_ret = amdsmi_reset_gpu_xgmi_error(gpu_handle);
        if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
            AGA_TRACE_ERR("Failed to reset xgmi error status, GPU {}, err {}",
                          gpu_handle, amdsmi_ret);
        }
        break;
    case AGA_GPU_RESET_TYPE_PERF_DETERMINISM:
        // resetting perf level to "auto" resets performance determinism
        amdsmi_ret = amdsmi_set_gpu_perf_level(gpu_handle,
                                               AMDSMI_DEV_PERF_LEVEL_AUTO);
        if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
            AGA_TRACE_ERR("Failed to reset perf level, GPU {}, err {}",
                          gpu_handle, amdsmi_ret);
        }
        break;
    case AGA_GPU_RESET_TYPE_COMPUTE_PARTITION:
        // TODO: reset partition not yet support by amd-smi
        return SDK_RET_OP_NOT_SUPPORTED;
        break;
    case AGA_GPU_RESET_TYPE_NPS_MODE:
        // TODO: reset NPS mode
        return SDK_RET_OP_NOT_SUPPORTED;
        break;
    default:
        AGA_TRACE_ERR("unknown reset request for GPU {}", gpu_handle);
        return SDK_RET_INVALID_ARG;
    }

    return amdsmi_ret_to_sdk_ret(amdsmi_ret);
}

static sdk_ret_t
smi_gpu_power_cap_update_ (aga_gpu_handle_t gpu_handle,
                           aga_gpu_spec_t *spec)
{
    uint32_t i, j;
    uint32_t num_sensors;
    uint64_t min_power_cap;
    uint64_t max_power_cap;
    amdsmi_status_t amdsmi_ret;
    amdsmi_power_cap_info_t power_cap_info;
    uint32_t sensor_idx[AGA_GPU_MAX_POWER_CAP_SENSOR];
    amdsmi_power_cap_type_t sensor_types[AGA_GPU_MAX_POWER_CAP_SENSOR];

    // 1. get power cap range
    // 2. validate the power cap is within the range
    // 3. set power cap

    // get supported power cap sensors
    amdsmi_ret = amdsmi_get_supported_power_cap(gpu_handle, &num_sensors,
                                                sensor_idx, sensor_types);
    if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get supported power cap information for "
                      "GPU {}, err {}", gpu_handle, amdsmi_ret);
        return (amdsmi_ret_to_sdk_ret(amdsmi_ret));
    }
    if (num_sensors > AGA_GPU_MAX_POWER_CAP_SENSOR) {
        AGA_TRACE_ERR("Number of power cap sensors {} for GPU {} is more "
                      "than max supported {}", num_sensors, gpu_handle,
                      AGA_GPU_MAX_POWER_CAP_SENSOR);
        num_sensors = AGA_GPU_MAX_POWER_CAP_SENSOR;
    }
    // validate number of power caps in spec matches number of sensors
    if (spec->num_gpu_power_cap > num_sensors) {
        AGA_TRACE_ERR("Number of power caps in spec {} cannot be more than "
                      "number of sensors {} for GPU {}",
                      spec->num_gpu_power_cap, num_sensors, gpu_handle);
        return SDK_RET_INVALID_ARG;
    }
    // update power cap by finding the appropriate sensor for each power cap
    // type in spec
    for (i = 0; i < spec->num_gpu_power_cap; i++) {
        for (j = 0; j < num_sensors; j++) {
            if (spec->gpu_power_cap[i].type ==
                    smi_to_aga_power_cap_type(sensor_types[j])) {
                // found the matching sensor for the power cap type in spec
                break;
            }
        }
        if (j == num_sensors) {
            AGA_TRACE_ERR("Cannot find matching sensor for power cap type {} "
                          "in spec for GPU {}", spec->gpu_power_cap[i].type,
                          gpu_handle);
            return SDK_RET_INVALID_ARG;
        }
        // step1: get power cap range
        amdsmi_ret = amdsmi_get_power_cap_info(gpu_handle, sensor_idx[j],
                                               &power_cap_info);
        if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
            AGA_TRACE_ERR("Failed to get power cap for GPU {}, sensor idx "
                          "{}, err {}", gpu_handle, sensor_idx[j],
                          amdsmi_ret);
            return (amdsmi_ret_to_sdk_ret(amdsmi_ret));
        }
        // step2: validate power cap
        min_power_cap = power_cap_info.min_power_cap/1000000;
        max_power_cap = power_cap_info.max_power_cap/1000000;
        if ((spec->gpu_power_cap[i].power_cap < min_power_cap) ||
            (spec->gpu_power_cap[i].power_cap > max_power_cap)) {
            AGA_TRACE_ERR("Power cap {} is out of supported range, GPU {}, "
                          "sensor idx {}, allowed range {}-{}",
                          spec->gpu_power_cap[i].power_cap, gpu_handle,
                          sensor_idx[j], min_power_cap, max_power_cap);
            return sdk_ret_t(SDK_RET_INVALID_ARG,
                             ERR_CODE_GPU_POWER_CAP_OUT_OF_RANGE);
        }
        // step3: set power cap
        amdsmi_ret = amdsmi_set_power_cap(gpu_handle, sensor_idx[j],
                         (spec->gpu_power_cap[i].power_cap * 1000000));
        if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
            AGA_TRACE_ERR("Failed to set power cap for GPU {}, sensor idx "
                          "{}, err {}", gpu_handle, sensor_idx[j],
                          amdsmi_ret);
            return (amdsmi_ret_to_sdk_ret(amdsmi_ret));
        }
    }
    return SDK_RET_OK;
}

sdk_ret_t
smi_gpu_update (aga_gpu_handle_t gpu_handle,
                const aga_obj_key_t *gpu_key,
                aga_gpu_spec_t *spec,
                uint64_t upd_mask)
{
    sdk_ret_t ret;
    std::ofstream of;
    std::string dev_path;
    amdsmi_status_t amdsmi_ret;
    amdsmi_clk_type_t clock_type;
    amdsmi_dev_perf_level_t perf_level;

    // performance level has to be set to manual (default is auto) to configure
    // the following list of attributes to non default values
    // 1. GPU overdrive level
    // 2. memory overdirve level

    // set compute partition type; we return after this operation as it doesn't
    // make sense to update other fields along with compute partition type
    if (upd_mask & AGA_GPU_UPD_COMPUTE_PARTITION_TYPE) {
        amdsmi_ret = amdsmi_set_gpu_compute_partition(gpu_handle,
                         aga_to_smi_gpu_compute_partition_type(
                             spec->compute_partition_type));
        if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
            AGA_TRACE_ERR("Failed to set GPU compute partition type to {}, "
                          "GPU {}, err {}", spec->compute_partition_type,
                          gpu_handle, amdsmi_ret);
        }
        return (amdsmi_ret_to_sdk_ret(amdsmi_ret));
    }

    // set memory partition type; we return after this operation as it doesn't
    // make sense to update other fields along with memory partition type
    if (upd_mask & AGA_GPU_UPD_MEMORY_PARTITION_TYPE) {
        amdsmi_ret = amdsmi_set_gpu_memory_partition(gpu_handle,
                         aga_to_smi_gpu_memory_partition_type(
                             spec->memory_partition_type));
        if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
            AGA_TRACE_ERR("Failed to set GPU memory partition type to {}, "
                          "GPU {}, err {}", spec->memory_partition_type,
                          gpu_handle, amdsmi_ret);
        }
        return (amdsmi_ret_to_sdk_ret(amdsmi_ret));
    }

    // set performance level to manual if required
    if (upd_mask & AGA_GPU_UPD_OVERDRIVE_LEVEL) {
        amdsmi_ret = amdsmi_get_gpu_perf_level(gpu_handle, &perf_level);
        if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
            AGA_TRACE_ERR("Failed to get performance level GPU {}, err {}",
                          gpu_handle, amdsmi_ret);
            return (amdsmi_ret_to_sdk_ret(amdsmi_ret));
        }
        // if performance level is not manual already, set it to manual
        if (perf_level != AMDSMI_DEV_PERF_LEVEL_MANUAL) {
            amdsmi_ret = amdsmi_set_gpu_perf_level(gpu_handle,
                             AMDSMI_DEV_PERF_LEVEL_MANUAL);
            if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
                AGA_TRACE_ERR("Failed to set performance level to manual, "
                              "GPU {}, err {}", gpu_handle, amdsmi_ret);
                return (amdsmi_ret_to_sdk_ret(amdsmi_ret));
            }
        }
    }
    // overdrive update
    if (upd_mask & AGA_GPU_UPD_OVERDRIVE_LEVEL) {
        amdsmi_ret = amdsmi_set_gpu_overdrive_level(gpu_handle,
                                                    spec->overdrive_level);
        if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
            AGA_TRACE_ERR("Failed to set overdrive level, GPU {}, err {}",
                          gpu_handle, amdsmi_ret);
            return (amdsmi_ret_to_sdk_ret(amdsmi_ret));
        }
    }
    // system clock frequence range update
    if (upd_mask & AGA_GPU_UPD_CLOCK_FREQ_RANGE) {
        for (uint32_t i = 0; i < AGA_GPU_NUM_CFG_CLOCK_TYPES; i++) {
            ret = aga_to_smi_gpu_clock_type(spec->clock_freq[i].clock_type,
                                            &clock_type);
            if (ret != SDK_RET_OK) {
                AGA_TRACE_ERR("Invalid clock type {} specified, GPU {}",
                              spec->clock_freq[i].clock_type, gpu_handle);
                return SDK_RET_INVALID_ARG;
            }
            amdsmi_ret = amdsmi_set_gpu_clk_range(gpu_handle,
                             spec->clock_freq[i].lo, spec->clock_freq[i].hi,
                             clock_type);
            if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
                AGA_TRACE_ERR("Failed to set clock {} frequency range, GPU {}, "
                              "range {}-{}, err {}",
                              spec->clock_freq[i].clock_type, gpu_handle,
                              spec->clock_freq[i].lo, spec->clock_freq[i].hi,
                              amdsmi_ret);
                return (amdsmi_ret_to_sdk_ret(amdsmi_ret));
            }
        }
    }
    // power cap update
    if (upd_mask & AGA_GPU_UPD_POWER_CAP) {
        ret = smi_gpu_power_cap_update_(gpu_handle, spec);
        if (ret != SDK_RET_OK) {
            return ret;
        }
    }
    // performance level update
    if (upd_mask & AGA_GPU_UPD_PERF_LEVEL) {
        perf_level = aga_to_smi_gpu_perf_level(spec->perf_level);
        amdsmi_ret = amdsmi_set_gpu_perf_level(gpu_handle, perf_level);
        if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
            AGA_TRACE_ERR("Failed to set performance level to {}, "
                          "GPU {}, err {}", perf_level, gpu_handle, amdsmi_ret);
            return (amdsmi_ret_to_sdk_ret(amdsmi_ret));
        }
    }
    // fan speed update
    if (upd_mask & AGA_GPU_UPD_FAN_SPEED) {
        amdsmi_ret = amdsmi_set_gpu_fan_speed(gpu_handle, 0,
                                              (int64_t)spec->fan_speed);
        if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
            AGA_TRACE_ERR("Failed to set fan speed to {}, GPU {}, err {}",
                          spec->fan_speed, gpu_handle, amdsmi_ret);
            return (amdsmi_ret_to_sdk_ret(amdsmi_ret));
        }
    }
    // TODO: RAS spec update
    return SDK_RET_OK;
}

/// \brief  callback function to be used to fill topology information between
///         two GPUS
/// \param[in]  obj     GPU object returned by walk function
/// \param[in]  ctxt    opaque context passed to the callback function
/// \return false in case walk should continue or true otherwise
static inline bool
gpu_topo_walk_cb (void *obj, void *ctxt)
{
    gpu_entry *gpu1, *gpu2;
    amdsmi_status_t amdsmi_ret;
    static std::string name = "GPU";
    gpu_topo_walk_ctxt_t *walk_ctxt;
    aga_device_topology_info_t *info;

    gpu2 = (gpu_entry *)obj;
    walk_ctxt = (gpu_topo_walk_ctxt_t *)ctxt;
    gpu1 = walk_ctxt->gpu;
    info = walk_ctxt->info;

    if (gpu1->handle() != gpu2->handle()) {
        info->peer_device[walk_ctxt->count].peer_device.type =
            AGA_DEVICE_TYPE_GPU;
        strncpy(info->peer_device[walk_ctxt->count].peer_device.name,
                (name + std::to_string(gpu2->id())).c_str(), AGA_MAX_STR_LEN);
        info->peer_device[walk_ctxt->count].peer_device.name[AGA_MAX_STR_LEN] =
            '\0';
        amdsmi_ret =
            amdsmi_topo_get_link_type(gpu1->handle(), gpu2->handle(),
                &info->peer_device[walk_ctxt->count].num_hops,
                (amdsmi_link_type_t *)
                     &info->peer_device[walk_ctxt->count].connection.type);
        if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
            AGA_TRACE_ERR("Failed to get link type between gpus {} and {}, "
                          "err {}", gpu1->handle(), gpu2->handle(), amdsmi_ret);
            // in case of error set num hops to 0xffff and IO link type to
            // none
            info->peer_device[walk_ctxt->count].num_hops = 0xffff;
            info->peer_device[walk_ctxt->count].connection.type =
                AGA_IO_LINK_TYPE_NONE;
        }
        amdsmi_ret = amdsmi_topo_get_link_weight(gpu1->handle(), gpu2->handle(),
                         &info->peer_device[walk_ctxt->count].link_weight);
        if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
            AGA_TRACE_ERR("Failed to get weight for link between gpus {}"
                          "and {}, err {}", gpu1->handle(), gpu2->handle(),
                          amdsmi_ret);
            // in case of error set link weight to 0xffff
            info->peer_device[walk_ctxt->count].link_weight = 0xffff;
        }
        info->peer_device[walk_ctxt->count].valid = true;
        walk_ctxt->count++;
    }
    return false;
}

sdk_ret_t
smi_gpu_fill_device_topology (aga_gpu_handle_t gpu_handle,
                              const aga_obj_key_t *gpu_key,
                              aga_device_topology_info_t *info)
{
    gpu_entry *gpu;
    gpu_topo_walk_ctxt_t ctxt;

    gpu = gpu_db()->find(gpu_handle);
    if (gpu == NULL) {
        AGA_TRACE_ERR("Failed to find GPU {}", gpu_handle);
        return SDK_RET_ENTRY_NOT_FOUND;
    }

    ctxt.count = 0;
    ctxt.info = info;
    ctxt.gpu = gpu;

    // walk gpu db and fill device topology
    gpu_db()->walk_handle_db(gpu_topo_walk_cb, &ctxt);
    return SDK_RET_OK;
}

/// \brief function to get parent aga_obj_key_t for a given GPU
/// \param[in]  gpu_handle  GPU handle
/// \param[out] key         aga_obj_key_t of the parent GPU
sdk_ret_t
smi_get_parent_gpu_uuid (aga_gpu_handle_t gpu_handle,
                         const aga_obj_key_t *gpu_key,
                         aga_obj_key_t *parent_key)
{
    amdsmi_bdf_t pcie_bdf;
    amdsmi_status_t status;
    amdsmi_asic_info_t asic_info;

    // get device BDF
    status = amdsmi_get_gpu_device_bdf(gpu_handle, &pcie_bdf);
    if (unlikely(status != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get PCIe BDF of GPU {}, err {}",
                      gpu_handle, status);
        return amdsmi_ret_to_sdk_ret(status);
    }
    // get GPU asic info
    status = amdsmi_get_gpu_asic_info(gpu_handle, &asic_info);
    if (unlikely(status != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get ASIC information of GPU {}, err {}",
                      gpu_handle, status);
        return amdsmi_ret_to_sdk_ret(status);
    }
    // compute the parent GPU uuid
    parent_key->reset();
    memcpy(&parent_key->id[0], asic_info.asic_serial, 4);
    *(uint16_t *)(&parent_key->id[6]) = 0x1000;
    *(uint64_t *)(&parent_key->id[8]) = pcie_bdf.as_uint;

    return SDK_RET_OK;
}

/// \brief function to get aga_obj_key_t for a given GPU
/// \param[in]  gpu_handle  GPU handle
/// \param[out] key         aga_obj_key_t of the GPU
static sdk_ret_t
smi_gpu_uuid_get (aga_gpu_handle_t gpu_handle, aga_obj_key_t *key)
{
    amdsmi_status_t status;
    char uuid_rem[20];
    char uuid[AMDSMI_GPU_UUID_SIZE];
    uint32_t uuid_len = AMDSMI_GPU_UUID_SIZE;

    // get uuid from amdsmi
    status = amdsmi_get_gpu_device_uuid(gpu_handle, &uuid_len, uuid);
    if (unlikely(status != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get uuid of GPU {}, err {}",
                      gpu_handle, status);
        return amdsmi_ret_to_sdk_ret(status);
    }
    // amdsmi returns a string containing the uuid of the GPU (ex:
    // 2eff74a1-0000-1000-80fe-9cea14a6b148); to derive the aga_obj_key_t from
    // it we scan the string and construct our aga_obj_key_t
    sscanf(uuid, "%x-%hx-%hx-%hx-%s", (uint32_t *)&key->id[0],
           (uint16_t *)&key->id[4], (uint16_t *)&key->id[6],
           (uint16_t *)&key->id[8], uuid_rem);
    *(uint32_t *)&key->id[0] = htonl(*(uint32_t *)&key->id[0]);
    *(uint16_t *)&key->id[4] = htons(*(uint16_t *)&key->id[4]);
    *(uint16_t *)&key->id[6] = htons(*(uint16_t *)&key->id[6]);
    *(uint16_t *)&key->id[8] = htons(*(uint16_t *)&key->id[8]);
    sscanf(uuid_rem, "%2hhx%2hhx%2hhx%2hhx%2hhx%2hhx", &key->id[10],
           &key->id[11], &key->id[12], &key->id[13], &key->id[14],
           &key->id[15]);
    return SDK_RET_OK;
}

/// \brief function to get profile of a given GPU
/// \param[in]  id      GPU id
/// \param[in]  handle  GPU handle
/// \param[out] gpu     GPU profile
static sdk_ret_t
smi_fill_gpu_profile_ (uint32_t id, aga_gpu_handle_t handle,
                       aga_gpu_profile_t& gpu)
{
    sdk_ret_t ret;
    amdsmi_status_t status;
    char partition_type[AGA_MAX_STR_LEN + 1];
    amdsmi_accelerator_partition_profile_t profile;
    uint32_t partition_id[AMDSMI_MAX_ACCELERATOR_PARTITIONS] = { 0 };

    gpu.id = id;
    gpu.handle = handle;
    // get GPU uuid
    ret = smi_gpu_uuid_get(gpu.handle, &gpu.key);
    if (ret != SDK_RET_OK) {
        AGA_TRACE_ERR("GPU discovery failed due to error in getting UUID of "
                      "GPU {}", gpu.handle);
        return ret;
    }
    // get accelerator partition profile
    status = amdsmi_get_gpu_accelerator_partition_profile(gpu.handle, &profile,
                                                          partition_id);
    if (unlikely(status != AMDSMI_STATUS_SUCCESS)) {
        if (status == AMDSMI_STATUS_NOT_SUPPORTED) {
            // set to default values; this could be a partition as this API is
            // not supported on partitions
            gpu.compute_partition = AGA_GPU_COMPUTE_PARTITION_TYPE_NONE;
            gpu.partition_id = partition_id[0];
            gpu.partition_capable = true;
        } else {
            AGA_TRACE_ERR("GPU discovery failed due to error in getting "
                          "partition profile of GPU {}, err {}", gpu.key.str(),
                          status);
            return amdsmi_ret_to_sdk_ret(status);
        }
    } else {
        gpu.compute_partition =
            smi_to_aga_gpu_compute_partition_type(profile.profile_type);
        gpu.partition_id = partition_id[0];
        if (profile.num_partitions == std::numeric_limits<uint32_t>::max()) {
            // num partitions is set to the max uint32_t value for GPUs which
            // don't support partitions
            gpu.partition_capable = false;
        } else {
            gpu.partition_capable = true;
        }
    }
    // set memory partition type
    status = amdsmi_get_gpu_memory_partition(gpu.handle, partition_type,
                                             AGA_MAX_STR_LEN + 1);
    if (unlikely(status != AMDSMI_STATUS_SUCCESS)) {
        if (status == AMDSMI_STATUS_NOT_SUPPORTED) {
            // set to default values; this could be a partition as this API is
            // not supported on partitions
            gpu.memory_partition = AGA_GPU_MEMORY_PARTITION_TYPE_NONE;
        } else {
            AGA_TRACE_ERR("GPU discovery failed due to error in getting "
                          "memory partition of GPU {}, err {}", gpu.key.str(),
                          status);
            return amdsmi_ret_to_sdk_ret(status);
        }
    } else {
        gpu.memory_partition =
            smi_to_aga_gpu_memory_partition_type(partition_type);
    }
    return SDK_RET_OK;
}

sdk_ret_t
smi_discover_gpus (uint32_t *num_gpu, aga_gpu_profile_t *gpu)
{
    sdk_ret_t ret;
    uint32_t num_procs;
    uint32_t num_sockets;
    amdsmi_status_t status;
    processor_type_t proc_type;
    amdsmi_socket_handle socket_handles[AGA_MAX_SOCKET];
    aga_gpu_handle_t proc_handles[AGA_MAX_PROCESSORS_PER_SOCKET];

    if (!num_gpu) {
        return SDK_RET_ERR;
    }
    *num_gpu = 0;
    // get the socket count available in the system
    status = amdsmi_get_socket_handles(&num_sockets, NULL);
    if (unlikely(status != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get number of sockets from amd smi library, "
                      "err {}", status);
        return amdsmi_ret_to_sdk_ret(status);
    }
    // get the socket handles in the system
    status = amdsmi_get_socket_handles(&num_sockets, &socket_handles[0]);
    if (unlikely(status != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get socket handles from amd smi library, "
                      "err {}", status);
        return amdsmi_ret_to_sdk_ret(status);
    }
    for (uint32_t i = 0; i < num_sockets; i++) {
        // for each socket get the number of processors
        status = amdsmi_get_processor_handles(socket_handles[i],
                                              &num_procs, NULL);
        if (unlikely(status != AMDSMI_STATUS_SUCCESS)) {
            AGA_TRACE_ERR("Failed to get number of processors in socket handle "
                          "{} from amd smi library, err {}", socket_handles[i],
                          status);
            return amdsmi_ret_to_sdk_ret(status);
        }
        // for each socket get the processor handles
        status = amdsmi_get_processor_handles(socket_handles[i],
                                              &num_procs, &proc_handles[0]);
        if (unlikely(status != AMDSMI_STATUS_SUCCESS)) {
            AGA_TRACE_ERR("Failed to get processor handles in socket handle "
                          "{} from amd smi library, err {}", socket_handles[i],
                          status);
            return amdsmi_ret_to_sdk_ret(status);
        }
        // get uuids of each GPU
        for (uint32_t j = 0; j < num_procs; j++) {
            status = amdsmi_get_processor_type(proc_handles[j], &proc_type);
            if (unlikely(status != AMDSMI_STATUS_SUCCESS)) {
                AGA_TRACE_ERR("Failed to get processor type of processor {}"
                              " from amd smi library, err {}", proc_handles[j],
                              status);
                return amdsmi_ret_to_sdk_ret(status);
            }
            if (proc_type == AMDSMI_PROCESSOR_TYPE_AMD_GPU) {
                ret = smi_fill_gpu_profile_(*num_gpu, proc_handles[j],
                                            gpu[*num_gpu]);
                if (ret != SDK_RET_OK) {
                    AGA_TRACE_ERR("GPU discovery failed when processing GPU {}",
                                  proc_handles[j]);
                    return ret;
                }
                (*num_gpu)++;
            }
        }
    }
    return SDK_RET_OK;
}

sdk_ret_t
smi_gpu_init_immutable_attrs (aga_gpu_handle_t gpu_handle,
                              const aga_obj_key_t *gpu_key,
                              aga_gpu_spec_t *spec,
                              aga_gpu_status_t *status)
{
    uint64_t value_64;
    amdsmi_fw_info_t fw_info;
    amdsmi_status_t amdsmi_ret;
    amdsmi_asic_info_t asic_info;
    amdsmi_vbios_info_t vbios_info;
    amdsmi_board_info_t board_info;
    amdsmi_driver_info_t driver_info;
    amdsmi_virtualization_mode_t mode;

    // fill immutable attributes in spec
    // fill gpu and memory clock frequencies
    smi_fill_gpu_clock_frequency_spec_(gpu_handle, spec);

    // fill immutable attributes in status
    // fill the GPU serial number
    amdsmi_ret = amdsmi_get_gpu_board_info(gpu_handle, &board_info);
    if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
       AGA_TRACE_ERR("Failed to get serial number for GPU {}, err {}",
                     gpu_handle, amdsmi_ret);
    }
    // fill the virtualization mode
    amdsmi_ret = amdsmi_get_gpu_virtualization_mode(gpu_handle, &mode);
    if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get virtualization mode for GPU {}, err {}",
                      gpu_handle, amdsmi_ret);
    } else {
        status->virtualization_mode = smi_to_aga_virtualization_mode(mode);
    }
    strncpy(status->serial_num, board_info.product_serial, AGA_MAX_STR_LEN);
    status->serial_num[AGA_MAX_STR_LEN] = '\0';
    // fill the GPU card series
    strncpy(status->card_series, board_info.product_name, AGA_MAX_STR_LEN);
    status->card_series[AGA_MAX_STR_LEN] = '\0';
    // fill the GPU vendor information
    strncpy(status->card_vendor, board_info.manufacturer_name, AGA_MAX_STR_LEN);
    status->card_vendor[AGA_MAX_STR_LEN] = '\0';
    // fill the GPU card model
    strncpy(status->card_model, board_info.model_number, AGA_MAX_STR_LEN);
    status->card_model[AGA_MAX_STR_LEN] = '\0';
    // consumer GPUs leave board_info marketing fields empty; fall back to the
    // driver-reported market name from asic_info
    if ((status->card_model[0] == '\0') || (!strcmp(status->card_model, "N/A"))) {
        amdsmi_ret = amdsmi_get_gpu_asic_info(gpu_handle, &asic_info);
        if ((amdsmi_ret == AMDSMI_STATUS_SUCCESS) &&
            (asic_info.market_name[0] != '\0')) {
            strncpy(status->card_model, asic_info.market_name,
                    AGA_MAX_STR_LEN);
            status->card_model[AGA_MAX_STR_LEN] = '\0';
        }
    }
    // fill the driver version
    amdsmi_ret = amdsmi_get_gpu_driver_info(gpu_handle, &driver_info);
    if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get system driver information, GPU {}, err {}",
                      gpu_handle, amdsmi_ret);
    }
    strncpy(status->driver_version, driver_info.driver_version, AGA_MAX_STR_LEN);
    status->driver_version[AGA_MAX_STR_LEN] = '\0';

    // fill the vbios version
    amdsmi_ret = amdsmi_get_gpu_vbios_info(gpu_handle, &vbios_info);
    if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get vbios version for GPU {}, err {}",
                      gpu_handle, amdsmi_ret);
    } else {
        strncpy(status->vbios_version, vbios_info.version, AGA_MAX_STR_LEN);
        status->vbios_version[AGA_MAX_STR_LEN] = '\0';
        strncpy(status->vbios_part_number, vbios_info.part_number,
                AGA_MAX_STR_LEN);
        status->vbios_part_number[AGA_MAX_STR_LEN] = '\0';
        // sku should be retrieved from vbios version
        gpu_get_sku_from_vbios_(status->card_sku, vbios_info.part_number);
    }
    // fill the firmware version
    amdsmi_ret = amdsmi_get_fw_info(gpu_handle, &fw_info);
    if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get firmware version for GPU {}, err {}",
                      gpu_handle, amdsmi_ret);
    } else {
        memset(status->fw_version, 0,
               sizeof(aga_gpu_fw_version_t) * AGA_GPU_MAX_FIRMWARE_VERSION);
        for (uint32_t i = 0; i < fw_info.num_fw_info; i++) {
            fill_gpu_fw_version_(&status->fw_version[i],
                                 fw_info.fw_info_list[i].fw_id,
                                 fw_info.fw_info_list[i].fw_version);
        }
        status->num_fw_versions = fw_info.num_fw_info;
    }
    // fill the memory vendor
    amdsmi_ret =  amdsmi_get_gpu_vram_vendor(gpu_handle, status->memory_vendor,
                                             AGA_MAX_STR_LEN);
    if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get memory vendor for GPU {}, err {}",
                      gpu_handle, amdsmi_ret);
    }
    // fill vram status
    smi_fill_vram_status_(gpu_handle, &status->vram_status);
    // fill GPU BDF
    amdsmi_ret = amdsmi_get_gpu_bdf_id(gpu_handle, &value_64);
    if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
        AGA_TRACE_ERR("Failed to get PCIe bus id for GPU {}, err {}",
                      gpu_handle, amdsmi_ret);
    } else {
        // convert PCIe bus to XXXX.XX.XX.X format
        snprintf(status->pcie_status.pcie_bus_id, AGA_MAX_STR_LEN,
                 "%04X:%02X:%02X.%X",
                 ((uint32_t)((value_64 >> 32) & 0xffffffff)),
                 ((uint32_t)((value_64 >> 8) & 0xff)),
                 ((uint32_t)((value_64 >> 3) & 0x1f)),
                 ((uint32_t)(value_64 & 0x7)));
    }
    // enumeration/kfd identity ids
    smi_fill_gpu_enumeration_id_status_(gpu_handle, status);
    // get energy counter resolution if not already set
    if (g_energy_counter_resolution == 0.0) {
        amdsmi_ret = amdsmi_get_energy_count(gpu_handle, &value_64,
                         &g_energy_counter_resolution, &value_64);
        if (unlikely(amdsmi_ret != AMDSMI_STATUS_SUCCESS)) {
            AGA_TRACE_ERR("Failed to get energy count for GPU {}, err {}",
                          gpu_handle, amdsmi_ret);
            // in case of failure use the default value
            g_energy_counter_resolution = AMDSMI_COUNTER_RESOLUTION;
        }
    }
    return SDK_RET_OK;
}

sdk_ret_t
smi_gpu_init_attrs (aga_gpu_handle_t gpu_handle, const aga_obj_key_t *gpu_key,
                    aga_gpu_spec_t *spec, aga_gpu_status_t *status)
{
    // initialize the immutable attributes
    smi_gpu_init_immutable_attrs(gpu_handle, gpu_key, spec, status);
    // read the attributes that are also read on every get
    smi_gpu_fill_spec(gpu_handle, gpu_key, spec);
    // read the config attributes
    smi_gpu_init_config_(gpu_handle, spec, status);
    return SDK_RET_OK;
}

static inline std::string
timestamp_string_from_cper_timestamp (amdsmi_cper_timestamp_t *ts)
{
    uint32_t full_year;
    std::ostringstream oss;

    // assuming year is offset from 2000
    full_year = 2000 + ts->year;

    oss << std::setfill('0') << std::setw(4) << full_year << "-"
        << std::setw(2) << static_cast<int>(ts->month) << "-"
        << std::setw(2) << static_cast<int>(ts->day) << " "
        << std::setw(2) << static_cast<int>(ts->hours) << ":"
        << std::setw(2) << static_cast<int>(ts->minutes) << ":"
        << std::setw(2) << static_cast<int>(ts->seconds);

    return oss.str();
}

sdk_ret_t
smi_gpu_get_cper_entries (aga_gpu_handle_t gpu_handle,
                          const aga_obj_key_t *gpu_key,
                          aga_cper_severity_t severity, aga_cper_info_t *info)
{
    char *cper_data;
    char *cper_buffer;
    uint64_t cursor = 0;
    uint32_t severity_mask;
    amdsmi_status_t afid_status;
    uint64_t total_cper_entries = 0;
    uint64_t buf_size = CPER_BUF_SIZE;
    uint32_t prev_cper_record_size = 0;
    uint64_t num_cper_hdr = AGA_GPU_MAX_CPER_ENTRY;
    amdsmi_status_t status = AMDSMI_STATUS_MORE_DATA;
    amdsmi_cper_hdr_t *cper_hdrs[AGA_GPU_MAX_CPER_ENTRY];

    // set severity mask
    switch (severity) {
    case AGA_CPER_SEVERITY_NON_FATAL_UNCORRECTED:
        severity_mask = (1 << AMDSMI_CPER_SEV_NON_FATAL_UNCORRECTED);
        break;
    case AGA_CPER_SEVERITY_FATAL:
        severity_mask = (1 << AMDSMI_CPER_SEV_FATAL);
        break;
    case AGA_CPER_SEVERITY_NON_FATAL_CORRECTED:
        severity_mask = (1 << AMDSMI_CPER_SEV_NON_FATAL_CORRECTED);
        break;
    default:
        severity_mask = (1 << AMDSMI_CPER_SEV_NON_FATAL_UNCORRECTED) |
                        (1 << AMDSMI_CPER_SEV_FATAL)                 |
                        (1 << AMDSMI_CPER_SEV_NON_FATAL_CORRECTED);
        break;
    }
    // allocate memory for CPER data
    cper_data = (char *)malloc(buf_size);
    // cper_buffer is used to keep track of each individual record
    cper_buffer = cper_data;
    while (status == AMDSMI_STATUS_MORE_DATA) {
        // get CPER entries
        status = amdsmi_get_gpu_cper_entries(gpu_handle, severity_mask,
                     cper_data, &buf_size, cper_hdrs, &num_cper_hdr, &cursor);
        if ((status != AMDSMI_STATUS_SUCCESS) &&
            (status != AMDSMI_STATUS_MORE_DATA)) {
            AGA_TRACE_ERR("Failed to get CPER entries for GPU {}, err {}",
                          gpu_handle, status);
            // free allocated memory
            free(cper_data);
            return amdsmi_ret_to_sdk_ret(status);
        }
        for (uint64_t i = 0;
             i < num_cper_hdr && total_cper_entries < AGA_GPU_MAX_CPER_ENTRY;
             i++, total_cper_entries++) {
            auto cper_entry = &info->cper_entry[info->num_cper_entry++];

            cper_entry->record_id = std::string(cper_hdrs[i]->record_id);
            cper_entry->severity =
                smi_to_aga_cper_severity(cper_hdrs[i]->error_severity);
            cper_entry->revision = cper_hdrs[i]->revision;
            if (cper_hdrs[i]->cper_valid_bits.valid_bits.timestamp) {
                cper_entry->timestamp =
					timestamp_string_from_cper_timestamp(
						&cper_hdrs[i]->timestamp);
            }
            cper_entry->creator_id = std::string(cper_hdrs[i]->creator_id);
            cper_entry->notification_type =
                smi_to_aga_cper_notification_type(cper_hdrs[i]->notify_type);
            // get AMD field ids from the cper record
            cper_buffer += prev_cper_record_size;
            // initialize num_af_id to be the size of the array
            cper_entry->num_af_id = AGA_GPU_MAX_AF_ID_PER_CPER;
            afid_status = amdsmi_get_afids_from_cper(cper_buffer,
                              cper_hdrs[i]->record_length, cper_entry->af_id,
                              &cper_entry->num_af_id);
            if (afid_status != AMDSMI_STATUS_SUCCESS) {
                cper_entry->num_af_id = 0;
                AGA_TRACE_ERR("Failed to get AMD field id for CPER entry for "
                              "GPU {}, err {}", gpu_handle, status);
            }
            // update prev_cper_record_size
            prev_cper_record_size = cper_hdrs[i]->record_length;
        }
    }

    // free allocated memory
    free(cper_data);
    return SDK_RET_OK;
}

}    // namespace aga
