#include "mcu.h"
#include "output_mux.h"
#include "sysctl.h"
#include "gpio.h"
#include "pwm_timer.h"
#include "tick_timers.h"
#include "dac.h"
#include "uart.h"
#include "protocol.h"
#include "framing.h"
#include <stdbool.h>
#include <stdint.h>

/* -----------------------------------------------------------------------
 * Architecture
 *
 * TIMG0_IRQHandler (100 kHz) is the *only* place pulse timing lives.
 * It advances the state machine and drives the PWM / GPIO outputs.
 * Nothing else - main loop, UART parser, future GPIO edge ISRs - is
 * allowed to touch the pulse state.  This isolates pulse timing from
 * everything else: UART parsing can take as long as it likes without
 * shifting a single PWM-duty write.
 *
 * Triggers are mediated through volatile flags consumed (and cleared) by
 * the tick ISR at the start of each tick:
 *
 *   g_uart_trigger_pending      set by the UART parser on CMD_TRIGGER
 *   g_button_trigger_pending    set by main loop on BUTTON1 release
 *   g_hw_trigger_pending        set by the BNC / Pi-GPIO edge ISR
 *                               (GROUP1_IRQHandler)
 *   g_abort_pending             set by the parser on CMD_ABORT, or by
 *                               BUTTON1 release while a train is running
 *
 * A trigger starts a *pulse train*: `train.count` pulses (0 = until
 * abort) spaced `train.period_ticks` between pulse starts.  Between pulses
 * the machine sits in OVERALL_TRAIN_GAP with the outputs safe; if the
 * period is shorter than a pulse the next one starts on the tick after the
 * previous ends (there is always >= 1 safe tick between pulses).  The
 * default train (count 1) is exactly the old single-pulse behaviour.
 *
 * Pulse events (EVT_PULSE_START / EVT_PULSE_END / EVT_TRAIN_END) are
 * emitted from the main loop out of a small ordered ring the ISR fills at
 * the phase edges, so the blocking UART frame writes stay out of interrupt
 * context.  Events are emitted for *every* pulse regardless of trigger
 * source: the host is a broker that reads all typed frames and routes them
 * by type, so there's no per-source ACK gating to get wrong.
 *
 * Wire protocol is binary, magic-word framed; see protocol.h / framing.h
 * and the host mirror Pi/protocol.py.  The UART RX ISR still just pushes
 * bytes into a ring; the main loop feeds them to a frame decoder.
 *
 * Config edits arrive in main (parser) and are read by the ISR at
 * latch time.  Each parser command writes a single g_config_live field
 * with one aligned store (atomic on M0+), and the ISR copies the struct
 * field-by-field at latch time, so no field is ever torn.  The latch is
 * the consistency point: a pulse uses whatever fields are live when it
 * starts — for a train, each pulse latches afresh.  The train parameters
 * themselves are read live by the ISR (single aligned loads), so editing
 * count / period mid-train takes effect at the next pulse boundary.
 * ----------------------------------------------------------------------- */

#define PWM_PERIOD_COUNTS       320u

#define INTENSITY_DEFAULT       320u    /* full duty */
#define RAMP_TICKS_DEFAULT     8000u    /* 80 ms */
#define HOLD_TICKS_DEFAULT    10000u    /* 100 ms */

#define INTENSITY_MIN             1u
#define INTENSITY_MAX           PWM_PERIOD_COUNTS
#define RAMP_TICKS_MIN            1u
#define RAMP_TICKS_MAX     10000000u    /* ~100 s */
#define HOLD_TICKS_MIN            1u
#define HOLD_TICKS_MAX     10000000u

typedef struct {
    uint32_t ramp_ticks;
    uint32_t hold_ticks;
    uint16_t intensity;
} PulseConfig;

static volatile PulseConfig g_config_live = {
    .ramp_ticks = RAMP_TICKS_DEFAULT,
    .hold_ticks = HOLD_TICKS_DEFAULT,
    .intensity  = INTENSITY_DEFAULT,
};
static PulseConfig g_config_active;          /* ISR-only */
static uint32_t    g_active_ticks_per_step;  /* derived at latch time */

/* Boot-side init: applied once at the analog current limit. */
#define DAC_SETPOINT            500u

typedef struct {
    uint32_t pulse_dur_ticks;
    uint32_t ipi_ticks;
} EstimConfig;

static volatile EstimConfig g_estim_config_live = {
    .pulse_dur_ticks = ESTIM_DUR_DEFAULT,
    .ipi_ticks       = ESTIM_IPI_DEFAULT,
};
static EstimConfig g_estim_config_active;   /* ISR-only */

/* Pulse-train parameters.  Read live by the ISR (no latch): each field is
 * a single aligned store from the parser, so a read can't tear. */
typedef struct {
    uint32_t period_ticks;    /* pulse-start to pulse-start */
    uint32_t period_ms;       /* same value as sent, for the STATUS echo */
    uint16_t count;           /* 0 = until abort */
} TrainConfig;

static volatile TrainConfig g_train_live = {
    .period_ticks = TRAIN_PERIOD_DEFAULT * 100u,
    .period_ms    = TRAIN_PERIOD_DEFAULT,
    .count        = TRAIN_COUNT_DEFAULT,
};

static volatile uint8_t g_mode = MODE_LASER;
static          uint8_t g_mode_active;      /* ISR-only, latched at trigger */

/*
 * Button debounce: require the pin to be stable for this many polls
 * before accepting a state change.  Main loop polls at the
 * housekeeping rate (1 kHz), so 10 polls = 10 ms.
 */
#define DEBOUNCE_TICKS            10u
#define NUM_BUTTONS                4u

/*
 * Power-on boot blink: 20 toggles of STIM_MIRROR at ~5 Hz before any
 * timer starts.  Pure busy-wait.  ~100 ms at 32 MHz BUSCLK ≈ 3.2 M cycles.
 */
#define BOOT_BLINK_FLASHES      20u
#define BOOT_BLINK_HALF_CYCLES  3200000u

/* -----------------------------------------------------------------------
 * State machine types
 * ----------------------------------------------------------------------- */

typedef enum {
    OVERALL_WAITING,
    OVERALL_TRIGGERED,      /* a pulse is in progress */
    OVERALL_TRAIN_GAP,      /* between pulses of a train; outputs safe */
} OverallPhase;

/* Pulse shape: ramp the duty up to `intensity` over the ramp window, hold
 * at full for the hold window, then switch off.  There is no ramp-down or
 * trailing-low phase — the laser turns off at the end of HOLD_HIGH. */
typedef enum {
    LASER_IDLE,
    LASER_RAMP_UP,
    LASER_HOLD_HIGH,
} LaserPhase;

/* EStim pulse pair: PA13 HIGH for dur, LOW for ipi, HIGH for dur, then off. */
typedef enum {
    ESTIM_IDLE,
    ESTIM_PULSE1,
    ESTIM_INTERPULSE,
    ESTIM_PULSE2,
} EstimPhase;

typedef struct {
    OverallPhase overall;
    LaserPhase   laser;
    EstimPhase   estim;
    uint32_t     ramp_step;
    uint32_t     tick_count;    /* ticks in the current sub-phase */
    uint32_t     period_count;  /* ticks since the current pulse started */
    uint16_t     train_done;    /* pulses started in this train */
} MachineState;

typedef enum {
    BTN_IDLE,       /* pin LOW (released) */
    BTN_PRESSED,    /* confirmed pressed */
} BtnPhase;

/* -----------------------------------------------------------------------
 * Cross-context globals
 * ----------------------------------------------------------------------- */

/* Pulse state — written only by TIMG0 ISR.  Main only reads .overall and
 * .train_done (each one aligned load, atomic on M0+) for RSP_STATUS. */
static volatile MachineState g_state = {
    .overall = OVERALL_WAITING,
    .laser   = LASER_IDLE,
    .estim   = ESTIM_IDLE,
};
static volatile uint32_t     g_isr_ticks = 0u;

/* Trigger-source flags.  All bool reads/writes are atomic on M0+. */
static volatile bool g_uart_trigger_pending   = false;
static volatile bool g_button_trigger_pending = false;
static volatile bool g_hw_trigger_pending     = false;
static volatile bool g_abort_pending          = false;

/* Pulse-event ring handed from the ISR (producer, at phase edges) to the
 * main loop's blocking UART TX path (consumer).  Single producer / single
 * consumer: the ISR writes only .head, main writes only .tail, and each
 * index is one byte, so no locking is needed.  The ISR fills the entry
 * *before* advancing .head, so a reader that sees a new head also sees
 * the entry.  Ordered, so END / next START / TRAIN_END emitted from the
 * same tick go out in the order they happened.  8 deep: pulse starts are
 * >= TRAIN_PERIOD_MIN (10 ms) apart and main drains at 1 kHz, so at most
 * a few entries are ever queued. */
typedef struct {
    uint8_t  type;      /* EVT_PULSE_START / EVT_PULSE_END / EVT_TRAIN_END */
    uint32_t tick;
} PulseEvent;

#define EVT_RING_SIZE   8u   /* power of two */
static volatile PulseEvent g_evt_ring[EVT_RING_SIZE];
static volatile uint8_t    g_evt_head = 0u;   /* ISR-owned */
static volatile uint8_t    g_evt_tail = 0u;   /* main-owned */

/* Button state — owned by main loop. */
static BtnPhase g_btn_phase[NUM_BUTTONS];
static uint16_t g_btn_debounce[NUM_BUTTONS];
static uint8_t  g_btn_mask = 0u;   /* bit n = button (n+1) debounced-pressed */

/* Button-change event, produced by poll_buttons and drained by the main
 * loop's frame TX (both run in the 1 kHz housekeeping block, so no
 * cross-context volatility is needed).  .edges is the just-pressed
 * (rising) bits; .mask is the full debounced state. */
typedef struct {
    uint8_t mask;
    uint8_t edges;
    bool    pending;
} ButtonEvent;
static ButtonEvent g_btn_event = { 0u, 0u, false };

/* PA19 (SWDIO) stays in its boot-default SWDIO function through the boot
 * blink, then the firmware claims it as the Pi-GPIO trigger input (see the
 * end of main()).  The blink is the SWD window: a `make flash` power-cycles
 * the MCU and OpenOCD halts the core during the blink, so PA19 stays SWDIO
 * for flashing.  Flash with the laser unplugged — once PA19 is a live
 * trigger, SWD activity on it would look like trigger edges.
 * Canonical rationale: board.h (PA19 block) and README.md. */

/* Set by TIMG6_IRQHandler at 1 kHz; cleared by main when it actually
 * runs housekeeping work.  TIMG0 ticks also wake main from WFI, but
 * main sees no flag and re-WFIs immediately. */
static volatile bool g_housekeeping_due = false;

/* -----------------------------------------------------------------------
 * Boot blink delay
 * ----------------------------------------------------------------------- */

static void delay_cycles(uint32_t cycles)
{
    volatile uint32_t i = cycles / 3u;
    while (i--) { /* nop */ }
}

/* -----------------------------------------------------------------------
 * State machine — runs entirely inside TIMG0_IRQHandler
 * ----------------------------------------------------------------------- */

static inline void latch_config_from_live(void)
{
    /* Called from ISR.  Each live field is written by the parser with a
     * single aligned store (atomic on M0+), so copying them here can never
     * read a torn field. */
    g_config_active.ramp_ticks = g_config_live.ramp_ticks;
    g_config_active.hold_ticks = g_config_live.hold_ticks;
    g_config_active.intensity  = g_config_live.intensity;

    g_active_ticks_per_step = g_config_active.ramp_ticks / g_config_active.intensity;
    if (g_active_ticks_per_step == 0u) {
        g_active_ticks_per_step = 1u;
    }

    g_estim_config_active.pulse_dur_ticks = g_estim_config_live.pulse_dur_ticks;
    g_estim_config_active.ipi_ticks       = g_estim_config_live.ipi_ticks;
    g_mode_active = g_mode;
}

/* ISR-side event producer.  Drops the event if the ring is full (can't
 * happen at the documented rates; the periodic STATUS poll self-heals the
 * host's view anyway). */
static inline void push_event(uint8_t type)
{
    uint8_t head = g_evt_head;
    uint8_t next = (uint8_t)((head + 1u) & (EVT_RING_SIZE - 1u));
    if (next != g_evt_tail) {
        g_evt_ring[head].type = type;
        g_evt_ring[head].tick = g_isr_ticks;
        g_evt_head = next;
    }
}

/* Start one pulse (the first of a train, or the next one).  Latches the
 * pulse config live *now*, so each pulse of a train picks up edits. */
static inline void start_pulse(void)
{
    latch_config_from_live();
    g_state.overall      = OVERALL_TRIGGERED;
    g_state.tick_count   = 0u;
    g_state.period_count = 0u;
    if (g_mode_active == MODE_ESTIM) {
        g_state.estim = ESTIM_PULSE1;
    } else {
        g_state.laser     = LASER_RAMP_UP;
        g_state.ramp_step = 0u;
    }
    if (g_state.train_done != 0xFFFFu) {   /* saturate for count-0 trains */
        g_state.train_done++;
    }
    push_event(EVT_PULSE_START);
}

/* Put the sub-phases back to idle (outputs go safe this tick). */
static inline void reset_pulse_phases(void)
{
    g_state.laser      = LASER_IDLE;
    g_state.estim      = ESTIM_IDLE;
    g_state.ramp_step  = 0u;
    g_state.tick_count = 0u;
}

/* The train is over (all pulses done, or aborted): back to WAITING. */
static inline void end_train(void)
{
    reset_pulse_phases();
    g_state.overall = OVERALL_WAITING;
    push_event(EVT_TRAIN_END);
}

/* A pulse just completed.  Decide whether the train continues.  We always
 * pass through OVERALL_TRAIN_GAP for at least one tick so consecutive
 * pulses can't merge (e.g. EStim PULSE2 -> PULSE1 with PA13 never falling);
 * the GAP case below starts the next pulse as soon as the period elapses. */
static inline void end_pulse(void)
{
    reset_pulse_phases();
    push_event(EVT_PULSE_END);

    uint16_t count = g_train_live.count;
    if (count != 0u && g_state.train_done >= count) {
        end_train();
    } else {
        g_state.overall = OVERALL_TRAIN_GAP;
    }
}

static inline void state_machine_tick(void)
{
    /* --- Combine trigger sources --- */
    bool trigger = g_uart_trigger_pending || g_button_trigger_pending
                   || g_hw_trigger_pending;
    bool abort   = g_abort_pending;
    g_uart_trigger_pending   = false;
    g_button_trigger_pending = false;
    g_hw_trigger_pending     = false;
    g_abort_pending          = false;

    /* --- Abort: stop immediately, outputs safe this tick.  A trigger in
     * the same tick is dropped rather than restarting the train. --- */
    if (abort) {
        trigger = false;
        if (g_state.overall == OVERALL_TRIGGERED) {
            push_event(EVT_PULSE_END);     /* the cut-short pulse */
            end_train();
        } else if (g_state.overall == OVERALL_TRAIN_GAP) {
            end_train();
        }
    }

    /* --- Overall + laser phases --- */
    switch (g_state.overall) {
        case OVERALL_WAITING:
            if (trigger) {
                g_state.train_done = 0u;
                start_pulse();
            }
            break;

        case OVERALL_TRAIN_GAP:
            g_state.period_count++;
            if (g_state.period_count >= g_train_live.period_ticks) {
                start_pulse();
            }
            break;

        case OVERALL_TRIGGERED:
            g_state.tick_count++;
            g_state.period_count++;
            if (g_mode_active == MODE_ESTIM) {
                switch (g_state.estim) {
                    case ESTIM_PULSE1:
                        if (g_state.tick_count >= g_estim_config_active.pulse_dur_ticks) {
                            g_state.tick_count = 0u;
                            g_state.estim      = ESTIM_INTERPULSE;
                        }
                        break;

                    case ESTIM_INTERPULSE:
                        if (g_state.tick_count >= g_estim_config_active.ipi_ticks) {
                            g_state.tick_count = 0u;
                            g_state.estim      = ESTIM_PULSE2;
                        }
                        break;

                    case ESTIM_PULSE2:
                        if (g_state.tick_count >= g_estim_config_active.pulse_dur_ticks) {
                            end_pulse();
                        }
                        break;

                    default:
                        break;
                }
            } else {
                switch (g_state.laser) {
                    case LASER_RAMP_UP:
                        if (g_state.tick_count >= g_active_ticks_per_step) {
                            g_state.tick_count = 0u;
                            g_state.ramp_step++;
                            if (g_state.ramp_step >= g_config_active.intensity) {
                                g_state.tick_count = 0u;
                                g_state.laser      = LASER_HOLD_HIGH;
                            }
                        }
                        break;

                    case LASER_HOLD_HIGH:
                        if (g_state.tick_count >= g_config_active.hold_ticks) {
                            end_pulse();
                        }
                        break;

                    default:
                        break;
                }
            }
            break;
    }
}

static inline void set_output_from_state(void)
{
    /* Derive the desired output from the current state. */
    bool     pwm    = false;   /* true = PWM mux, false = GPIO-safe */
    uint16_t duty   = 0u;      /* only meaningful when pwm */
    bool     mirror = false;   /* STIM_MIRROR (PA13) on */

    if (g_state.overall != OVERALL_TRIGGERED) {
        /* WAITING or TRAIN_GAP: gpio-safe, mirror off */
    } else if (g_mode_active == MODE_ESTIM) {
        /* EStim: PA13 tracks the pulse pair; laser pins always stay safe. */
        mirror = (g_state.estim == ESTIM_PULSE1 || g_state.estim == ESTIM_PULSE2);
    } else {
        switch (g_state.laser) {
            case LASER_IDLE:
                /* gpio-safe, mirror off */
                break;

            case LASER_RAMP_UP:
                if (g_state.ramp_step != 0u) {
                    pwm  = true;
                    duty = (uint16_t)g_state.ramp_step;
                }
                mirror = true;
                break;

            case LASER_HOLD_HIGH:
                pwm    = true;
                duty   = g_config_active.intensity;
                mirror = true;
                break;

            default:
                return;   /* unreachable; leave outputs untouched */
        }
    }

    /* Apply unconditionally every tick.  These are all plain register
     * stores (no read-modify-write), so re-asserting the same value is
     * cheap, and doing it every 10 us makes the safe laser-output state
     * self-healing: if anything ever perturbed the IOMUX/GPIO, the next
     * tick restores it. */
    if (pwm) {
        laser_pins_to_pwm();
        laser_timera_set_duty(duty);
    } else {
        laser_pins_to_gpio_safe();
    }

    if (mirror) {
        laser_gpio_stim_mirror_set();
    } else {
        laser_gpio_stim_mirror_clear();
    }
}

void TIMG0_IRQHandler(void)
{
    if (laser_timerg_tick_ack() == GPTIMER_CPU_INT_IIDX_STAT_Z) {
        g_isr_ticks++;
        state_machine_tick();
        set_output_from_state();
    }
}

/* -----------------------------------------------------------------------
 * Main-loop button polling + debounce
 * ----------------------------------------------------------------------- */

static void poll_buttons(void)
{
    uint8_t old_mask = g_btn_mask;
    uint8_t raw_mask = laser_gpio_read_buttons_raw();

    for (unsigned n = 0; n < NUM_BUTTONS; n++) {
        bool raw_pressed = (raw_mask >> n) & 1u;
        bool now_pressed = (g_btn_phase[n] == BTN_PRESSED);

        if (raw_pressed != now_pressed) {
            g_btn_debounce[n]++;
            if (g_btn_debounce[n] >= DEBOUNCE_TICKS) {
                g_btn_phase[n]    = raw_pressed ? BTN_PRESSED : BTN_IDLE;
                g_btn_debounce[n] = 0u;
                if (raw_pressed) {
                    g_btn_mask |= (uint8_t)(1u << n);
                } else {
                    g_btn_mask &= (uint8_t)~(1u << n);
                    if (n == 0u) {
                        /* BUTTON1 release fires a pulse train.  While a
                         * multi-pulse train is running it stops it
                         * instead.  With the default count of 1 a press
                         * mid-pulse is ignored, exactly as before. */
                        if (g_state.overall != OVERALL_WAITING
                                && g_train_live.count != 1u) {
                            g_abort_pending = true;
                        } else {
                            g_button_trigger_pending = true;
                        }
                    }
                }
            }
        } else {
            g_btn_debounce[n] = 0u;
        }
    }

    /* Report any change in the debounced mask so clients can react to
     * presses without polling.  edges = bits that just went pressed. */
    if (g_btn_mask != old_mask) {
        g_btn_event.mask    = g_btn_mask;
        g_btn_event.edges   = (uint8_t)(g_btn_mask & (uint8_t)~old_mask);
        g_btn_event.pending = true;
    }
}

/* -----------------------------------------------------------------------
 * UART protocol — magic-word framed binary (SYNC | TYPE | payload)
 *
 * Command frames (host -> MCU) are decoded here; response/event frames
 * (MCU -> host) are encoded and sent.  See protocol.h for the type/field
 * map and Pi/protocol.py for the host mirror.  The RX ISR pushes bytes
 * into a ring; this code feeds them to the frame decoder.
 *
 *   CMD_CONFIG  i,r,h     -> RSP_STATUS    (status-as-ack)
 *   CMD_TRIGGER           -> RSP_STATUS, then per pulse EVT_PULSE_START/_END
 *                            and EVT_TRAIN_END once the train is over
 *   CMD_QUERY             -> RSP_STATUS
 *   CMD_SET_MODE  m       -> RSP_STATUS (ignored while a train is running)
 *   CMD_ESTIM_CONFIG d,i  -> RSP_STATUS
 *   CMD_TRAIN_CONFIG n,p  -> RSP_STATUS
 *   CMD_ABORT             -> RSP_STATUS, then EVT_PULSE_END (if mid-pulse)
 *                            + EVT_TRAIN_END
 *   (async)               -> EVT_BUTTON on any debounced button change
 *
 * Every command is answered with RSP_STATUS, so the host confirms the
 * resulting state end-to-end — that echo is the integrity check; there is
 * no CRC.  The host guarantees a CMD_CONFIG payload never contains the SYNC
 * bytes, so the decoder's resync is exact.
 * ----------------------------------------------------------------------- */

static FrameDecoder g_rx_decoder;

/* Encode one frame and push it out the UART (blocking). */
static void tx_frame(uint8_t type, const uint8_t *payload, size_t len)
{
    uint8_t wire[3u + PROTO_MAX_PAYLOAD];
    size_t  n = frame_encode(type, payload, len, wire, sizeof wire);
    if (n != 0u) {
        laser_uart_tx_buf(wire, (uint32_t)n);
    }
}

static uint8_t phase_byte(void)
{
    switch (g_state.overall) {
        case OVERALL_TRIGGERED: return PHASE_TRIGGERED;
        case OVERALL_TRAIN_GAP: return PHASE_TRAIN_GAP;
        default:                return PHASE_WAITING;
    }
}

static void emit_status(void)
{
    StatusPayload s = {
        .intensity        = g_config_live.intensity,
        .ramp_ticks       = g_config_live.ramp_ticks,
        .hold_ticks       = g_config_live.hold_ticks,
        .button_mask      = g_btn_mask,
        .phase            = phase_byte(),
        .tick             = g_isr_ticks,
        .mode             = g_mode,
        .estim_dur_ticks  = g_estim_config_live.pulse_dur_ticks,
        .estim_ipi_ticks  = g_estim_config_live.ipi_ticks,
        .train_count      = g_train_live.count,
        .train_period_ms  = g_train_live.period_ms,
        .train_done       = g_state.train_done,
    };
    tx_frame(RSP_STATUS, (const uint8_t *)&s, sizeof s);
}

static void apply_train_config(const uint8_t *payload)
{
    const TrainConfigPayload *c = (const TrainConfigPayload *)payload;
    if (c->count > TRAIN_COUNT_MAX ||
        c->period_ms < TRAIN_PERIOD_MIN || c->period_ms > TRAIN_PERIOD_MAX) {
        return;
    }
    /* Each field is one aligned store; the ISR reads them individually at
     * pulse boundaries, so a mid-train edit is picked up cleanly. */
    g_train_live.count        = c->count;
    g_train_live.period_ms    = c->period_ms;
    g_train_live.period_ticks = c->period_ms * 100u;   /* 100 kHz tick */
}

static void apply_estim_config(const uint8_t *payload)
{
    const EstimConfigPayload *c = (const EstimConfigPayload *)payload;
    if (c->pulse_dur_ticks < ESTIM_DUR_MIN || c->pulse_dur_ticks > ESTIM_DUR_MAX ||
        c->ipi_ticks < ESTIM_IPI_MIN || c->ipi_ticks > ESTIM_IPI_MAX) {
        return;
    }
    g_estim_config_live.pulse_dur_ticks = c->pulse_dur_ticks;
    g_estim_config_live.ipi_ticks       = c->ipi_ticks;
}

static void emit_pulse_event(uint8_t type, uint32_t tick)
{
    /* Payload is a bare little-endian u32. */
    tx_frame(type, (const uint8_t *)&tick, sizeof tick);
}

static void apply_config(const uint8_t *payload)
{
    /* The decoder guarantees CMD_CONFIG_LEN bytes; read them through the
     * packed struct (the compiler emits byte-wise access, safe on M0+).
     * Apply only if every field is in range — config is atomic.  Each store
     * is a single aligned write; the ISR snapshots the struct at latch time,
     * so no IRQ bracketing is needed. */
    const ConfigPayload *c = (const ConfigPayload *)payload;
    if (c->intensity < INTENSITY_MIN || c->intensity > INTENSITY_MAX ||
        c->ramp_ticks < RAMP_TICKS_MIN || c->ramp_ticks > RAMP_TICKS_MAX ||
        c->hold_ticks < HOLD_TICKS_MIN || c->hold_ticks > HOLD_TICKS_MAX) {
        return;   /* out of range: leave config unchanged; the STATUS echo
                   * shows the host its CONFIG didn't take. */
    }
    g_config_live.intensity  = c->intensity;
    g_config_live.ramp_ticks = c->ramp_ticks;
    g_config_live.hold_ticks = c->hold_ticks;
}

static void process_frame(uint8_t type, const uint8_t *payload, size_t len)
{
    switch (type) {
        case CMD_CONFIG:
            if (len == CMD_CONFIG_LEN) {
                apply_config(payload);
            }
            emit_status();
            break;

        case CMD_TRIGGER:
            if (g_state.overall == OVERALL_WAITING) {
                g_uart_trigger_pending = true;
            }
            emit_status();
            break;

        case CMD_QUERY:
            emit_status();
            break;

        case CMD_SET_MODE:
            /* Refused while a pulse/train is running: the DAC / IOMUX
             * writes below must not race the ISR's outputs, and a train
             * shouldn't change stimulus type mid-way.  The STATUS echo
             * shows the host the mode didn't take. */
            if (len == CMD_SET_MODE_LEN && g_state.overall == OVERALL_WAITING) {
                uint8_t m = payload[0];
                if (m == MODE_LASER || m == MODE_ESTIM) {
                    g_mode = m;
                    if (m == MODE_ESTIM) {
                        laser_dac_disable();
                        laser_pins_to_gpio_safe();
                    } else {
                        laser_dac_write12(DAC_SETPOINT);
                        laser_dac_enable();
                    }
                }
            }
            emit_status();
            break;

        case CMD_ESTIM_CONFIG:
            if (len == CMD_ESTIM_CONFIG_LEN) {
                apply_estim_config(payload);
            }
            emit_status();
            break;

        case CMD_TRAIN_CONFIG:
            if (len == CMD_TRAIN_CONFIG_LEN) {
                apply_train_config(payload);
            }
            emit_status();
            break;

        case CMD_ABORT:
            /* The ISR acts on the next tick (<= 10 us); the STATUS ack may
             * still show the old phase, EVT_TRAIN_END confirms the stop. */
            if (g_state.overall != OVERALL_WAITING) {
                g_abort_pending = true;
            }
            emit_status();
            break;

        default:
            break;
    }
}

static void drain_uart(void)
{
    uint8_t b;
    while (laser_uart_rx_pop(&b)) {
        uint8_t type;
        uint8_t payload[PROTO_MAX_PAYLOAD];
        size_t  len;
        if (frame_decoder_push(&g_rx_decoder, b, &type,
                               payload, sizeof payload, &len)) {
            process_frame(type, payload, len);
        }
    }
}

static void emit_pending_events(void)
{
    /* Drain the ISR's event ring in order.  The ISR fills an entry before
     * advancing head, so anything between tail and head is complete.
     * Pulse events are emitted for every trigger source. */
    while (g_evt_tail != g_evt_head) {
        uint8_t  tail = g_evt_tail;
        uint8_t  type = g_evt_ring[tail].type;
        uint32_t tick = g_evt_ring[tail].tick;
        g_evt_tail = (uint8_t)((tail + 1u) & (EVT_RING_SIZE - 1u));
        emit_pulse_event(type, tick);
    }
    if (g_btn_event.pending) {
        uint8_t p[2] = { g_btn_event.mask, g_btn_event.edges };
        g_btn_event.pending = false;
        tx_frame(EVT_BUTTON, p, sizeof p);
    }
}

/* -----------------------------------------------------------------------
 * Entry point
 * ----------------------------------------------------------------------- */

int main(void)
{
    laser_sysctl_init();
    laser_gpio_enable_power_and_reset();
    laser_gpio_init();

    /* Boot indicator before any timer runs. */
    for (uint32_t n = 0u; n < BOOT_BLINK_FLASHES; n++) {
        laser_gpio_stim_mirror_set();
        delay_cycles(BOOT_BLINK_HALF_CYCLES);
        laser_gpio_stim_mirror_clear();
        delay_cycles(BOOT_BLINK_HALF_CYCLES);
    }

    /* The blink above is the SWD flashing window — PA19 is still SWDIO
     * here.  We claim PA19 as the trigger input at the very end of init
     * (just before the main loop) so OpenOCD has the whole blink + init to
     * connect and halt. */

    laser_timera_init();
    laser_timerg_init_tick();
    laser_timerg_init_housekeeping();
    laser_dac_init();
    laser_dac_write12(DAC_SETPOINT);
    laser_dac_enable();
    laser_uart_init();
    frame_decoder_init(&g_rx_decoder);

    laser_pins_to_gpio_safe();
    laser_timera_start();

    /* TIMG0 ISR now runs the state machine; gets the highest NVIC
     * priority (numerically 0 on M0+).  TIMG6 housekeeping runs at a
     * lower priority so it can never delay a pulse tick. */
    NVIC_SetPriority(TIMG0_INT_IRQn, 0);
    NVIC_SetPriority(TIMG6_INT_IRQn, 3);
    NVIC_EnableIRQ(TIMG0_INT_IRQn);
    NVIC_EnableIRQ(TIMG6_INT_IRQn);
    laser_timerg_start_tick();
    laser_timerg_start_housekeeping();

    NVIC_ClearPendingIRQ(UART0_INT_IRQn);
    NVIC_EnableIRQ(UART0_INT_IRQn);

    /* GPIOA IRQ (shared GROUP1 vector) for the BNC trigger edge.
     * Higher priority than housekeeping so a trigger reaches the ISR
     * before the next 1 kHz housekeeping wake. */
    NVIC_SetPriority(GPIOA_INT_IRQn, 1);
    NVIC_ClearPendingIRQ(GPIOA_INT_IRQn);
    NVIC_EnableIRQ(GPIOA_INT_IRQn);

    /* Claim PA19 as the Pi-GPIO trigger input now that the SWD flashing
     * window (boot blink + init) has passed.  PA19 has an internal pull-down,
     * so a released line idles low and can't self-trigger. */
    laser_gpio_arm_pi_trigger();

    while (1) {
        if (g_housekeeping_due) {
            g_housekeeping_due = false;
            drain_uart();
            poll_buttons();
            emit_pending_events();
        }
        __WFI();
    }
}

void TIMG6_IRQHandler(void)
{
    if (laser_timerg_housekeeping_ack() == GPTIMER_CPU_INT_IIDX_STAT_Z) {
        g_housekeeping_due = true;
    }
}

/* MSPM0G3507 routes GPIOA (and several other peripherals) through the
 * shared INT_GROUP1 vector; the startup file names the handler
 * GROUP1_IRQHandler.  We're the only GROUP1 source in use, so a single
 * MIS check is enough. */
void GROUP1_IRQHandler(void)
{
    uint32_t mis = GPIOA->CPU_INT.MIS;
    uint32_t fired_mask = mis & (BOARD_BNC_TRIGGER_PIN | BOARD_PI_TRIGGER_PIN);
    if (fired_mask) {
        GPIOA->CPU_INT.ICLR = fired_mask;
        g_hw_trigger_pending = true;
    }
}

/*
 * Copyright (c) 2021, Texas Instruments Incorporated
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * *  Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 * *  Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * *  Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */
