#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Nov 16 19:40:08 2020
# Process ID: 13872
# Current directory: C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8172 C:\Users\ryanp\Documents\Grad-School\ECE-540-SoC-Progammable-Logic-FPGAs\Projects\proj2-rojobot-new\proj2-rojobot-new\project_1\project_1.xpr
# Log file: C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/project_1/vivado.log
# Journal file: C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/project_1/project_1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/project_1'
INFO: [Project 1-313] Project file moved from 'C:/RVfpga/proj2-rojobot-prof_brian_test/project_1' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/fpga_code/world_maps/world_maps_modified/world_map_lr.ngc', nor could it be found using path 'C:/RVfpga/proj2-rojobot-prof_brian_test/fpga_code/world_maps/world_maps_modified/world_map_lr.ngc'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/fpga_code/world_maps/world_map_part1/world_map.ngc', nor could it be found using path 'C:/RVfpga/proj2-rojobot-prof_brian_test/fpga_code/world_maps/world_map_part1/world_map.ngc'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/fpga_code/hdl_part1/world_maps_part1/world_map.v', nor could it be found using path 'C:/RVfpga/proj2-rojobot-prof_brian_test/fpga_code/hdl_part1/world_maps_part1/world_map.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/fpga_code/world_maps/world_maps_modified/world_map_lr.v', nor could it be found using path 'C:/RVfpga/proj2-rojobot-prof_brian_test/fpga_code/world_maps/world_maps_modified/world_map_lr.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/fpga_code/hdl_part1/world_maps_part1/world_map.ngc', nor could it be found using path 'C:/RVfpga/proj2-rojobot-prof_brian_test/fpga_code/hdl_part1/world_maps_part1/world_map.ngc'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/fpga_code/world_maps/world_map_lr/world_map.ngc', nor could it be found using path 'C:/RVfpga/proj2-rojobot-prof_brian_test/fpga_code/world_maps/world_map_lr/world_map.ngc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/fpga_code/ece540_ip_repo/rojobot31'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
CRITICAL WARNING: [Common 17-1649] The Vivado message database 'C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/project_1/project_1.runs/synth_1/vivado.pb' contains 20139 messages. Restoring all messages from this message database will impact Vivado performance, so only WARNING, CRITICAL WARNING, and ERROR messages will be restored. To restore all messages from this file use the tcl command 'set_param messaging.loadPbLimit 20140' and re-open the project.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 876.883 ; gain = 239.652
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/fpga_code/world_maps/world_map_part1/world_map.ngc] -no_script -reset -force -quiet
remove_files  C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/fpga_code/world_maps/world_map_part1/world_map.ngc
export_ip_user_files -of_objects  [get_files C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/fpga_code/world_maps/world_maps_modified/world_map_lr.ngc] -no_script -reset -force -quiet
remove_files  C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/fpga_code/world_maps/world_maps_modified/world_map_lr.ngc
export_ip_user_files -of_objects  [get_files C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/fpga_code/world_maps/world_map_lr/world_map.ngc] -no_script -reset -force -quiet
remove_files  C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/fpga_code/world_maps/world_map_lr/world_map.ngc
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/fpga_code/world_maps/world_map_loop/world_map.ngc] -no_script -reset -force -quiet
remove_files  C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/fpga_code/world_maps/world_map_loop/world_map.ngc
export_ip_user_files -of_objects  [get_files C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/fpga_code/hdl_part1/world_maps_part1/world_map.ngc] -no_script -reset -force -quiet
remove_files  C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/fpga_code/hdl_part1/world_maps_part1/world_map.ngc
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/fpga_code/world_maps/bandicoot_maps/world_map_pt1.coe' provided. It will be converted relative to IP Instance files '../../../../../fpga_code/world_maps/bandicoot_maps/world_map_pt1.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name world_map -dir c:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/project_1/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {world_map} CONFIG.Memory_Type {Dual_Port_ROM} CONFIG.Write_Width_A {2} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {2} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {2} CONFIG.Read_Width_B {2} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/fpga_code/world_maps/bandicoot_maps/world_map_pt1.coe} CONFIG.Port_A_Write_Rate {0} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips world_map]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'world_map' to 'world_map' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/fpga_code/world_maps/bandicoot_maps/world_map_pt1.coe' provided. It will be converted relative to IP Instance files '../../../../../fpga_code/world_maps/bandicoot_maps/world_map_pt1.coe'
generate_target {instantiation_template} [get_files c:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/project_1/project_1.srcs/sources_1/ip/world_map/world_map.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'world_map'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/project_1/project_1.srcs/sources_1/ip/world_map/world_map.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'world_map'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'world_map'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'world_map'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'world_map'...
catch { config_ip_cache -export [get_ips -all world_map] }
export_ip_user_files -of_objects [get_files c:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/project_1/project_1.srcs/sources_1/ip/world_map/world_map.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/project_1/project_1.srcs/sources_1/ip/world_map/world_map.xci]
launch_runs -jobs 6 world_map_synth_1
[Mon Nov 16 19:44:48 2020] Launched world_map_synth_1...
Run output will be captured here: C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/project_1/project_1.runs/world_map_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/project_1/project_1.srcs/sources_1/ip/world_map/world_map.xci] -directory C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/fpga_code/world_maps/bandicoot_maps/world_map_pt2.coe' provided. It will be converted relative to IP Instance files '../../../../../fpga_code/world_maps/bandicoot_maps/world_map_pt2.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name world_map_lr -dir c:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/project_1/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {world_map_lr} CONFIG.Memory_Type {Dual_Port_ROM} CONFIG.Write_Width_A {2} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {2} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {2} CONFIG.Read_Width_B {2} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/fpga_code/world_maps/bandicoot_maps/world_map_pt2.coe} CONFIG.Port_A_Write_Rate {0} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips world_map_lr]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'world_map_lr' to 'world_map_lr' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/fpga_code/world_maps/bandicoot_maps/world_map_pt2.coe' provided. It will be converted relative to IP Instance files '../../../../../fpga_code/world_maps/bandicoot_maps/world_map_pt2.coe'
generate_target {instantiation_template} [get_files c:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/project_1/project_1.srcs/sources_1/ip/world_map_lr/world_map_lr.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'world_map_lr'...
generate_target all [get_files  c:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/project_1/project_1.srcs/sources_1/ip/world_map_lr/world_map_lr.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'world_map_lr'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'world_map_lr'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'world_map_lr'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'world_map_lr'...
catch { config_ip_cache -export [get_ips -all world_map_lr] }
export_ip_user_files -of_objects [get_files c:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/project_1/project_1.srcs/sources_1/ip/world_map_lr/world_map_lr.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/project_1/project_1.srcs/sources_1/ip/world_map_lr/world_map_lr.xci]
launch_runs -jobs 6 world_map_lr_synth_1
[Mon Nov 16 19:46:37 2020] Launched world_map_lr_synth_1...
Run output will be captured here: C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/project_1/project_1.runs/world_map_lr_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/project_1/project_1.srcs/sources_1/ip/world_map_lr/world_map_lr.xci] -directory C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/fpga_code/hdl_part1/world_maps_part1/world_map.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/fpga_code/world_maps/world_maps_modified/world_map_lr.v] -no_script -reset -force -quiet
remove_files  {C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/fpga_code/hdl_part1/world_maps_part1/world_map.v C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/fpga_code/world_maps/world_maps_modified/world_map_lr.v}
reset_run synth_1
launch_runs synth_1 -jobs 6
WARNING: [HDL 9-3756] overwriting previous definition of module 'debounce' [C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/fpga_code/rojobot-solution-files/debounce.v:26]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.popcount' [C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/popcount.sv:0] -->> '.xil_defaultlib.popcount' [C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/fpga_code/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/popcount.sv:19]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'debounce()' found in library 'xil_defaultlib'
Duplicate found at line 26 of file C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/fpga_code/debounce/debounce.v
	(Active) Duplicate found at line 26 of file C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/fpga_code/rojobot-solution-files/debounce.v
[Mon Nov 16 19:48:38 2020] Launched synth_1...
Run output will be captured here: C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/project_1/project_1.runs/synth_1/runme.log
CRITICAL WARNING: [Common 17-1649] The Vivado message database 'C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/project_1/project_1.runs/synth_1/vivado.pb' contains 20137 messages. Restoring all messages from this message database will impact Vivado performance, so only WARNING, CRITICAL WARNING, and ERROR messages will be restored. To restore all messages from this file use the tcl command 'set_param messaging.loadPbLimit 20138' and re-open the project.
launch_runs impl_1 -jobs 6
[Mon Nov 16 19:59:27 2020] Launched impl_1...
Run output will be captured here: C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Nov 16 20:12:06 2020] Launched impl_1...
Run output will be captured here: C:/Users/ryanp/Documents/Grad-School/ECE-540-SoC-Progammable-Logic-FPGAs/Projects/proj2-rojobot-new/proj2-rojobot-new/project_1/project_1.runs/impl_1/runme.log
