

================================================================
== Vitis HLS Report for 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'
================================================================
* Date:           Fri Jul 26 23:06:45 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        decoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.394 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    208|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      0|    164|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|      -|    -|
|Register         |        -|   -|     38|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     38|    372|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_21_4_17_1_1_U74  |sparsemux_21_4_17_1_1  |        0|   0|  0|  41|    0|
    |sparsemux_21_4_17_1_1_U75  |sparsemux_21_4_17_1_1  |        0|   0|  0|  41|    0|
    |sparsemux_21_4_17_1_1_U76  |sparsemux_21_4_17_1_1  |        0|   0|  0|  41|    0|
    |sparsemux_21_4_17_1_1_U77  |sparsemux_21_4_17_1_1  |        0|   0|  0|  41|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |Total                      |                       |        0|   0|  0| 164|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln50_6_fu_408_p2     |         +|   0|  0|  25|          18|          18|
    |add_ln50_7_fu_436_p2     |         +|   0|  0|  25|          18|          18|
    |add_ln50_8_fu_440_p2     |         +|   0|  0|  26|          19|          19|
    |add_ln50_fu_282_p2       |         +|   0|  0|  25|          18|          18|
    |and_ln50_3_fu_480_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln50_fu_468_p2       |       and|   0|  0|   2|           1|           1|
    |or_ln50_fu_498_p2        |        or|   0|  0|   2|           1|           1|
    |ap_return                |    select|   0|  0|  18|           1|          18|
    |select_ln50_6_fu_422_p3  |    select|   0|  0|  18|           1|          17|
    |select_ln50_7_fu_504_p3  |    select|   0|  0|  18|           1|          17|
    |select_ln50_8_fu_512_p3  |    select|   0|  0|  19|           1|          19|
    |select_ln50_fu_296_p3    |    select|   0|  0|  18|           1|          17|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln50_6_fu_474_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln50_7_fu_486_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln50_8_fu_492_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln50_fu_462_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 208|          86|         173|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |select_ln50_6_reg_534    |  18|   0|   18|          0|
    |select_ln50_reg_528      |  18|   0|   18|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  38|   0|   38|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+-----------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >|  return value|
|ap_return  |  out|   18|  ap_ctrl_hs|  reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >|  return value|
|x_0_val    |   in|   17|     ap_none|                                                                  x_0_val|        scalar|
|x_1_val    |   in|   17|     ap_none|                                                                  x_1_val|        scalar|
|x_2_val    |   in|   17|     ap_none|                                                                  x_2_val|        scalar|
|x_3_val    |   in|   17|     ap_none|                                                                  x_3_val|        scalar|
|x_4_val    |   in|   17|     ap_none|                                                                  x_4_val|        scalar|
|x_5_val    |   in|   17|     ap_none|                                                                  x_5_val|        scalar|
|x_6_val    |   in|   17|     ap_none|                                                                  x_6_val|        scalar|
|x_7_val    |   in|   17|     ap_none|                                                                  x_7_val|        scalar|
|x_8_val    |   in|   17|     ap_none|                                                                  x_8_val|        scalar|
|x_9_val    |   in|   17|     ap_none|                                                                  x_9_val|        scalar|
|x_10_val   |   in|   17|     ap_none|                                                                 x_10_val|        scalar|
|x_11_val   |   in|   17|     ap_none|                                                                 x_11_val|        scalar|
|x_12_val   |   in|   17|     ap_none|                                                                 x_12_val|        scalar|
|x_13_val   |   in|   17|     ap_none|                                                                 x_13_val|        scalar|
|x_14_val   |   in|   17|     ap_none|                                                                 x_14_val|        scalar|
|x_15_val   |   in|   17|     ap_none|                                                                 x_15_val|        scalar|
|idx        |   in|    4|     ap_none|                                                                      idx|        scalar|
+-----------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

