# Reading D:/QuartusII/altera/modelsim_ase/tcl/vsim/pref.tcl 
# do Dec2_4En_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\QuartusII\altera\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\QuartusII\altera\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Diogo/Documents/UNIVERSIDADE/LSD/GUIÃO6/Parte1/Dec2_4En.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En
# -- Compiling architecture RTL of Dec2_4En
# 
vcom -reportprogress 300 -work work C:/Users/Diogo/Documents/UNIVERSIDADE/LSD/GUIÃO6/Parte1/Dec2_4EnTb.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4EnTb
# -- Compiling architecture Stimulus of Dec2_4EnTb
# -- Loading entity Dec2_4En
vcom -reportprogress 300 -work work C:/Users/Diogo/Documents/UNIVERSIDADE/LSD/GUIÃO6/Parte1/Dec2_4EnTb.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4EnTb
# -- Compiling architecture Stimulus of Dec2_4EnTb
# -- Loading entity Dec2_4En
vcom -reportprogress 300 -work work C:/Users/Diogo/Documents/UNIVERSIDADE/LSD/GUIÃO6/Parte1/Dec2_4EnTb.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4EnTb
# -- Compiling architecture Stimulus of Dec2_4EnTb
# -- Loading entity Dec2_4En
vsim work.dec2_4entb(stimulus)
# vsim work.dec2_4entb(stimulus) 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dec2_4entb(stimulus)
# Loading work.dec2_4en(rtl)
add wave -position end  sim:/dec2_4entb/s_enable
add wave -position end  sim:/dec2_4entb/s_inputs
add wave -position end  sim:/dec2_4entb/s_outputs
run
run
run
run
run
run
run
run
run
