// Seed: 4188519025
module module_0 (
    output uwire id_0,
    output tri   id_1
);
  id_3 :
  assert property (@(posedge 1) 1)
  else $display(id_3);
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    output tri  id_1,
    input  tri  id_2
);
  module_0 modCall_1 (
      id_1,
      id_1
  );
  assign modCall_1.type_1 = 0;
  assign id_1 = !id_0;
  wire id_4, id_5;
endmodule
module module_2 #(
    parameter id_10 = 32'd49,
    parameter id_11 = 32'd37
) (
    input  wand  id_0,
    output wor   id_1
    , id_6,
    output uwire id_2,
    input  wire  id_3
    , id_7,
    input  uwire id_4
);
  wire id_8;
  wire id_9;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  defparam id_10.id_11 = 1;
endmodule
