INFO: [VRFC 10-2263] Analyzing Verilog file "/home/owen/vivado/vga_experiments/vga_experiments.srcs/sources_1/new/vga_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/owen/vivado/vga_experiments/vga_experiments.srcs/sources_1/new/vga_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/owen/vivado/vga_experiments/vga_experiments.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
