<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 14459, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 57720, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 25926, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline, 24660, user inline pragmas are applied</column>
            <column name="">(4) simplification, 22294, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 97861, user array partition pragmas are applied</column>
            <column name="">(2) simplification, 31589, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate , 31648, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape, 34358, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 35553, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification, 33299, loop and instruction simplification</column>
            <column name="">(2) parallelization, 32680, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 32680, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification, 32680, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 32628, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 34007, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_nlp_slr0" col1="slr0.cpp:1159" col2="14459" col3="22294" col4="35553" col5="32680" col6="34007">
                    <row id="30" col0="load_vD_for_task3" col1="slr0.cpp:9" col2="17" col3="10" col4="34" col5="34" col6="29"/>
                    <row id="6" col0="load_vC_for_task3" col1="slr0.cpp:30" col2="17" col3="10" col4="160" col5="160" col6="155"/>
                    <row id="16" col0="load_vA_for_task1" col1="slr0.cpp:65" col2="17" col3="10" col4="88" col5="88" col6="83"/>
                    <row id="27" col0="load_vB_for_task1" col1="slr0.cpp:92" col2="17" col3="10" col4="160" col5="160" col6="155"/>
                    <row id="3" col0="FT0_level0" col1="slr0.cpp:224" col2="5987" col3="7700" col4="10951" col5="9492" col6="10027">
                        <row id="12" col0="read_B_FT0" col1="slr0.cpp:593" col2="367" col3="96" col4="231" col5="230" col6="268"/>
                        <row id="4" col0="read_A_FT0" col1="slr0.cpp:662" col2="606" col2_disp="  606 (3 calls)" col3="177" col3_disp="  177 (3 calls)" col4="789" col4_disp="  789 (3 calls)" col5="783" col5_disp="  783 (3 calls)" col6="852" col6_disp="  852 (3 calls)"/>
                        <row id="28" col0="FT0_level1" col1="slr0.cpp:267" col2="4958" col2_disp="4,958 (2 calls)" col3="7398" col3_disp="7,398 (2 calls)" col4="9678" col4_disp="9,678 (2 calls)" col5="8226" col5_disp="8,226 (2 calls)" col6="8650" col6_disp="8,650 (2 calls)">
                            <row id="13" col0="compute_FT0_level1" col1="slr0.cpp:254" col2="3392" col2_disp="3,392 (4 calls)" col3="7028" col3_disp="7,028 (4 calls)" col4="7996" col4_disp="7,996 (4 calls)" col5="6260" col5_disp="6,260 (4 calls)" col6="6548" col6_disp="6,548 (4 calls)">
                                <row id="22" col0="task0_intra" col1="slr0.cpp:479" col2="112" col2_disp="  112 (4 calls)" col3="1156" col3_disp="1,156 (4 calls)" col4="580" col4_disp="  580 (4 calls)" col5="580" col5_disp="  580 (4 calls)" col6="584" col6_disp="  584 (4 calls)"/>
                                <row id="1" col0="task1_intra" col1="slr0.cpp:494" col2="260" col2_disp="  260 (4 calls)" col3="5168" col3_disp="5,168 (4 calls)" col4="5224" col4_disp="5,224 (4 calls)" col5="4648" col5_disp="4,648 (4 calls)" col6="4668" col6_disp="4,668 (4 calls)"/>
                                <row id="17" col0="write_E_FT0" col1="slr0.cpp:1009" col2="2960" col2_disp="2,960 (8 calls)" col3="648" col3_disp="  648 (8 calls)" col4="2168" col4_disp="2,168 (8 calls)" col5="1008" col5_disp="1,008 (8 calls)" col6="1264" col6_disp="1,264 (8 calls)"/>
                            </row>
                            <row id="17" col0="write_E_FT0" col1="slr0.cpp:1009" col2="1480" col2_disp="1,480 (4 calls)" col3="324" col3_disp="  324 (4 calls)" col4="1076" col4_disp="1,076 (4 calls)" col5="496" col5_disp="  496 (4 calls)" col6="624" col6_disp="  624 (4 calls)"/>
                        </row>
                    </row>
                    <row id="11" col0="FT1_level0" col1="slr0.cpp:304" col2="4076" col3="7599" col4="12805" col5="11775" col6="12194">
                        <row id="25" col0="read_D_FT1" col1="slr0.cpp:713" col2="228" col2_disp="  228 (3 calls)" col3="87" col3_disp="   87 (3 calls)" col4="687" col4_disp="  687 (3 calls)" col5="681" col5_disp="  681 (3 calls)" col6="714" col6_disp="  714 (3 calls)"/>
                        <row id="24" col0="FT1_level1" col1="slr0.cpp:356" col2="3776" col2_disp="3,776 (2 calls)" col3="7480" col3_disp="7,480 (2 calls)" col4="11542" col4_disp="11,542 (2 calls)" col5="10518" col5_disp="10,518 (2 calls)" col6="10900" col6_disp="10,900 (2 calls)">
                            <row id="8" col0="read_C_FT1" col1="slr0.cpp:746" col2="776" col2_disp="  776 (2 calls)" col3="208" col3_disp="  208 (2 calls)" col4="1070" col4_disp="1,070 (2 calls)" col5="1066" col5_disp="1,066 (2 calls)" col6="1144" col6_disp="1,144 (2 calls)"/>
                            <row id="14" col0="compute_FT1_level1" col1="slr0.cpp:341" col2="2608" col2_disp="2,608 (4 calls)" col3="7100" col3_disp="7,100 (4 calls)" col4="9428" col4_disp="9,428 (4 calls)" col5="8212" col5_disp="8,212 (4 calls)" col6="8480" col6_disp="8,480 (4 calls)">
                                <row id="8" col0="read_C_FT1" col1="slr0.cpp:746" col2="1552" col2_disp="1,552 (4 calls)" col3="416" col3_disp="  416 (4 calls)" col4="2168" col4_disp="2,168 (4 calls)" col5="2160" col5_disp="2,160 (4 calls)" col6="2340" col6_disp="2,340 (4 calls)"/>
                                <row id="9" col0="task2_intra" col1="slr0.cpp:517" col2="112" col2_disp="  112 (4 calls)" col3="804" col3_disp="  804 (4 calls)" col4="404" col4_disp="  404 (4 calls)" col5="404" col5_disp="  404 (4 calls)" col6="408" col6_disp="  408 (4 calls)"/>
                                <row id="7" col0="task3_intra" col1="slr0.cpp:532" col2="260" col2_disp="  260 (4 calls)" col3="5560" col3_disp="5,560 (4 calls)" col4="5584" col4_disp="5,584 (4 calls)" col5="5184" col5_disp="5,184 (4 calls)" col6="5204" col6_disp="5,204 (4 calls)"/>
                                <row id="2" col0="write_F_FT1" col1="slr0.cpp:1087" col2="608" col2_disp="  608 (8 calls)" col3="248" col3_disp="  248 (8 calls)" col4="1240" col4_disp="1,240 (8 calls)" col5="432" col5_disp="  432 (8 calls)" col6="488" col6_disp="  488 (8 calls)"/>
                            </row>
                            <row id="2" col0="write_F_FT1" col1="slr0.cpp:1087" col2="304" col2_disp="  304 (4 calls)" col3="124" col3_disp="  124 (4 calls)" col4="612" col4_disp="  612 (4 calls)" col5="208" col5_disp="  208 (4 calls)" col6="236" col6_disp="  236 (4 calls)"/>
                        </row>
                    </row>
                    <row id="19" col0="FT2_level0" col1="slr0.cpp:397" col2="4107" col3="6826" col4="11066" col5="10682" col6="11068">
                        <row id="29" col0="read_F_FT2" col1="slr0.cpp:822" col2="285" col2_disp="  285 (3 calls)" col3="108" col3_disp="  108 (3 calls)" col4="828" col4_disp="  828 (3 calls)" col5="822" col5_disp="  822 (3 calls)" col6="864" col6_disp="  864 (3 calls)"/>
                        <row id="18" col0="FT2_level1" col1="slr0.cpp:444" col2="3750" col2_disp="3,750 (2 calls)" col3="6686" col3_disp="6,686 (2 calls)" col4="9694" col4_disp="9,694 (2 calls)" col5="9316" col5_disp="9,316 (2 calls)" col6="9656" col6_disp="9,656 (2 calls)">
                            <row id="23" col0="read_E_FT2" col1="slr0.cpp:873" col2="926" col2_disp="  926 (2 calls)" col3="210" col3_disp="  210 (2 calls)" col4="990" col4_disp="  990 (2 calls)" col5="986" col5_disp="  986 (2 calls)" col6="1064" col6_disp="1,064 (2 calls)"/>
                            <row id="26" col0="compute_FT2_level1" col1="slr0.cpp:431" col2="2588" col2_disp="2,588 (4 calls)" col3="6368" col3_disp="6,368 (4 calls)" col4="8032" col4_disp="8,032 (4 calls)" col5="7300" col5_disp="7,300 (4 calls)" col6="7540" col6_disp="7,540 (4 calls)">
                                <row id="23" col0="read_E_FT2" col1="slr0.cpp:873" col2="1852" col2_disp="1,852 (4 calls)" col3="420" col3_disp="  420 (4 calls)" col4="2008" col4_disp="2,008 (4 calls)" col5="2000" col5_disp="2,000 (4 calls)" col6="2180" col6_disp="2,180 (4 calls)"/>
                                <row id="15" col0="task4_intra" col1="slr0.cpp:555" col2="112" col2_disp="  112 (4 calls)" col3="724" col3_disp="  724 (4 calls)" col4="364" col4_disp="  364 (4 calls)" col5="364" col5_disp="  364 (4 calls)" col6="368" col6_disp="  368 (4 calls)"/>
                                <row id="10" col0="task5_intra" col1="slr0.cpp:570" col2="260" col2_disp="  260 (4 calls)" col3="5040" col3_disp="5,040 (4 calls)" col4="5060" col4_disp="5,060 (4 calls)" col5="4700" col5_disp="4,700 (4 calls)" col6="4720" col6_disp="4,720 (4 calls)"/>
                                <row id="20" col0="write_G_FT2" col1="slr0.cpp:1123" col2="304" col2_disp="  304 (4 calls)" col3="124" col3_disp="  124 (4 calls)" col4="572" col4_disp="  572 (4 calls)" col5="208" col5_disp="  208 (4 calls)" col6="236" col6_disp="  236 (4 calls)"/>
                            </row>
                            <row id="20" col0="write_G_FT2" col1="slr0.cpp:1123" col2="152" col2_disp="  152 (2 calls)" col3="62" col3_disp="   62 (2 calls)" col4="282" col4_disp="  282 (2 calls)" col5="100" col5_disp="  100 (2 calls)" col6="114" col6_disp="  114 (2 calls)"/>
                        </row>
                    </row>
                    <row id="5" col0="store_vF_for_task3" col1="slr0.cpp:127" col2="26" col3="10" col4="34" col5="34" col6="30"/>
                    <row id="21" col0="store_vE_for_task1" col1="slr0.cpp:150" col2="26" col3="10" col4="160" col5="160" col6="156"/>
                    <row id="31" col0="store_vG_for_task5" col1="slr0.cpp:201" col2="26" col3="10" col4="34" col5="34" col6="30"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

