# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../yolo_tb.srcs/sources_1/imports/src/adder_tree.v" \
"../../../../yolo_tb.srcs/sources_1/imports/src/conv_maxpool_module.v" \
"../../../../yolo_tb.srcs/sources_1/imports/src/mac.v" \
"../../../../yolo_tb.srcs/sources_1/imports/src/mac_array.v" \
"../../../../yolo_tb.srcs/sources_1/imports/src/mul.v" \
"../../../../yolo_tb.srcs/sim_1/imports/sim/conv_maxpool_module_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
