Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Oct 24 14:29:15 2023
| Host         : Ganesh running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file processor_control_sets_placed.rpt
| Design       : processor
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    45 |
|    Minimum number of control sets                        |    45 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    45 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    40 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             166 |           64 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              73 |           32 |
| Yes          | No                    | No                     |            1091 |          425 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |                    Enable Signal                   |                    Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+----------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|  p_0_in              |                                                    |                                                        |                1 |              1 |         1.00 |
|  dispDriver/clk_TMDS |                                                    | dispDriver/TMDS_mod10[3]_i_1_n_0                       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG       | p_0_in                                             |                                                        |                2 |              4 |         2.00 |
|  dispDriver/pixclk   |                                                    | dispDriver/encode_R/SR[0]                              |                2 |              8 |         4.00 |
|  dispDriver/pixclk   |                                                    | dispDriver/CounterY                                    |                4 |             10 |         2.50 |
|  dispDriver/pixclk   | dispDriver/CounterY                                |                                                        |                6 |             19 |         3.17 |
|  clk_IBUF_BUFG       |                                                    | control_unit/mainDecoder/FSM_onehot_state_reg[0]_2     |                9 |             20 |         2.22 |
|  clk_IBUF_BUFG       | control_unit/mainDecoder/FSM_onehot_state_reg[2]_0 | control_unit/mainDecoder/FSM_onehot_state_reg[2]_2     |                6 |             20 |         3.33 |
|  dispDriver/clk_TMDS |                                                    |                                                        |                4 |             31 |         7.75 |
|  clk_IBUF_BUFG       |                                                    | control_unit/mainDecoder/FSM_onehot_state_reg[10]_0[0] |               16 |             31 |         1.94 |
|  clk_IBUF_BUFG       | buf_reg_3/genblk1[9].reg1/d/Q_reg_26               |                                                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG       | buf_reg_3/genblk1[9].reg1/d/Q_reg_28               |                                                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG       | buf_reg_3/genblk1[9].reg1/d/Q_reg_19               |                                                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG       | buf_reg_3/genblk1[9].reg1/d/Q_reg_21               |                                                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG       | buf_reg_3/genblk1[9].reg1/d/Q_reg_1                |                                                        |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG       | buf_reg_3/genblk1[9].reg1/d/Q_reg_25               |                                                        |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG       | buf_reg_3/genblk1[9].reg1/d/Q_reg_29               |                                                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG       | buf_reg_3/genblk1[9].reg1/d/Q_reg_16               |                                                        |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG       | buf_reg_3/genblk1[9].reg1/d/Q_reg_12               |                                                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG       | buf_reg_3/genblk1[9].reg1/d/Q_reg_10               |                                                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG       | buf_reg_3/genblk1[9].reg1/d/Q_reg_13               |                                                        |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG       | buf_reg_3/genblk1[9].reg1/d/Q_reg_15               |                                                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG       | buf_reg_3/genblk1[9].reg1/d/Q_reg_24               |                                                        |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG       | buf_reg_3/genblk1[9].reg1/d/Q_reg_3                |                                                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG       | buf_reg_3/genblk1[9].reg1/d/Q_reg_31               |                                                        |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG       | buf_reg_3/genblk1[9].reg1/d/Q_reg_17               |                                                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG       | buf_reg_3/genblk1[9].reg1/d/Q_reg_5                |                                                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG       | buf_reg_3/genblk1[9].reg1/d/Q_reg_27               |                                                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG       | buf_reg_3/genblk1[9].reg1/d/Q_reg_30               |                                                        |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG       | buf_reg_3/genblk1[9].reg1/d/Q_reg_23               |                                                        |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG       | buf_reg_3/genblk1[9].reg1/d/Q_reg_6                |                                                        |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG       | buf_reg_3/genblk1[9].reg1/d/Q_reg_14               |                                                        |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG       | buf_reg_3/genblk1[9].reg1/d/Q_reg_2                |                                                        |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG       | buf_reg_3/genblk1[9].reg1/d/Q_reg_4                |                                                        |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG       | buf_reg_3/genblk1[9].reg1/d/Q_reg_20               |                                                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG       | buf_reg_3/genblk1[9].reg1/d/Q_reg_18               |                                                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG       | buf_reg_3/genblk1[9].reg1/d/Q_reg_22               |                                                        |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG       | buf_reg_3/genblk1[9].reg1/d/Q_reg_11               |                                                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG       | buf_reg_3/genblk1[9].reg1/d/Q_reg_7                |                                                        |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG       | buf_reg_3/genblk1[9].reg1/d/Q_reg_8                |                                                        |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG       | control_unit/mainDecoder/E[0]                      |                                                        |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG       | buf_reg_3/genblk1[9].reg1/d/Q_reg_9                |                                                        |               19 |             32 |         1.68 |
|  dispDriver/pixclk   |                                                    |                                                        |               22 |             41 |         1.86 |
|  clk_IBUF_BUFG       | control_unit/mainDecoder/FSM_onehot_state_reg[2]_0 |                                                        |               22 |             44 |         2.00 |
|  clk_IBUF_BUFG       |                                                    |                                                        |              645 |           2525 |         3.91 |
+----------------------+----------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+


