AArch64 WW+FR+WR+cachesync+dmb.sy+dmb.sy
"CacheSyncdWW Iffe DMB.SYdRR Fre DMB.SYdWR Fre"
Cycle=Fre DMB.SYdWR Fre CacheSyncdWW Iffe DMB.SYdRR
Relax=Iffe
Safe=Fre DMB.SYdWR DMB.SYdRR CacheSyncdWW
Generator=diy7 (version 7.52+10(dev))
Com=Iff Fr Fr
Orig=CacheSyncdWW Iffe DMB.SYdRR Fre DMB.SYdWR Fre
{
0:X0=0x1; 0:X1=x; 0:X2=0x14000001; 0:X3=P1:Lself02;
1:X2=y;
2:X0=0x1; 2:X1=y; 2:X3=x;
}
 P0          | P1          | P2          ;
 STR W0,[X1] | Lself02:    | STR W0,[X1] ;
 DC CVAU,X3  | B L00       | DMB SY      ;
 DSB ISH     | MOV W0,#2   | LDR W2,[X3] ;
 IC IVAU,X3  | B L01       |             ;
 DSB ISH     | L00:        |             ;
 STR W2,[X3] | MOV W0,#1   |             ;
             | L01:        |             ;
             | DMB SY      |             ;
             | LDR W1,[X2] |             ;
exists
(1:X0=0x2 /\ 1:X1=0x0 /\ 2:X2=0x0)
