

================================================================
== Vitis HLS Report for 'top_Pipeline_read_file'
================================================================
* Date:           Fri Oct  6 09:59:12 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Dedup
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.167 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        3|     5379|  30.000 ns|  53.790 us|    3|  5379|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+----------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- read_file  |        1|     5377|         1|          1|          1|  1 ~ 5377|       yes|
        +-------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     142|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     137|    -|
|Register         |        -|     -|      83|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      83|     279|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln840_fu_177_p2               |         +|   0|  0|  71|          64|           4|
    |c_V_3_fu_196_p2                   |         +|   0|  0|  23|          16|           4|
    |ap_condition_176                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op22_read_state1     |       and|   0|  0|   2|           1|           1|
    |icmp_ln1027_fu_144_p2             |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1031_fu_156_p2             |      icmp|   0|  0|  29|          64|          64|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 142|         163|          91|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_phi_mux_UnifiedRetVal_phi_fu_128_p4  |  14|          3|    1|          3|
    |ap_phi_mux_empty_phi_fu_119_p4          |  14|          3|   64|        192|
    |ap_phi_mux_storemerge_phi_fu_108_p4     |  14|          3|    1|          3|
    |ap_return                               |   9|          2|    1|          2|
    |ap_sig_allocacmp_buffer_V_load          |   9|          2|   64|        128|
    |ap_sig_allocacmp_c_V_2                  |   9|          2|   16|         32|
    |buffer_V_o                              |   9|          2|   64|        128|
    |c_V_fu_68                               |   9|          2|   16|         32|
    |in_r_blk_n                              |   9|          2|    1|          2|
    |it_V_o                                  |   9|          2|   64|        128|
    |p_phi_out                               |  14|          3|   64|        192|
    |write_succ_o                            |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 137|         30|  358|        846|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   1|   0|    1|          0|
    |ap_done_reg     |   1|   0|    1|          0|
    |ap_return_preg  |   1|   0|    1|          0|
    |c_V_fu_68       |  16|   0|   16|          0|
    |p_phi_fu_64     |  64|   0|   64|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  83|   0|   83|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  top_Pipeline_read_file|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  top_Pipeline_read_file|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  top_Pipeline_read_file|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  top_Pipeline_read_file|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  top_Pipeline_read_file|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  top_Pipeline_read_file|  return value|
|ap_return             |  out|    1|  ap_ctrl_hs|  top_Pipeline_read_file|  return value|
|in_r_dout             |   in|   64|     ap_fifo|                    in_r|       pointer|
|in_r_empty_n          |   in|    1|     ap_fifo|                    in_r|       pointer|
|in_r_read             |  out|    1|     ap_fifo|                    in_r|       pointer|
|in_buffer_din         |  out|   64|     ap_fifo|               in_buffer|       pointer|
|in_buffer_full_n      |   in|    1|     ap_fifo|               in_buffer|       pointer|
|in_buffer_write       |  out|    1|     ap_fifo|               in_buffer|       pointer|
|size_V_load           |   in|   64|     ap_none|             size_V_load|        scalar|
|p_phi_out             |  out|   64|      ap_vld|               p_phi_out|       pointer|
|p_phi_out_ap_vld      |  out|    1|      ap_vld|               p_phi_out|       pointer|
|it_V_load_out         |  out|   64|      ap_vld|           it_V_load_out|       pointer|
|it_V_load_out_ap_vld  |  out|    1|      ap_vld|           it_V_load_out|       pointer|
|write_succ_i          |   in|    1|     ap_ovld|              write_succ|       pointer|
|write_succ_o          |  out|    1|     ap_ovld|              write_succ|       pointer|
|write_succ_o_ap_vld   |  out|    1|     ap_ovld|              write_succ|       pointer|
|buffer_V_i            |   in|   64|     ap_ovld|                buffer_V|       pointer|
|buffer_V_o            |  out|   64|     ap_ovld|                buffer_V|       pointer|
|buffer_V_o_ap_vld     |  out|    1|     ap_ovld|                buffer_V|       pointer|
|it_V_i                |   in|   64|     ap_ovld|                    it_V|       pointer|
|it_V_o                |  out|   64|     ap_ovld|                    it_V|       pointer|
|it_V_o_ap_vld         |  out|    1|     ap_ovld|                    it_V|       pointer|
+----------------------+-----+-----+------------+------------------------+--------------+

