ARM GAS  /tmp/cc3ob0Od.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32g0xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB417:
  26              		.file 1 "Core/Src/stm32g0xx_hal_msp.c"
   1:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32g0xx_hal_msp.c **** /**
   3:Core/Src/stm32g0xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32g0xx_hal_msp.c ****   * @file         stm32g0xx_hal_msp.c
   5:Core/Src/stm32g0xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32g0xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32g0xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32g0xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32g0xx_hal_msp.c ****   *
  10:Core/Src/stm32g0xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32g0xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32g0xx_hal_msp.c ****   *
  13:Core/Src/stm32g0xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32g0xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32g0xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32g0xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32g0xx_hal_msp.c ****   *
  18:Core/Src/stm32g0xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32g0xx_hal_msp.c ****   */
  20:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32g0xx_hal_msp.c **** 
  22:Core/Src/stm32g0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32g0xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32g0xx_hal_msp.c **** 
  26:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32g0xx_hal_msp.c **** 
  28:Core/Src/stm32g0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32g0xx_hal_msp.c **** 
  31:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32g0xx_hal_msp.c **** 
ARM GAS  /tmp/cc3ob0Od.s 			page 2


  33:Core/Src/stm32g0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32g0xx_hal_msp.c **** 
  36:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32g0xx_hal_msp.c **** 
  38:Core/Src/stm32g0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32g0xx_hal_msp.c **** 
  41:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32g0xx_hal_msp.c **** 
  43:Core/Src/stm32g0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32g0xx_hal_msp.c **** 
  46:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32g0xx_hal_msp.c **** 
  48:Core/Src/stm32g0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32g0xx_hal_msp.c **** 
  51:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32g0xx_hal_msp.c **** 
  53:Core/Src/stm32g0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32g0xx_hal_msp.c **** 
  56:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32g0xx_hal_msp.c **** 
  58:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32g0xx_hal_msp.c **** 
  60:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32g0xx_hal_msp.c **** 
  62:Core/Src/stm32g0xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32g0xx_hal_msp.c ****                     /**
  64:Core/Src/stm32g0xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32g0xx_hal_msp.c ****   */
  66:Core/Src/stm32g0xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32g0xx_hal_msp.c **** {
  27              		.loc 1 67 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  68:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32g0xx_hal_msp.c **** 
  70:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32g0xx_hal_msp.c **** 
  72:Core/Src/stm32g0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  35              		.loc 1 72 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 72 3 view .LVU2
  38              		.loc 1 72 3 view .LVU3
  39 0002 0A4B     		ldr	r3, .L2
  40 0004 196C     		ldr	r1, [r3, #64]
  41 0006 0122     		movs	r2, #1
  42 0008 1143     		orrs	r1, r2
  43 000a 1964     		str	r1, [r3, #64]
ARM GAS  /tmp/cc3ob0Od.s 			page 3


  44              		.loc 1 72 3 view .LVU4
  45 000c 196C     		ldr	r1, [r3, #64]
  46 000e 0A40     		ands	r2, r1
  47 0010 0092     		str	r2, [sp]
  48              		.loc 1 72 3 view .LVU5
  49 0012 009A     		ldr	r2, [sp]
  50              	.LBE2:
  73:Core/Src/stm32g0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 73 3 view .LVU6
  52              	.LBB3:
  53              		.loc 1 73 3 view .LVU7
  54              		.loc 1 73 3 view .LVU8
  55 0014 DA6B     		ldr	r2, [r3, #60]
  56 0016 8021     		movs	r1, #128
  57 0018 4905     		lsls	r1, r1, #21
  58 001a 0A43     		orrs	r2, r1
  59 001c DA63     		str	r2, [r3, #60]
  60              		.loc 1 73 3 view .LVU9
  61 001e DB6B     		ldr	r3, [r3, #60]
  62 0020 0B40     		ands	r3, r1
  63 0022 0193     		str	r3, [sp, #4]
  64              		.loc 1 73 3 view .LVU10
  65 0024 019B     		ldr	r3, [sp, #4]
  66              	.LBE3:
  74:Core/Src/stm32g0xx_hal_msp.c **** 
  75:Core/Src/stm32g0xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32g0xx_hal_msp.c **** 
  77:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32g0xx_hal_msp.c **** 
  79:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32g0xx_hal_msp.c **** }
  67              		.loc 1 80 1 is_stmt 0 view .LVU11
  68 0026 02B0     		add	sp, sp, #8
  69              		@ sp needed
  70 0028 7047     		bx	lr
  71              	.L3:
  72 002a C046     		.align	2
  73              	.L2:
  74 002c 00100240 		.word	1073876992
  75              		.cfi_endproc
  76              	.LFE417:
  78              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  79              		.align	1
  80              		.global	HAL_ADC_MspInit
  81              		.syntax unified
  82              		.code	16
  83              		.thumb_func
  84              		.fpu softvfp
  86              	HAL_ADC_MspInit:
  87              	.LVL0:
  88              	.LFB418:
  81:Core/Src/stm32g0xx_hal_msp.c **** 
  82:Core/Src/stm32g0xx_hal_msp.c **** /**
  83:Core/Src/stm32g0xx_hal_msp.c **** * @brief ADC MSP Initialization
  84:Core/Src/stm32g0xx_hal_msp.c **** * This function configures the hardware resources used in this example
  85:Core/Src/stm32g0xx_hal_msp.c **** * @param hadc: ADC handle pointer
  86:Core/Src/stm32g0xx_hal_msp.c **** * @retval None
ARM GAS  /tmp/cc3ob0Od.s 			page 4


  87:Core/Src/stm32g0xx_hal_msp.c **** */
  88:Core/Src/stm32g0xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  89:Core/Src/stm32g0xx_hal_msp.c **** {
  89              		.loc 1 89 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 32
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		.loc 1 89 1 is_stmt 0 view .LVU13
  94 0000 10B5     		push	{r4, lr}
  95              	.LCFI1:
  96              		.cfi_def_cfa_offset 8
  97              		.cfi_offset 4, -8
  98              		.cfi_offset 14, -4
  99 0002 88B0     		sub	sp, sp, #32
 100              	.LCFI2:
 101              		.cfi_def_cfa_offset 40
 102 0004 0400     		movs	r4, r0
  90:Core/Src/stm32g0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 103              		.loc 1 90 3 is_stmt 1 view .LVU14
 104              		.loc 1 90 20 is_stmt 0 view .LVU15
 105 0006 1422     		movs	r2, #20
 106 0008 0021     		movs	r1, #0
 107 000a 03A8     		add	r0, sp, #12
 108              	.LVL1:
 109              		.loc 1 90 20 view .LVU16
 110 000c FFF7FEFF 		bl	memset
 111              	.LVL2:
  91:Core/Src/stm32g0xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 112              		.loc 1 91 3 is_stmt 1 view .LVU17
 113              	.LBB4:
 114              		.loc 1 91 12 is_stmt 0 view .LVU18
 115 0010 2268     		ldr	r2, [r4]
 116              		.loc 1 91 3 view .LVU19
 117 0012 144B     		ldr	r3, .L7
 118 0014 9A42     		cmp	r2, r3
 119 0016 01D0     		beq	.L6
 120              	.L4:
 121              	.LBE4:
  92:Core/Src/stm32g0xx_hal_msp.c ****   {
  93:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  94:Core/Src/stm32g0xx_hal_msp.c **** 
  95:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  96:Core/Src/stm32g0xx_hal_msp.c ****     /* Peripheral clock enable */
  97:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_ENABLE();
  98:Core/Src/stm32g0xx_hal_msp.c **** 
  99:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 100:Core/Src/stm32g0xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 101:Core/Src/stm32g0xx_hal_msp.c ****     PA0     ------> ADC1_IN0
 102:Core/Src/stm32g0xx_hal_msp.c ****     PA1     ------> ADC1_IN1
 103:Core/Src/stm32g0xx_hal_msp.c ****     */
 104:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 105:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 106:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 107:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 108:Core/Src/stm32g0xx_hal_msp.c **** 
 109:Core/Src/stm32g0xx_hal_msp.c ****     /* ADC1 interrupt Init */
 110:Core/Src/stm32g0xx_hal_msp.c ****     HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
ARM GAS  /tmp/cc3ob0Od.s 			page 5


 111:Core/Src/stm32g0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC1_IRQn);
 112:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 113:Core/Src/stm32g0xx_hal_msp.c **** 
 114:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 115:Core/Src/stm32g0xx_hal_msp.c ****   }
 116:Core/Src/stm32g0xx_hal_msp.c **** 
 117:Core/Src/stm32g0xx_hal_msp.c **** }
 122              		.loc 1 117 1 view .LVU20
 123 0018 08B0     		add	sp, sp, #32
 124              		@ sp needed
 125              	.LVL3:
 126              		.loc 1 117 1 view .LVU21
 127 001a 10BD     		pop	{r4, pc}
 128              	.LVL4:
 129              	.L6:
 130              	.LBB8:
 131              	.LBB5:
  97:Core/Src/stm32g0xx_hal_msp.c **** 
 132              		.loc 1 97 5 is_stmt 1 view .LVU22
 133              	.LBB6:
  97:Core/Src/stm32g0xx_hal_msp.c **** 
 134              		.loc 1 97 5 view .LVU23
  97:Core/Src/stm32g0xx_hal_msp.c **** 
 135              		.loc 1 97 5 view .LVU24
 136 001c 124B     		ldr	r3, .L7+4
 137 001e 196C     		ldr	r1, [r3, #64]
 138 0020 8020     		movs	r0, #128
 139 0022 4003     		lsls	r0, r0, #13
 140 0024 0143     		orrs	r1, r0
 141 0026 1964     		str	r1, [r3, #64]
  97:Core/Src/stm32g0xx_hal_msp.c **** 
 142              		.loc 1 97 5 view .LVU25
 143 0028 1A6C     		ldr	r2, [r3, #64]
 144 002a 0240     		ands	r2, r0
 145 002c 0192     		str	r2, [sp, #4]
  97:Core/Src/stm32g0xx_hal_msp.c **** 
 146              		.loc 1 97 5 view .LVU26
 147 002e 019A     		ldr	r2, [sp, #4]
 148              	.LBE6:
  99:Core/Src/stm32g0xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 149              		.loc 1 99 5 view .LVU27
 150              	.LBB7:
  99:Core/Src/stm32g0xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 151              		.loc 1 99 5 view .LVU28
  99:Core/Src/stm32g0xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 152              		.loc 1 99 5 view .LVU29
 153 0030 596B     		ldr	r1, [r3, #52]
 154 0032 0122     		movs	r2, #1
 155 0034 1143     		orrs	r1, r2
 156 0036 5963     		str	r1, [r3, #52]
  99:Core/Src/stm32g0xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 157              		.loc 1 99 5 view .LVU30
 158 0038 5B6B     		ldr	r3, [r3, #52]
 159 003a 1A40     		ands	r2, r3
 160 003c 0292     		str	r2, [sp, #8]
  99:Core/Src/stm32g0xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 161              		.loc 1 99 5 view .LVU31
ARM GAS  /tmp/cc3ob0Od.s 			page 6


 162 003e 029B     		ldr	r3, [sp, #8]
 163              	.LBE7:
 104:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 164              		.loc 1 104 5 view .LVU32
 104:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 165              		.loc 1 104 25 is_stmt 0 view .LVU33
 166 0040 0323     		movs	r3, #3
 167 0042 0393     		str	r3, [sp, #12]
 105:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 168              		.loc 1 105 5 is_stmt 1 view .LVU34
 105:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 169              		.loc 1 105 26 is_stmt 0 view .LVU35
 170 0044 0493     		str	r3, [sp, #16]
 106:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 171              		.loc 1 106 5 is_stmt 1 view .LVU36
 107:Core/Src/stm32g0xx_hal_msp.c **** 
 172              		.loc 1 107 5 view .LVU37
 107:Core/Src/stm32g0xx_hal_msp.c **** 
 173              		.loc 1 107 18 is_stmt 0 view .LVU38
 174 0046 A020     		movs	r0, #160
 175 0048 03A9     		add	r1, sp, #12
 176 004a C005     		lsls	r0, r0, #23
 177 004c FFF7FEFF 		bl	HAL_GPIO_Init
 178              	.LVL5:
 110:Core/Src/stm32g0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC1_IRQn);
 179              		.loc 1 110 5 is_stmt 1 view .LVU39
 110:Core/Src/stm32g0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC1_IRQn);
 180              		.loc 1 110 25 is_stmt 0 view .LVU40
 181 0050 0022     		movs	r2, #0
 182 0052 0021     		movs	r1, #0
 183 0054 0C20     		movs	r0, #12
 184 0056 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 185              	.LVL6:
 111:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 186              		.loc 1 111 5 is_stmt 1 view .LVU41
 111:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 187              		.loc 1 111 23 is_stmt 0 view .LVU42
 188 005a 0C20     		movs	r0, #12
 189 005c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 190              	.LVL7:
 191              	.LBE5:
 192              	.LBE8:
 193              		.loc 1 117 1 view .LVU43
 194 0060 DAE7     		b	.L4
 195              	.L8:
 196 0062 C046     		.align	2
 197              	.L7:
 198 0064 00240140 		.word	1073816576
 199 0068 00100240 		.word	1073876992
 200              		.cfi_endproc
 201              	.LFE418:
 203              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 204              		.align	1
 205              		.global	HAL_ADC_MspDeInit
 206              		.syntax unified
 207              		.code	16
 208              		.thumb_func
ARM GAS  /tmp/cc3ob0Od.s 			page 7


 209              		.fpu softvfp
 211              	HAL_ADC_MspDeInit:
 212              	.LVL8:
 213              	.LFB419:
 118:Core/Src/stm32g0xx_hal_msp.c **** 
 119:Core/Src/stm32g0xx_hal_msp.c **** /**
 120:Core/Src/stm32g0xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 121:Core/Src/stm32g0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 122:Core/Src/stm32g0xx_hal_msp.c **** * @param hadc: ADC handle pointer
 123:Core/Src/stm32g0xx_hal_msp.c **** * @retval None
 124:Core/Src/stm32g0xx_hal_msp.c **** */
 125:Core/Src/stm32g0xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 126:Core/Src/stm32g0xx_hal_msp.c **** {
 214              		.loc 1 126 1 is_stmt 1 view -0
 215              		.cfi_startproc
 216              		@ args = 0, pretend = 0, frame = 0
 217              		@ frame_needed = 0, uses_anonymous_args = 0
 218              		.loc 1 126 1 is_stmt 0 view .LVU45
 219 0000 10B5     		push	{r4, lr}
 220              	.LCFI3:
 221              		.cfi_def_cfa_offset 8
 222              		.cfi_offset 4, -8
 223              		.cfi_offset 14, -4
 127:Core/Src/stm32g0xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 224              		.loc 1 127 3 is_stmt 1 view .LVU46
 225              		.loc 1 127 12 is_stmt 0 view .LVU47
 226 0002 0268     		ldr	r2, [r0]
 227              		.loc 1 127 3 view .LVU48
 228 0004 084B     		ldr	r3, .L12
 229 0006 9A42     		cmp	r2, r3
 230 0008 00D0     		beq	.L11
 231              	.LVL9:
 232              	.L9:
 128:Core/Src/stm32g0xx_hal_msp.c ****   {
 129:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 130:Core/Src/stm32g0xx_hal_msp.c **** 
 131:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 132:Core/Src/stm32g0xx_hal_msp.c ****     /* Peripheral clock disable */
 133:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_DISABLE();
 134:Core/Src/stm32g0xx_hal_msp.c **** 
 135:Core/Src/stm32g0xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 136:Core/Src/stm32g0xx_hal_msp.c ****     PA0     ------> ADC1_IN0
 137:Core/Src/stm32g0xx_hal_msp.c ****     PA1     ------> ADC1_IN1
 138:Core/Src/stm32g0xx_hal_msp.c ****     */
 139:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 140:Core/Src/stm32g0xx_hal_msp.c **** 
 141:Core/Src/stm32g0xx_hal_msp.c ****     /* ADC1 interrupt DeInit */
 142:Core/Src/stm32g0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(ADC1_IRQn);
 143:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 144:Core/Src/stm32g0xx_hal_msp.c **** 
 145:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 146:Core/Src/stm32g0xx_hal_msp.c ****   }
 147:Core/Src/stm32g0xx_hal_msp.c **** 
 148:Core/Src/stm32g0xx_hal_msp.c **** }
 233              		.loc 1 148 1 view .LVU49
 234              		@ sp needed
 235 000a 10BD     		pop	{r4, pc}
ARM GAS  /tmp/cc3ob0Od.s 			page 8


 236              	.LVL10:
 237              	.L11:
 133:Core/Src/stm32g0xx_hal_msp.c **** 
 238              		.loc 1 133 5 is_stmt 1 view .LVU50
 239 000c 074A     		ldr	r2, .L12+4
 240 000e 136C     		ldr	r3, [r2, #64]
 241 0010 0749     		ldr	r1, .L12+8
 242 0012 0B40     		ands	r3, r1
 243 0014 1364     		str	r3, [r2, #64]
 139:Core/Src/stm32g0xx_hal_msp.c **** 
 244              		.loc 1 139 5 view .LVU51
 139:Core/Src/stm32g0xx_hal_msp.c **** 
 245              		.loc 1 139 20 is_stmt 0 view .LVU52
 246 0016 A020     		movs	r0, #160
 247              	.LVL11:
 139:Core/Src/stm32g0xx_hal_msp.c **** 
 248              		.loc 1 139 20 view .LVU53
 249 0018 0321     		movs	r1, #3
 250 001a C005     		lsls	r0, r0, #23
 251 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 252              	.LVL12:
 142:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 253              		.loc 1 142 5 is_stmt 1 view .LVU54
 142:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 254              		.loc 1 142 24 is_stmt 0 view .LVU55
 255 0020 0C20     		movs	r0, #12
 256 0022 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 257              	.LVL13:
 258              		.loc 1 148 1 view .LVU56
 259 0026 F0E7     		b	.L9
 260              	.L13:
 261              		.align	2
 262              	.L12:
 263 0028 00240140 		.word	1073816576
 264 002c 00100240 		.word	1073876992
 265 0030 FFFFEFFF 		.word	-1048577
 266              		.cfi_endproc
 267              	.LFE419:
 269              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 270              		.align	1
 271              		.global	HAL_SPI_MspInit
 272              		.syntax unified
 273              		.code	16
 274              		.thumb_func
 275              		.fpu softvfp
 277              	HAL_SPI_MspInit:
 278              	.LVL14:
 279              	.LFB420:
 149:Core/Src/stm32g0xx_hal_msp.c **** 
 150:Core/Src/stm32g0xx_hal_msp.c **** /**
 151:Core/Src/stm32g0xx_hal_msp.c **** * @brief SPI MSP Initialization
 152:Core/Src/stm32g0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 153:Core/Src/stm32g0xx_hal_msp.c **** * @param hspi: SPI handle pointer
 154:Core/Src/stm32g0xx_hal_msp.c **** * @retval None
 155:Core/Src/stm32g0xx_hal_msp.c **** */
 156:Core/Src/stm32g0xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 157:Core/Src/stm32g0xx_hal_msp.c **** {
ARM GAS  /tmp/cc3ob0Od.s 			page 9


 280              		.loc 1 157 1 is_stmt 1 view -0
 281              		.cfi_startproc
 282              		@ args = 0, pretend = 0, frame = 40
 283              		@ frame_needed = 0, uses_anonymous_args = 0
 284              		.loc 1 157 1 is_stmt 0 view .LVU58
 285 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 286              	.LCFI4:
 287              		.cfi_def_cfa_offset 20
 288              		.cfi_offset 4, -20
 289              		.cfi_offset 5, -16
 290              		.cfi_offset 6, -12
 291              		.cfi_offset 7, -8
 292              		.cfi_offset 14, -4
 293 0002 8BB0     		sub	sp, sp, #44
 294              	.LCFI5:
 295              		.cfi_def_cfa_offset 64
 296 0004 0400     		movs	r4, r0
 158:Core/Src/stm32g0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 297              		.loc 1 158 3 is_stmt 1 view .LVU59
 298              		.loc 1 158 20 is_stmt 0 view .LVU60
 299 0006 1422     		movs	r2, #20
 300 0008 0021     		movs	r1, #0
 301 000a 05A8     		add	r0, sp, #20
 302              	.LVL15:
 303              		.loc 1 158 20 view .LVU61
 304 000c FFF7FEFF 		bl	memset
 305              	.LVL16:
 159:Core/Src/stm32g0xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 306              		.loc 1 159 3 is_stmt 1 view .LVU62
 307              	.LBB9:
 308              		.loc 1 159 12 is_stmt 0 view .LVU63
 309 0010 2368     		ldr	r3, [r4]
 310              		.loc 1 159 3 view .LVU64
 311 0012 3E4A     		ldr	r2, .L19
 312 0014 9342     		cmp	r3, r2
 313 0016 04D0     		beq	.L17
 314              	.LBE9:
 160:Core/Src/stm32g0xx_hal_msp.c ****   {
 161:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 162:Core/Src/stm32g0xx_hal_msp.c **** 
 163:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 164:Core/Src/stm32g0xx_hal_msp.c ****     /* Peripheral clock enable */
 165:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 166:Core/Src/stm32g0xx_hal_msp.c **** 
 167:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 168:Core/Src/stm32g0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 169:Core/Src/stm32g0xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 170:Core/Src/stm32g0xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 171:Core/Src/stm32g0xx_hal_msp.c ****     */
 172:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 173:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 174:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 175:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 176:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 177:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 178:Core/Src/stm32g0xx_hal_msp.c **** 
 179:Core/Src/stm32g0xx_hal_msp.c ****     /* SPI1 interrupt Init */
ARM GAS  /tmp/cc3ob0Od.s 			page 10


 180:Core/Src/stm32g0xx_hal_msp.c ****     HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 181:Core/Src/stm32g0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 182:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 183:Core/Src/stm32g0xx_hal_msp.c **** 
 184:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 185:Core/Src/stm32g0xx_hal_msp.c ****   }
 186:Core/Src/stm32g0xx_hal_msp.c ****   else if(hspi->Instance==SPI2)
 315              		.loc 1 186 8 is_stmt 1 view .LVU65
 316              	.LBB19:
 317              	.LBB10:
 318 0018 3D4A     		ldr	r2, .L19+4
 319 001a 9342     		cmp	r3, r2
 320 001c 25D0     		beq	.L18
 321              	.LVL17:
 322              	.L14:
 323              		.loc 1 186 8 is_stmt 0 view .LVU66
 324              	.LBE10:
 325              	.LBE19:
 187:Core/Src/stm32g0xx_hal_msp.c ****   {
 188:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 189:Core/Src/stm32g0xx_hal_msp.c **** 
 190:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 0 */
 191:Core/Src/stm32g0xx_hal_msp.c ****     /* Peripheral clock enable */
 192:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 193:Core/Src/stm32g0xx_hal_msp.c **** 
 194:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 195:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 196:Core/Src/stm32g0xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 197:Core/Src/stm32g0xx_hal_msp.c ****     PB8     ------> SPI2_SCK
 198:Core/Src/stm32g0xx_hal_msp.c ****     PB9     ------> SPI2_NSS
 199:Core/Src/stm32g0xx_hal_msp.c ****     PA4     ------> SPI2_MOSI
 200:Core/Src/stm32g0xx_hal_msp.c ****     PB6     ------> SPI2_MISO
 201:Core/Src/stm32g0xx_hal_msp.c ****     */
 202:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 203:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 204:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 205:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 206:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 207:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 208:Core/Src/stm32g0xx_hal_msp.c **** 
 209:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 210:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 211:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 212:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 213:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 214:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 215:Core/Src/stm32g0xx_hal_msp.c **** 
 216:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4;
 217:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 218:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 219:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 220:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 221:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 222:Core/Src/stm32g0xx_hal_msp.c **** 
 223:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 224:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 225:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/cc3ob0Od.s 			page 11


 226:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 227:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_SPI2;
 228:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 229:Core/Src/stm32g0xx_hal_msp.c **** 
 230:Core/Src/stm32g0xx_hal_msp.c ****     /* SPI2 interrupt Init */
 231:Core/Src/stm32g0xx_hal_msp.c ****     HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 232:Core/Src/stm32g0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SPI2_IRQn);
 233:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 234:Core/Src/stm32g0xx_hal_msp.c **** 
 235:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 1 */
 236:Core/Src/stm32g0xx_hal_msp.c ****   }
 237:Core/Src/stm32g0xx_hal_msp.c **** 
 238:Core/Src/stm32g0xx_hal_msp.c **** }
 326              		.loc 1 238 1 view .LVU67
 327 001e 0BB0     		add	sp, sp, #44
 328              		@ sp needed
 329 0020 F0BD     		pop	{r4, r5, r6, r7, pc}
 330              	.LVL18:
 331              	.L17:
 332              	.LBB20:
 333              	.LBB15:
 165:Core/Src/stm32g0xx_hal_msp.c **** 
 334              		.loc 1 165 5 is_stmt 1 view .LVU68
 335              	.LBB16:
 165:Core/Src/stm32g0xx_hal_msp.c **** 
 336              		.loc 1 165 5 view .LVU69
 165:Core/Src/stm32g0xx_hal_msp.c **** 
 337              		.loc 1 165 5 view .LVU70
 338 0022 3C4B     		ldr	r3, .L19+8
 339 0024 196C     		ldr	r1, [r3, #64]
 340 0026 8020     		movs	r0, #128
 341 0028 4001     		lsls	r0, r0, #5
 342 002a 0143     		orrs	r1, r0
 343 002c 1964     		str	r1, [r3, #64]
 165:Core/Src/stm32g0xx_hal_msp.c **** 
 344              		.loc 1 165 5 view .LVU71
 345 002e 1A6C     		ldr	r2, [r3, #64]
 346 0030 0240     		ands	r2, r0
 347 0032 0092     		str	r2, [sp]
 165:Core/Src/stm32g0xx_hal_msp.c **** 
 348              		.loc 1 165 5 view .LVU72
 349 0034 009A     		ldr	r2, [sp]
 350              	.LBE16:
 167:Core/Src/stm32g0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 351              		.loc 1 167 5 view .LVU73
 352              	.LBB17:
 167:Core/Src/stm32g0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 353              		.loc 1 167 5 view .LVU74
 167:Core/Src/stm32g0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 354              		.loc 1 167 5 view .LVU75
 355 0036 596B     		ldr	r1, [r3, #52]
 356 0038 0122     		movs	r2, #1
 357 003a 1143     		orrs	r1, r2
 358 003c 5963     		str	r1, [r3, #52]
 167:Core/Src/stm32g0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 359              		.loc 1 167 5 view .LVU76
 360 003e 5B6B     		ldr	r3, [r3, #52]
ARM GAS  /tmp/cc3ob0Od.s 			page 12


 361 0040 1A40     		ands	r2, r3
 362 0042 0192     		str	r2, [sp, #4]
 167:Core/Src/stm32g0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 363              		.loc 1 167 5 view .LVU77
 364 0044 019B     		ldr	r3, [sp, #4]
 365              	.LBE17:
 172:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 366              		.loc 1 172 5 view .LVU78
 172:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 367              		.loc 1 172 25 is_stmt 0 view .LVU79
 368 0046 6023     		movs	r3, #96
 369 0048 0593     		str	r3, [sp, #20]
 173:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 370              		.loc 1 173 5 is_stmt 1 view .LVU80
 173:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 371              		.loc 1 173 26 is_stmt 0 view .LVU81
 372 004a 5E3B     		subs	r3, r3, #94
 373 004c 0693     		str	r3, [sp, #24]
 174:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 374              		.loc 1 174 5 is_stmt 1 view .LVU82
 175:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 375              		.loc 1 175 5 view .LVU83
 176:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 376              		.loc 1 176 5 view .LVU84
 177:Core/Src/stm32g0xx_hal_msp.c **** 
 377              		.loc 1 177 5 view .LVU85
 177:Core/Src/stm32g0xx_hal_msp.c **** 
 378              		.loc 1 177 18 is_stmt 0 view .LVU86
 379 004e A020     		movs	r0, #160
 380 0050 05A9     		add	r1, sp, #20
 381 0052 C005     		lsls	r0, r0, #23
 382 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 383              	.LVL19:
 180:Core/Src/stm32g0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 384              		.loc 1 180 5 is_stmt 1 view .LVU87
 180:Core/Src/stm32g0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 385              		.loc 1 180 25 is_stmt 0 view .LVU88
 386 0058 0022     		movs	r2, #0
 387 005a 0021     		movs	r1, #0
 388 005c 1920     		movs	r0, #25
 389 005e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 390              	.LVL20:
 181:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 391              		.loc 1 181 5 is_stmt 1 view .LVU89
 181:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 392              		.loc 1 181 23 is_stmt 0 view .LVU90
 393 0062 1920     		movs	r0, #25
 394 0064 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 395              	.LVL21:
 396              	.LBE15:
 397 0068 D9E7     		b	.L14
 398              	.L18:
 399              	.LBB18:
 400              	.LBB11:
 192:Core/Src/stm32g0xx_hal_msp.c **** 
 401              		.loc 1 192 5 is_stmt 1 view .LVU91
 402              	.LBB12:
ARM GAS  /tmp/cc3ob0Od.s 			page 13


 192:Core/Src/stm32g0xx_hal_msp.c **** 
 403              		.loc 1 192 5 view .LVU92
 192:Core/Src/stm32g0xx_hal_msp.c **** 
 404              		.loc 1 192 5 view .LVU93
 405 006a 2A4B     		ldr	r3, .L19+8
 406 006c D96B     		ldr	r1, [r3, #60]
 407 006e 8020     		movs	r0, #128
 408 0070 C001     		lsls	r0, r0, #7
 409 0072 0143     		orrs	r1, r0
 410 0074 D963     		str	r1, [r3, #60]
 192:Core/Src/stm32g0xx_hal_msp.c **** 
 411              		.loc 1 192 5 view .LVU94
 412 0076 DA6B     		ldr	r2, [r3, #60]
 413 0078 0240     		ands	r2, r0
 414 007a 0292     		str	r2, [sp, #8]
 192:Core/Src/stm32g0xx_hal_msp.c **** 
 415              		.loc 1 192 5 view .LVU95
 416 007c 029A     		ldr	r2, [sp, #8]
 417              	.LBE12:
 194:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 418              		.loc 1 194 5 view .LVU96
 419              	.LBB13:
 194:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 420              		.loc 1 194 5 view .LVU97
 194:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 421              		.loc 1 194 5 view .LVU98
 422 007e 5A6B     		ldr	r2, [r3, #52]
 423 0080 0225     		movs	r5, #2
 424 0082 2A43     		orrs	r2, r5
 425 0084 5A63     		str	r2, [r3, #52]
 194:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 426              		.loc 1 194 5 view .LVU99
 427 0086 5A6B     		ldr	r2, [r3, #52]
 428 0088 2A40     		ands	r2, r5
 429 008a 0392     		str	r2, [sp, #12]
 194:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 430              		.loc 1 194 5 view .LVU100
 431 008c 039A     		ldr	r2, [sp, #12]
 432              	.LBE13:
 195:Core/Src/stm32g0xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 433              		.loc 1 195 5 view .LVU101
 434              	.LBB14:
 195:Core/Src/stm32g0xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 435              		.loc 1 195 5 view .LVU102
 195:Core/Src/stm32g0xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 436              		.loc 1 195 5 view .LVU103
 437 008e 5A6B     		ldr	r2, [r3, #52]
 438 0090 0126     		movs	r6, #1
 439 0092 3243     		orrs	r2, r6
 440 0094 5A63     		str	r2, [r3, #52]
 195:Core/Src/stm32g0xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 441              		.loc 1 195 5 view .LVU104
 442 0096 5B6B     		ldr	r3, [r3, #52]
 443 0098 3340     		ands	r3, r6
 444 009a 0493     		str	r3, [sp, #16]
 195:Core/Src/stm32g0xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 445              		.loc 1 195 5 view .LVU105
ARM GAS  /tmp/cc3ob0Od.s 			page 14


 446 009c 049B     		ldr	r3, [sp, #16]
 447              	.LBE14:
 202:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 448              		.loc 1 202 5 view .LVU106
 202:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 449              		.loc 1 202 25 is_stmt 0 view .LVU107
 450 009e 8023     		movs	r3, #128
 451 00a0 5B00     		lsls	r3, r3, #1
 452 00a2 0593     		str	r3, [sp, #20]
 203:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 453              		.loc 1 203 5 is_stmt 1 view .LVU108
 203:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 454              		.loc 1 203 26 is_stmt 0 view .LVU109
 455 00a4 0695     		str	r5, [sp, #24]
 204:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 456              		.loc 1 204 5 is_stmt 1 view .LVU110
 205:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 457              		.loc 1 205 5 view .LVU111
 206:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 458              		.loc 1 206 5 view .LVU112
 206:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 459              		.loc 1 206 31 is_stmt 0 view .LVU113
 460 00a6 0996     		str	r6, [sp, #36]
 207:Core/Src/stm32g0xx_hal_msp.c **** 
 461              		.loc 1 207 5 is_stmt 1 view .LVU114
 207:Core/Src/stm32g0xx_hal_msp.c **** 
 462              		.loc 1 207 18 is_stmt 0 view .LVU115
 463 00a8 1B4F     		ldr	r7, .L19+12
 464 00aa 05A9     		add	r1, sp, #20
 465 00ac 3800     		movs	r0, r7
 466 00ae FFF7FEFF 		bl	HAL_GPIO_Init
 467              	.LVL22:
 209:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 468              		.loc 1 209 5 is_stmt 1 view .LVU116
 209:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 469              		.loc 1 209 25 is_stmt 0 view .LVU117
 470 00b2 8023     		movs	r3, #128
 471 00b4 9B00     		lsls	r3, r3, #2
 472 00b6 0593     		str	r3, [sp, #20]
 210:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 473              		.loc 1 210 5 is_stmt 1 view .LVU118
 210:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 474              		.loc 1 210 26 is_stmt 0 view .LVU119
 475 00b8 0695     		str	r5, [sp, #24]
 211:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 476              		.loc 1 211 5 is_stmt 1 view .LVU120
 211:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 477              		.loc 1 211 26 is_stmt 0 view .LVU121
 478 00ba 0024     		movs	r4, #0
 479              	.LVL23:
 211:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 480              		.loc 1 211 26 view .LVU122
 481 00bc 0794     		str	r4, [sp, #28]
 212:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 482              		.loc 1 212 5 is_stmt 1 view .LVU123
 212:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 483              		.loc 1 212 27 is_stmt 0 view .LVU124
ARM GAS  /tmp/cc3ob0Od.s 			page 15


 484 00be 0894     		str	r4, [sp, #32]
 213:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 485              		.loc 1 213 5 is_stmt 1 view .LVU125
 213:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 486              		.loc 1 213 31 is_stmt 0 view .LVU126
 487 00c0 FC3B     		subs	r3, r3, #252
 488 00c2 FF3B     		subs	r3, r3, #255
 489 00c4 0993     		str	r3, [sp, #36]
 214:Core/Src/stm32g0xx_hal_msp.c **** 
 490              		.loc 1 214 5 is_stmt 1 view .LVU127
 214:Core/Src/stm32g0xx_hal_msp.c **** 
 491              		.loc 1 214 18 is_stmt 0 view .LVU128
 492 00c6 05A9     		add	r1, sp, #20
 493 00c8 3800     		movs	r0, r7
 494 00ca FFF7FEFF 		bl	HAL_GPIO_Init
 495              	.LVL24:
 216:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 496              		.loc 1 216 5 is_stmt 1 view .LVU129
 216:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 497              		.loc 1 216 25 is_stmt 0 view .LVU130
 498 00ce 1023     		movs	r3, #16
 499 00d0 0593     		str	r3, [sp, #20]
 217:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 500              		.loc 1 217 5 is_stmt 1 view .LVU131
 217:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 501              		.loc 1 217 26 is_stmt 0 view .LVU132
 502 00d2 0695     		str	r5, [sp, #24]
 218:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 503              		.loc 1 218 5 is_stmt 1 view .LVU133
 218:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 504              		.loc 1 218 26 is_stmt 0 view .LVU134
 505 00d4 0794     		str	r4, [sp, #28]
 219:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 506              		.loc 1 219 5 is_stmt 1 view .LVU135
 219:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 507              		.loc 1 219 27 is_stmt 0 view .LVU136
 508 00d6 0894     		str	r4, [sp, #32]
 220:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 509              		.loc 1 220 5 is_stmt 1 view .LVU137
 220:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 510              		.loc 1 220 31 is_stmt 0 view .LVU138
 511 00d8 0996     		str	r6, [sp, #36]
 221:Core/Src/stm32g0xx_hal_msp.c **** 
 512              		.loc 1 221 5 is_stmt 1 view .LVU139
 221:Core/Src/stm32g0xx_hal_msp.c **** 
 513              		.loc 1 221 18 is_stmt 0 view .LVU140
 514 00da A020     		movs	r0, #160
 515 00dc 05A9     		add	r1, sp, #20
 516 00de C005     		lsls	r0, r0, #23
 517 00e0 FFF7FEFF 		bl	HAL_GPIO_Init
 518              	.LVL25:
 223:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 519              		.loc 1 223 5 is_stmt 1 view .LVU141
 223:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 520              		.loc 1 223 25 is_stmt 0 view .LVU142
 521 00e4 4023     		movs	r3, #64
 522 00e6 0593     		str	r3, [sp, #20]
ARM GAS  /tmp/cc3ob0Od.s 			page 16


 224:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 523              		.loc 1 224 5 is_stmt 1 view .LVU143
 224:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 524              		.loc 1 224 26 is_stmt 0 view .LVU144
 525 00e8 0695     		str	r5, [sp, #24]
 225:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 526              		.loc 1 225 5 is_stmt 1 view .LVU145
 225:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 527              		.loc 1 225 26 is_stmt 0 view .LVU146
 528 00ea 0794     		str	r4, [sp, #28]
 226:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_SPI2;
 529              		.loc 1 226 5 is_stmt 1 view .LVU147
 226:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_SPI2;
 530              		.loc 1 226 27 is_stmt 0 view .LVU148
 531 00ec 0894     		str	r4, [sp, #32]
 227:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 532              		.loc 1 227 5 is_stmt 1 view .LVU149
 227:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 533              		.loc 1 227 31 is_stmt 0 view .LVU150
 534 00ee 3C3B     		subs	r3, r3, #60
 535 00f0 0993     		str	r3, [sp, #36]
 228:Core/Src/stm32g0xx_hal_msp.c **** 
 536              		.loc 1 228 5 is_stmt 1 view .LVU151
 228:Core/Src/stm32g0xx_hal_msp.c **** 
 537              		.loc 1 228 18 is_stmt 0 view .LVU152
 538 00f2 05A9     		add	r1, sp, #20
 539 00f4 3800     		movs	r0, r7
 540 00f6 FFF7FEFF 		bl	HAL_GPIO_Init
 541              	.LVL26:
 231:Core/Src/stm32g0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SPI2_IRQn);
 542              		.loc 1 231 5 is_stmt 1 view .LVU153
 231:Core/Src/stm32g0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SPI2_IRQn);
 543              		.loc 1 231 25 is_stmt 0 view .LVU154
 544 00fa 0022     		movs	r2, #0
 545 00fc 0021     		movs	r1, #0
 546 00fe 1A20     		movs	r0, #26
 547 0100 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 548              	.LVL27:
 232:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 549              		.loc 1 232 5 is_stmt 1 view .LVU155
 232:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 550              		.loc 1 232 23 is_stmt 0 view .LVU156
 551 0104 1A20     		movs	r0, #26
 552 0106 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 553              	.LVL28:
 554              	.LBE11:
 555              	.LBE18:
 556              	.LBE20:
 557              		.loc 1 238 1 view .LVU157
 558 010a 88E7     		b	.L14
 559              	.L20:
 560              		.align	2
 561              	.L19:
 562 010c 00300140 		.word	1073819648
 563 0110 00380040 		.word	1073756160
 564 0114 00100240 		.word	1073876992
 565 0118 00040050 		.word	1342178304
ARM GAS  /tmp/cc3ob0Od.s 			page 17


 566              		.cfi_endproc
 567              	.LFE420:
 569              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 570              		.align	1
 571              		.global	HAL_SPI_MspDeInit
 572              		.syntax unified
 573              		.code	16
 574              		.thumb_func
 575              		.fpu softvfp
 577              	HAL_SPI_MspDeInit:
 578              	.LVL29:
 579              	.LFB421:
 239:Core/Src/stm32g0xx_hal_msp.c **** 
 240:Core/Src/stm32g0xx_hal_msp.c **** /**
 241:Core/Src/stm32g0xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 242:Core/Src/stm32g0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 243:Core/Src/stm32g0xx_hal_msp.c **** * @param hspi: SPI handle pointer
 244:Core/Src/stm32g0xx_hal_msp.c **** * @retval None
 245:Core/Src/stm32g0xx_hal_msp.c **** */
 246:Core/Src/stm32g0xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 247:Core/Src/stm32g0xx_hal_msp.c **** {
 580              		.loc 1 247 1 is_stmt 1 view -0
 581              		.cfi_startproc
 582              		@ args = 0, pretend = 0, frame = 0
 583              		@ frame_needed = 0, uses_anonymous_args = 0
 584              		.loc 1 247 1 is_stmt 0 view .LVU159
 585 0000 10B5     		push	{r4, lr}
 586              	.LCFI6:
 587              		.cfi_def_cfa_offset 8
 588              		.cfi_offset 4, -8
 589              		.cfi_offset 14, -4
 248:Core/Src/stm32g0xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 590              		.loc 1 248 3 is_stmt 1 view .LVU160
 591              		.loc 1 248 12 is_stmt 0 view .LVU161
 592 0002 0368     		ldr	r3, [r0]
 593              		.loc 1 248 3 view .LVU162
 594 0004 134A     		ldr	r2, .L26
 595 0006 9342     		cmp	r3, r2
 596 0008 03D0     		beq	.L24
 249:Core/Src/stm32g0xx_hal_msp.c ****   {
 250:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 251:Core/Src/stm32g0xx_hal_msp.c **** 
 252:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 253:Core/Src/stm32g0xx_hal_msp.c ****     /* Peripheral clock disable */
 254:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 255:Core/Src/stm32g0xx_hal_msp.c **** 
 256:Core/Src/stm32g0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 257:Core/Src/stm32g0xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 258:Core/Src/stm32g0xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 259:Core/Src/stm32g0xx_hal_msp.c ****     */
 260:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6);
 261:Core/Src/stm32g0xx_hal_msp.c **** 
 262:Core/Src/stm32g0xx_hal_msp.c ****     /* SPI1 interrupt DeInit */
 263:Core/Src/stm32g0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(SPI1_IRQn);
 264:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 265:Core/Src/stm32g0xx_hal_msp.c **** 
 266:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
ARM GAS  /tmp/cc3ob0Od.s 			page 18


 267:Core/Src/stm32g0xx_hal_msp.c ****   }
 268:Core/Src/stm32g0xx_hal_msp.c ****   else if(hspi->Instance==SPI2)
 597              		.loc 1 268 8 is_stmt 1 view .LVU163
 598 000a 134A     		ldr	r2, .L26+4
 599 000c 9342     		cmp	r3, r2
 600 000e 0ED0     		beq	.L25
 601              	.LVL30:
 602              	.L21:
 269:Core/Src/stm32g0xx_hal_msp.c ****   {
 270:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 271:Core/Src/stm32g0xx_hal_msp.c **** 
 272:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 273:Core/Src/stm32g0xx_hal_msp.c ****     /* Peripheral clock disable */
 274:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 275:Core/Src/stm32g0xx_hal_msp.c **** 
 276:Core/Src/stm32g0xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 277:Core/Src/stm32g0xx_hal_msp.c ****     PB8     ------> SPI2_SCK
 278:Core/Src/stm32g0xx_hal_msp.c ****     PB9     ------> SPI2_NSS
 279:Core/Src/stm32g0xx_hal_msp.c ****     PA4     ------> SPI2_MOSI
 280:Core/Src/stm32g0xx_hal_msp.c ****     PB6     ------> SPI2_MISO
 281:Core/Src/stm32g0xx_hal_msp.c ****     */
 282:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_6);
 283:Core/Src/stm32g0xx_hal_msp.c **** 
 284:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4);
 285:Core/Src/stm32g0xx_hal_msp.c **** 
 286:Core/Src/stm32g0xx_hal_msp.c ****     /* SPI2 interrupt DeInit */
 287:Core/Src/stm32g0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(SPI2_IRQn);
 288:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 289:Core/Src/stm32g0xx_hal_msp.c **** 
 290:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 291:Core/Src/stm32g0xx_hal_msp.c ****   }
 292:Core/Src/stm32g0xx_hal_msp.c **** 
 293:Core/Src/stm32g0xx_hal_msp.c **** }
 603              		.loc 1 293 1 is_stmt 0 view .LVU164
 604              		@ sp needed
 605 0010 10BD     		pop	{r4, pc}
 606              	.LVL31:
 607              	.L24:
 254:Core/Src/stm32g0xx_hal_msp.c **** 
 608              		.loc 1 254 5 is_stmt 1 view .LVU165
 609 0012 124A     		ldr	r2, .L26+8
 610 0014 136C     		ldr	r3, [r2, #64]
 611 0016 1249     		ldr	r1, .L26+12
 612 0018 0B40     		ands	r3, r1
 613 001a 1364     		str	r3, [r2, #64]
 260:Core/Src/stm32g0xx_hal_msp.c **** 
 614              		.loc 1 260 5 view .LVU166
 260:Core/Src/stm32g0xx_hal_msp.c **** 
 615              		.loc 1 260 20 is_stmt 0 view .LVU167
 616 001c A020     		movs	r0, #160
 617              	.LVL32:
 260:Core/Src/stm32g0xx_hal_msp.c **** 
 618              		.loc 1 260 20 view .LVU168
 619 001e 6021     		movs	r1, #96
 620 0020 C005     		lsls	r0, r0, #23
 621 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 622              	.LVL33:
ARM GAS  /tmp/cc3ob0Od.s 			page 19


 263:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 623              		.loc 1 263 5 is_stmt 1 view .LVU169
 263:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 624              		.loc 1 263 24 is_stmt 0 view .LVU170
 625 0026 1920     		movs	r0, #25
 626 0028 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 627              	.LVL34:
 628 002c F0E7     		b	.L21
 629              	.LVL35:
 630              	.L25:
 274:Core/Src/stm32g0xx_hal_msp.c **** 
 631              		.loc 1 274 5 is_stmt 1 view .LVU171
 632 002e 0B4A     		ldr	r2, .L26+8
 633 0030 D36B     		ldr	r3, [r2, #60]
 634 0032 0C49     		ldr	r1, .L26+16
 635 0034 0B40     		ands	r3, r1
 636 0036 D363     		str	r3, [r2, #60]
 282:Core/Src/stm32g0xx_hal_msp.c **** 
 637              		.loc 1 282 5 view .LVU172
 282:Core/Src/stm32g0xx_hal_msp.c **** 
 638              		.loc 1 282 20 is_stmt 0 view .LVU173
 639 0038 D021     		movs	r1, #208
 640 003a 8900     		lsls	r1, r1, #2
 641 003c 0A48     		ldr	r0, .L26+20
 642              	.LVL36:
 282:Core/Src/stm32g0xx_hal_msp.c **** 
 643              		.loc 1 282 20 view .LVU174
 644 003e FFF7FEFF 		bl	HAL_GPIO_DeInit
 645              	.LVL37:
 284:Core/Src/stm32g0xx_hal_msp.c **** 
 646              		.loc 1 284 5 is_stmt 1 view .LVU175
 284:Core/Src/stm32g0xx_hal_msp.c **** 
 647              		.loc 1 284 20 is_stmt 0 view .LVU176
 648 0042 A020     		movs	r0, #160
 649 0044 1021     		movs	r1, #16
 650 0046 C005     		lsls	r0, r0, #23
 651 0048 FFF7FEFF 		bl	HAL_GPIO_DeInit
 652              	.LVL38:
 287:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 653              		.loc 1 287 5 is_stmt 1 view .LVU177
 287:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 654              		.loc 1 287 24 is_stmt 0 view .LVU178
 655 004c 1A20     		movs	r0, #26
 656 004e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 657              	.LVL39:
 658              		.loc 1 293 1 view .LVU179
 659 0052 DDE7     		b	.L21
 660              	.L27:
 661              		.align	2
 662              	.L26:
 663 0054 00300140 		.word	1073819648
 664 0058 00380040 		.word	1073756160
 665 005c 00100240 		.word	1073876992
 666 0060 FFEFFFFF 		.word	-4097
 667 0064 FFBFFFFF 		.word	-16385
 668 0068 00040050 		.word	1342178304
 669              		.cfi_endproc
ARM GAS  /tmp/cc3ob0Od.s 			page 20


 670              	.LFE421:
 672              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 673              		.align	1
 674              		.global	HAL_TIM_Base_MspInit
 675              		.syntax unified
 676              		.code	16
 677              		.thumb_func
 678              		.fpu softvfp
 680              	HAL_TIM_Base_MspInit:
 681              	.LVL40:
 682              	.LFB422:
 294:Core/Src/stm32g0xx_hal_msp.c **** 
 295:Core/Src/stm32g0xx_hal_msp.c **** /**
 296:Core/Src/stm32g0xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 297:Core/Src/stm32g0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 298:Core/Src/stm32g0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 299:Core/Src/stm32g0xx_hal_msp.c **** * @retval None
 300:Core/Src/stm32g0xx_hal_msp.c **** */
 301:Core/Src/stm32g0xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 302:Core/Src/stm32g0xx_hal_msp.c **** {
 683              		.loc 1 302 1 is_stmt 1 view -0
 684              		.cfi_startproc
 685              		@ args = 0, pretend = 0, frame = 32
 686              		@ frame_needed = 0, uses_anonymous_args = 0
 687              		.loc 1 302 1 is_stmt 0 view .LVU181
 688 0000 10B5     		push	{r4, lr}
 689              	.LCFI7:
 690              		.cfi_def_cfa_offset 8
 691              		.cfi_offset 4, -8
 692              		.cfi_offset 14, -4
 693 0002 88B0     		sub	sp, sp, #32
 694              	.LCFI8:
 695              		.cfi_def_cfa_offset 40
 696 0004 0400     		movs	r4, r0
 303:Core/Src/stm32g0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 697              		.loc 1 303 3 is_stmt 1 view .LVU182
 698              		.loc 1 303 20 is_stmt 0 view .LVU183
 699 0006 1422     		movs	r2, #20
 700 0008 0021     		movs	r1, #0
 701 000a 03A8     		add	r0, sp, #12
 702              	.LVL41:
 703              		.loc 1 303 20 view .LVU184
 704 000c FFF7FEFF 		bl	memset
 705              	.LVL42:
 304:Core/Src/stm32g0xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 706              		.loc 1 304 3 is_stmt 1 view .LVU185
 707              	.LBB21:
 708              		.loc 1 304 17 is_stmt 0 view .LVU186
 709 0010 2268     		ldr	r2, [r4]
 710              		.loc 1 304 3 view .LVU187
 711 0012 194B     		ldr	r3, .L31
 712 0014 9A42     		cmp	r2, r3
 713 0016 01D0     		beq	.L30
 714              	.L28:
 715              	.LBE21:
 305:Core/Src/stm32g0xx_hal_msp.c ****   {
 306:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
ARM GAS  /tmp/cc3ob0Od.s 			page 21


 307:Core/Src/stm32g0xx_hal_msp.c **** 
 308:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 309:Core/Src/stm32g0xx_hal_msp.c ****     /* Peripheral clock enable */
 310:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 311:Core/Src/stm32g0xx_hal_msp.c **** 
 312:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 313:Core/Src/stm32g0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 314:Core/Src/stm32g0xx_hal_msp.c ****     PA12 [PA10]     ------> TIM1_ETR
 315:Core/Src/stm32g0xx_hal_msp.c ****     */
 316:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12;
 317:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 318:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 319:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 320:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 321:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 322:Core/Src/stm32g0xx_hal_msp.c **** 
 323:Core/Src/stm32g0xx_hal_msp.c ****     /* TIM1 interrupt Init */
 324:Core/Src/stm32g0xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 325:Core/Src/stm32g0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 326:Core/Src/stm32g0xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 327:Core/Src/stm32g0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 328:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 329:Core/Src/stm32g0xx_hal_msp.c **** 
 330:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 331:Core/Src/stm32g0xx_hal_msp.c ****   }
 332:Core/Src/stm32g0xx_hal_msp.c **** 
 333:Core/Src/stm32g0xx_hal_msp.c **** }
 716              		.loc 1 333 1 view .LVU188
 717 0018 08B0     		add	sp, sp, #32
 718              		@ sp needed
 719              	.LVL43:
 720              		.loc 1 333 1 view .LVU189
 721 001a 10BD     		pop	{r4, pc}
 722              	.LVL44:
 723              	.L30:
 724              	.LBB25:
 725              	.LBB22:
 310:Core/Src/stm32g0xx_hal_msp.c **** 
 726              		.loc 1 310 5 is_stmt 1 view .LVU190
 727              	.LBB23:
 310:Core/Src/stm32g0xx_hal_msp.c **** 
 728              		.loc 1 310 5 view .LVU191
 310:Core/Src/stm32g0xx_hal_msp.c **** 
 729              		.loc 1 310 5 view .LVU192
 730 001c 174B     		ldr	r3, .L31+4
 731 001e 196C     		ldr	r1, [r3, #64]
 732 0020 8020     		movs	r0, #128
 733 0022 0001     		lsls	r0, r0, #4
 734 0024 0143     		orrs	r1, r0
 735 0026 1964     		str	r1, [r3, #64]
 310:Core/Src/stm32g0xx_hal_msp.c **** 
 736              		.loc 1 310 5 view .LVU193
 737 0028 1A6C     		ldr	r2, [r3, #64]
 738 002a 0240     		ands	r2, r0
 739 002c 0192     		str	r2, [sp, #4]
 310:Core/Src/stm32g0xx_hal_msp.c **** 
 740              		.loc 1 310 5 view .LVU194
ARM GAS  /tmp/cc3ob0Od.s 			page 22


 741 002e 019A     		ldr	r2, [sp, #4]
 742              	.LBE23:
 312:Core/Src/stm32g0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 743              		.loc 1 312 5 view .LVU195
 744              	.LBB24:
 312:Core/Src/stm32g0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 745              		.loc 1 312 5 view .LVU196
 312:Core/Src/stm32g0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 746              		.loc 1 312 5 view .LVU197
 747 0030 596B     		ldr	r1, [r3, #52]
 748 0032 0122     		movs	r2, #1
 749 0034 1143     		orrs	r1, r2
 750 0036 5963     		str	r1, [r3, #52]
 312:Core/Src/stm32g0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 751              		.loc 1 312 5 view .LVU198
 752 0038 5B6B     		ldr	r3, [r3, #52]
 753 003a 1A40     		ands	r2, r3
 754 003c 0292     		str	r2, [sp, #8]
 312:Core/Src/stm32g0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 755              		.loc 1 312 5 view .LVU199
 756 003e 029B     		ldr	r3, [sp, #8]
 757              	.LBE24:
 316:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 758              		.loc 1 316 5 view .LVU200
 316:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 759              		.loc 1 316 25 is_stmt 0 view .LVU201
 760 0040 8023     		movs	r3, #128
 761 0042 5B01     		lsls	r3, r3, #5
 762 0044 0393     		str	r3, [sp, #12]
 317:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 763              		.loc 1 317 5 is_stmt 1 view .LVU202
 317:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 764              		.loc 1 317 26 is_stmt 0 view .LVU203
 765 0046 0223     		movs	r3, #2
 766 0048 0493     		str	r3, [sp, #16]
 318:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 767              		.loc 1 318 5 is_stmt 1 view .LVU204
 319:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 768              		.loc 1 319 5 view .LVU205
 320:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 769              		.loc 1 320 5 view .LVU206
 320:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 770              		.loc 1 320 31 is_stmt 0 view .LVU207
 771 004a 0793     		str	r3, [sp, #28]
 321:Core/Src/stm32g0xx_hal_msp.c **** 
 772              		.loc 1 321 5 is_stmt 1 view .LVU208
 321:Core/Src/stm32g0xx_hal_msp.c **** 
 773              		.loc 1 321 18 is_stmt 0 view .LVU209
 774 004c A020     		movs	r0, #160
 775 004e 03A9     		add	r1, sp, #12
 776 0050 C005     		lsls	r0, r0, #23
 777 0052 FFF7FEFF 		bl	HAL_GPIO_Init
 778              	.LVL45:
 324:Core/Src/stm32g0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 779              		.loc 1 324 5 is_stmt 1 view .LVU210
 324:Core/Src/stm32g0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 780              		.loc 1 324 25 is_stmt 0 view .LVU211
ARM GAS  /tmp/cc3ob0Od.s 			page 23


 781 0056 0022     		movs	r2, #0
 782 0058 0021     		movs	r1, #0
 783 005a 0D20     		movs	r0, #13
 784 005c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 785              	.LVL46:
 325:Core/Src/stm32g0xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 786              		.loc 1 325 5 is_stmt 1 view .LVU212
 325:Core/Src/stm32g0xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 787              		.loc 1 325 23 is_stmt 0 view .LVU213
 788 0060 0D20     		movs	r0, #13
 789 0062 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 790              	.LVL47:
 326:Core/Src/stm32g0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 791              		.loc 1 326 5 is_stmt 1 view .LVU214
 326:Core/Src/stm32g0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 792              		.loc 1 326 25 is_stmt 0 view .LVU215
 793 0066 0022     		movs	r2, #0
 794 0068 0021     		movs	r1, #0
 795 006a 0E20     		movs	r0, #14
 796 006c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 797              	.LVL48:
 327:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 798              		.loc 1 327 5 is_stmt 1 view .LVU216
 327:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 799              		.loc 1 327 23 is_stmt 0 view .LVU217
 800 0070 0E20     		movs	r0, #14
 801 0072 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 802              	.LVL49:
 803              	.LBE22:
 804              	.LBE25:
 805              		.loc 1 333 1 view .LVU218
 806 0076 CFE7     		b	.L28
 807              	.L32:
 808              		.align	2
 809              	.L31:
 810 0078 002C0140 		.word	1073818624
 811 007c 00100240 		.word	1073876992
 812              		.cfi_endproc
 813              	.LFE422:
 815              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 816              		.align	1
 817              		.global	HAL_TIM_MspPostInit
 818              		.syntax unified
 819              		.code	16
 820              		.thumb_func
 821              		.fpu softvfp
 823              	HAL_TIM_MspPostInit:
 824              	.LVL50:
 825              	.LFB423:
 334:Core/Src/stm32g0xx_hal_msp.c **** 
 335:Core/Src/stm32g0xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 336:Core/Src/stm32g0xx_hal_msp.c **** {
 826              		.loc 1 336 1 is_stmt 1 view -0
 827              		.cfi_startproc
 828              		@ args = 0, pretend = 0, frame = 24
 829              		@ frame_needed = 0, uses_anonymous_args = 0
 830              		.loc 1 336 1 is_stmt 0 view .LVU220
ARM GAS  /tmp/cc3ob0Od.s 			page 24


 831 0000 10B5     		push	{r4, lr}
 832              	.LCFI9:
 833              		.cfi_def_cfa_offset 8
 834              		.cfi_offset 4, -8
 835              		.cfi_offset 14, -4
 836 0002 86B0     		sub	sp, sp, #24
 837              	.LCFI10:
 838              		.cfi_def_cfa_offset 32
 839 0004 0400     		movs	r4, r0
 337:Core/Src/stm32g0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 840              		.loc 1 337 3 is_stmt 1 view .LVU221
 841              		.loc 1 337 20 is_stmt 0 view .LVU222
 842 0006 1422     		movs	r2, #20
 843 0008 0021     		movs	r1, #0
 844 000a 01A8     		add	r0, sp, #4
 845              	.LVL51:
 846              		.loc 1 337 20 view .LVU223
 847 000c FFF7FEFF 		bl	memset
 848              	.LVL52:
 338:Core/Src/stm32g0xx_hal_msp.c ****   if(htim->Instance==TIM1)
 849              		.loc 1 338 3 is_stmt 1 view .LVU224
 850              	.LBB26:
 851              		.loc 1 338 12 is_stmt 0 view .LVU225
 852 0010 2268     		ldr	r2, [r4]
 853              		.loc 1 338 3 view .LVU226
 854 0012 0D4B     		ldr	r3, .L36
 855 0014 9A42     		cmp	r2, r3
 856 0016 01D0     		beq	.L35
 857              	.L33:
 858              	.LBE26:
 339:Core/Src/stm32g0xx_hal_msp.c ****   {
 340:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 341:Core/Src/stm32g0xx_hal_msp.c **** 
 342:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 343:Core/Src/stm32g0xx_hal_msp.c **** 
 344:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 345:Core/Src/stm32g0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 346:Core/Src/stm32g0xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 347:Core/Src/stm32g0xx_hal_msp.c ****     */
 348:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 349:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 350:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 351:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 352:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 353:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 354:Core/Src/stm32g0xx_hal_msp.c **** 
 355:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 356:Core/Src/stm32g0xx_hal_msp.c **** 
 357:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 358:Core/Src/stm32g0xx_hal_msp.c ****   }
 359:Core/Src/stm32g0xx_hal_msp.c **** 
 360:Core/Src/stm32g0xx_hal_msp.c **** }
 859              		.loc 1 360 1 view .LVU227
 860 0018 06B0     		add	sp, sp, #24
 861              		@ sp needed
 862              	.LVL53:
 863              		.loc 1 360 1 view .LVU228
ARM GAS  /tmp/cc3ob0Od.s 			page 25


 864 001a 10BD     		pop	{r4, pc}
 865              	.LVL54:
 866              	.L35:
 867              	.LBB29:
 868              	.LBB27:
 344:Core/Src/stm32g0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 869              		.loc 1 344 5 is_stmt 1 view .LVU229
 870              	.LBB28:
 344:Core/Src/stm32g0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 871              		.loc 1 344 5 view .LVU230
 344:Core/Src/stm32g0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 872              		.loc 1 344 5 view .LVU231
 873 001c 0B4A     		ldr	r2, .L36+4
 874 001e 516B     		ldr	r1, [r2, #52]
 875 0020 0123     		movs	r3, #1
 876 0022 1943     		orrs	r1, r3
 877 0024 5163     		str	r1, [r2, #52]
 344:Core/Src/stm32g0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 878              		.loc 1 344 5 view .LVU232
 879 0026 526B     		ldr	r2, [r2, #52]
 880 0028 1340     		ands	r3, r2
 881 002a 0093     		str	r3, [sp]
 344:Core/Src/stm32g0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 882              		.loc 1 344 5 view .LVU233
 883 002c 009B     		ldr	r3, [sp]
 884              	.LBE28:
 348:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 885              		.loc 1 348 5 view .LVU234
 348:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 886              		.loc 1 348 25 is_stmt 0 view .LVU235
 887 002e 8023     		movs	r3, #128
 888 0030 5B00     		lsls	r3, r3, #1
 889 0032 0193     		str	r3, [sp, #4]
 349:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 890              		.loc 1 349 5 is_stmt 1 view .LVU236
 349:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 891              		.loc 1 349 26 is_stmt 0 view .LVU237
 892 0034 FE3B     		subs	r3, r3, #254
 893 0036 0293     		str	r3, [sp, #8]
 350:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 894              		.loc 1 350 5 is_stmt 1 view .LVU238
 351:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 895              		.loc 1 351 5 view .LVU239
 352:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 896              		.loc 1 352 5 view .LVU240
 352:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 897              		.loc 1 352 31 is_stmt 0 view .LVU241
 898 0038 0593     		str	r3, [sp, #20]
 353:Core/Src/stm32g0xx_hal_msp.c **** 
 899              		.loc 1 353 5 is_stmt 1 view .LVU242
 353:Core/Src/stm32g0xx_hal_msp.c **** 
 900              		.loc 1 353 18 is_stmt 0 view .LVU243
 901 003a A020     		movs	r0, #160
 902 003c 01A9     		add	r1, sp, #4
 903 003e C005     		lsls	r0, r0, #23
 904 0040 FFF7FEFF 		bl	HAL_GPIO_Init
 905              	.LVL55:
ARM GAS  /tmp/cc3ob0Od.s 			page 26


 906              	.LBE27:
 907              	.LBE29:
 908              		.loc 1 360 1 view .LVU244
 909 0044 E8E7     		b	.L33
 910              	.L37:
 911 0046 C046     		.align	2
 912              	.L36:
 913 0048 002C0140 		.word	1073818624
 914 004c 00100240 		.word	1073876992
 915              		.cfi_endproc
 916              	.LFE423:
 918              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 919              		.align	1
 920              		.global	HAL_TIM_Base_MspDeInit
 921              		.syntax unified
 922              		.code	16
 923              		.thumb_func
 924              		.fpu softvfp
 926              	HAL_TIM_Base_MspDeInit:
 927              	.LVL56:
 928              	.LFB424:
 361:Core/Src/stm32g0xx_hal_msp.c **** /**
 362:Core/Src/stm32g0xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 363:Core/Src/stm32g0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 364:Core/Src/stm32g0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 365:Core/Src/stm32g0xx_hal_msp.c **** * @retval None
 366:Core/Src/stm32g0xx_hal_msp.c **** */
 367:Core/Src/stm32g0xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 368:Core/Src/stm32g0xx_hal_msp.c **** {
 929              		.loc 1 368 1 is_stmt 1 view -0
 930              		.cfi_startproc
 931              		@ args = 0, pretend = 0, frame = 0
 932              		@ frame_needed = 0, uses_anonymous_args = 0
 933              		.loc 1 368 1 is_stmt 0 view .LVU246
 934 0000 10B5     		push	{r4, lr}
 935              	.LCFI11:
 936              		.cfi_def_cfa_offset 8
 937              		.cfi_offset 4, -8
 938              		.cfi_offset 14, -4
 369:Core/Src/stm32g0xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 939              		.loc 1 369 3 is_stmt 1 view .LVU247
 940              		.loc 1 369 17 is_stmt 0 view .LVU248
 941 0002 0268     		ldr	r2, [r0]
 942              		.loc 1 369 3 view .LVU249
 943 0004 0A4B     		ldr	r3, .L41
 944 0006 9A42     		cmp	r2, r3
 945 0008 00D0     		beq	.L40
 946              	.LVL57:
 947              	.L38:
 370:Core/Src/stm32g0xx_hal_msp.c ****   {
 371:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 372:Core/Src/stm32g0xx_hal_msp.c **** 
 373:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 374:Core/Src/stm32g0xx_hal_msp.c ****     /* Peripheral clock disable */
 375:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 376:Core/Src/stm32g0xx_hal_msp.c **** 
 377:Core/Src/stm32g0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
ARM GAS  /tmp/cc3ob0Od.s 			page 27


 378:Core/Src/stm32g0xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 379:Core/Src/stm32g0xx_hal_msp.c ****     PA12 [PA10]     ------> TIM1_ETR
 380:Core/Src/stm32g0xx_hal_msp.c ****     */
 381:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8|GPIO_PIN_12);
 382:Core/Src/stm32g0xx_hal_msp.c **** 
 383:Core/Src/stm32g0xx_hal_msp.c ****     /* TIM1 interrupt DeInit */
 384:Core/Src/stm32g0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 385:Core/Src/stm32g0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_CC_IRQn);
 386:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 387:Core/Src/stm32g0xx_hal_msp.c **** 
 388:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 389:Core/Src/stm32g0xx_hal_msp.c ****   }
 390:Core/Src/stm32g0xx_hal_msp.c **** 
 391:Core/Src/stm32g0xx_hal_msp.c **** }
 948              		.loc 1 391 1 view .LVU250
 949              		@ sp needed
 950 000a 10BD     		pop	{r4, pc}
 951              	.LVL58:
 952              	.L40:
 375:Core/Src/stm32g0xx_hal_msp.c **** 
 953              		.loc 1 375 5 is_stmt 1 view .LVU251
 954 000c 094A     		ldr	r2, .L41+4
 955 000e 136C     		ldr	r3, [r2, #64]
 956 0010 0949     		ldr	r1, .L41+8
 957 0012 0B40     		ands	r3, r1
 958 0014 1364     		str	r3, [r2, #64]
 381:Core/Src/stm32g0xx_hal_msp.c **** 
 959              		.loc 1 381 5 view .LVU252
 381:Core/Src/stm32g0xx_hal_msp.c **** 
 960              		.loc 1 381 20 is_stmt 0 view .LVU253
 961 0016 8821     		movs	r1, #136
 962 0018 A020     		movs	r0, #160
 963              	.LVL59:
 381:Core/Src/stm32g0xx_hal_msp.c **** 
 964              		.loc 1 381 20 view .LVU254
 965 001a 4901     		lsls	r1, r1, #5
 966 001c C005     		lsls	r0, r0, #23
 967 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 968              	.LVL60:
 384:Core/Src/stm32g0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_CC_IRQn);
 969              		.loc 1 384 5 is_stmt 1 view .LVU255
 384:Core/Src/stm32g0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_CC_IRQn);
 970              		.loc 1 384 24 is_stmt 0 view .LVU256
 971 0022 0D20     		movs	r0, #13
 972 0024 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 973              	.LVL61:
 385:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 974              		.loc 1 385 5 is_stmt 1 view .LVU257
 385:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 975              		.loc 1 385 24 is_stmt 0 view .LVU258
 976 0028 0E20     		movs	r0, #14
 977 002a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 978              	.LVL62:
 979              		.loc 1 391 1 view .LVU259
 980 002e ECE7     		b	.L38
 981              	.L42:
 982              		.align	2
ARM GAS  /tmp/cc3ob0Od.s 			page 28


 983              	.L41:
 984 0030 002C0140 		.word	1073818624
 985 0034 00100240 		.word	1073876992
 986 0038 FFF7FFFF 		.word	-2049
 987              		.cfi_endproc
 988              	.LFE424:
 990              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 991              		.align	1
 992              		.global	HAL_UART_MspInit
 993              		.syntax unified
 994              		.code	16
 995              		.thumb_func
 996              		.fpu softvfp
 998              	HAL_UART_MspInit:
 999              	.LVL63:
 1000              	.LFB425:
 392:Core/Src/stm32g0xx_hal_msp.c **** 
 393:Core/Src/stm32g0xx_hal_msp.c **** /**
 394:Core/Src/stm32g0xx_hal_msp.c **** * @brief UART MSP Initialization
 395:Core/Src/stm32g0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 396:Core/Src/stm32g0xx_hal_msp.c **** * @param huart: UART handle pointer
 397:Core/Src/stm32g0xx_hal_msp.c **** * @retval None
 398:Core/Src/stm32g0xx_hal_msp.c **** */
 399:Core/Src/stm32g0xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 400:Core/Src/stm32g0xx_hal_msp.c **** {
 1001              		.loc 1 400 1 is_stmt 1 view -0
 1002              		.cfi_startproc
 1003              		@ args = 0, pretend = 0, frame = 32
 1004              		@ frame_needed = 0, uses_anonymous_args = 0
 1005              		.loc 1 400 1 is_stmt 0 view .LVU261
 1006 0000 10B5     		push	{r4, lr}
 1007              	.LCFI12:
 1008              		.cfi_def_cfa_offset 8
 1009              		.cfi_offset 4, -8
 1010              		.cfi_offset 14, -4
 1011 0002 88B0     		sub	sp, sp, #32
 1012              	.LCFI13:
 1013              		.cfi_def_cfa_offset 40
 1014 0004 0400     		movs	r4, r0
 401:Core/Src/stm32g0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1015              		.loc 1 401 3 is_stmt 1 view .LVU262
 1016              		.loc 1 401 20 is_stmt 0 view .LVU263
 1017 0006 1422     		movs	r2, #20
 1018 0008 0021     		movs	r1, #0
 1019 000a 03A8     		add	r0, sp, #12
 1020              	.LVL64:
 1021              		.loc 1 401 20 view .LVU264
 1022 000c FFF7FEFF 		bl	memset
 1023              	.LVL65:
 402:Core/Src/stm32g0xx_hal_msp.c ****   if(huart->Instance==USART2)
 1024              		.loc 1 402 3 is_stmt 1 view .LVU265
 1025              	.LBB30:
 1026              		.loc 1 402 13 is_stmt 0 view .LVU266
 1027 0010 2268     		ldr	r2, [r4]
 1028              		.loc 1 402 3 view .LVU267
 1029 0012 114B     		ldr	r3, .L46
 1030 0014 9A42     		cmp	r2, r3
ARM GAS  /tmp/cc3ob0Od.s 			page 29


 1031 0016 01D0     		beq	.L45
 1032              	.L43:
 1033              	.LBE30:
 403:Core/Src/stm32g0xx_hal_msp.c ****   {
 404:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 405:Core/Src/stm32g0xx_hal_msp.c **** 
 406:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 407:Core/Src/stm32g0xx_hal_msp.c ****     /* Peripheral clock enable */
 408:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 409:Core/Src/stm32g0xx_hal_msp.c **** 
 410:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 411:Core/Src/stm32g0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 412:Core/Src/stm32g0xx_hal_msp.c ****     PA2     ------> USART2_TX
 413:Core/Src/stm32g0xx_hal_msp.c ****     PA3     ------> USART2_RX
 414:Core/Src/stm32g0xx_hal_msp.c ****     */
 415:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 416:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 417:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 418:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 419:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 420:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 421:Core/Src/stm32g0xx_hal_msp.c **** 
 422:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 423:Core/Src/stm32g0xx_hal_msp.c **** 
 424:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 425:Core/Src/stm32g0xx_hal_msp.c ****   }
 426:Core/Src/stm32g0xx_hal_msp.c **** 
 427:Core/Src/stm32g0xx_hal_msp.c **** }
 1034              		.loc 1 427 1 view .LVU268
 1035 0018 08B0     		add	sp, sp, #32
 1036              		@ sp needed
 1037              	.LVL66:
 1038              		.loc 1 427 1 view .LVU269
 1039 001a 10BD     		pop	{r4, pc}
 1040              	.LVL67:
 1041              	.L45:
 1042              	.LBB34:
 1043              	.LBB31:
 408:Core/Src/stm32g0xx_hal_msp.c **** 
 1044              		.loc 1 408 5 is_stmt 1 view .LVU270
 1045              	.LBB32:
 408:Core/Src/stm32g0xx_hal_msp.c **** 
 1046              		.loc 1 408 5 view .LVU271
 408:Core/Src/stm32g0xx_hal_msp.c **** 
 1047              		.loc 1 408 5 view .LVU272
 1048 001c 0F4B     		ldr	r3, .L46+4
 1049 001e D96B     		ldr	r1, [r3, #60]
 1050 0020 8020     		movs	r0, #128
 1051 0022 8002     		lsls	r0, r0, #10
 1052 0024 0143     		orrs	r1, r0
 1053 0026 D963     		str	r1, [r3, #60]
 408:Core/Src/stm32g0xx_hal_msp.c **** 
 1054              		.loc 1 408 5 view .LVU273
 1055 0028 DA6B     		ldr	r2, [r3, #60]
 1056 002a 0240     		ands	r2, r0
 1057 002c 0192     		str	r2, [sp, #4]
 408:Core/Src/stm32g0xx_hal_msp.c **** 
ARM GAS  /tmp/cc3ob0Od.s 			page 30


 1058              		.loc 1 408 5 view .LVU274
 1059 002e 019A     		ldr	r2, [sp, #4]
 1060              	.LBE32:
 410:Core/Src/stm32g0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1061              		.loc 1 410 5 view .LVU275
 1062              	.LBB33:
 410:Core/Src/stm32g0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1063              		.loc 1 410 5 view .LVU276
 410:Core/Src/stm32g0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1064              		.loc 1 410 5 view .LVU277
 1065 0030 596B     		ldr	r1, [r3, #52]
 1066 0032 0122     		movs	r2, #1
 1067 0034 1143     		orrs	r1, r2
 1068 0036 5963     		str	r1, [r3, #52]
 410:Core/Src/stm32g0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1069              		.loc 1 410 5 view .LVU278
 1070 0038 5B6B     		ldr	r3, [r3, #52]
 1071 003a 1340     		ands	r3, r2
 1072 003c 0293     		str	r3, [sp, #8]
 410:Core/Src/stm32g0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1073              		.loc 1 410 5 view .LVU279
 1074 003e 029B     		ldr	r3, [sp, #8]
 1075              	.LBE33:
 415:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1076              		.loc 1 415 5 view .LVU280
 415:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1077              		.loc 1 415 25 is_stmt 0 view .LVU281
 1078 0040 0C23     		movs	r3, #12
 1079 0042 0393     		str	r3, [sp, #12]
 416:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1080              		.loc 1 416 5 is_stmt 1 view .LVU282
 416:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1081              		.loc 1 416 26 is_stmt 0 view .LVU283
 1082 0044 0A3B     		subs	r3, r3, #10
 1083 0046 0493     		str	r3, [sp, #16]
 417:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1084              		.loc 1 417 5 is_stmt 1 view .LVU284
 418:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 1085              		.loc 1 418 5 view .LVU285
 419:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1086              		.loc 1 419 5 view .LVU286
 419:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1087              		.loc 1 419 31 is_stmt 0 view .LVU287
 1088 0048 0792     		str	r2, [sp, #28]
 420:Core/Src/stm32g0xx_hal_msp.c **** 
 1089              		.loc 1 420 5 is_stmt 1 view .LVU288
 420:Core/Src/stm32g0xx_hal_msp.c **** 
 1090              		.loc 1 420 18 is_stmt 0 view .LVU289
 1091 004a A020     		movs	r0, #160
 1092 004c 03A9     		add	r1, sp, #12
 1093 004e C005     		lsls	r0, r0, #23
 1094 0050 FFF7FEFF 		bl	HAL_GPIO_Init
 1095              	.LVL68:
 1096              	.LBE31:
 1097              	.LBE34:
 1098              		.loc 1 427 1 view .LVU290
 1099 0054 E0E7     		b	.L43
ARM GAS  /tmp/cc3ob0Od.s 			page 31


 1100              	.L47:
 1101 0056 C046     		.align	2
 1102              	.L46:
 1103 0058 00440040 		.word	1073759232
 1104 005c 00100240 		.word	1073876992
 1105              		.cfi_endproc
 1106              	.LFE425:
 1108              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 1109              		.align	1
 1110              		.global	HAL_UART_MspDeInit
 1111              		.syntax unified
 1112              		.code	16
 1113              		.thumb_func
 1114              		.fpu softvfp
 1116              	HAL_UART_MspDeInit:
 1117              	.LVL69:
 1118              	.LFB426:
 428:Core/Src/stm32g0xx_hal_msp.c **** 
 429:Core/Src/stm32g0xx_hal_msp.c **** /**
 430:Core/Src/stm32g0xx_hal_msp.c **** * @brief UART MSP De-Initialization
 431:Core/Src/stm32g0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 432:Core/Src/stm32g0xx_hal_msp.c **** * @param huart: UART handle pointer
 433:Core/Src/stm32g0xx_hal_msp.c **** * @retval None
 434:Core/Src/stm32g0xx_hal_msp.c **** */
 435:Core/Src/stm32g0xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 436:Core/Src/stm32g0xx_hal_msp.c **** {
 1119              		.loc 1 436 1 is_stmt 1 view -0
 1120              		.cfi_startproc
 1121              		@ args = 0, pretend = 0, frame = 0
 1122              		@ frame_needed = 0, uses_anonymous_args = 0
 1123              		.loc 1 436 1 is_stmt 0 view .LVU292
 1124 0000 10B5     		push	{r4, lr}
 1125              	.LCFI14:
 1126              		.cfi_def_cfa_offset 8
 1127              		.cfi_offset 4, -8
 1128              		.cfi_offset 14, -4
 437:Core/Src/stm32g0xx_hal_msp.c ****   if(huart->Instance==USART2)
 1129              		.loc 1 437 3 is_stmt 1 view .LVU293
 1130              		.loc 1 437 13 is_stmt 0 view .LVU294
 1131 0002 0268     		ldr	r2, [r0]
 1132              		.loc 1 437 3 view .LVU295
 1133 0004 074B     		ldr	r3, .L51
 1134 0006 9A42     		cmp	r2, r3
 1135 0008 00D0     		beq	.L50
 1136              	.LVL70:
 1137              	.L48:
 438:Core/Src/stm32g0xx_hal_msp.c ****   {
 439:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 440:Core/Src/stm32g0xx_hal_msp.c **** 
 441:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 442:Core/Src/stm32g0xx_hal_msp.c ****     /* Peripheral clock disable */
 443:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 444:Core/Src/stm32g0xx_hal_msp.c **** 
 445:Core/Src/stm32g0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 446:Core/Src/stm32g0xx_hal_msp.c ****     PA2     ------> USART2_TX
 447:Core/Src/stm32g0xx_hal_msp.c ****     PA3     ------> USART2_RX
 448:Core/Src/stm32g0xx_hal_msp.c ****     */
ARM GAS  /tmp/cc3ob0Od.s 			page 32


 449:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 450:Core/Src/stm32g0xx_hal_msp.c **** 
 451:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 452:Core/Src/stm32g0xx_hal_msp.c **** 
 453:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 454:Core/Src/stm32g0xx_hal_msp.c ****   }
 455:Core/Src/stm32g0xx_hal_msp.c **** 
 456:Core/Src/stm32g0xx_hal_msp.c **** }
 1138              		.loc 1 456 1 view .LVU296
 1139              		@ sp needed
 1140 000a 10BD     		pop	{r4, pc}
 1141              	.LVL71:
 1142              	.L50:
 443:Core/Src/stm32g0xx_hal_msp.c **** 
 1143              		.loc 1 443 5 is_stmt 1 view .LVU297
 1144 000c 064A     		ldr	r2, .L51+4
 1145 000e D36B     		ldr	r3, [r2, #60]
 1146 0010 0649     		ldr	r1, .L51+8
 1147 0012 0B40     		ands	r3, r1
 1148 0014 D363     		str	r3, [r2, #60]
 449:Core/Src/stm32g0xx_hal_msp.c **** 
 1149              		.loc 1 449 5 view .LVU298
 449:Core/Src/stm32g0xx_hal_msp.c **** 
 1150              		.loc 1 449 20 is_stmt 0 view .LVU299
 1151 0016 A020     		movs	r0, #160
 1152              	.LVL72:
 449:Core/Src/stm32g0xx_hal_msp.c **** 
 1153              		.loc 1 449 20 view .LVU300
 1154 0018 0C21     		movs	r1, #12
 1155 001a C005     		lsls	r0, r0, #23
 1156 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1157              	.LVL73:
 1158              		.loc 1 456 1 view .LVU301
 1159 0020 F3E7     		b	.L48
 1160              	.L52:
 1161 0022 C046     		.align	2
 1162              	.L51:
 1163 0024 00440040 		.word	1073759232
 1164 0028 00100240 		.word	1073876992
 1165 002c FFFFFDFF 		.word	-131073
 1166              		.cfi_endproc
 1167              	.LFE426:
 1169              		.text
 1170              	.Letext0:
 1171              		.file 2 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h"
 1172              		.file 3 "/home/robert/gcc-arm-none-eabi-10.3-2021.07/arm-none-eabi/include/machine/_default_types.
 1173              		.file 4 "/home/robert/gcc-arm-none-eabi-10.3-2021.07/arm-none-eabi/include/sys/_stdint.h"
 1174              		.file 5 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h"
 1175              		.file 6 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h"
 1176              		.file 7 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h"
 1177              		.file 8 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h"
 1178              		.file 9 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h"
 1179              		.file 10 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h"
 1180              		.file 11 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h"
 1181              		.file 12 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h"
 1182              		.file 13 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h"
 1183              		.file 14 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h"
ARM GAS  /tmp/cc3ob0Od.s 			page 33


ARM GAS  /tmp/cc3ob0Od.s 			page 34


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32g0xx_hal_msp.c
     /tmp/cc3ob0Od.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cc3ob0Od.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cc3ob0Od.s:74     .text.HAL_MspInit:000000000000002c $d
     /tmp/cc3ob0Od.s:79     .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/cc3ob0Od.s:86     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/cc3ob0Od.s:198    .text.HAL_ADC_MspInit:0000000000000064 $d
     /tmp/cc3ob0Od.s:204    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/cc3ob0Od.s:211    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/cc3ob0Od.s:263    .text.HAL_ADC_MspDeInit:0000000000000028 $d
     /tmp/cc3ob0Od.s:270    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/cc3ob0Od.s:277    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/cc3ob0Od.s:562    .text.HAL_SPI_MspInit:000000000000010c $d
     /tmp/cc3ob0Od.s:570    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/cc3ob0Od.s:577    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/cc3ob0Od.s:663    .text.HAL_SPI_MspDeInit:0000000000000054 $d
     /tmp/cc3ob0Od.s:673    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/cc3ob0Od.s:680    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/cc3ob0Od.s:810    .text.HAL_TIM_Base_MspInit:0000000000000078 $d
     /tmp/cc3ob0Od.s:816    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/cc3ob0Od.s:823    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/cc3ob0Od.s:913    .text.HAL_TIM_MspPostInit:0000000000000048 $d
     /tmp/cc3ob0Od.s:919    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/cc3ob0Od.s:926    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/cc3ob0Od.s:984    .text.HAL_TIM_Base_MspDeInit:0000000000000030 $d
     /tmp/cc3ob0Od.s:991    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/cc3ob0Od.s:998    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/cc3ob0Od.s:1103   .text.HAL_UART_MspInit:0000000000000058 $d
     /tmp/cc3ob0Od.s:1109   .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/cc3ob0Od.s:1116   .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/cc3ob0Od.s:1163   .text.HAL_UART_MspDeInit:0000000000000024 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
