{
  "Top": "fused_cnn_layer",
  "RtlTop": "fused_cnn_layer",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=vhdl"
    ]},
  "Args": {
    "in": {
      "index": "0",
      "type": {
        "kinds": [
          "struct",
          "array"
        ],
        "dataType": "ap_axiu<64, 0, 0, 0>",
        "arraySizes": ["2"],
        "structImpl": "flat-interface",
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint"
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint"
          },
          "strb": {
            "order": "2",
            "dataType": "ap_uint"
          },
          "last": {
            "order": "3",
            "dataType": "ap_uint"
          }
        }
      }
    },
    "out": {
      "index": "1",
      "type": {
        "kinds": ["struct"],
        "dataType": "ap_axiu<64, 0, 0, 0>",
        "structImpl": "flat-interface",
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint"
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint"
          },
          "strb": {
            "order": "2",
            "dataType": "ap_uint"
          },
          "last": {
            "order": "3",
            "dataType": "ap_uint"
          }
        }
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "1630",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "fused_cnn_layer",
    "Version": "1.0",
    "DisplayName": "Fused_cnn_layer",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/fused_cnn_layer.cpp"],
    "Vhdl": [
      "impl\/vhdl\/fifo_w8_d8_A.vhd",
      "impl\/vhdl\/fifo_w16_d4_A.vhd",
      "impl\/vhdl\/fused_cnn_layer_meOg.vhd",
      "impl\/vhdl\/fused_cnn_layer_mfYi.vhd",
      "impl\/vhdl\/fused_cnn_layer_mg8j.vhd",
      "impl\/vhdl\/fused_cnn_layer_mhbi.vhd",
      "impl\/vhdl\/fused_cnn_layer_mibs.vhd",
      "impl\/vhdl\/kernel.vhd",
      "impl\/vhdl\/kernel_kernels_0_0.vhd",
      "impl\/vhdl\/kernel_kernels_0_1.vhd",
      "impl\/vhdl\/kernel_kernels_0_2.vhd",
      "impl\/vhdl\/kernel_kernels_1_0.vhd",
      "impl\/vhdl\/kernel_kernels_1_1.vhd",
      "impl\/vhdl\/kernel_kernels_1_2.vhd",
      "impl\/vhdl\/kernel_kernels_2_0.vhd",
      "impl\/vhdl\/kernel_kernels_2_1.vhd",
      "impl\/vhdl\/kernel_kernels_2_2.vhd",
      "impl\/vhdl\/kernel_kernels_3_0.vhd",
      "impl\/vhdl\/kernel_kernels_3_1.vhd",
      "impl\/vhdl\/kernel_kernels_3_2.vhd",
      "impl\/vhdl\/kernel_kernels_4_0.vhd",
      "impl\/vhdl\/kernel_kernels_4_1.vhd",
      "impl\/vhdl\/kernel_kernels_4_2.vhd",
      "impl\/vhdl\/kernel_kernels_5_0.vhd",
      "impl\/vhdl\/kernel_kernels_5_1.vhd",
      "impl\/vhdl\/kernel_kernels_5_2.vhd",
      "impl\/vhdl\/kernel_kernels_6_0.vhd",
      "impl\/vhdl\/kernel_kernels_6_1.vhd",
      "impl\/vhdl\/kernel_kernels_6_2.vhd",
      "impl\/vhdl\/kernel_kernels_7_0.vhd",
      "impl\/vhdl\/kernel_kernels_7_1.vhd",
      "impl\/vhdl\/kernel_kernels_7_2.vhd",
      "impl\/vhdl\/kernel_kernels_8_0.vhd",
      "impl\/vhdl\/kernel_kernels_8_1.vhd",
      "impl\/vhdl\/kernel_kernels_8_2.vhd",
      "impl\/vhdl\/kernel_kernels_9_0.vhd",
      "impl\/vhdl\/kernel_kernels_9_1.vhd",
      "impl\/vhdl\/kernel_kernels_9_2.vhd",
      "impl\/vhdl\/kernel_kernels_10_0.vhd",
      "impl\/vhdl\/kernel_kernels_10_1.vhd",
      "impl\/vhdl\/kernel_kernels_10_2.vhd",
      "impl\/vhdl\/kernel_kernels_11_0.vhd",
      "impl\/vhdl\/kernel_kernels_11_1.vhd",
      "impl\/vhdl\/kernel_kernels_11_2.vhd",
      "impl\/vhdl\/kernel_partial_subkb.vhd",
      "impl\/vhdl\/kernel_stripes_0_0.vhd",
      "impl\/vhdl\/kernel_stripes_0_0_ram.vhd",
      "impl\/vhdl\/read_input.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/start_for_kernel_U0.vhd",
      "impl\/vhdl\/start_for_write_ojbC.vhd",
      "impl\/vhdl\/write_output.vhd",
      "impl\/vhdl\/fused_cnn_layer.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fifo_w8_d8_A.v",
      "impl\/verilog\/fifo_w16_d4_A.v",
      "impl\/verilog\/fused_cnn_layer_meOg.v",
      "impl\/verilog\/fused_cnn_layer_mfYi.v",
      "impl\/verilog\/fused_cnn_layer_mg8j.v",
      "impl\/verilog\/fused_cnn_layer_mhbi.v",
      "impl\/verilog\/fused_cnn_layer_mibs.v",
      "impl\/verilog\/kernel.v",
      "impl\/verilog\/kernel_kernels_0_0.v",
      "impl\/verilog\/kernel_kernels_0_0_rom.dat",
      "impl\/verilog\/kernel_kernels_0_1.v",
      "impl\/verilog\/kernel_kernels_0_1_rom.dat",
      "impl\/verilog\/kernel_kernels_0_2.v",
      "impl\/verilog\/kernel_kernels_0_2_rom.dat",
      "impl\/verilog\/kernel_kernels_1_0.v",
      "impl\/verilog\/kernel_kernels_1_0_rom.dat",
      "impl\/verilog\/kernel_kernels_1_1.v",
      "impl\/verilog\/kernel_kernels_1_1_rom.dat",
      "impl\/verilog\/kernel_kernels_1_2.v",
      "impl\/verilog\/kernel_kernels_1_2_rom.dat",
      "impl\/verilog\/kernel_kernels_2_0.v",
      "impl\/verilog\/kernel_kernels_2_0_rom.dat",
      "impl\/verilog\/kernel_kernels_2_1.v",
      "impl\/verilog\/kernel_kernels_2_1_rom.dat",
      "impl\/verilog\/kernel_kernels_2_2.v",
      "impl\/verilog\/kernel_kernels_2_2_rom.dat",
      "impl\/verilog\/kernel_kernels_3_0.v",
      "impl\/verilog\/kernel_kernels_3_0_rom.dat",
      "impl\/verilog\/kernel_kernels_3_1.v",
      "impl\/verilog\/kernel_kernels_3_1_rom.dat",
      "impl\/verilog\/kernel_kernels_3_2.v",
      "impl\/verilog\/kernel_kernels_3_2_rom.dat",
      "impl\/verilog\/kernel_kernels_4_0.v",
      "impl\/verilog\/kernel_kernels_4_0_rom.dat",
      "impl\/verilog\/kernel_kernels_4_1.v",
      "impl\/verilog\/kernel_kernels_4_1_rom.dat",
      "impl\/verilog\/kernel_kernels_4_2.v",
      "impl\/verilog\/kernel_kernels_4_2_rom.dat",
      "impl\/verilog\/kernel_kernels_5_0.v",
      "impl\/verilog\/kernel_kernels_5_0_rom.dat",
      "impl\/verilog\/kernel_kernels_5_1.v",
      "impl\/verilog\/kernel_kernels_5_1_rom.dat",
      "impl\/verilog\/kernel_kernels_5_2.v",
      "impl\/verilog\/kernel_kernels_5_2_rom.dat",
      "impl\/verilog\/kernel_kernels_6_0.v",
      "impl\/verilog\/kernel_kernels_6_0_rom.dat",
      "impl\/verilog\/kernel_kernels_6_1.v",
      "impl\/verilog\/kernel_kernels_6_1_rom.dat",
      "impl\/verilog\/kernel_kernels_6_2.v",
      "impl\/verilog\/kernel_kernels_6_2_rom.dat",
      "impl\/verilog\/kernel_kernels_7_0.v",
      "impl\/verilog\/kernel_kernels_7_0_rom.dat",
      "impl\/verilog\/kernel_kernels_7_1.v",
      "impl\/verilog\/kernel_kernels_7_1_rom.dat",
      "impl\/verilog\/kernel_kernels_7_2.v",
      "impl\/verilog\/kernel_kernels_7_2_rom.dat",
      "impl\/verilog\/kernel_kernels_8_0.v",
      "impl\/verilog\/kernel_kernels_8_0_rom.dat",
      "impl\/verilog\/kernel_kernels_8_1.v",
      "impl\/verilog\/kernel_kernels_8_1_rom.dat",
      "impl\/verilog\/kernel_kernels_8_2.v",
      "impl\/verilog\/kernel_kernels_8_2_rom.dat",
      "impl\/verilog\/kernel_kernels_9_0.v",
      "impl\/verilog\/kernel_kernels_9_0_rom.dat",
      "impl\/verilog\/kernel_kernels_9_1.v",
      "impl\/verilog\/kernel_kernels_9_1_rom.dat",
      "impl\/verilog\/kernel_kernels_9_2.v",
      "impl\/verilog\/kernel_kernels_9_2_rom.dat",
      "impl\/verilog\/kernel_kernels_10_0.v",
      "impl\/verilog\/kernel_kernels_10_0_rom.dat",
      "impl\/verilog\/kernel_kernels_10_1.v",
      "impl\/verilog\/kernel_kernels_10_1_rom.dat",
      "impl\/verilog\/kernel_kernels_10_2.v",
      "impl\/verilog\/kernel_kernels_10_2_rom.dat",
      "impl\/verilog\/kernel_kernels_11_0.v",
      "impl\/verilog\/kernel_kernels_11_0_rom.dat",
      "impl\/verilog\/kernel_kernels_11_1.v",
      "impl\/verilog\/kernel_kernels_11_1_rom.dat",
      "impl\/verilog\/kernel_kernels_11_2.v",
      "impl\/verilog\/kernel_kernels_11_2_rom.dat",
      "impl\/verilog\/kernel_partial_subkb.v",
      "impl\/verilog\/kernel_stripes_0_0.v",
      "impl\/verilog\/kernel_stripes_0_0_ram.v",
      "impl\/verilog\/read_input.v",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/start_for_kernel_U0.v",
      "impl\/verilog\/start_for_write_ojbC.v",
      "impl\/verilog\/write_output.v",
      "impl\/verilog\/fused_cnn_layer.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/mnt\/sdc3\/david\/projs\/pynq_ml\/2Dconv_maxPool_ReLU\/hls\/solution1\/.autopilot\/db\/fused_cnn_layer.design.xml",
    "DebugDir": "\/mnt\/sdc3\/david\/projs\/pynq_ml\/2Dconv_maxPool_ReLU\/hls\/solution1\/.debug",
    "ProtoInst": ["\/mnt\/sdc3\/david\/projs\/pynq_ml\/2Dconv_maxPool_ReLU\/hls\/solution1\/.debug\/fused_cnn_layer.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "in_0 in_1 out_r",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "in_0": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_0",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "64",
        "TKEEP": "8",
        "TLAST": "1",
        "TSTRB": "8"
      }
    },
    "in_1": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_1",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "64",
        "TKEEP": "8",
        "TLAST": "1",
        "TSTRB": "8"
      }
    },
    "out_r": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "64",
        "TKEEP": "8",
        "TLAST": "1",
        "TSTRB": "8"
      }
    }
  },
  "RtlPorts": {
    "in_0_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "in_1_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "in_0_TKEEP": {
      "dir": "in",
      "width": "8"
    },
    "in_1_TKEEP": {
      "dir": "in",
      "width": "8"
    },
    "in_0_TSTRB": {
      "dir": "in",
      "width": "8"
    },
    "in_1_TSTRB": {
      "dir": "in",
      "width": "8"
    },
    "in_0_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_0_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_0_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_1_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_1_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_1_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "out_r_TKEEP": {
      "dir": "out",
      "width": "8"
    },
    "out_r_TSTRB": {
      "dir": "out",
      "width": "8"
    },
    "out_r_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "fused_cnn_layer",
      "Instances": [
        {
          "ModuleName": "kernel",
          "InstanceName": "kernel_U0"
        },
        {
          "ModuleName": "write_output",
          "InstanceName": "write_output_U0"
        },
        {
          "ModuleName": "read_input",
          "InstanceName": "read_input_U0"
        }
      ]
    },
    "Info": {
      "read_input": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "write_output": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fused_cnn_layer": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "read_input": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "7",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.634"
        },
        "Area": {
          "FF": "122",
          "LUT": "404",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "kernel": {
        "Latency": {
          "LatencyBest": "1625",
          "LatencyAvg": "1625",
          "LatencyWorst": "1625",
          "PipelineII": "1625",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.702"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "4",
            "Latency": "1624",
            "PipelineII": "",
            "PipelineDepth": "406",
            "Loops": [
              {
                "Name": "Loop 1.1",
                "TripCount": "3",
                "Latency": "24",
                "PipelineII": "",
                "PipelineDepth": "8",
                "Loops": [{
                    "Name": "Loop 1.1.1",
                    "TripCount": "2",
                    "Latency": "6",
                    "PipelineII": "",
                    "PipelineDepth": "3"
                  }]
              },
              {
                "Name": "Loop 1.2",
                "TripCount": "3",
                "Latency": "24",
                "PipelineII": "",
                "PipelineDepth": "8",
                "Loops": [{
                    "Name": "Loop 1.2.1",
                    "TripCount": "2",
                    "Latency": "6",
                    "PipelineII": "",
                    "PipelineDepth": "3"
                  }]
              },
              {
                "Name": "memset_maxes",
                "TripCount": "4",
                "Latency": "3",
                "PipelineII": "",
                "PipelineDepth": "1"
              },
              {
                "Name": "Loop 1.4",
                "TripCount": "4",
                "Latency": "368",
                "PipelineII": "",
                "PipelineDepth": "92",
                "Loops": [
                  {
                    "Name": "memset_partial_sums",
                    "TripCount": "3",
                    "Latency": "14",
                    "PipelineII": "",
                    "PipelineDepth": "5",
                    "Loops": [{
                        "Name": "memset_partial_sums",
                        "TripCount": "4",
                        "Latency": "3",
                        "PipelineII": "",
                        "PipelineDepth": "1"
                      }]
                  },
                  {
                    "Name": "Loop 1.4.2",
                    "TripCount": "3",
                    "Latency": "51",
                    "PipelineII": "",
                    "PipelineDepth": "17",
                    "Loops": [{
                        "Name": "Loop 1.4.2.1",
                        "TripCount": "3",
                        "Latency": "15",
                        "PipelineII": "",
                        "PipelineDepth": "5"
                      }]
                  },
                  {
                    "Name": "memset_kernel_sums",
                    "TripCount": "4",
                    "Latency": "3",
                    "PipelineII": "",
                    "PipelineDepth": "1"
                  },
                  {
                    "Name": "Loop 1.4.4",
                    "TripCount": "3",
                    "Latency": "3",
                    "PipelineII": "",
                    "PipelineDepth": "1"
                  },
                  {
                    "Name": "Loop 1.4.5",
                    "TripCount": "3",
                    "Latency": "3",
                    "PipelineII": "",
                    "PipelineDepth": "1"
                  },
                  {
                    "Name": "Loop 1.4.6",
                    "TripCount": "3",
                    "Latency": "3",
                    "PipelineII": "",
                    "PipelineDepth": "1"
                  },
                  {
                    "Name": "Loop 1.4.7",
                    "TripCount": "3",
                    "Latency": "3",
                    "PipelineII": "",
                    "PipelineDepth": "1"
                  }
                ]
              },
              {
                "Name": "Loop 1.5",
                "TripCount": "4",
                "Latency": "4",
                "PipelineII": "",
                "PipelineDepth": "1"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "18",
          "DSP48E": "12",
          "FF": "8231",
          "LUT": "10770",
          "URAM": "0"
        }
      },
      "write_output": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "4",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "5.723"
        },
        "Area": {
          "FF": "41",
          "LUT": "306",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "fused_cnn_layer": {
        "Latency": {
          "LatencyBest": "1630",
          "LatencyAvg": "1630",
          "LatencyWorst": "1630",
          "PipelineII": "1626",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.702"
        },
        "Area": {
          "BRAM_18K": "18",
          "DSP48E": "12",
          "FF": "8450",
          "LUT": "11724",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "fused_cnn_layer",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-02-17 09:10:55 CET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
