

================================================================
== Vitis HLS Report for 'spvm_kernel_Loop_VITIS_LOOP_52_3_proc4'
================================================================
* Date:           Fri Oct 21 20:04:44 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        proj3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_52_3  |        ?|        ?|        13|          6|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    150|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     348|    711|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    182|    -|
|Register         |        -|    -|     270|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|     618|   1043|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U13  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U14   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   5|  348|  711|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |col_left_3_fu_165_p2               |         +|   0|  0|  39|          32|           2|
    |r_2_fu_126_p2                      |         +|   0|  0|  39|          32|           1|
    |ap_block_state13_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_condition_393                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_397                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op37_read_state3      |       and|   0|  0|   2|           1|           1|
    |icmp_ln52_fu_120_p2                |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln54_fu_132_p2                |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln64_fu_171_p2                |      icmp|   0|  0|  18|          32|           1|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage1_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 150|         169|          47|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  37|          7|    1|          7|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_col_left_load    |   9|          2|   32|         64|
    |ap_sig_allocacmp_r_1              |   9|          2|   32|         64|
    |col_left_fu_44                    |  14|          3|   32|         96|
    |cols_fifo_blk_n                   |   9|          2|    1|          2|
    |grp_load_fu_104_p1                |  14|          3|   32|         96|
    |r_fu_40                           |   9|          2|   32|         64|
    |results_fifo_blk_n                |   9|          2|    1|          2|
    |rows_fifo_blk_n                   |   9|          2|    1|          2|
    |sum_fu_48                         |   9|          2|   32|         64|
    |values_fifo_blk_n                 |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 182|         39|  202|        473|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   6|   0|    6|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |col_left_fu_44                    |  32|   0|   32|          0|
    |icmp_ln52_reg_212                 |   1|   0|    1|          0|
    |icmp_ln54_reg_221                 |   1|   0|    1|          0|
    |icmp_ln64_reg_255                 |   1|   0|    1|          0|
    |mul_reg_230                       |  32|   0|   32|          0|
    |r_2_reg_216                       |  32|   0|   32|          0|
    |r_fu_40                           |  32|   0|   32|          0|
    |sum_2_reg_259                     |  32|   0|   32|          0|
    |sum_fu_48                         |  32|   0|   32|          0|
    |values_fifo_read_reg_235          |  32|   0|   32|          0|
    |x_local_load_reg_225              |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 270|   0|  270|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+-----------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  spvm_kernel_Loop_VITIS_LOOP_52_3_proc4|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  spvm_kernel_Loop_VITIS_LOOP_52_3_proc4|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  spvm_kernel_Loop_VITIS_LOOP_52_3_proc4|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  spvm_kernel_Loop_VITIS_LOOP_52_3_proc4|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|  spvm_kernel_Loop_VITIS_LOOP_52_3_proc4|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  spvm_kernel_Loop_VITIS_LOOP_52_3_proc4|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  spvm_kernel_Loop_VITIS_LOOP_52_3_proc4|  return value|
|data_size                    |   in|   32|     ap_none|                               data_size|        scalar|
|values_fifo_dout             |   in|   32|     ap_fifo|                             values_fifo|       pointer|
|values_fifo_num_data_valid   |   in|    2|     ap_fifo|                             values_fifo|       pointer|
|values_fifo_fifo_cap         |   in|    2|     ap_fifo|                             values_fifo|       pointer|
|values_fifo_empty_n          |   in|    1|     ap_fifo|                             values_fifo|       pointer|
|values_fifo_read             |  out|    1|     ap_fifo|                             values_fifo|       pointer|
|cols_fifo_dout               |   in|   32|     ap_fifo|                               cols_fifo|       pointer|
|cols_fifo_num_data_valid     |   in|    2|     ap_fifo|                               cols_fifo|       pointer|
|cols_fifo_fifo_cap           |   in|    2|     ap_fifo|                               cols_fifo|       pointer|
|cols_fifo_empty_n            |   in|    1|     ap_fifo|                               cols_fifo|       pointer|
|cols_fifo_read               |  out|    1|     ap_fifo|                               cols_fifo|       pointer|
|x_local_address0             |  out|    2|   ap_memory|                                 x_local|         array|
|x_local_ce0                  |  out|    1|   ap_memory|                                 x_local|         array|
|x_local_q0                   |   in|   32|   ap_memory|                                 x_local|         array|
|rows_fifo_dout               |   in|   32|     ap_fifo|                               rows_fifo|       pointer|
|rows_fifo_num_data_valid     |   in|    2|     ap_fifo|                               rows_fifo|       pointer|
|rows_fifo_fifo_cap           |   in|    2|     ap_fifo|                               rows_fifo|       pointer|
|rows_fifo_empty_n            |   in|    1|     ap_fifo|                               rows_fifo|       pointer|
|rows_fifo_read               |  out|    1|     ap_fifo|                               rows_fifo|       pointer|
|results_fifo_din             |  out|   32|     ap_fifo|                            results_fifo|       pointer|
|results_fifo_num_data_valid  |   in|    2|     ap_fifo|                            results_fifo|       pointer|
|results_fifo_fifo_cap        |   in|    2|     ap_fifo|                            results_fifo|       pointer|
|results_fifo_full_n          |   in|    1|     ap_fifo|                            results_fifo|       pointer|
|results_fifo_write           |  out|    1|     ap_fifo|                            results_fifo|       pointer|
+-----------------------------+-----+-----+------------+----------------------------------------+--------------+

