Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov  3 02:00:15 2024
| Host         : DESKTOP-O393SDG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BomberGameTopLevel_timing_summary_routed.rpt -pb BomberGameTopLevel_timing_summary_routed.pb -rpx BomberGameTopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : BomberGameTopLevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 31 register/latch pins with no clock driven by root clock pin: SevenSegControl/onehz/SLOW_CLOCK_reg/Q (HIGH)

 There are 1783 register/latch pins with no clock driven by root clock pin: clock_6p25MHZ/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player1MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player2MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player3MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player4MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pixelColourControl/clk40hz2/SLOW_CLOCK_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: twohundredhz/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4787 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.963        0.000                      0                 1371        0.116        0.000                      0                 1371        4.500        0.000                       0                   753  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.963        0.000                      0                 1371        0.116        0.000                      0                 1371        4.500        0.000                       0                   753  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.963ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_rx_module3/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_rx_module3/bit_idx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 0.952ns (20.009%)  route 3.806ns (79.991%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.619     5.140    pixelColourControl/slave_rx_module3/clk_IBUF_BUFG
    SLICE_X65Y84         FDCE                                         r  pixelColourControl/slave_rx_module3/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  pixelColourControl/slave_rx_module3/clk_cnt_reg[1]/Q
                         net (fo=4, routed)           1.157     6.753    pixelColourControl/slave_rx_module3/clk_cnt_reg_n_0_[1]
    SLICE_X65Y85         LUT5 (Prop_lut5_I2_O)        0.124     6.877 f  pixelColourControl/slave_rx_module3/FSM_sequential_state[1]_i_12__0/O
                         net (fo=2, routed)           0.650     7.527    pixelColourControl/slave_rx_module3/FSM_sequential_state[1]_i_12__0_n_0
    SLICE_X63Y85         LUT5 (Prop_lut5_I4_O)        0.124     7.651 f  pixelColourControl/slave_rx_module3/clk_cnt[13]_i_8__0/O
                         net (fo=1, routed)           0.665     8.317    pixelColourControl/slave_rx_module3/clk_cnt[13]_i_8__0_n_0
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.124     8.441 f  pixelColourControl/slave_rx_module3/clk_cnt[13]_i_4__0/O
                         net (fo=15, routed)          0.612     9.052    pixelColourControl/slave_rx_module3/p_0_in
    SLICE_X62Y86         LUT4 (Prop_lut4_I0_O)        0.124     9.176 r  pixelColourControl/slave_rx_module3/bit_idx[4]_i_1__0/O
                         net (fo=5, routed)           0.721     9.898    pixelColourControl/slave_rx_module3/bit_idx
    SLICE_X61Y84         FDCE                                         r  pixelColourControl/slave_rx_module3/bit_idx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.502    14.843    pixelColourControl/slave_rx_module3/clk_IBUF_BUFG
    SLICE_X61Y84         FDCE                                         r  pixelColourControl/slave_rx_module3/bit_idx_reg[0]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X61Y84         FDCE (Setup_fdce_C_CE)      -0.205    14.861    pixelColourControl/slave_rx_module3/bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_rx_module3/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_rx_module3/bit_idx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 0.952ns (20.009%)  route 3.806ns (79.991%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.619     5.140    pixelColourControl/slave_rx_module3/clk_IBUF_BUFG
    SLICE_X65Y84         FDCE                                         r  pixelColourControl/slave_rx_module3/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  pixelColourControl/slave_rx_module3/clk_cnt_reg[1]/Q
                         net (fo=4, routed)           1.157     6.753    pixelColourControl/slave_rx_module3/clk_cnt_reg_n_0_[1]
    SLICE_X65Y85         LUT5 (Prop_lut5_I2_O)        0.124     6.877 f  pixelColourControl/slave_rx_module3/FSM_sequential_state[1]_i_12__0/O
                         net (fo=2, routed)           0.650     7.527    pixelColourControl/slave_rx_module3/FSM_sequential_state[1]_i_12__0_n_0
    SLICE_X63Y85         LUT5 (Prop_lut5_I4_O)        0.124     7.651 f  pixelColourControl/slave_rx_module3/clk_cnt[13]_i_8__0/O
                         net (fo=1, routed)           0.665     8.317    pixelColourControl/slave_rx_module3/clk_cnt[13]_i_8__0_n_0
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.124     8.441 f  pixelColourControl/slave_rx_module3/clk_cnt[13]_i_4__0/O
                         net (fo=15, routed)          0.612     9.052    pixelColourControl/slave_rx_module3/p_0_in
    SLICE_X62Y86         LUT4 (Prop_lut4_I0_O)        0.124     9.176 r  pixelColourControl/slave_rx_module3/bit_idx[4]_i_1__0/O
                         net (fo=5, routed)           0.721     9.898    pixelColourControl/slave_rx_module3/bit_idx
    SLICE_X61Y84         FDCE                                         r  pixelColourControl/slave_rx_module3/bit_idx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.502    14.843    pixelColourControl/slave_rx_module3/clk_IBUF_BUFG
    SLICE_X61Y84         FDCE                                         r  pixelColourControl/slave_rx_module3/bit_idx_reg[1]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X61Y84         FDCE (Setup_fdce_C_CE)      -0.205    14.861    pixelColourControl/slave_rx_module3/bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_rx_module3/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_rx_module3/bit_idx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 0.952ns (20.009%)  route 3.806ns (79.991%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.619     5.140    pixelColourControl/slave_rx_module3/clk_IBUF_BUFG
    SLICE_X65Y84         FDCE                                         r  pixelColourControl/slave_rx_module3/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  pixelColourControl/slave_rx_module3/clk_cnt_reg[1]/Q
                         net (fo=4, routed)           1.157     6.753    pixelColourControl/slave_rx_module3/clk_cnt_reg_n_0_[1]
    SLICE_X65Y85         LUT5 (Prop_lut5_I2_O)        0.124     6.877 f  pixelColourControl/slave_rx_module3/FSM_sequential_state[1]_i_12__0/O
                         net (fo=2, routed)           0.650     7.527    pixelColourControl/slave_rx_module3/FSM_sequential_state[1]_i_12__0_n_0
    SLICE_X63Y85         LUT5 (Prop_lut5_I4_O)        0.124     7.651 f  pixelColourControl/slave_rx_module3/clk_cnt[13]_i_8__0/O
                         net (fo=1, routed)           0.665     8.317    pixelColourControl/slave_rx_module3/clk_cnt[13]_i_8__0_n_0
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.124     8.441 f  pixelColourControl/slave_rx_module3/clk_cnt[13]_i_4__0/O
                         net (fo=15, routed)          0.612     9.052    pixelColourControl/slave_rx_module3/p_0_in
    SLICE_X62Y86         LUT4 (Prop_lut4_I0_O)        0.124     9.176 r  pixelColourControl/slave_rx_module3/bit_idx[4]_i_1__0/O
                         net (fo=5, routed)           0.721     9.898    pixelColourControl/slave_rx_module3/bit_idx
    SLICE_X61Y84         FDCE                                         r  pixelColourControl/slave_rx_module3/bit_idx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.502    14.843    pixelColourControl/slave_rx_module3/clk_IBUF_BUFG
    SLICE_X61Y84         FDCE                                         r  pixelColourControl/slave_rx_module3/bit_idx_reg[2]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X61Y84         FDCE (Setup_fdce_C_CE)      -0.205    14.861    pixelColourControl/slave_rx_module3/bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_rx_module3/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_rx_module3/bit_idx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 0.952ns (20.009%)  route 3.806ns (79.991%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.619     5.140    pixelColourControl/slave_rx_module3/clk_IBUF_BUFG
    SLICE_X65Y84         FDCE                                         r  pixelColourControl/slave_rx_module3/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  pixelColourControl/slave_rx_module3/clk_cnt_reg[1]/Q
                         net (fo=4, routed)           1.157     6.753    pixelColourControl/slave_rx_module3/clk_cnt_reg_n_0_[1]
    SLICE_X65Y85         LUT5 (Prop_lut5_I2_O)        0.124     6.877 f  pixelColourControl/slave_rx_module3/FSM_sequential_state[1]_i_12__0/O
                         net (fo=2, routed)           0.650     7.527    pixelColourControl/slave_rx_module3/FSM_sequential_state[1]_i_12__0_n_0
    SLICE_X63Y85         LUT5 (Prop_lut5_I4_O)        0.124     7.651 f  pixelColourControl/slave_rx_module3/clk_cnt[13]_i_8__0/O
                         net (fo=1, routed)           0.665     8.317    pixelColourControl/slave_rx_module3/clk_cnt[13]_i_8__0_n_0
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.124     8.441 f  pixelColourControl/slave_rx_module3/clk_cnt[13]_i_4__0/O
                         net (fo=15, routed)          0.612     9.052    pixelColourControl/slave_rx_module3/p_0_in
    SLICE_X62Y86         LUT4 (Prop_lut4_I0_O)        0.124     9.176 r  pixelColourControl/slave_rx_module3/bit_idx[4]_i_1__0/O
                         net (fo=5, routed)           0.721     9.898    pixelColourControl/slave_rx_module3/bit_idx
    SLICE_X61Y84         FDCE                                         r  pixelColourControl/slave_rx_module3/bit_idx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.502    14.843    pixelColourControl/slave_rx_module3/clk_IBUF_BUFG
    SLICE_X61Y84         FDCE                                         r  pixelColourControl/slave_rx_module3/bit_idx_reg[3]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X61Y84         FDCE (Setup_fdce_C_CE)      -0.205    14.861    pixelColourControl/slave_rx_module3/bit_idx_reg[3]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_rx_module3/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_rx_module3/bit_idx_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.617ns  (logic 0.952ns (20.620%)  route 3.665ns (79.380%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.619     5.140    pixelColourControl/slave_rx_module3/clk_IBUF_BUFG
    SLICE_X65Y84         FDCE                                         r  pixelColourControl/slave_rx_module3/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  pixelColourControl/slave_rx_module3/clk_cnt_reg[1]/Q
                         net (fo=4, routed)           1.157     6.753    pixelColourControl/slave_rx_module3/clk_cnt_reg_n_0_[1]
    SLICE_X65Y85         LUT5 (Prop_lut5_I2_O)        0.124     6.877 f  pixelColourControl/slave_rx_module3/FSM_sequential_state[1]_i_12__0/O
                         net (fo=2, routed)           0.650     7.527    pixelColourControl/slave_rx_module3/FSM_sequential_state[1]_i_12__0_n_0
    SLICE_X63Y85         LUT5 (Prop_lut5_I4_O)        0.124     7.651 f  pixelColourControl/slave_rx_module3/clk_cnt[13]_i_8__0/O
                         net (fo=1, routed)           0.665     8.317    pixelColourControl/slave_rx_module3/clk_cnt[13]_i_8__0_n_0
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.124     8.441 f  pixelColourControl/slave_rx_module3/clk_cnt[13]_i_4__0/O
                         net (fo=15, routed)          0.612     9.052    pixelColourControl/slave_rx_module3/p_0_in
    SLICE_X62Y86         LUT4 (Prop_lut4_I0_O)        0.124     9.176 r  pixelColourControl/slave_rx_module3/bit_idx[4]_i_1__0/O
                         net (fo=5, routed)           0.581     9.757    pixelColourControl/slave_rx_module3/bit_idx
    SLICE_X61Y85         FDCE                                         r  pixelColourControl/slave_rx_module3/bit_idx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.503    14.844    pixelColourControl/slave_rx_module3/clk_IBUF_BUFG
    SLICE_X61Y85         FDCE                                         r  pixelColourControl/slave_rx_module3/bit_idx_reg[4]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y85         FDCE (Setup_fdce_C_CE)      -0.205    14.862    pixelColourControl/slave_rx_module3/bit_idx_reg[4]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.828ns (19.905%)  route 3.332ns (80.095%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.566     5.087    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  clock_6p25MHZ/COUNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  clock_6p25MHZ/COUNT_reg[9]/Q
                         net (fo=2, routed)           1.171     6.715    clock_6p25MHZ/COUNT_reg[9]
    SLICE_X29Y47         LUT6 (Prop_lut6_I3_O)        0.124     6.839 r  clock_6p25MHZ/COUNT[0]_i_7__4/O
                         net (fo=1, routed)           0.636     7.475    clock_6p25MHZ/COUNT[0]_i_7__4_n_0
    SLICE_X29Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.599 r  clock_6p25MHZ/COUNT[0]_i_4__4/O
                         net (fo=2, routed)           0.554     8.153    clock_6p25MHZ/COUNT[0]_i_4__4_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.124     8.277 r  clock_6p25MHZ/COUNT[0]_i_1__4/O
                         net (fo=32, routed)          0.970     9.247    clock_6p25MHZ/COUNT[0]_i_1__4_n_0
    SLICE_X28Y51         FDRE                                         r  clock_6p25MHZ/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.438    14.779    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  clock_6p25MHZ/COUNT_reg[28]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y51         FDRE (Setup_fdre_C_R)       -0.429    14.494    clock_6p25MHZ/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  5.247    

Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.828ns (19.905%)  route 3.332ns (80.095%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.566     5.087    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  clock_6p25MHZ/COUNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  clock_6p25MHZ/COUNT_reg[9]/Q
                         net (fo=2, routed)           1.171     6.715    clock_6p25MHZ/COUNT_reg[9]
    SLICE_X29Y47         LUT6 (Prop_lut6_I3_O)        0.124     6.839 r  clock_6p25MHZ/COUNT[0]_i_7__4/O
                         net (fo=1, routed)           0.636     7.475    clock_6p25MHZ/COUNT[0]_i_7__4_n_0
    SLICE_X29Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.599 r  clock_6p25MHZ/COUNT[0]_i_4__4/O
                         net (fo=2, routed)           0.554     8.153    clock_6p25MHZ/COUNT[0]_i_4__4_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.124     8.277 r  clock_6p25MHZ/COUNT[0]_i_1__4/O
                         net (fo=32, routed)          0.970     9.247    clock_6p25MHZ/COUNT[0]_i_1__4_n_0
    SLICE_X28Y51         FDRE                                         r  clock_6p25MHZ/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.438    14.779    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  clock_6p25MHZ/COUNT_reg[29]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y51         FDRE (Setup_fdre_C_R)       -0.429    14.494    clock_6p25MHZ/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  5.247    

Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.828ns (19.905%)  route 3.332ns (80.095%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.566     5.087    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  clock_6p25MHZ/COUNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  clock_6p25MHZ/COUNT_reg[9]/Q
                         net (fo=2, routed)           1.171     6.715    clock_6p25MHZ/COUNT_reg[9]
    SLICE_X29Y47         LUT6 (Prop_lut6_I3_O)        0.124     6.839 r  clock_6p25MHZ/COUNT[0]_i_7__4/O
                         net (fo=1, routed)           0.636     7.475    clock_6p25MHZ/COUNT[0]_i_7__4_n_0
    SLICE_X29Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.599 r  clock_6p25MHZ/COUNT[0]_i_4__4/O
                         net (fo=2, routed)           0.554     8.153    clock_6p25MHZ/COUNT[0]_i_4__4_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.124     8.277 r  clock_6p25MHZ/COUNT[0]_i_1__4/O
                         net (fo=32, routed)          0.970     9.247    clock_6p25MHZ/COUNT[0]_i_1__4_n_0
    SLICE_X28Y51         FDRE                                         r  clock_6p25MHZ/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.438    14.779    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  clock_6p25MHZ/COUNT_reg[30]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y51         FDRE (Setup_fdre_C_R)       -0.429    14.494    clock_6p25MHZ/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  5.247    

Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.828ns (19.905%)  route 3.332ns (80.095%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.566     5.087    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  clock_6p25MHZ/COUNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  clock_6p25MHZ/COUNT_reg[9]/Q
                         net (fo=2, routed)           1.171     6.715    clock_6p25MHZ/COUNT_reg[9]
    SLICE_X29Y47         LUT6 (Prop_lut6_I3_O)        0.124     6.839 r  clock_6p25MHZ/COUNT[0]_i_7__4/O
                         net (fo=1, routed)           0.636     7.475    clock_6p25MHZ/COUNT[0]_i_7__4_n_0
    SLICE_X29Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.599 r  clock_6p25MHZ/COUNT[0]_i_4__4/O
                         net (fo=2, routed)           0.554     8.153    clock_6p25MHZ/COUNT[0]_i_4__4_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.124     8.277 r  clock_6p25MHZ/COUNT[0]_i_1__4/O
                         net (fo=32, routed)          0.970     9.247    clock_6p25MHZ/COUNT[0]_i_1__4_n_0
    SLICE_X28Y51         FDRE                                         r  clock_6p25MHZ/COUNT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.438    14.779    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  clock_6p25MHZ/COUNT_reg[31]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y51         FDRE (Setup_fdre_C_R)       -0.429    14.494    clock_6p25MHZ/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  5.247    

Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 pixelColourControl/master_tx_module2/uart_tx_inst/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_tx_module2/uart_tx_inst/tx_reg/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.470ns  (logic 1.151ns (25.751%)  route 3.319ns (74.249%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.555     5.076    pixelColourControl/master_tx_module2/uart_tx_inst/clk_IBUF_BUFG
    SLICE_X56Y87         FDCE                                         r  pixelColourControl/master_tx_module2/uart_tx_inst/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDCE (Prop_fdce_C_Q)         0.478     5.554 r  pixelColourControl/master_tx_module2/uart_tx_inst/clk_cnt_reg[9]/Q
                         net (fo=4, routed)           1.254     6.808    pixelColourControl/master_tx_module2/uart_tx_inst/clk_cnt[9]
    SLICE_X58Y87         LUT5 (Prop_lut5_I0_O)        0.301     7.109 f  pixelColourControl/master_tx_module2/uart_tx_inst/FSM_sequential_state[1]_i_7__5/O
                         net (fo=1, routed)           0.430     7.539    pixelColourControl/master_tx_module2/uart_tx_inst/FSM_sequential_state[1]_i_7__5_n_0
    SLICE_X58Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.663 r  pixelColourControl/master_tx_module2/uart_tx_inst/FSM_sequential_state[1]_i_6__5/O
                         net (fo=1, routed)           0.433     8.096    pixelColourControl/master_tx_module2/uart_tx_inst/FSM_sequential_state[1]_i_6__5_n_0
    SLICE_X58Y86         LUT5 (Prop_lut5_I4_O)        0.124     8.220 f  pixelColourControl/master_tx_module2/uart_tx_inst/FSM_sequential_state[1]_i_3__8/O
                         net (fo=17, routed)          0.586     8.807    pixelColourControl/master_tx_module2/uart_tx_inst/tx1
    SLICE_X57Y85         LUT3 (Prop_lut3_I2_O)        0.124     8.931 r  pixelColourControl/master_tx_module2/uart_tx_inst/tx_i_1__4/O
                         net (fo=1, routed)           0.615     9.546    pixelColourControl/master_tx_module2/uart_tx_inst/tx_i_1__4_n_0
    SLICE_X57Y85         FDPE                                         r  pixelColourControl/master_tx_module2/uart_tx_inst/tx_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.438    14.779    pixelColourControl/master_tx_module2/uart_tx_inst/clk_IBUF_BUFG
    SLICE_X57Y85         FDPE                                         r  pixelColourControl/master_tx_module2/uart_tx_inst/tx_reg/C
                         clock pessimism              0.271    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X57Y85         FDPE (Setup_fdpe_C_CE)      -0.205    14.810    pixelColourControl/master_tx_module2/uart_tx_inst/tx_reg
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                  5.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 clock_6p25MHZ/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.564     1.447    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  clock_6p25MHZ/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_6p25MHZ/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.134     1.722    clock_6p25MHZ/COUNT_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  clock_6p25MHZ/COUNT_reg[20]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.882    clock_6p25MHZ/COUNT_reg[20]_i_1__6_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  clock_6p25MHZ/COUNT_reg[24]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     1.936    clock_6p25MHZ/COUNT_reg[24]_i_1__6_n_7
    SLICE_X28Y50         FDRE                                         r  clock_6p25MHZ/COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.832     1.959    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  clock_6p25MHZ/COUNT_reg[24]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clock_6p25MHZ/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 clock_6p25MHZ/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.158%)  route 0.134ns (26.842%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.564     1.447    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  clock_6p25MHZ/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_6p25MHZ/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.134     1.722    clock_6p25MHZ/COUNT_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  clock_6p25MHZ/COUNT_reg[20]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.882    clock_6p25MHZ/COUNT_reg[20]_i_1__6_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  clock_6p25MHZ/COUNT_reg[24]_i_1__6/O[2]
                         net (fo=1, routed)           0.000     1.947    clock_6p25MHZ/COUNT_reg[24]_i_1__6_n_5
    SLICE_X28Y50         FDRE                                         r  clock_6p25MHZ/COUNT_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.832     1.959    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  clock_6p25MHZ/COUNT_reg[26]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clock_6p25MHZ/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 pixelColourControl/master_tx_module3/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_tx_module3/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.541%)  route 0.077ns (35.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.592     1.475    pixelColourControl/master_tx_module3/clk_IBUF_BUFG
    SLICE_X58Y94         FDPE                                         r  pixelColourControl/master_tx_module3/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDPE (Prop_fdpe_C_Q)         0.141     1.616 r  pixelColourControl/master_tx_module3/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.077     1.694    pixelColourControl/master_tx_module3/tx_data
    SLICE_X58Y94         FDCE                                         r  pixelColourControl/master_tx_module3/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.861     1.989    pixelColourControl/master_tx_module3/clk_IBUF_BUFG
    SLICE_X58Y94         FDCE                                         r  pixelColourControl/master_tx_module3/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X58Y94         FDCE (Hold_fdce_C_D)         0.075     1.550    pixelColourControl/master_tx_module3/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 pixelColourControl/master_rx_module3/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_rx_module3/data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.975%)  route 0.102ns (42.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.588     1.471    pixelColourControl/master_rx_module3/clk_IBUF_BUFG
    SLICE_X65Y83         FDCE                                         r  pixelColourControl/master_rx_module3/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  pixelColourControl/master_rx_module3/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.102     1.714    pixelColourControl/master_rx_module3/shift_reg_reg_n_0_[1]
    SLICE_X64Y83         FDCE                                         r  pixelColourControl/master_rx_module3/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.856     1.984    pixelColourControl/master_rx_module3/clk_IBUF_BUFG
    SLICE_X64Y83         FDCE                                         r  pixelColourControl/master_rx_module3/data_reg[1]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X64Y83         FDCE (Hold_fdce_C_D)         0.085     1.569    pixelColourControl/master_rx_module3/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 pixelColourControl/master_tx_module2/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_tx_module2/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.753%)  route 0.080ns (36.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.561     1.444    pixelColourControl/master_tx_module2/clk_IBUF_BUFG
    SLICE_X55Y87         FDPE                                         r  pixelColourControl/master_tx_module2/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDPE (Prop_fdpe_C_Q)         0.141     1.585 r  pixelColourControl/master_tx_module2/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.080     1.665    pixelColourControl/master_tx_module2/tx_data
    SLICE_X55Y87         FDCE                                         r  pixelColourControl/master_tx_module2/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.830     1.958    pixelColourControl/master_tx_module2/clk_IBUF_BUFG
    SLICE_X55Y87         FDCE                                         r  pixelColourControl/master_tx_module2/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X55Y87         FDCE (Hold_fdce_C_D)         0.075     1.519    pixelColourControl/master_tx_module2/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 pixelColourControl/master_tx_module1/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_tx_module1/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.582     1.465    pixelColourControl/master_tx_module1/clk_IBUF_BUFG
    SLICE_X59Y77         FDPE                                         r  pixelColourControl/master_tx_module1/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDPE (Prop_fdpe_C_Q)         0.141     1.606 r  pixelColourControl/master_tx_module1/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.080     1.686    pixelColourControl/master_tx_module1/tx_data
    SLICE_X59Y77         FDCE                                         r  pixelColourControl/master_tx_module1/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.849     1.976    pixelColourControl/master_tx_module1/clk_IBUF_BUFG
    SLICE_X59Y77         FDCE                                         r  pixelColourControl/master_tx_module1/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X59Y77         FDCE (Hold_fdce_C_D)         0.075     1.540    pixelColourControl/master_tx_module1/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 clock_6p25MHZ/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.436%)  route 0.134ns (25.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.564     1.447    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  clock_6p25MHZ/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_6p25MHZ/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.134     1.722    clock_6p25MHZ/COUNT_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  clock_6p25MHZ/COUNT_reg[20]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.882    clock_6p25MHZ/COUNT_reg[20]_i_1__6_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.972 r  clock_6p25MHZ/COUNT_reg[24]_i_1__6/O[1]
                         net (fo=1, routed)           0.000     1.972    clock_6p25MHZ/COUNT_reg[24]_i_1__6_n_6
    SLICE_X28Y50         FDRE                                         r  clock_6p25MHZ/COUNT_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.832     1.959    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  clock_6p25MHZ/COUNT_reg[25]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clock_6p25MHZ/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 clock_6p25MHZ/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.436%)  route 0.134ns (25.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.564     1.447    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  clock_6p25MHZ/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_6p25MHZ/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.134     1.722    clock_6p25MHZ/COUNT_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  clock_6p25MHZ/COUNT_reg[20]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.882    clock_6p25MHZ/COUNT_reg[20]_i_1__6_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.972 r  clock_6p25MHZ/COUNT_reg[24]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     1.972    clock_6p25MHZ/COUNT_reg[24]_i_1__6_n_4
    SLICE_X28Y50         FDRE                                         r  clock_6p25MHZ/COUNT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.832     1.959    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  clock_6p25MHZ/COUNT_reg[27]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clock_6p25MHZ/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 clock_6p25MHZ/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.581%)  route 0.134ns (25.419%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.564     1.447    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  clock_6p25MHZ/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_6p25MHZ/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.134     1.722    clock_6p25MHZ/COUNT_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  clock_6p25MHZ/COUNT_reg[20]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.882    clock_6p25MHZ/COUNT_reg[20]_i_1__6_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  clock_6p25MHZ/COUNT_reg[24]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     1.921    clock_6p25MHZ/COUNT_reg[24]_i_1__6_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.975 r  clock_6p25MHZ/COUNT_reg[28]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     1.975    clock_6p25MHZ/COUNT_reg[28]_i_1__6_n_7
    SLICE_X28Y51         FDRE                                         r  clock_6p25MHZ/COUNT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.832     1.959    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  clock_6p25MHZ/COUNT_reg[28]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    clock_6p25MHZ/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 pixelColourControl/master_tx_module4/uart_tx_inst/tx_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_tx_module4/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.279%)  route 0.113ns (37.721%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.591     1.474    pixelColourControl/master_tx_module4/uart_tx_inst/clk_IBUF_BUFG
    SLICE_X61Y91         FDCE                                         r  pixelColourControl/master_tx_module4/uart_tx_inst/tx_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.141     1.615 f  pixelColourControl/master_tx_module4/uart_tx_inst/tx_busy_reg/Q
                         net (fo=7, routed)           0.113     1.728    pixelColourControl/master_tx_module4/uart_tx_inst/tx_busy
    SLICE_X60Y91         LUT2 (Prop_lut2_I1_O)        0.045     1.773 r  pixelColourControl/master_tx_module4/uart_tx_inst/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.773    pixelColourControl/master_tx_module4/uart_tx_inst_n_4
    SLICE_X60Y91         FDPE                                         r  pixelColourControl/master_tx_module4/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.860     1.988    pixelColourControl/master_tx_module4/clk_IBUF_BUFG
    SLICE_X60Y91         FDPE                                         r  pixelColourControl/master_tx_module4/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X60Y91         FDPE (Hold_fdpe_C_D)         0.120     1.607    pixelColourControl/master_tx_module4/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y77   pixelColourControl/master_rx_module/shift_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y77   pixelColourControl/master_rx_module/shift_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y79   pixelColourControl/master_rx_module/shift_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y80   pixelColourControl/master_rx_module/shift_reg_reg[31]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y77   pixelColourControl/master_rx_module/shift_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y78   pixelColourControl/master_rx_module/shift_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y77   pixelColourControl/master_rx_module/shift_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y79   pixelColourControl/master_rx_module/shift_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y78   pixelColourControl/master_rx_module/shift_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y77   pixelColourControl/master_rx_module/shift_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y77   pixelColourControl/master_rx_module/shift_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y79   pixelColourControl/master_rx_module/shift_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y80   pixelColourControl/master_rx_module/shift_reg_reg[31]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y77   pixelColourControl/master_rx_module/shift_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y77   pixelColourControl/master_rx_module/shift_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y79   pixelColourControl/master_rx_module/shift_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y81   pixelColourControl/master_rx_module2/clk_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y81   pixelColourControl/master_rx_module2/clk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y79   pixelColourControl/master_rx_module2/clk_cnt_reg[1]/C



