mem_b.v,verilog,xil_defaultlib,../../../../PC-PO-VHDL.gen/sources_1/ip/mem_b/sim/mem_b.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
