#!/usr/bin/env python3
# Copyright 2019-2021 ETH Zurich and the DaCe authors. All rights reserved.

import numpy as np

import argparse
import scipy

import dace
from dace.memlet import Memlet

from dace.fpga_testing import xilinx_test, intel_fpga_test
import dace.libraries.blas as blas

from dace.transformation.interstate import FPGATransformSDFG, InlineSDFG
from dace.transformation.dataflow import StreamingMemory
from dace.config import set_temporary


def pure_graph(implementation, dtype, veclen):

    sdfg_name = f"dot_{implementation}_{dtype.ctype}_w{veclen}"
    sdfg = dace.SDFG(sdfg_name)

    state = sdfg.add_state("dot")

    n = dace.symbol("n")
    a = dace.symbol("a")

    vtype = dace.vector(dtype, veclen)

    sdfg.add_array("x", [n / veclen], vtype)
    sdfg.add_array("y", [n / veclen], vtype)
    sdfg.add_array("r", [1], dtype)

    x = state.add_read("x")
    y = state.add_read("y")
    result = state.add_write("r")

    dot_node = blas.Dot("dot")
    dot_node.implementation = implementation
    dot_node.n = n

    state.add_memlet_path(x, dot_node, dst_conn="_x", memlet=Memlet(f"x[0:{n}/{veclen}]"))
    state.add_memlet_path(y, dot_node, dst_conn="_y", memlet=Memlet(f"y[0:{n}/{veclen}]"))
    state.add_memlet_path(dot_node, result, src_conn="_result", memlet=Memlet(f"r[0]"))

    return sdfg


def fpga_graph(implementation, dtype, veclen):
    sdfg = pure_graph(implementation, dtype, veclen)
    sdfg.apply_transformations_repeated([FPGATransformSDFG, InlineSDFG])
    sdfg.expand_library_nodes()
    sdfg.apply_transformations_repeated([InlineSDFG, StreamingMemory], [{}, {"storage": dace.StorageType.FPGA_Local}])
    return sdfg


def run_test(target, size, vector_length):
    if target == "pure":
        sdfg = pure_graph("pure", dace.float32, vector_length)
    elif target == "intel_fpga":
        dace.Config.set("compiler", "fpga", "vendor", value="intel_fpga")
        sdfg = fpga_graph("FPGA_Accumulate", dace.float32, vector_length)
    elif target == "xilinx":
        dace.Config.set("compiler", "fpga", "vendor", value="xilinx")
        sdfg = fpga_graph("FPGA_PartialSums", dace.float32, vector_length)
    else:
        print(f"Unsupported target: {target}")
        exit(-1)

    dot = sdfg.compile()

    x = np.ndarray(size, dtype=np.float32)
    y = np.ndarray(size, dtype=np.float32)
    result = np.ndarray(1, dtype=np.float32)

    x[:] = np.random.rand(size).astype(np.float32)
    y[:] = np.random.rand(size).astype(np.float32)

    result[0] = 0

    dot(x=x, y=y, r=result, n=size)

    ref = scipy.linalg.blas.sdot(x, y)

    diff = abs(result[0] - ref)
    if diff >= 1e-6 * ref:
        raise ValueError("Unexpected result returned from dot product: " "got {}, expected {}".format(result[0], ref))

    return sdfg


def test_dot_pure():
    assert isinstance(run_test("pure", 64, 1), dace.SDFG)


# TODO: Refactor to use assert or return True/False (pytest deprecation of returning non-booleans)
@xilinx_test()
def test_dot_xilinx():
    return run_test("xilinx", 64, 16)


# TODO: Refactor to use assert or return True/False (pytest deprecation of returning non-booleans)
@xilinx_test()
def test_dot_xilinx_decoupled():
    with set_temporary("compiler", "xilinx", "decouple_array_interfaces", value=True):
        return run_test("xilinx", 64, 16)


# TODO: Refactor to use assert or return True/False (pytest deprecation of returning non-booleans)
@intel_fpga_test()
def test_dot_intel_fpga():
    return run_test("intel_fpga", 64, 16)


if __name__ == "__main__":
    parser = argparse.ArgumentParser()
    parser.add_argument("N", type=int, nargs="?", default=64)
    parser.add_argument("--target", dest="target", default="pure")
    parser.add_argument("--vector-length", type=int, default=16)
    args = parser.parse_args()
    size = args.N

    run_test(args.target, size, args.vector_length)
