// Seed: 3668084444
module module_0 (
    output tri id_0
);
  tri0 id_2;
  assign id_0 = id_2;
  parameter id_3 = -1;
  assign id_2 = -1'b0;
  wire id_4, id_5;
  wire id_6;
  logic [7:0][1] id_7;
  wire id_8;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    input supply1 id_2,
    output tri id_3,
    output wor id_4
);
  assign id_3 = 1;
  parameter id_6 = -1;
  tri0 id_7;
  parameter id_8 = 1;
  module_0 modCall_1 (id_1);
  assign modCall_1.type_9 = 0;
  for (id_9 = -1; id_7; id_3 = id_9) begin : LABEL_0
    wire id_10;
  end
  wire id_11;
endmodule
