Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Mar 26 19:43:27 2019
| Host         : DIGITAL-09 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file debounce_top_timing_summary_routed.rpt -rpx debounce_top_timing_summary_routed.rpx
| Design       : debounce_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.890        0.000                      0                  123        0.174        0.000                      0                  123        4.500        0.000                       0                    74  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.890        0.000                      0                  123        0.174        0.000                      0                  123        4.500        0.000                       0                    74  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.890ns  (required time - arrival time)
  Source:                 db1/timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/cs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.828ns (26.868%)  route 2.254ns (73.132%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.719     5.322    db1/CLK
    SLICE_X5Y85          FDRE                                         r  db1/timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  db1/timer_reg[14]/Q
                         net (fo=2, routed)           0.978     6.755    db1/timer_reg[14]
    SLICE_X4Y82          LUT4 (Prop_lut4_I3_O)        0.124     6.879 r  db1/cs[1]_i_6/O
                         net (fo=1, routed)           0.859     7.738    db1/cs[1]_i_6_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I3_O)        0.124     7.862 f  db1/cs[1]_i_2/O
                         net (fo=2, routed)           0.417     8.279    db1/cs[1]_i_2_n_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I0_O)        0.124     8.403 r  db1/cs[0]_i_1/O
                         net (fo=1, routed)           0.000     8.403    db1/cs[0]_i_1_n_0
    SLICE_X4Y85          FDRE                                         r  db1/cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.598    15.021    db1/CLK
    SLICE_X4Y85          FDRE                                         r  db1/cs_reg[0]/C
                         clock pessimism              0.279    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X4Y85          FDRE (Setup_fdre_C_D)        0.029    15.293    db1/cs_reg[0]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -8.403    
  -------------------------------------------------------------------
                         slack                                  6.890    

Slack (MET) :             6.942ns  (required time - arrival time)
  Source:                 db1/timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/cs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 0.822ns (26.725%)  route 2.254ns (73.274%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.719     5.322    db1/CLK
    SLICE_X5Y85          FDRE                                         r  db1/timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  db1/timer_reg[14]/Q
                         net (fo=2, routed)           0.978     6.755    db1/timer_reg[14]
    SLICE_X4Y82          LUT4 (Prop_lut4_I3_O)        0.124     6.879 f  db1/cs[1]_i_6/O
                         net (fo=1, routed)           0.859     7.738    db1/cs[1]_i_6_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I3_O)        0.124     7.862 r  db1/cs[1]_i_2/O
                         net (fo=2, routed)           0.417     8.279    db1/cs[1]_i_2_n_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I2_O)        0.118     8.397 r  db1/cs[1]_i_1/O
                         net (fo=1, routed)           0.000     8.397    db1/cs[1]_i_1_n_0
    SLICE_X4Y85          FDRE                                         r  db1/cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.598    15.021    db1/CLK
    SLICE_X4Y85          FDRE                                         r  db1/cs_reg[1]/C
                         clock pessimism              0.279    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X4Y85          FDRE (Setup_fdre_C_D)        0.075    15.339    db1/cs_reg[1]
  -------------------------------------------------------------------
                         required time                         15.339    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                  6.942    

Slack (MET) :             7.120ns  (required time - arrival time)
  Source:                 db1/cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.629ns  (logic 0.718ns (27.307%)  route 1.911ns (72.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.719     5.322    db1/CLK
    SLICE_X4Y85          FDRE                                         r  db1/cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.419     5.741 r  db1/cs_reg[1]/Q
                         net (fo=4, routed)           0.831     6.572    db1/Q[0]
    SLICE_X3Y85          LUT2 (Prop_lut2_I0_O)        0.299     6.871 r  db1/counter[0]_i_1/O
                         net (fo=16, routed)          1.081     7.951    db1_n_0
    SLICE_X2Y80          FDRE                                         r  counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.594    15.017    clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X2Y80          FDRE (Setup_fdre_C_CE)      -0.169    15.071    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                  7.120    

Slack (MET) :             7.120ns  (required time - arrival time)
  Source:                 db1/cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.629ns  (logic 0.718ns (27.307%)  route 1.911ns (72.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.719     5.322    db1/CLK
    SLICE_X4Y85          FDRE                                         r  db1/cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.419     5.741 r  db1/cs_reg[1]/Q
                         net (fo=4, routed)           0.831     6.572    db1/Q[0]
    SLICE_X3Y85          LUT2 (Prop_lut2_I0_O)        0.299     6.871 r  db1/counter[0]_i_1/O
                         net (fo=16, routed)          1.081     7.951    db1_n_0
    SLICE_X2Y80          FDRE                                         r  counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.594    15.017    clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X2Y80          FDRE (Setup_fdre_C_CE)      -0.169    15.071    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                  7.120    

Slack (MET) :             7.120ns  (required time - arrival time)
  Source:                 db1/cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.629ns  (logic 0.718ns (27.307%)  route 1.911ns (72.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.719     5.322    db1/CLK
    SLICE_X4Y85          FDRE                                         r  db1/cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.419     5.741 r  db1/cs_reg[1]/Q
                         net (fo=4, routed)           0.831     6.572    db1/Q[0]
    SLICE_X3Y85          LUT2 (Prop_lut2_I0_O)        0.299     6.871 r  db1/counter[0]_i_1/O
                         net (fo=16, routed)          1.081     7.951    db1_n_0
    SLICE_X2Y80          FDRE                                         r  counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.594    15.017    clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X2Y80          FDRE (Setup_fdre_C_CE)      -0.169    15.071    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                  7.120    

Slack (MET) :             7.120ns  (required time - arrival time)
  Source:                 db1/cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.629ns  (logic 0.718ns (27.307%)  route 1.911ns (72.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.719     5.322    db1/CLK
    SLICE_X4Y85          FDRE                                         r  db1/cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.419     5.741 r  db1/cs_reg[1]/Q
                         net (fo=4, routed)           0.831     6.572    db1/Q[0]
    SLICE_X3Y85          LUT2 (Prop_lut2_I0_O)        0.299     6.871 r  db1/counter[0]_i_1/O
                         net (fo=16, routed)          1.081     7.951    db1_n_0
    SLICE_X2Y80          FDRE                                         r  counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.594    15.017    clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X2Y80          FDRE (Setup_fdre_C_CE)      -0.169    15.071    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                  7.120    

Slack (MET) :             7.262ns  (required time - arrival time)
  Source:                 db1/cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.718ns (28.853%)  route 1.770ns (71.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.719     5.322    db1/CLK
    SLICE_X4Y85          FDRE                                         r  db1/cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.419     5.741 r  db1/cs_reg[1]/Q
                         net (fo=4, routed)           0.831     6.572    db1/Q[0]
    SLICE_X3Y85          LUT2 (Prop_lut2_I0_O)        0.299     6.871 r  db1/counter[0]_i_1/O
                         net (fo=16, routed)          0.940     7.810    db1_n_0
    SLICE_X2Y81          FDRE                                         r  counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.595    15.018    clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X2Y81          FDRE (Setup_fdre_C_CE)      -0.169    15.072    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                          -7.810    
  -------------------------------------------------------------------
                         slack                                  7.262    

Slack (MET) :             7.262ns  (required time - arrival time)
  Source:                 db1/cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.718ns (28.853%)  route 1.770ns (71.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.719     5.322    db1/CLK
    SLICE_X4Y85          FDRE                                         r  db1/cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.419     5.741 r  db1/cs_reg[1]/Q
                         net (fo=4, routed)           0.831     6.572    db1/Q[0]
    SLICE_X3Y85          LUT2 (Prop_lut2_I0_O)        0.299     6.871 r  db1/counter[0]_i_1/O
                         net (fo=16, routed)          0.940     7.810    db1_n_0
    SLICE_X2Y81          FDRE                                         r  counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.595    15.018    clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X2Y81          FDRE (Setup_fdre_C_CE)      -0.169    15.072    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                          -7.810    
  -------------------------------------------------------------------
                         slack                                  7.262    

Slack (MET) :             7.262ns  (required time - arrival time)
  Source:                 db1/cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.718ns (28.853%)  route 1.770ns (71.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.719     5.322    db1/CLK
    SLICE_X4Y85          FDRE                                         r  db1/cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.419     5.741 r  db1/cs_reg[1]/Q
                         net (fo=4, routed)           0.831     6.572    db1/Q[0]
    SLICE_X3Y85          LUT2 (Prop_lut2_I0_O)        0.299     6.871 r  db1/counter[0]_i_1/O
                         net (fo=16, routed)          0.940     7.810    db1_n_0
    SLICE_X2Y81          FDRE                                         r  counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.595    15.018    clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X2Y81          FDRE (Setup_fdre_C_CE)      -0.169    15.072    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                          -7.810    
  -------------------------------------------------------------------
                         slack                                  7.262    

Slack (MET) :             7.262ns  (required time - arrival time)
  Source:                 db1/cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.718ns (28.853%)  route 1.770ns (71.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.719     5.322    db1/CLK
    SLICE_X4Y85          FDRE                                         r  db1/cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.419     5.741 r  db1/cs_reg[1]/Q
                         net (fo=4, routed)           0.831     6.572    db1/Q[0]
    SLICE_X3Y85          LUT2 (Prop_lut2_I0_O)        0.299     6.871 r  db1/counter[0]_i_1/O
                         net (fo=16, routed)          0.940     7.810    db1_n_0
    SLICE_X2Y81          FDRE                                         r  counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.595    15.018    clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  counter_reg[7]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X2Y81          FDRE (Setup_fdre_C_CE)      -0.169    15.072    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                          -7.810    
  -------------------------------------------------------------------
                         slack                                  7.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 btn1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.759%)  route 0.137ns (49.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  btn1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  btn1_reg/Q
                         net (fo=2, routed)           0.137     1.797    btn1
    SLICE_X4Y84          FDRE                                         r  btn2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.868     2.033    clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  btn2_reg/C
                         clock pessimism             -0.479     1.553    
    SLICE_X4Y84          FDRE (Hold_fdre_C_D)         0.070     1.623    btn2_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ssc1/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc1/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.598     1.517    ssc1/CLK
    SLICE_X1Y82          FDRE                                         r  ssc1/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ssc1/q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.767    ssc1/q_reg_n_0_[3]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  ssc1/q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    ssc1/q_reg[0]_i_1_n_4
    SLICE_X1Y82          FDRE                                         r  ssc1/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.869     2.034    ssc1/CLK
    SLICE_X1Y82          FDRE                                         r  ssc1/q_reg[3]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    ssc1/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ssc1/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc1/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.599     1.518    ssc1/CLK
    SLICE_X1Y83          FDRE                                         r  ssc1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ssc1/q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.768    ssc1/q_reg_n_0_[7]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  ssc1/q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    ssc1/q_reg[4]_i_1_n_4
    SLICE_X1Y83          FDRE                                         r  ssc1/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.870     2.035    ssc1/CLK
    SLICE_X1Y83          FDRE                                         r  ssc1/q_reg[7]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    ssc1/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ssc1/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc1/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.600     1.519    ssc1/CLK
    SLICE_X1Y84          FDRE                                         r  ssc1/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  ssc1/q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.769    ssc1/q_reg_n_0_[11]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  ssc1/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    ssc1/q_reg[8]_i_1_n_4
    SLICE_X1Y84          FDRE                                         r  ssc1/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.871     2.036    ssc1/CLK
    SLICE_X1Y84          FDRE                                         r  ssc1/q_reg[11]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    ssc1/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ssc1/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc1/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.599     1.518    ssc1/CLK
    SLICE_X1Y83          FDRE                                         r  ssc1/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ssc1/q_reg[4]/Q
                         net (fo=1, routed)           0.105     1.765    ssc1/q_reg_n_0_[4]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.880 r  ssc1/q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.880    ssc1/q_reg[4]_i_1_n_7
    SLICE_X1Y83          FDRE                                         r  ssc1/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.870     2.035    ssc1/CLK
    SLICE_X1Y83          FDRE                                         r  ssc1/q_reg[4]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    ssc1/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ssc1/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc1/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.600     1.519    ssc1/CLK
    SLICE_X1Y84          FDRE                                         r  ssc1/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  ssc1/q_reg[8]/Q
                         net (fo=1, routed)           0.105     1.766    ssc1/q_reg_n_0_[8]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.881 r  ssc1/q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.881    ssc1/q_reg[8]_i_1_n_7
    SLICE_X1Y84          FDRE                                         r  ssc1/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.871     2.036    ssc1/CLK
    SLICE_X1Y84          FDRE                                         r  ssc1/q_reg[8]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    ssc1/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ssc1/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc1/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.600     1.519    ssc1/CLK
    SLICE_X1Y85          FDRE                                         r  ssc1/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  ssc1/q_reg[12]/Q
                         net (fo=1, routed)           0.105     1.766    ssc1/q_reg_n_0_[12]
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.881 r  ssc1/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.881    ssc1/q_reg[12]_i_1_n_7
    SLICE_X1Y85          FDRE                                         r  ssc1/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.872     2.037    ssc1/CLK
    SLICE_X1Y85          FDRE                                         r  ssc1/q_reg[12]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.105     1.624    ssc1/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ssc1/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc1/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.600     1.519    ssc1/CLK
    SLICE_X1Y84          FDRE                                         r  ssc1/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  ssc1/q_reg[10]/Q
                         net (fo=1, routed)           0.109     1.770    ssc1/q_reg_n_0_[10]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.881 r  ssc1/q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.881    ssc1/q_reg[8]_i_1_n_5
    SLICE_X1Y84          FDRE                                         r  ssc1/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.871     2.036    ssc1/CLK
    SLICE_X1Y84          FDRE                                         r  ssc1/q_reg[10]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    ssc1/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 db1/timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/timer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.597     1.516    db1/CLK
    SLICE_X5Y82          FDRE                                         r  db1/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  db1/timer_reg[3]/Q
                         net (fo=2, routed)           0.117     1.775    db1/timer_reg[3]
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  db1/timer_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.883    db1/timer_reg[0]_i_2_n_4
    SLICE_X5Y82          FDRE                                         r  db1/timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.866     2.031    db1/CLK
    SLICE_X5Y82          FDRE                                         r  db1/timer_reg[3]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X5Y82          FDRE (Hold_fdre_C_D)         0.105     1.621    db1/timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 db1/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/timer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.598     1.517    db1/CLK
    SLICE_X5Y83          FDRE                                         r  db1/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  db1/timer_reg[7]/Q
                         net (fo=2, routed)           0.119     1.778    db1/timer_reg[7]
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  db1/timer_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    db1/timer_reg[4]_i_1_n_4
    SLICE_X5Y83          FDRE                                         r  db1/timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.867     2.032    db1/CLK
    SLICE_X5Y83          FDRE                                         r  db1/timer_reg[7]/C
                         clock pessimism             -0.514     1.517    
    SLICE_X5Y83          FDRE (Hold_fdre_C_D)         0.105     1.622    db1/timer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     btn1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y84     btn2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     counterB_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y82     counterB_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y82     counterB_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     counterB_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     counterB_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     counterB_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     counterB_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     btn2_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     counterB_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     counterB_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     counterB_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     counterB_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     db1/timer_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     btn1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     btn2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     counterB_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     counterB_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     counterB_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     counterB_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     counter_reg[15]/C



