$date
	Sun Oct 23 04:18:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#779749
b1100 !
1"
#779750
b1100 &
b1100 %
1$
#779751
0"
#779754
b110 &
b110 %
#779758
b11 &
b11 %
#779762
b1010 &
b1010 %
#779766
b101 &
b101 %
#779770
b10000 &
b10000 %
#779774
b1000 &
b1000 %
#779778
b100 &
b100 %
#779782
b10 &
b10 %
#779786
b1 &
b1 %
1#
#779790
b0 &
0#
b0 %
0$
#1844361
b10100 !
1"
#1844362
b10100 &
b10100 %
1$
#1844363
0"
#1844366
b1010 &
b1010 %
#1844370
b101 &
b101 %
#1844374
b10000 &
b10000 %
#1844378
b1000 &
b1000 %
#1844382
b100 &
b100 %
#1844386
b10 &
b10 %
#1844390
b1 &
1#
b1 %
#1844394
b0 &
b0 %
0#
0$
#2771453
b11100 !
1"
#2771454
b11100 &
b11100 %
1$
#2771455
0"
#2771458
b1110 &
b1110 %
#2771462
b111 &
b111 %
#2771466
b10110 &
b10110 %
#2771470
b1011 &
b1011 %
#2771474
b100010 &
b100010 %
#2771478
b10001 &
b10001 %
#2771482
b110100 &
b110100 %
#2771486
b11010 &
b11010 %
#2771490
b1101 &
b1101 %
#2771494
b101000 &
b101000 %
#2771498
b10100 &
b10100 %
#2771502
b1010 &
b1010 %
#2771506
b101 &
b101 %
#2771510
b10000 &
b10000 %
#2771514
b1000 &
b1000 %
#2771518
b100 &
b100 %
#2771522
b10 &
b10 %
#2771526
b1 &
1#
b1 %
#2771530
b0 &
b0 %
0#
0$
#4500012
