

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Thu Apr 15 12:43:03 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       45|       45|  0.450 us|  0.450 us|   46|   46|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1479|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|    1650|   1233|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    219|    -|
|Register         |        -|    -|     323|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|    1973|   2931|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       1|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fsub_32ns_32ns_32_5_full_dsp_1_U1  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |srem_10s_11ns_9_14_seq_1_U4        |srem_10s_11ns_9_14_seq_1        |        0|   0|  142|   73|    0|
    |srem_3s_10ns_10_7_seq_1_U5         |srem_3s_10ns_10_7_seq_1         |        0|   0|  130|   63|    0|
    |udiv_1ns_64ns_1_5_seq_1_U3         |udiv_1ns_64ns_1_5_seq_1         |        0|   0|  779|  469|    0|
    |udiv_32s_11ns_23_36_seq_1_U2       |udiv_32s_11ns_23_36_seq_1       |        0|   0|  394|  238|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   2| 1650| 1233|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln20_fu_305_p2      |         +|   0|  0|   14|           9|           8|
    |add_ln22_fu_541_p2      |         +|   0|  0|   32|          32|           1|
    |add_ln341_1_fu_189_p2   |         +|   0|  0|   14|           9|           8|
    |add_ln341_fu_353_p2     |         +|   0|  0|   14|           9|           8|
    |grp_fu_510_p1           |         +|   0|  0|   13|          10|           8|
    |ap_return               |         -|   0|  0|   32|          32|          32|
    |result_V_2_fu_282_p2    |         -|   0|  0|   15|           1|           8|
    |sub_ln1311_1_fu_203_p2  |         -|   0|  0|   15|           7|           8|
    |sub_ln1311_fu_367_p2    |         -|   0|  0|   15|           7|           8|
    |sub_ln17_fu_452_p2      |         -|   0|  0|   71|           9|          64|
    |sub_ln18_fu_473_p2      |         -|   0|  0|   14|           1|           9|
    |icmp_ln16_fu_446_p2     |      icmp|   0|  0|   18|          32|           2|
    |icmp_ln21_fu_315_p2     |      icmp|   0|  0|   18|          32|           7|
    |r_V_2_fu_241_p2         |      lshr|   0|  0|  163|          55|          55|
    |r_V_fu_405_p2           |      lshr|   0|  0|  363|         111|         111|
    |grp_fu_329_p10          |    select|   0|  0|   10|           1|          10|
    |grp_fu_491_p1           |    select|   0|  0|   10|           1|          10|
    |result_V_fu_295_p3      |    select|   0|  0|    8|           1|           8|
    |ush_1_fu_213_p3         |    select|   0|  0|    9|           1|           9|
    |ush_fu_377_p3           |    select|   0|  0|    9|           1|           9|
    |val_1_fu_275_p3         |    select|   0|  0|    8|           1|           8|
    |val_fu_439_p3           |    select|   0|  0|   64|           1|          64|
    |r_V_1_fu_411_p2         |       shl|   0|  0|  363|         111|         111|
    |r_V_3_fu_247_p2         |       shl|   0|  0|  163|          55|          55|
    |result_2_fu_528_p2      |       xor|   0|  0|   24|          24|          24|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0| 1479|         553|         645|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------+-----+-----------+-----+-----------+
    |     Name     | LUT | Input Size| Bits| Total Bits|
    +--------------+-----+-----------+-----+-----------+
    |ap_NS_fsm     |  205|         47|    1|         47|
    |p_4_address0  |   14|          3|    4|         12|
    +--------------+-----+-----------+-----+-----------+
    |Total         |  219|         50|    5|         59|
    +--------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |  46|   0|   46|          0|
    |data_V_reg_573      |  32|   0|   32|          0|
    |dc_reg_568          |  32|   0|   32|          0|
    |icmp_ln16_reg_638   |   1|   0|    1|          0|
    |isNeg_1_reg_583     |   1|   0|    1|          0|
    |isNeg_reg_623       |   1|   0|    1|          0|
    |p_4_load_reg_558    |  32|   0|   32|          0|
    |result_2_reg_678    |  24|   0|   24|          0|
    |result_V_2_reg_598  |   8|   0|    8|          0|
    |srem_ln18_reg_668   |   9|   0|    9|          0|
    |sub_ln17_reg_643    |  64|   0|   64|          0|
    |tmp_10_reg_618      |  23|   0|   23|          0|
    |tmp_12_reg_578      |  23|   0|   23|          0|
    |udiv_ln16_reg_653   |   1|   0|    1|          0|
    |ush_1_reg_588       |   9|   0|    9|          0|
    |ush_reg_628         |   9|   0|    9|          0|
    |val_1_reg_593       |   8|   0|    8|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 323|   0|  323|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_return      |  out|   32|  ap_ctrl_hs|           fn1|  return value|
|p              |   in|   64|     ap_none|             p|        scalar|
|p_4_address0   |  out|    4|   ap_memory|           p_4|         array|
|p_4_ce0        |  out|    1|   ap_memory|           p_4|         array|
|p_4_q0         |   in|   32|   ap_memory|           p_4|         array|
|p_6            |   in|   32|     ap_none|           p_6|        scalar|
|p_9            |   in|    8|     ap_none|           p_9|        scalar|
|p_13_address0  |  out|    3|   ap_memory|          p_13|         array|
|p_13_ce0       |  out|    1|   ap_memory|          p_13|         array|
|p_13_q0        |   in|   32|   ap_memory|          p_13|         array|
+---------------+-----+-----+------------+--------------+--------------+

