  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir 
INFO: [HLS 200-2006] Changing directory to /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=../src/IDCT8.cpp' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct8-compile.cfg(19)
INFO: [HLS 200-10] Adding design file '/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/src/IDCT8.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=../src/transform_coeffs.h' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct8-compile.cfg(20)
INFO: [HLS 200-10] Adding design file '/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/src/transform_coeffs.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=IDCT8' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct8-compile.cfg(21)
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct8-compile.cfg(16)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying ini 'part=xczu9eg-ffvb1156-2-e' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct8-compile.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct8-compile.cfg(17)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1.95 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.05 seconds; current allocated memory: 909.285 MB.
INFO: [HLS 200-10] Analyzing design file 'src/IDCT8.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.17 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.48 seconds; current allocated memory: 911.586 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 39,808 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,598 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,776 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,767 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,744 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,629 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,629 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,629 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,629 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,620 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,439 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,285 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,165 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,165 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,173 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,177 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'CLIP3(ap_int<32>, ap_int<32>, ap_int<32>)' into 'IDCT8B16(ap_int<32>*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>)' (src/IDCT8.cpp:108:17)
INFO: [HLS 214-131] Inlining function 'CLIP3(ap_int<32>, ap_int<32>, ap_int<32>)' into 'INV_MATMUL_8(ap_int<32> const*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32> const (*) [8])' (src/IDCT8.cpp:32:18)
INFO: [HLS 214-131] Inlining function 'INV_MATMUL_8(ap_int<32> const*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32> const (*) [8])' into 'IDCT8B8(ap_int<32>*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>)' (src/IDCT8.cpp:67:5)
INFO: [HLS 214-131] Inlining function 'CLIP3(ap_int<32>, ap_int<32>, ap_int<32>)' into 'IDCT8B4(ap_int<32>*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>)' (src/IDCT8.cpp:62:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_275_6' is marked as complete unroll implied by the pipeline pragma (src/IDCT8.cpp:275:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_282_7' is marked as complete unroll implied by the pipeline pragma (src/IDCT8.cpp:282:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_255_4' is marked as complete unroll implied by the pipeline pragma (src/IDCT8.cpp:255:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_262_5' is marked as complete unroll implied by the pipeline pragma (src/IDCT8.cpp:262:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_236_2' is marked as complete unroll implied by the pipeline pragma (src/IDCT8.cpp:236:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_243_3' is marked as complete unroll implied by the pipeline pragma (src/IDCT8.cpp:243:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_21_1' is marked as complete unroll implied by the pipeline pragma (src/IDCT8.cpp:21:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_24_2' is marked as complete unroll implied by the pipeline pragma (src/IDCT8.cpp:24:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_83_1' is marked as complete unroll implied by the pipeline pragma (src/IDCT8.cpp:83:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_275_6' (src/IDCT8.cpp:275:20) in function 'IDCT8' completely with a factor of 4 (src/IDCT8.cpp:187:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_282_7' (src/IDCT8.cpp:282:31) in function 'IDCT8' completely with a factor of 4 (src/IDCT8.cpp:187:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_255_4' (src/IDCT8.cpp:255:20) in function 'IDCT8' completely with a factor of 8 (src/IDCT8.cpp:187:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_262_5' (src/IDCT8.cpp:262:31) in function 'IDCT8' completely with a factor of 8 (src/IDCT8.cpp:187:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_236_2' (src/IDCT8.cpp:236:20) in function 'IDCT8' completely with a factor of 16 (src/IDCT8.cpp:187:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_243_3' (src/IDCT8.cpp:243:31) in function 'IDCT8' completely with a factor of 16 (src/IDCT8.cpp:187:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_21_1' (src/IDCT8.cpp:21:22) in function 'IDCT8B8' completely with a factor of 8 (src/IDCT8.cpp:66:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_2' (src/IDCT8.cpp:24:26) in function 'IDCT8B8' completely with a factor of 8 (src/IDCT8.cpp:66:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_1' (src/IDCT8.cpp:83:22) in function 'IDCT8B16' completely with a factor of 5 (src/IDCT8.cpp:70:0)
INFO: [HLS 214-178] Inlining function 'IDCT8B4(ap_int<32>*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>)' into 'IDCT8' (src/IDCT8.cpp:187:0)
INFO: [HLS 214-248] Applying array_partition to 'in_data': Complete partitioning on dimension 1. (src/IDCT8.cpp:231:24)
INFO: [HLS 214-248] Applying array_partition to 'out_data': Complete partitioning on dimension 1. (src/IDCT8.cpp:232:24)
INFO: [HLS 214-248] Applying array_partition to 'in_data35': Complete partitioning on dimension 1. (src/IDCT8.cpp:250:24)
INFO: [HLS 214-248] Applying array_partition to 'out_data36': Complete partitioning on dimension 1. (src/IDCT8.cpp:251:24)
INFO: [HLS 214-364] Automatically inlining function 'IDCT8B8(ap_int<32>*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>)' to improve effectiveness of pipeline pragma in function 'IDCT8' (src/IDCT8.cpp:260:13)
INFO: [HLS 214-364] Automatically inlining function 'IDCT8B16(ap_int<32>*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>)' to improve effectiveness of pipeline pragma in function 'IDCT8' (src/IDCT8.cpp:241:13)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 512 in loop 'VITIS_LOOP_202_1'(src/IDCT8.cpp:202:20) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/IDCT8.cpp:202:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 512 in loop 'VITIS_LOOP_202_1'(src/IDCT8.cpp:202:20) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/IDCT8.cpp:202:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.12 seconds. CPU system time: 0.22 seconds. Elapsed time: 6.79 seconds; current allocated memory: 913.609 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 913.609 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 916.262 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 917.262 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/IDCT8.cpp:238:15) to (src/IDCT8.cpp:249:9) in function 'IDCT8'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 943.836 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 952.336 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'IDCT8' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDCT8_Pipeline_VITIS_LOOP_202_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_202_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_202_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 964.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 964.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDCT8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 964.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 964.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDCT8_Pipeline_VITIS_LOOP_202_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'IDCT8_Pipeline_VITIS_LOOP_202_1' pipeline 'VITIS_LOOP_202_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT8_Pipeline_VITIS_LOOP_202_1/m_axi_gmem0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT8_Pipeline_VITIS_LOOP_202_1/m_axi_gmem0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT8_Pipeline_VITIS_LOOP_202_1/m_axi_gmem0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT8_Pipeline_VITIS_LOOP_202_1/m_axi_gmem0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT8_Pipeline_VITIS_LOOP_202_1/m_axi_gmem0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT8_Pipeline_VITIS_LOOP_202_1/m_axi_gmem0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT8_Pipeline_VITIS_LOOP_202_1/m_axi_gmem0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT8_Pipeline_VITIS_LOOP_202_1/m_axi_gmem0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT8_Pipeline_VITIS_LOOP_202_1/m_axi_gmem0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT8_Pipeline_VITIS_LOOP_202_1/m_axi_gmem0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT8_Pipeline_VITIS_LOOP_202_1/m_axi_gmem0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT8_Pipeline_VITIS_LOOP_202_1/m_axi_gmem0_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT8_Pipeline_VITIS_LOOP_202_1/m_axi_gmem1_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT8_Pipeline_VITIS_LOOP_202_1/m_axi_gmem1_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT8_Pipeline_VITIS_LOOP_202_1/m_axi_gmem1_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT8_Pipeline_VITIS_LOOP_202_1/m_axi_gmem1_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT8_Pipeline_VITIS_LOOP_202_1/m_axi_gmem1_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT8_Pipeline_VITIS_LOOP_202_1/m_axi_gmem1_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT8_Pipeline_VITIS_LOOP_202_1/m_axi_gmem1_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT8_Pipeline_VITIS_LOOP_202_1/m_axi_gmem1_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT8_Pipeline_VITIS_LOOP_202_1/m_axi_gmem1_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT8_Pipeline_VITIS_LOOP_202_1/m_axi_gmem1_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT8_Pipeline_VITIS_LOOP_202_1/m_axi_gmem1_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT8_Pipeline_VITIS_LOOP_202_1/m_axi_gmem1_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT8_Pipeline_VITIS_LOOP_202_1/m_axi_gmem1_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7s_39_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8s_32_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8s_39_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8s_40_1_1': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDCT8_Pipeline_VITIS_LOOP_202_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 970.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDCT8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT8/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT8/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT8/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT8/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT8/block_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT8/sIn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT8/size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT8/shift' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT8/oMin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT8/oMax' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'IDCT8' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'in_r', 'out_r', 'block_size', 'sIn', 'size', 'shift', 'oMin', 'oMax' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDCT8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1001.465 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1001.465 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1015.352 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for IDCT8.
INFO: [VLOG 209-307] Generating Verilog RTL for IDCT8.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-112] Total CPU user time: 10.48 seconds. Total CPU system time: 0.82 seconds. Total elapsed time: 15.64 seconds; peak allocated memory: 1015.352 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 19s
