// kernel_system_sys_description_rom.v

// Generated using ACDS version 16.1 196

`timescale 1 ps / 1 ps
module kernel_system_sys_description_rom (
		input  wire        clk,           //   clk0.clk
		input  wire        rst_n,         // reset0.reset_n
		input  wire [4:0]  address,       //     s0.address
		output wire [63:0] readdata,      //       .readdata
		input  wire        read,          //       .read
		output wire        readdatavalid  //       .readdatavalid
	);

	acl_rom_module #(
		.INIT_FILE     ("sys_description.hex"),
		.ADDRESS_WIDTH (5),
		.DATA_WIDTH    (64),
		.FAMILY        ("Arria 10")
	) sys_description_rom (
		.clk           (clk),           //   clk0.clk
		.rst_n         (rst_n),         // reset0.reset_n
		.address       (address),       //     s0.address
		.readdata      (readdata),      //       .readdata
		.read          (read),          //       .read
		.readdatavalid (readdatavalid)  //       .readdatavalid
	);

endmodule
