\hypertarget{struct_s_a_i___block___type_def}{}\section{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def Struct Reference}
\label{struct_s_a_i___block___type_def}\index{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_a_i___block___type_def_a8935f3f22c733c1cb5a05cecf3cfa38c}{C\+R1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_a_i___block___type_def_ad9976416e6199c8c1f7bcdabe20e4bd2}{C\+R2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_a_i___block___type_def_a56001d4b130f392c99dde9a06379af96}{F\+R\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_a_i___block___type_def_aaef957d89b76c3fa2c09ff61ee0db11d}{S\+L\+O\+TR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_a_i___block___type_def_aefcc864961c2bb0465e2ced3bd8b4a14}{I\+MR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_a_i___block___type_def_ad1505a32bdca9a2f8da708c7372cdafc}{SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_a_i___block___type_def_a52dffdfbe572129cc142023f3daeeffe}{C\+L\+R\+FR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_a_i___block___type_def_a9217ce4fb1e7e16dc0ead8523a6c045a}{DR}
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}!C\+L\+R\+FR@{C\+L\+R\+FR}}
\index{C\+L\+R\+FR@{C\+L\+R\+FR}!S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+L\+R\+FR}{CLRFR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def\+::\+C\+L\+R\+FR}\hypertarget{struct_s_a_i___block___type_def_a52dffdfbe572129cc142023f3daeeffe}{}\label{struct_s_a_i___block___type_def_a52dffdfbe572129cc142023f3daeeffe}
S\+AI block x clear flag register, Address offset\+: 0x1C \index{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}!C\+R1@{C\+R1}}
\index{C\+R1@{C\+R1}!S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+R1}{CR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def\+::\+C\+R1}\hypertarget{struct_s_a_i___block___type_def_a8935f3f22c733c1cb5a05cecf3cfa38c}{}\label{struct_s_a_i___block___type_def_a8935f3f22c733c1cb5a05cecf3cfa38c}
S\+AI block x configuration register 1, Address offset\+: 0x04 \index{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}!C\+R2@{C\+R2}}
\index{C\+R2@{C\+R2}!S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+R2}{CR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def\+::\+C\+R2}\hypertarget{struct_s_a_i___block___type_def_ad9976416e6199c8c1f7bcdabe20e4bd2}{}\label{struct_s_a_i___block___type_def_ad9976416e6199c8c1f7bcdabe20e4bd2}
S\+AI block x configuration register 2, Address offset\+: 0x08 \index{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{DR}{DR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def\+::\+DR}\hypertarget{struct_s_a_i___block___type_def_a9217ce4fb1e7e16dc0ead8523a6c045a}{}\label{struct_s_a_i___block___type_def_a9217ce4fb1e7e16dc0ead8523a6c045a}
S\+AI block x data register, Address offset\+: 0x20 \index{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}!F\+R\+CR@{F\+R\+CR}}
\index{F\+R\+CR@{F\+R\+CR}!S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+R\+CR}{FRCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def\+::\+F\+R\+CR}\hypertarget{struct_s_a_i___block___type_def_a56001d4b130f392c99dde9a06379af96}{}\label{struct_s_a_i___block___type_def_a56001d4b130f392c99dde9a06379af96}
S\+AI block x frame configuration register, Address offset\+: 0x0C \index{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}!I\+MR@{I\+MR}}
\index{I\+MR@{I\+MR}!S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+MR}{IMR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def\+::\+I\+MR}\hypertarget{struct_s_a_i___block___type_def_aefcc864961c2bb0465e2ced3bd8b4a14}{}\label{struct_s_a_i___block___type_def_aefcc864961c2bb0465e2ced3bd8b4a14}
S\+AI block x interrupt mask register, Address offset\+: 0x14 \index{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}!S\+L\+O\+TR@{S\+L\+O\+TR}}
\index{S\+L\+O\+TR@{S\+L\+O\+TR}!S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+L\+O\+TR}{SLOTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def\+::\+S\+L\+O\+TR}\hypertarget{struct_s_a_i___block___type_def_aaef957d89b76c3fa2c09ff61ee0db11d}{}\label{struct_s_a_i___block___type_def_aaef957d89b76c3fa2c09ff61ee0db11d}
S\+AI block x slot register, Address offset\+: 0x10 \index{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{SR}{SR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def\+::\+SR}\hypertarget{struct_s_a_i___block___type_def_ad1505a32bdca9a2f8da708c7372cdafc}{}\label{struct_s_a_i___block___type_def_ad1505a32bdca9a2f8da708c7372cdafc}
S\+AI block x status register, Address offset\+: 0x18 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}\end{DoxyCompactItemize}
