--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/mnt/storage/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 4 -n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s700an,fgg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock SEL<0> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
D_OUT<0>    |    7.770(F)|D_OUT_not0001     |   0.000|
D_OUT<1>    |    8.047(F)|D_OUT_not0001     |   0.000|
D_OUT<2>    |    7.770(F)|D_OUT_not0001     |   0.000|
D_OUT<3>    |    8.047(F)|D_OUT_not0001     |   0.000|
D_OUT<4>    |    7.595(F)|D_OUT_not0001     |   0.000|
D_OUT<5>    |    8.038(F)|D_OUT_not0001     |   0.000|
D_OUT<6>    |    8.136(F)|D_OUT_not0001     |   0.000|
D_OUT<7>    |    8.038(F)|D_OUT_not0001     |   0.000|
------------+------------+------------------+--------+

Clock SEL<1> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
D_OUT<0>    |    7.421(F)|D_OUT_not0001     |   0.000|
D_OUT<1>    |    7.698(F)|D_OUT_not0001     |   0.000|
D_OUT<2>    |    7.421(F)|D_OUT_not0001     |   0.000|
D_OUT<3>    |    7.698(F)|D_OUT_not0001     |   0.000|
D_OUT<4>    |    7.246(F)|D_OUT_not0001     |   0.000|
D_OUT<5>    |    7.689(F)|D_OUT_not0001     |   0.000|
D_OUT<6>    |    7.787(F)|D_OUT_not0001     |   0.000|
D_OUT<7>    |    7.689(F)|D_OUT_not0001     |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.480|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SEL<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SEL<0>         |         |         |    3.711|    7.109|
SEL<1>         |         |         |    3.284|    7.109|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SEL<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SEL<0>         |         |         |    3.837|    7.109|
SEL<1>         |         |         |    3.410|    7.109|
---------------+---------+---------+---------+---------+


Analysis completed Tue Nov 26 15:23:32 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 384 MB



