================================================================================ 
Commit: e7be3554bf945ac5342f125b20d5889bce8a612d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:32:00 2024 +0530 
-------------------------------------------------------------------------------- 
Added Doxygen folder and License file

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/.gitignore
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore

================================================================================ 
Commit: c21690a0d5e75344c3c524931df359d671f9b4d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:23:22 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_4053_83

Hsd-es-id: N/A"
Original commit date: Mon Mar 18 21:08:11 2024 -0700
Original commit hash: 517ddab21cec2b86f61fad5676423db08300d74d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c5ab4650d7bfbefcea21e8e5468f258a9d6bbea6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:23:20 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.14.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Mar 18 16:27:03 2024 -0700
Change-Id: Id87bbddf7de60f5ee30e3a4b46e719bf1c62b14e
Original commit hash: 96b0992ca288fec5fa16ceaa0fa99e29c416f2ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 74efec892962f1002fc79315bc8954cb24181c56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:23:18 2024 +0530 
-------------------------------------------------------------------------------- 
Add SFENCE before MEM CFG lock/done & before saving MC CR values

[Feature Description]
Currently, DPR_HOSTBRIDGE_CFG.LOCK isn't being set
before the BIOS mrc wrapper sets the mem config
done bit. This is due to the MRC utilizing
MOVDIRI allowing out of order CR accesses. SFENCE
is needed to order store operations to ensure
memory ordering. Additionally, only MRC CR writes
should utilize MOVDIRI so we have switched back to
MMIO writes at the end of MrcNormalMode.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019624099
Original commit date: Mon Mar 18 08:36:55 2024 -0700
Change-Id: I4a527f32802630856070525abf8cb7aeec4b9729
Original commit hash: 7f41c2bbfd8d6e2f8a4e57da5a9ed8f77caadba7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLibSample.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 5462d184fe319cfbe6da4a392db7e410929a974e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:23:16 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_4053_82

Hsd-es-id: N/A"
Original commit date: Tue Mar 12 22:49:54 2024 -0700
Original commit hash: ab16db6fd867cdbc108caa8b68e636c8c9cb30a0

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: dc6fef4b9d4f2573eb1bccfcccad72b19399eb3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:23:14 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Enable MIPI VTIO Support for Secure Biometrics feature by default"

Tue Mar 12 11:35:58 2024 +0530
Original commit date: Tue Mar 12 11:35:58 2024 +0530
Original commit hash: 2f09ef74edbbb345ffeb4d71b34ce9d67c8b12c9

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/VtioFeaturePkg/VtioSetup/VtioSetup.inf
Features/Security/VtioFeaturePkg/VtioSetup/VtioSetupStrings.uni
Features/Security/VtioFeaturePkg/VtioSetup/VtioSetupVfr.vfr
MeteorLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: 2adf83901493d8d863654ea7039188fac6dc3e97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:23:12 2024 +0530 
-------------------------------------------------------------------------------- 
External Build fails to generated BIOS

[Issue Description]
Build error due to Offset misalignment/overlapping

[Resolution]
Corrected the offset

Package/Module:
MeteorlakeBoardPkg

[Impacted Platform]
ALL

Original commit date: Mon Mar 11 18:35:31 2024 +0530
Change-Id: I182728e4eaec2f26d72ba4d7277af6beebdb31da
Original commit hash: b5c1c8dfed68faaa830106c0d9cd92655376b339

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl

================================================================================ 
Commit: fc6aa814c64af8e7c1809128e0ba5cac8eaa9f13 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:23:10 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_4053_81

Hsd-es-id: N/A"
Original commit date: Mon Mar 11 06:08:16 2024 +0000
Original commit hash: a15190a20c232b752583382a37d63d45b8df88d5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 594dd7dfebbcbf0ac35e9ec83c8c47b1607cda3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:23:08 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O] Incorrect Soundwire controller configuration when Multilane enabled

[Issue Description]
Unable to enumerate soundwire codec at SNDW#0, when enabled
soundwire multilane (3 lanes or 4 lanes) in BIOS UI.

[Resolution]
BIOS code have to set a sndw lane mask that indicates how many
lanes shall be used for each of the sndw links.

Package/Module:
ClientOneSiliconPkg/Fru/MtlPch
ClientOneSiliconPkg/Fru/MtlSoc
MeteorLakePlatSamplePkg/Setup
ClientOneSiliconPkg/IpBlock/

[Impacted Platform]
MTL, ARL

Hsd-es-id: 18036681081
Original commit date: Thu Feb 1 11:55:02 2024 +0100
Change-Id: Ia0d08b72a21a333459d1d7ffd14375b33985524e
Original commit hash: 59fceb9c93f4a76ac3d31a5f982028a5046e9a67

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchHdaAcpi.c
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchHda.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchNvs.asl
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/MtlPchNvsAreaDef.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/MtlSocHda.asl
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocHobs.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchHdaAcpi.c
ClientOneSiliconPkg/IpBlock/Hda/AcpiTables/HdaSoundWireCtrl.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchConfigHob.h
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 929a6a5aa92f4ce072304747746cf4a97c1dffa6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:23:06 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.14.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Mar 7 09:39:31 2024 -0800
Change-Id: Ica02755952e2b32eaafcffde519feb3b531d3cd2
Original commit hash: c9760db307df8f386d415726932f35601755ad78

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a1f5c9ec0b549b7d8138f2126ff1cf281129a862 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:23:04 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.28

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Mar 7 09:39:09 2024 -0800
Change-Id: Ia8fee0c9fa27e856a22f29ee02fbdbbacf46b67e
Original commit hash: 7d5dc5aae8b43710033b56e02c5aff00ee376be8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b13048c1c7779b66e38520f08156bf0d92ffd0cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:23:02 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.27

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 20:41:31 2024 -0800
Change-Id: Ie13174eb7f5966983cea67f23fafdf187536200d
Original commit hash: ea0748fb35ea67250ad5bb84180d820a7df74d37

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7766849dd686efa454faddb30d478df9b23a7179 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:23:00 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.26

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:49:23 2024 -0800
Change-Id: Ib407f60ca87acd946211df40b1fdcec3cfa8aeb5
Original commit hash: bd9e99dc41bbe3508ba0c219f8ea792df360ff53

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1d06ef11023f5efdcd636c2f17687456cd10cebd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:22:58 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.25

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:48:34 2024 -0800
Change-Id: I2bed30105633176c408c7f0d76fa0556bbe07362
Original commit hash: 2093b278beaacd6cea44bf64f385ab02dce1859c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7ebeac779dc92e7d3e09c7e2bd479aaf8bbeb659 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:22:56 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Set TLFSMCount=2 for the DDRPHY PLL

[Feature Description]
MRC must set TLFSMCount=2 for the DDRPHY PLL

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019541008
Original commit date: Fri Feb 9 18:24:06 2024 -0800
Change-Id: I712af338a47b738f5f65438e7f853524a9f892c5
Original commit hash: 5f1fc9f353685a1af5a2d9564458d48935491016

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: a9edf837a142379c428ddf9c2d68f748e2eee24a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:22:54 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.24

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:46:51 2024 -0800
Change-Id: I72d381b3d71da02d0f1adff6384bdfb244798ae3
Original commit hash: 450ec808cf93d70002bfb3bc2ca8ce29813ba2fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4c4e1a207eb0126ebae8e6ceac326bebd7da5df9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:22:52 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL/ARL] Recommend ARLH LP5 8400 MRC, set AuxClk ratio to 124

[Feature Description]
This is setting AuxClk ratio to 124 for 8400 data rate.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019538433
Original commit date: Thu Feb 29 14:34:47 2024 -0800
Change-Id: If7c95116544e54c7b7cb20e2a1cb2c38f68928fb
Original commit hash: 14a49ca52d0d86b42b6abec2d7c48db3ab2aac0f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 6a45542687992c218c61c10458c165648d16ecea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:22:49 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.23

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:46:22 2024 -0800
Change-Id: I838345daecce82954b08569e35e74b7fd46f8d28
Original commit hash: 1c6f8b8cac6cc00e792365cbedcac9cdbf32f1f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 55df7dc0e9a4fc93870b845f2f81d383a1efe61d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:22:46 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL | ARL | DDR5] Extend knob tREFI to 32 bits

[Feature Description]
tREFI register field can support up to 131071.
vendors report that big tREFI value can improve
both write and read bandwidth.

Current tREFI knob supports only 16 bits.
Add a new tREFI32 to replace old tREFI. Its
max value is set to 131071.

Package/Module: ClientOneSiliconPkg, MeteorLakeFspPkg,
MeteorLakePlatSamplePkg, MeteorLakePlatSamplePkg

[Impacted Platform]
MTL-S DDR5 OC.

Hsd-es-id: 15015177352
Original commit date: Fri Jan 19 14:55:12 2024 +0800
Change-Id: I8723ee948af33acb763d3e9ca9fb4a4b814d401e
Original commit hash: 97e9584e59d4e34a497c820831d38cfe19b286c7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/Include/MemInfoHob.h
ClientOneSiliconPkg/Include/Protocol/MemInfo.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: e604c153e99be49e93c6d819203aa5bb74d2c65c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:22:42 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.22

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:45:50 2024 -0800
Change-Id: I000a5dec22bbd263435b93a9aea65ef36dc24c68
Original commit hash: a350598b096c78ec4d4509974fca7e059e15c8c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6be2aec993d2cf2c302701038da74768df59c95c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:22:38 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL | OC ] Improve memtest result when OC is enabled

[Feature Description]
1) Need disable periodic comp when OC is enabled.
2) Need disable OpportunisticRead.
3) Change initial TxVref to 78% when SODIMM 2SPC board
is used.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ARL-S, ARL-HX OC.

Hsd-es-id: 16023388779
Original commit date: Mon Feb 26 10:22:56 2024 +0800
Change-Id: I7bc4fb2bcda62efb5013f6fd4296bf96afa27d11
Original commit hash: 411a6ba68240e72d5ad39a3be5644e53d0ad39fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 1ecee573e0b18a11a2f430b2beb078c8d87666bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:22:34 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.21

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:45:25 2024 -0800
Change-Id: Ib270e3fb352fd10860ac7f93dd473cafe55bc955
Original commit hash: 2068eb307f0857fc465404c08c9d4ad5f0e35f29

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3c71d8681e10f12c84a17f94cbd5e1793489a966 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:22:32 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Adding Mrc Version to RMT and BDAT Structs

[Feature Description]
The bit fields already existed in the bdat structure, we just
need to populate them with the Mrc Version for tracking purposes

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 14021496161
Original commit date: Wed Jan 24 17:16:14 2024 -0800
Change-Id: I987c4d3a4d89f5c24d81ef2ba266cbd3d655bc4d
Original commit hash: 809609fb14944de0f1bfaaad52f6581cbe2a6b28

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c

================================================================================ 
Commit: ff1e1f8a824069a9ee7b5a5a69a56fbf24de158b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:22:29 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.20

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:44:57 2024 -0800
Change-Id: I54f7bcd54a71e142a16320858ed7355eac6b1d53
Original commit hash: 896f71f9c6dd23b962bdd0a6c9e6ef914344b3df

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9fbfc375279e829c93440cbb4bff74970ee7ca68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:22:26 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-H MTL-U | LP5] Use MMIO Writes for DQ7 drive

[Feature Description]
Usage of the MOVDIRI instruction was causing a race condition in
early command training. Even with M/SFENCE instructions, the race
condition persisted. The DQ7 driving for LP5 during ECT was identified
as the problem area where the race condition occurred. As a temporary
fix, the DQ7 driving will go back to using the EDK2 MMIO write
function. Also adds the appropriate NASM prefix since MOVDIRI adds It
as a dependency.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-H/U

Hsd-es-id: 22019419310
Original commit date: Tue Jan 30 08:51:17 2024 -0800
Change-Id: If18dccf123557d6b5aaf883e389674cdc049bceb
Original commit hash: 4adc9851b68593d73bfd8d7275820f7d87f2e8e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: ca987dc1cd19ca7b7eb91b811504fdb3380f359a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:22:23 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.19

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:44:27 2024 -0800
Change-Id: I58c7df27fbf9264a5ec435c0afc45c970aeeb1bd
Original commit hash: 07ec04d395212c17ece5a35f2b30683ac19dc42e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3415787b09b78b8a50665cb1486ca66a37675fcf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:22:19 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-M MTL-S | DDR5 LP5] MOVDIRI Instruction Register Write ...

[Feature Description]
(1) MRC must use the MOVDIRI instruction to perform 32 bit MCHBAR
register writes.

Additional Changes:
Removed assembly files that are no longer used in the build process.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018584432
Original commit date: Mon Jul 17 16:36:41 2023 -0700
Change-Id: I06bfc770ab7072ff4a691b667276da9531840e57
Original commit hash: 616a161cee01e1a94d971f729c7e975c83e99993

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.S
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.nasm
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLibSample.c

================================================================================ 
Commit: ff88c6b882b5105bcccddb63a8ccb9a4e6c887fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:22:14 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.18

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:43:54 2024 -0800
Change-Id: I625dd745f6ebcdcc76aaa1f935e967cc91537db7
Original commit hash: 9dbb3ce68b92ebaaa02739b19ae21b7c65f81aaa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 562c844b6ce14c3d1518608f32e005c379fac719 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:22:11 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.17

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:43:27 2024 -0800
Change-Id: I01ce1d16ab4bf9dc730e23e3296288133ae4aefa
Original commit hash: b19f10c632e8ecf996f95464652696fdb550c981

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7663575ad3295774ed3b4d0b9375395e47822d5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:22:09 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | LP5 DDR5] UWTC TxVref OEMx

[Feature Description]
Unmatched Write Time Centering isn't always
passing using the default TxVref values. EV has
found that shifting txvref in either direction
by 6 produces more consistent passing results.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019506293
Original commit date: Wed Feb 21 09:54:27 2024 -0800
Change-Id: I6384915dc57de6eeb8096ce282867f5e4ffba403
Original commit hash: 3c645047da54fdefc13fb1515b98c7db7940c00e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 80e82c2d72218f7f942cd68a4787cc82a8beeb60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:22:06 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.16

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:43:01 2024 -0800
Change-Id: I4cd89309eb537ad239376aca9ecbed7728cbdde3
Original commit hash: c7e5d5c50667a3558f25ac9ced80a056ac7876eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6e7cf0587a4be06ea7d84e6693425ac91a6399d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:22:03 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | LP5] Downbin Vendor 8400 DIMMS

[Feature Description]
Validation has noted issues with Vendor LP5 DIMMS
rated for 8400. For now, these DIMMS need to be
downbinned to 7467 in order to pass regressions.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,U,H

Hsd-es-id: 22019513052
Original commit date: Thu Feb 22 10:20:47 2024 -0800
Change-Id: I6166d01004590e43c5a5cee01f5b98e806609e30
Original commit hash: a62ee26d2edab0d3698f4e69d600b63f6acffeb5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c

================================================================================ 
Commit: 0d4e7cfc030b98260c4a258c8f1e56f75ab310cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:22:01 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.15

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:42:34 2024 -0800
Change-Id: I9467fbd2f6d12e38bdfbafc90a46ccc1fdc299eb
Original commit hash: 916aa008a62f2a2e62a4a78b53686f345b0b3964

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8f6f5ebb85225d5bdc9b77a892da36161a092416 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:21:58 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.14

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:42:09 2024 -0800
Change-Id: If35668254e37ed4109009da55bd1fa60f81eb411
Original commit hash: 84a8093f0a83dbc7fbffbb5413ab5d9c6f80a6dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2e6e82a4b07f0206e7fea88d624e231c8de39c83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:21:55 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.13

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:41:44 2024 -0800
Change-Id: I7e7a8871786562caf2806d395a92bbcfcc310573
Original commit hash: 98d82339590815e35f707e53b1a3b863b262993c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1b3d7d2b400536837e33b8dcaa4b7adfc9a284ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:21:53 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Early Write Timing Centering 2D fail on ECC byte

[Issue Description]
Early WrTc2D fail due to no margin on ECC byte
Early RdMpr2D checking invalid bits on ECC byte

[Resolution]
This is due to MAX_BITS (8) is being loop but ECC byte only has 4 bits
When looping MAX_BITS, should check available bit using MrcBitExist
Whereas CPGC for ECC bytes, check only first 4 bits

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15015240324
Original commit date: Fri Jan 26 17:02:18 2024 +0800
Change-Id: Ifdf956b4fa508f5b484ac1151885437ee379158c
Original commit hash: eece48c626c54c0d3cc6ea7539585ff32836ba3c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 2b7d77dbd8aa98441c901c53b4bcb0c69bd1ff35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:21:51 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.12

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:41:16 2024 -0800
Change-Id: Iacd314057851e93fc74f76588b28325dd785a7f0
Original commit hash: 078a6a7ddcb7607dd62d3075b9136f450aa64725

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f97a84ad95780da60350ee907dc69c5a7bd7daee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:21:47 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-P | LP5] Enable 8400G4 as max freq

[Feature Description]
MRC must set 8400G4 POR as max freq

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ARL-P

Hsd-es-id: 22019492346
Original commit date: Thu Feb 22 14:43:50 2024 -0800
Change-Id: Ia4465c222dc449c6d9d26804062e30723524afcc
Original commit hash: 3830ca3c9db25517a6e6ef7da80721c94fb78ea9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 914252f953eb10cb41c3ba987ce4579ebefd3692 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:21:44 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.11

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:40:50 2024 -0800
Change-Id: I3b9f550de749069419f7c76f8bb5d9b9e92a9d39
Original commit hash: a4602e89391a72560c938392c03d88a78d820994

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cef5aff841edc12828e75a776752598c8e7f547c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:21:41 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-P | DDR5 LP5] Enable max freq and update SAGV table to POR

[Feature Description]
Enable max frequency on ARL DDR5/LP5 and update the SAGV tables as per
ARL MemSS spec.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ARL-H

Hsd-es-id: 22019492324
Original commit date: Fri Feb 16 22:49:36 2024 -0800
Change-Id: Ifd9d13602a995fdaf18b1a5e6bdd08f3d72b54c3
Original commit hash: 5b1dfd99299cc0ad629759d4ab0f404dbdcf7bf3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 1418a00aef7b9e13195686b9c5a06c610531733c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:21:39 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.10

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:40:16 2024 -0800
Change-Id: I6f88550a0e52f695226e6b16c7fba56eb9ba971b
Original commit hash: 9aa4cdf038a2b94d9b7e9900e7bd9fb226c7c89a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b9123f0d6fc3c1d58f489af44c226834c37a5fac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:21:37 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-P | DDR5 LP5] Update CPUID for ARROWLAKE_MOBILE_Z0

[Feature Description]
Update MRC ARL-H CPUID for
CPUID_FULL_FAMILY_MODEL_ARROWLAKE_MOBILE_Z0

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ARL-H

Hsd-es-id: 22019498292
Original commit date: Fri Feb 16 17:30:54 2024 -0800
Change-Id: Id15edef9998145ef266857c7d9071b725ea33cf0
Original commit hash: 283e2233e1c4d773679d674ecc9490ee69a99a2c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 9dd0787b2fbf48cae9ee91f32cd8ea6018beb3be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:21:34 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 23 12:49:36 2024 -0800
Change-Id: I61b8c3015dd771c580ddaa6e560a87fe6e586ccc
Original commit hash: 2894a9a0b033036103b4557949639c6135294428

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 35204dec16375705a832c9d4e1ae25284c4fd03c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:21:32 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL | LP5] MTL LP5 Guardband for VccIo/VccClk

[Issue Description]
The 40mV guardbands for datarate 5600 and above would cause some LV
LVR output voltages higher than pre-Si target.

[Resolution]
Add a 85mV guardband for LP5

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22019462650
Original commit date: Thu Feb 8 10:59:08 2024 -0800
Change-Id: I6f5ad1ae3293e89c79cdc0cae2cec5b7e333688c
Original commit hash: d4cda5d999b1508f8a6f3c97bda920d28be5984c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 11e7a04519bd31cb5d66c06b01f01b5fa82e91bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:21:30 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 23 12:49:11 2024 -0800
Change-Id: I879665931482b4ec65a17218a1d81ba3c17269a4
Original commit hash: 03c7463c7aaf109727a4219de1a89500af8a9402

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4a2feef6a70ad41af056b3a13edbf5313ff41dfa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:21:28 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Add RefPi4XOver FSM run at target VccSA...

[Feature Description]
While doing the 1D RefPi sweep at Vmin and Vmax,
run the RefPi4XOver FSM at local voltage before doing the sweep.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019404819
Original commit date: Mon Jan 22 19:25:58 2024 -0800
Change-Id: Ib5a957716f9e57b95e8bcf4412cae4a9ea7093d0
Original commit hash: 1357dcdb12adf1da91e14b4c07be82c73e23028e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: cbf6766a3673540c2928e56a1ed7da90818d73d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:21:27 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 23 12:48:45 2024 -0800
Change-Id: Id30e2982139fdf5e31f32db9140b181e7e19c44d
Original commit hash: 982d1bf1f20537e8128e0fed3f50aebb96a6641c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d6c3d149a619b265fd47a9c50e9d1a1356b62d39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:21:25 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] PerBit ReadMPR to resolve Unmatch Timing Centering

[Issue Description]
Unmathcing Write Timing Centering Failures were due to
per-byte Read MPR and could cause the eye to be too small.

[Resolution]
Change Read MPR to per bit

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019352966
Original commit date: Thu Jan 18 13:13:26 2024 -0800
Change-Id: I0115a4ce88b7e10cd8ea1d404856be3c79c7d150
Original commit hash: 5383e3563d27089e12244633ba664ac33dade134

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h

================================================================================ 
Commit: 0b1ebc502d87d260a71cd95fee6e7a0625863c97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:21:22 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 23 12:44:58 2024 -0800
Change-Id: Ic10d78d426ac2aec1bdf785f12d3529be2c8e037
Original commit hash: be7be71e71e1d96eccf09684b55407c7c8be9818

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0afd1527871cc5561f50c08c416f0da23e3dcc53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:21:19 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5 LP5] Add 2R feedback to REFPI training sweeps

[Feature Description]
Updated RefPi & RefPi4Xover Offset sweeps to utilize feedback from all
ranks in the channel instead of just rank 0.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
U, H

Hsd-es-id: 22019367852
Original commit date: Tue Jan 9 17:34:32 2024 -0800
Change-Id: Ia1bdd581c5c66e21cd87c2c8b033ad513913127b
Original commit hash: 8f8f3df6ce11d0534688b3ff63e8daf36271229c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: d596c12d1592e37f7822e86234a86729e510bbb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:21:16 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 23 12:44:13 2024 -0800
Change-Id: Ib06cc7e6af862a23a906ca92ba2231dafaf35f08
Original commit hash: ec6effe6e14840bcb8fef33d9a704524732f5d83

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 496805c9fe380a28fc5187a19f01d06e6fdddd5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:21:13 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] RefPi RMT CMOS option for adjusting RefPiOffset to detected edge

[Feature Description]
Updated RefPi RMT to adjust RefPiOffset to detected edge via CMOS option

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H

Hsd-es-id: 22019221427
Original commit date: Mon Dec 18 15:01:26 2023 -0800
Change-Id: Ie98fc480146c66fc7156b9fef10ff9d1d53c7e84
Original commit hash: 86ddd1bec5e538c5ec87da56b988b3e63b882ef2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterfaceGlobalTypes.h

================================================================================ 
Commit: 1a0c3eb2522376837c36be26769489f9ba8b5f88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:21:10 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 23 12:43:45 2024 -0800
Change-Id: Ib31ccb3cc1cf08f17f054029a43360ed61cc4711
Original commit hash: 13186b9d5246737651c29999fe9bafd9d91313e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 171ec70d3019541016a6174ce113815a04db875a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:21:08 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] RefPi Optimization flow update for training Vboot

[Feature Description]
Updated RefPi Optimization to train at Vboot first with multiple
iterations and removed the multiple iterations at the end of the flow
Also added RefPiOffset 1D sweep at Vmin and Vmax

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H

Hsd-es-id: 22019221673
Original commit date: Mon Dec 18 15:56:09 2023 -0800
Change-Id: I3a4edc2e976211263ebbaf18941be69466c6d316
Original commit hash: bf6cc986dd96e0d301108e63a175caa4cdd88c56

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: ca3bf1273499697abc6af1a37bcea9cddc146ebf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:21:06 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 23 12:43:09 2024 -0800
Change-Id: I3ec6bf6286c5fe93a5cedfbf646c3bf18d11053d
Original commit hash: fdc2db5d99625e9cd5ee5eceb95739ac884c7386

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dab6a3ab6b6d1f78e3446a8c8c330b369ff46b38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:21:04 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Update RefPiOffset sweep w/ 4-tick stepsize

[Feature Description]
Updated MrcRefPiFunctionalTraining1D sweep to default to a stepsize of
4 when RefPiOffset and 2 when RefPi4XoverOffset.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H

Hsd-es-id: 22019221229
Original commit date: Mon Dec 18 14:36:42 2023 -0800
Change-Id: I58b72268229afc786f9c9579f458de421fc562e4
Original commit hash: b137993a0deef6eda228e0c0eabaf43c9cfbd886

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 77fa34f6ade842704993129a8d7e2753bcecd04e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:21:02 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 23 12:41:21 2024 -0800
Change-Id: I77607ea70c582e15922c046db9d07f4a0a96fc7c
Original commit hash: e9aa35e9f69bcfdd702e891072b926a66e84595e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 83f8fb512846c2c16801d27f674c7685444ad2c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:21:00 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] RefPi 2D DLL Reset & Relocation

[Feature Description]
- Added Jedec Reset to end of RefPi Optimization flow.
- Added a DLL reset at the start of every Jedec Reset in the
RefPi Optimization flow.
- Relocated the RefPi Optimization to run after Comp Optimization

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019189735
Original commit date: Thu Dec 7 15:30:28 2023 -0800
Change-Id: I3eab5d40f3db4fdbbb7c468016ce94bbb62dd0da
Original commit hash: bca510b13afa1d4d0a4d772f998cc7bf33d4bfd3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 0f71478314f53656804fb9684d282d887ccf13f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:20:58 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 9 14:55:33 2024 -0800
Change-Id: I8b0cb906ea98ff199c78709fd616136eaaed2f8a
Original commit hash: 9ce4af1364a7a897a3464718824d6937d67c00be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5ca104a4b79b166a8faa802cda022ae817a3e586 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:20:54 2024 +0530 
-------------------------------------------------------------------------------- 
Implement RefPi4Xover Vmin TempCo based on Data Curve Fit Equation

[Feature Description]
Implemented an updated RefPi4Xover Vmin Temperature Coefficient
based on two variable curve fit equation for data collected on
post-silicon platforms. The temperature coefficient is now calculated
based on QCLK Frequency and VccSa Voltage.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019169206
Original commit date: Wed Nov 22 17:04:59 2023 -0800
Change-Id: I4b13af276c33575a5a2dc7941bb79ab5f0d2808e
Original commit hash: 08b1ea3b78a23b64b5ea3de8335823584b703ce9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 4bba6f6062db2686dc56132659daee418b7c1b55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:20:50 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] RefPi Optimization Functional Training

[Feature Description]
Updated RePi Calibration Optimization to RefPi4XoverOffset edges found
on system through 1D sweeps of this parameters.

RefPiOffset static edge calculations are still used for final RefPi
setting calculations.

The the range of RefPiOffset and RePi4XoverOffset settings are
individually tested at VccSa Vmin and Vmax using a 2D sweep. The 2D
sweep consists of:
1. Outer 1D sweep which finds the left\right edges for a given RefPi
parameter. The parameter is either RefPiOffset or RefPi4XoverOffset
2. Inner 1D sweep which runs a CPGC point test at each
Write Leveling Timing offset between -28 and +28 in steps of 4.
Write Leveling is TxDq & TxDqs on DDR5, TxDq and WCK on LP5.

On LP5, the MC CKE is toggled during the RefPi register writes in the
RefPiOffset and RefPi4XoverOffset 1D sweeps to force a WCK sync.

Additional Changes:
- Split 1D sweeps into separate phase and run with Vboot RefPi settings
to avoid speckles seen when the RefPi FSM is run at Vmax.
- Added Unit Tests for new helper functions
- Use 3tCK read preamble for 3200

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019169206
Original commit date: Mon Oct 9 01:27:36 2023 -0700
Change-Id: Id70f8f81ca4487d70f9389cbee2c73fab8f5b1b5
Original commit hash: ab0d48198082d3b3c67a9694bc48901db9f39864

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h

================================================================================ 
Commit: 152ee2eff9d2bc7ed9dde119caf437bf8e229cbb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:20:46 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] RefPi RMT

[Feature Description]
Added RefPiOffset and RefPi4XoverOffset 2D sweeps to RMT.

The range of RefPiOffset and RePi4XoverOffset settings are
individually tested at VccSa Vmin and Vmax using a 2D sweep.
The final margin reported is the composite result of the eye
seen at Vmax and Vmin plus the max (worst case) calculated guardband
for the system temperature.

The 2D sweep consists of:
1. Outer loop that sweeps the RefPi param (RefPiOffset or
RefPi4XoverOffset) across the range of register values as an offset
to the programmed setting. The sweep is done in steps of 2.
This sweep modifies the offset values in the following partitions:
- CCC
- Data
- VTT
On LP5, the MC CKE is toggled during the RefPi register writes in the
RefPiOffset and RefPi4XoverOffset 1D sweeps to force a WCK sync.

2. An inner loop that runs a CPGC point test at a range of
Write Leveling offsets from -28 to +28 from the trained values in
steps of 4.
Write Leveling consists of TxDq and TxDqs (or WCK for LP5)

Added BDAT Schema 6C support to publish RefPi RMT results.

Added CMOS option (0xE1) to adjust the RefPi4XoverOffset based on the
closest edge (where positive number is how much inside the eye to adjust
by and negative number is how much outside the eye to adjust by)
Example:
Closest Edge is -30:
CMOS option is -2 then RefPi4XoverOffset is adjusted by -32.
Closest Edge is +30:
CMOS option is +2 then RefPi4XoverOffset is adjusted by +28.

Additional Changes:
- Fixed bug in VTT Partition GetSet Multicast. These GetSet enumerators
were implement using the "Strobe" GetSet argument which is always
limited to the maximum number of bytes on a channel. On LP5 this was
always limited to 2 causing only 2 of the 4 VTT partition instances
to be updated when GetSet multicast was used.
- RefPi\RefPi4Xover Offset 1D sweeps return results assuming the
passing region can wrap around.
- Added MrcPrintf support for string printing with left justify and
right justify padding.
- Added LP5 Write Leveling (WCK) margin to RMT.
- Added Unit Tests for new helper functions
- Updated LocalStub to support VccSa request re-try.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019169206
Original commit date: Mon Oct 9 01:27:36 2023 -0700
Change-Id: Ibd2e336195dbcc310b51c92bf87d693d8ce2fd50
Original commit hash: 558ac7bff13707011a4002e140edef6e693254d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcRmtData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommonPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 42742baa5910b4e47c4b0d260c35ae3a0858ef89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:20:42 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Feb 8 23:41:38 2024 -0800
Change-Id: I4a85990a94079edad4f80124a24faf93306196fa
Original commit hash: 5a3362d4b9d59072ba1883ddb9bded74caa1993f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ca96a9465623e3c23865ad90df8e38f2a0ebe561 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:20:38 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.12.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Feb 8 23:41:30 2024 -0800
Change-Id: I5ed5988dac575bf0e5beefe4a11df86899a47078
Original commit hash: 40eb9f8feab4cabc63caf42f116e0b7691a90fd1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c582983f2a7749fec8660176466a55dede448c6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:20:33 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.11.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Feb 8 23:39:45 2024 -0800
Change-Id: Ib11a25ba26c4dbfd2570bd9d02c636f2d86025d1
Original commit hash: e6a4e757baca42bf49d4ce0ca1e435dfc06a1b61

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5547d361c654aa440e15a9d2e09a25120a275761 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:20:29 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.10.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 17:47:53 2024 +0800
Change-Id: Ib1b46b6d087b61e1c3b1497df4c45b554dd97599
Original commit hash: 81f593fa2b3c830c0507e37cafcc3fc5fb36ffe4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d5455f363e9ea0ebe0efdf6bc5e7abf9d4cfa11c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:20:25 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.15

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 17:29:56 2024 +0800
Change-Id: I286921a0fe228a03096d43350b13338c2cb7c6cb
Original commit hash: fc01850091f56f56bb10a64bb008d6b79cf7d22a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c0ebaa938123bcf4a44edc4aab4af8caa305af25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:20:20 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Change Group B RttCs, RttCk to 60 ohms for 1DPC 2R CUDIMM

[Feature Description]
Change Group B RttCs & RttCk to 60 ohms for > 5600 to get balance and
margin improvement in CMDVREF in 6400G2G4 UDIMM

Update 1DPC 2R UDIMM B0+ SAGV to relies on POR/DIMM Frequency

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15015281063
Original commit date: Fri Feb 2 16:40:18 2024 +0800
Change-Id: I084de092a6828e2d865f62eff1d9ea476832dbbf
Original commit hash: 9b406625f7831eb711ac06030ffaa88bbc9f95a9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 53cf81ace8cc40c5075ca79022083a2997a94857 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:20:16 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.14

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 17:29:42 2024 +0800
Change-Id: Iff7b5023de714a6bd67fef0cb5134360bb303792
Original commit hash: 58644f8389571db79ec0af827ee8c85a3ac2edfc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5c5bd67c57a1376d2f664d14af4d56c6032ed4ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:20:13 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Change RttNomWr to 0 & RttPark value to 60 ohms

[Feature Description]
For 1DPC 2R SODIMM:
To gain good margins in RxDqsDelay, set RttPark to 60 ohms and
also set RttNomWr to 0 as we use ODT matrix disable.
This will be using the same Odt Table as UDIMM

Update ARL-HX B0+ 1DPC 2R Frequency to 3200G4 5600G4 5200G2 5600G2

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15015280946
Original commit date: Fri Feb 2 16:21:42 2024 +0800
Change-Id: Ia81d6c5e72171f538297b784377be7e9c6fae7ab
Original commit hash: 905fa07fab5515d07fce529a2bd5f4f2592ec89b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 6e072124535f934ba3430a56a738835aa8984124 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:20:10 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.13

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 17:29:27 2024 +0800
Change-Id: Ia04095a9357633e0688a5209b0abca54e8784ca9
Original commit hash: 278c471508d2540c5ae540abc6caaf9b5bf1aa12

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d73ee60ff864617994bfa5e66aa94150e4a2fdfa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:20:07 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-HX | DDR5] Sodimm SAGV point update and Safe mode removal

[Feature Description]
1. Update Default SAGV Points for SODIMM B0+:
2DPC 0R1R 3200G4 4400G4 4000G2 4400G4
2DPC 0R2R 3200G4 4400G4 4000G2 4400G4
2DPC 1R1R 3200G4 4400G4 4000G2 4400G4
2DPC 2R2R 3200G4 4000G4 4000G2 4000G4
2. DDR safemode for Hx to be the same as S: 0x1C0 -> 0x080

Additional changes:
Limit freqmax to 4400 for 2DPC (1R1R or 2R2R)

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15015278065
Original commit date: Thu Feb 1 18:11:27 2024 +0800
Change-Id: I116e998e71b0eff9077bbadf16018b25cb62432f
Original commit hash: ecfd897af86093406ebc18a15ccaa8f64b2c2759

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: dcb94ebee5453cb64f442fbeecf7fa68b566eb1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:20:05 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.12

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 17:29:12 2024 +0800
Change-Id: Icad6184b0a6be6daaf3e19a76db616c57e3f28b7
Original commit hash: 5a2bff4b2908f6710561ecadfc3e20b43a9bf20d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6ac2353471e0b128c46594248f0a329879f30b74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:20:03 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Fix Margin Failed at VT

[Feature Description]
1. ODT Matrix disabled for 2DPC SODIMM
2. New ODT table added for SODIMM 2DPC (B0+) and A-die 2DPC (B0+).
3. RttCa Group A is change to 0 for 1R1R.
4. Add new SOC DFE table for SODIMM 2DPC B0+.
5. Use B0 UDIMM 2DPC RCOMP table for SODIMM 2DPC.
6. 4R SoC DFE initialized per rank for A/M die
7. DIMM ODT training is enabled for 4R A/M-die now with
DimmOdtParkNomTraining sweep disabled.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15015273910
Original commit date: Wed Jan 31 16:52:49 2024 +0800
Change-Id: Ib0ab8eaf43ddd1085c9d868edb3ec6b11e391e17
Original commit hash: 40c0d78618d472bbb85d7ec3f3693e6f4f1c6862

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosserPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 148eb6be952ed88ab5664912b0b89d3dbe02a459 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:20:00 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.11

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 14:21:44 2024 +0800
Change-Id: Iea7f6b6948c6bbb06353a01363940ccb9c23a70c
Original commit hash: e0e54c96d4df62ea451ca7d840d41e889ea14a92

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 902cde5d0acf9b91d368b6f55873840179d4a2e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:19:58 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-S | DDR5]SAGV Save TxVrefDq.

[Issue Description]
Vendor specific check was not saved to apply to other sagv points.
This check must be saved/restored for the vendor fix to apply
properly.

[Resolution]
Added member to the SPD static structure. This new structure member is
saved/restored in the relevant SPD static save/restore functions.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019415164
Original commit date: Mon Jan 29 08:35:03 2024 -0800
Change-Id: Icfcc36b35f2b86db6ef88e79725723650cbd4c9c
Original commit hash: 290b0c3a0e74c793e7437ba1039c63ddbebcc239

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h

================================================================================ 
Commit: 24605c389220fc05d2d094ab32848c827fce6f35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:19:56 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.10

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 14:21:12 2024 +0800
Change-Id: I30d82a566c7826b0d80bf09a412d8a9f55224c8a
Original commit hash: a0a899db335b331e001d3183530a6d96b7357766

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 98bd0f974089e44598b37a882825338231907a7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:19:54 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-S MTL-M | DDR5]Optimize Vendor TxVrefDq

[Feature Description]
Adjust the initial TX vref dq value to 72% only for vendor
specific changes. This change has been shown to mitigate
unmatched write centering failures via the vendors tests.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019289844
Original commit date: Thu Jan 25 14:56:03 2024 -0800
Change-Id: I8f10ddc9a13b3595d631128c45280f8686d82580
Original commit hash: 45ac7665c57b9c7d0a4725c33d07ed3f010cb91a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 4663a53aaf9dcfbe28aaf422650e72578372cf43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:19:51 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 14:20:55 2024 +0800
Change-Id: If2429153ebc3bb6637647089858db1efe16748a2
Original commit hash: a4179d8fa0f23aa040f97ad6c66a9f8a8c2ef592

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8621df0e805b354f01941cc58cc2bf4b4cc98d57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:19:49 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] MRC change the setting method for Force DLL Reset...

[Feature Description]
MRC code change the Toggle Force DLL Reset from using GetSet Mode to
write the register bit field using direct register access.

The reason for this change is because when running with SAGV Disabled
at any frequency higher than 5600-G2/G4 or with SAGV Enabled and
setting all points to same frequencies higher than 5600-G2/G4
the InitVref (RxVref) cache values get corrupted during
"Read Voltage Centering 2D" after writing the
DllControl1.ForceDLLReset bit using ForceWriteCached GSM Mode
to Force DLL Reset toggle.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019405611
Original commit date: Tue Jan 23 22:11:15 2024 -0800
Change-Id: If764531b2004c704dc766414b67cc5fecd3dd2aa
Original commit hash: 8073868fdd8bfa6168996f24663f18c2de81a95c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 3f42a5b4d8d3ee88a41cead729718eea51d91f10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:19:46 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 14:20:41 2024 +0800
Change-Id: Id50a0ae47a469fe16b06976befe04c09d7ded297
Original commit hash: a7008e0442f2fedc3d5a52d2fdb7c02c45cc729c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9f1d1bcdeecf1d81cbfe1b78e2f89ec7409de001 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:19:42 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | LP5] Remove LP5 TAT +3 Offset WA Rd2Rd SG and DG

[Issue Description]
2667G4 is unstable.

[Resolution]
Allow WorkPoint 0 to achieve different frequency without any WA
and to cascade the change to ARL

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
M, P, H

Hsd-es-id: 22019386015
Original commit date: Mon Jan 22 12:57:49 2024 -0800
Change-Id: Ibe6eeb1face3cce40137071f10c90e2f81e524bc
Original commit hash: ee580b6c799b5860cc5aadece80b4a236f76dff1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: 3116daf1968ee317421af3db1ae0e67cd0588857 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:19:39 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 14:20:16 2024 +0800
Change-Id: I492b665013d79bce56a1a6c3e2c9027568bfb8ab
Original commit hash: 187a24c7814fa657c379bd3aeab1bd11afd9314c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 52ccf35663cc1f5b7827d440e67e45071ec5a2e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:19:36 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Count & print CPGC run/busy bit set iterations

[Feature Description]
Count and print CPGC run/busy bit set count at MRC task completion
on both debug & boot-time instrumented BIOS builds.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019173443
Original commit date: Tue Jan 9 08:51:21 2024 -0800
Change-Id: Ic333758044d9a1b5f4c4c6488be0f76db666f957
Original commit hash: ef3eacc930766927e43782987f37df4d774fa7de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c

================================================================================ 
Commit: 7e4af4bbf77ea002a3e13fd35876cff913b4d539 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:19:33 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 14:17:42 2024 +0800
Change-Id: I74e23e415eedf7ec3076fde81a715aff60606a63
Original commit hash: b1864632f724433fca1ea43752db618ceccd1b44

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 74ae137fd006743d47dbe1231796087d29cc2282 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:19:30 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P |LP5] Disable LP5 CA ODT Training by default

[Feature Description]
Disable LP5 CA ODT Training by default as a boot time optimization.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
U, H

Hsd-es-id: 22019367934
Original commit date: Fri Jan 19 07:51:51 2024 -0800
Change-Id: Ieee9bbea62f0a7921cd32878b15db429ffa1160d
Original commit hash: e18745dc4377b2c949f02502330518b88b54be5c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: e08f2658582b3301766db45c375f3e7066a5e249 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:19:27 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 14:17:30 2024 +0800
Change-Id: Iabdb8cb234b992cfc6506041bb279c1d62990ed3
Original commit hash: 0fffde5dc5ff560c5c175fd4e9da5c24290aa95d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d3a6ceba1a8202991b93fcf2728d0bd85186446e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:19:25 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S ARL-S| DDR5] RdEq Training is broken for config without Rank 0

[Feature Description]
When sweeping the SOC DFE for the config in which Rank0 does exists,
the RxV margin inside Read Equalization training does not change with
changing the DFE tap values.
This is due to in TrainDDROptParam, we call GetRankToStoreResults
using RankMask, whereas when we call MrcGetBERMargin, we pass in 0xFF.
To resolve this, do a check for ValidRankMask with Rank0 when pass in
0xFF in GetRankToStoreResults and return Rank = 0 only if Rank0 exist.

MarginRank should be FirstRank instead Rank0

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22019396783
Original commit date: Wed Jan 31 15:10:21 2024 +0800
Change-Id: I3639aaddb601d2eaaec78a1a443edb1afb443f47
Original commit hash: 6d46d70bc2ad1557739767d0154d590eeb811263

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: bfbf8ab587637baf8a7532cdd27062a5faf75127 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:19:23 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 14:17:20 2024 +0800
Change-Id: Ia6d6246b7fdc1830c13b03055e1a744b0dc780a7
Original commit hash: 430c1699f2d9f2666be6582a7211c591687e05fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4df3f57db80b32e84104b69abfadfd28d0ebf16f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:19:21 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Add 2R feedback to CCC Training

[Issue Description]
Power Training Margin Rank Index Fix:
Power Training assumes that margin results are always stored in the
first rank index of the margin array. This assumption is incorrect in
the following conditions:

When IsSerializeRanks == TRUE, the margin results are stored in the
current rank loop (RankRepIndex) index.

When Pram == RdV, the margin results are always stored in rank index 0.

The incorrect margin data rank indexing causes some power training algos
to select final settings which negatively impact margins on ranks which
are not the first numerical rank index on the channel. This primarily
impacts:

1. Power trainings using the CmdT and CmdV margin
2. Power trainings using the OPT_SERIALIZE_RANKS flag and RdV test

[Resolution]
Updated power training (TrainDDROptParam) to use the correct rank index
based on the value of the Param and IsSerializeRanks variables.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019368017
Original commit date: Fri Jan 12 13:39:34 2024 -0800
Change-Id: I53fa954bbc2e21fa4ee4826fa92bcff54ad221e9
Original commit hash: b5e507b6caef6726b66c2f259d01aabbf7e47b62

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: ef3abf5f726be6e108a96ce13e52a47364c990f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:19:19 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 14:17:09 2024 +0800
Change-Id: I373cc03d49f90381b92551c6d4143dc1e792ebc8
Original commit hash: fb813d6bb6ae28442666d70c0cf7b217ea0587bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fb66093ebf1515c1ec912b82dc56f8591ac54094 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:19:17 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5 LP5] CA Parity Boot Time Optimization Revert back to ...

[Feature Description]
CA Parity Boot Time Optimization Revert back to Pattern Rotation for
Mobile:
Set IsLegacyCaParityPointTest = TRUE on mobile platforms to revert back
to a higher stress CA Parity pattern with rotations. This is done to
resolve low and asymmetric ClkGrpPi margin issues observed on some
configs.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
U, H

Hsd-es-id: 22019367969
Original commit date: Fri Jan 19 07:20:05 2024 -0800
Change-Id: Ie83ece1acbcb80f18ddc22c200f300a33582ed4a
Original commit hash: 9e9b6e502e573be496af60356f2a1555b0a1f4f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 85ee9e33e0a15330c0953d2319500cebbb5965bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:19:15 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 14:16:54 2024 +0800
Change-Id: I02aae359225567832c643fc55ef15ab8718f0b5e
Original commit hash: 08f964579c3ee23700a04374504eb0f8b6b162c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: da76f3d6e70e51c5182d9ac40f000ed68003bc31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:19:13 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Duplication of memory cleaning in Cold Boot

[Issue Description]
MrcIbecc for cold boot is run after MrcEccClean, causing
MrcEccClean is still being triggered even though IsIbeccInitFsm is set.
This will add additional cold boot time.

[Resolution]
Separate MrcIbecc into cold boot flow and warm reset / fast boot flow.
Move MrcIbecc task for cold boot before MrcEccClean for cold boot.
MrcIbecc for warm reset / fast boot remain the same since MrcEccClean
for fast boot is run later.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H

Hsd-es-id: 14021341933
Original commit date: Wed Jan 10 14:07:03 2024 +0800
Change-Id: Ib92ba72bf0f45aec7b194c18b0d2043170c8eced
Original commit hash: 2a6bbc0db9553da9fb1ec76054d1e0cd750b59e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 37c06bb93979e72adb5cb2afb455bf5ae271a1ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:19:11 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 14:15:39 2024 +0800
Change-Id: I9469b7928d891fbed4dc54ca32bf8064b802b204
Original commit hash: 73925d1dc8c91b5a18bb10050cfc4eb4ad0cac49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1c6cbbcc2d791dd3201fb7b205569d7ef558646e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:19:08 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | LP5] Update Vendor 16GB P-die to 5600

[Feature Description]
Vendor requested that their 16Gb 1anm 2R DIMM be enabled at 5600.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22019281431
Original commit date: Thu Jan 4 08:40:02 2024 -0800
Change-Id: Id7537f361c451cfcec477460d9b8fcbdc47895ca
Original commit hash: cd15d033042fada4ee7b21cd1e235642e5a78865

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 1f7f9aeffc88331e15b5380db0c802a5fe9acd9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:19:05 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Mar 5 13:31:07 2024 -0800
Change-Id: Id3f742af72d6dc1e4ca8736067ff02e30eb61c46
Original commit hash: 665170a91c372e949423ffc3b032aa58074b940f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5ab860ec5950a308dea53353a904e3d4ab895fa8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:19:02 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_4053_80

Hsd-es-id: N/A"
Original commit date: Thu Mar 7 23:05:12 2024 -0800
Original commit hash: c31083fc8e5dd8356319b0ac15cc957d783f342b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2aa9ba0de9d8df62de39ccee8543f9eff6994145 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:19:00 2024 +0530 
-------------------------------------------------------------------------------- 
Changing minor version to 4053_79

[Issue Description]
minor version change

[Resolution]
changing to 79 to get 80 after trigger label

Package/Module:
NA

[Impacted Platform]
NA

Original commit date: Fri Mar 8 10:21:47 2024 +0530
Change-Id: I38d0c399459aad376d1c19c7d698c23aaa174184
Original commit hash: 8e9218d2b0d807163f420e18d738eb1c9ea5ce10

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9d5b5cb0c9c1df475001ee94dc22a01048efae32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:18:58 2024 +0530 
-------------------------------------------------------------------------------- 
BTP (Battery Trip Point) Events in Modern Standby

[Issue Description]
Battery Trip Point status is not added for MTL CPU

[Resolution]
Battery Trip status add for MTL CPU

Package/Module:
MeteorLakeBoardPkg/EcInit

[Impacted Platform]
MTL

Hsd-es-id: 15015412156
Original commit date: Wed Feb 14 12:38:44 2024 +0530
Change-Id: I47d986bd97a1a7ce19bafec7906817a18a20941a
Original commit hash: dcf92a262522e501f2b6a6b3301b2508d3042a9f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/EcInit.c

================================================================================ 
Commit: 7aacf45217f6308d9151e01a49818208156776aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:18:56 2024 +0530 
-------------------------------------------------------------------------------- 
Requesting BIOS to program L1ss exit acceleration SCI enable bit to 0

[Feature Description]
Program L1SSESE to 0

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 14021701264
Original commit date: Sat Feb 10 05:29:30 2024 +0530
Change-Id: I08f914743ecca2ddbdb630d9edc4e87558398a11
Original commit hash: 7d46992a3270c00f01dd99e6129bc83ad0ce6307

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: fe1cb8371928ac81b1da0900206b6f9c96f901c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:18:54 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] PCIe PTM Pipe Stage Delay update as per BWG.

[Issue Description]
PCIe PTM Pipe Stage Delay programming implements
incorrect values for PTMPSDCx registers.

[Resolution]
Update programming with the newest recipe.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 18036949434
Original commit date: Wed Feb 14 10:23:03 2024 +0100
Change-Id: I4f59d0e1355efc377bec7670eca4bef13acd19b5
Original commit hash: c7e344e7b3c9c20444f91937ed90742ebad0751f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c

================================================================================ 
Commit: 491e51e7d0fbafefc1f6d89570e88d49874bdbf7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:18:52 2024 +0530 
-------------------------------------------------------------------------------- 
Set MPC.FCDL1E bit for TBT root port

[Feature Description]
MPC.FCDL1E bit should be programmed for TBT
root port. This is helpful for S0ix entry
when connecting specific TBT dock.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 15015469192
Original commit date: Fri Feb 9 17:08:05 2024 +0800
Change-Id: I002474fd9d9b30e797e5c85338cfe7b098d5ee03
Original commit hash: ace775b08b1079c3075cda1ad004c56f76b3231c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c

================================================================================ 
Commit: 383c9d70429ef740811825e9bd20d59b5d331e9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:18:50 2024 +0530 
-------------------------------------------------------------------------------- 
Enable MIPI VTIO Support for Secure Biometrics feature by default

[Feature Description]
1. Enabling VTIO if SA IPU is enabled.
2. Expose ISP SDEV Entry: Enabled
3. Set "Sensor Entry 2" to 105

Package/Module:
VtioFeaturePkg

[Impacted Platform]
MTL,ARL

Hsd-es-id: 16023328932
Original commit date: Wed Feb 28 17:01:20 2024 +0530
Change-Id: I987e87f6e51186c44e6974a40b626a562b0eb092
Original commit hash: 1073a134992a0d144ebfbcaa16f105d8f6466125

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/VtioFeaturePkg/VtioSetup/VtioSetup.inf
Features/Security/VtioFeaturePkg/VtioSetup/VtioSetupStrings.uni
Features/Security/VtioFeaturePkg/VtioSetup/VtioSetupVfr.vfr
MeteorLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: 97e45cf50647b01f95c9dd5d35dedbe0edcd5612 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:18:48 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O][MTL] Reserve registers of PCIe Cfg Space after PLDR

[Feature Description]
Left 4 registers only (0x18C,0x198,0x19C,0x2B4).

Package/Module: MeteorlakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 15015254318
Original commit date: Wed Sep 6 11:38:09 2023 +0800
Change-Id: Ib4975e105d725832086276a1777956e9447b477f
Original commit hash: f463f310c7d60eaf51309e3594ae195c2789b7db

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvDxe/CnvDxe.c
Features/Connectivity/CnvFeaturePkg/CnvDxe/CnvDxe.inf
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivity.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wifi.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.h
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 6cd23b398d30facb8d5bf84e18ab0fb27137f471 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:18:45 2024 +0530 
-------------------------------------------------------------------------------- 
Fix BIOS Setup shows incorrect CPU L2 cache size when using some CPUs

[Issue Description]
The L2 cache size of Atom CPUs displayed in BIOS Setup does not include
the size of SoC die.

[Resolution]
The L2 cache size of Atom CPUs displayed in BIOS Setup includes the size
of both C die and SoC die.

Package/Module:
ClientOneSiliconPkg/IpBlock/CpuInit
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL, ARL

Hsd-es-id: 15015258274
Original commit date: Mon Jan 15 22:12:26 2024 +0800
Change-Id: Iaf2d3675e537f7b25c073d48c42393b3dabf58b2
Original commit hash: ccf5d6e3776520cdca4a3b7cff9cd04fb2c18c2a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuInit/Dxe/CpuInitDxe.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: bffecc7138d7e784036defedc710e662a9ec318a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:18:43 2024 +0530 
-------------------------------------------------------------------------------- 
GetMicrocodeRegion() returns a BOOLEAN not EFI_STATUS.

[Issue Description]
GetMicrocodeRegion() returns a BOOLEAN not EFI_STATUS

[Resolution]
Change the return value in FmpDeviceGetSize() to EFI_STATUS

Package/Module:
CapsuleFeaturePkg

[Impacted Platform]
ALL.

Hsd-es-id: 22019366812
Original commit date: Fri Jan 26 11:35:38 2024 +0800
Change-Id: Ic3151e23d38c1f7bbd735262f80b9f717687deaf
Original commit hash: 2395ef52c6bbfe9509d46eefabeff1e2be7a826c

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.c

================================================================================ 
Commit: a02113c514b859624330fea329a1a94aff3ff9be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:18:39 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4053_00

Hsd-es-id: N/A"
Original commit date: Wed Jan 31 06:54:35 2024 -0800
Original commit hash: 76c79bbd211d5bc7663cbf956cd5d4916f87d9b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e64ec00956bb81daaf2e0e646b21d963ba3edcf5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:18:35 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL H] SATA config 0x4 BOM ID support for DC validation

[Feature Description]
Added new BOM ID 0x4(100) support in BIOS to enable SATA config.
GPP_D3 pin set by default high.
SATA Power Pin programming in Pre-Mem
Handle RTD3 flow for X8 slot with new SKUID.

Package/Module:
MeteorLakeBoardPkg/
MeteorLakePlatSamplePkg/

[Impacted Platform]
H

Hsd-es-id: 16023215390
Original commit date: Wed Jan 17 00:36:02 2024 +0530
Change-Id: I638c604b32abb3a8710a37c65d4d594e019aa011
Original commit hash: 183d20a52a575b3833b120a002c8a41c3ea21e29

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDdr5SODimmRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDdr5SODimmRvpBomSku.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHLp5xT4RvpBomSku.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: 98b08dd50273740dee7e6c6af6f54114cc8903c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:18:32 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] Adjust SBR PG hysteresis

[Issue Description]
There is screen flicker present on MTL-H platforms.

[Resolution]
Adjust SoC SBR PG hysteresis to 128us.

Package/Module: ClientOneSiliconPkg/MtlSocPmc

[Impacted Platform]
MTL, ARL

Hsd-es-id: 18036652348
Original commit date: Wed Jan 31 08:32:23 2024 +0100
Change-Id: I7e17f0c16ba6b76631345201a577f4b6047850c8
Original commit hash: a3abf4429abe10b1853b7a596bfe4d6ba4addb19

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c

================================================================================ 
Commit: 10feec79a53d690b5e5c8e6f0189a6b2e36d3cd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:18:30 2024 +0530 
-------------------------------------------------------------------------------- 
Fix the 1st processor entry in ACPI MADT is not aligned with the BSP

[Issue Description]
Previously the BSP always was the 1st processor of the 1st P-Core, its
APICID was 0x10, BIOS list it as the 1st processor entry in ACPI MADT.
But staring with MTL 6+8 C0 CPU, to avoid making ULT core the BSP (the
first 2 P-Cores are ULT cores), the BSP's APICID is changed to 0x20,
which causes the 1st processor entry in MADT is not aligned with the BSP

[Resolution]
BIOS needs to dynamically detect the BSP and then lists it as the 1st
processor entry in the ACPI MADT.

Package/Module:
MeteorLakeBoardPkg/Acpi

[Impacted Platform]
MTL, ARL

Hsd-es-id: 15015223890
Original commit date: Mon Jan 29 16:46:51 2024 +0800
Change-Id: I8671175322d985237adb6cc6857936e9703ab971
Original commit hash: 77363b65ed330d38163e2bc344b368aeb81742a6

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: 0dd00d78f958fbb1150b7d727e98bda09b3a5125 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:18:27 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4052_01

Hsd-es-id: N/A"
Original commit date: Tue Jan 30 20:32:04 2024 -0800
Original commit hash: 761b1e571b660cee2c10d6561fe04b8f350f0b67

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 05528579dea923202e862c4684d2c9e75ee29934 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:18:24 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S] The default setup option "EpocFclkFreq" value is wrong.

[Issue Description]
The build default value is not the same with load default value.

[Resolution]
CPU_SETUP.EpocFclkFreq use invalid conditional statements in the
default value assignments. Remove cond() logic in .hfr to ensure
correct value are used.

Package/Module:
PlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 15015246129
Original commit date: Tue Jan 30 11:01:47 2024 +0800
Change-Id: If5862555b8778a04a0b71431ee620f9cb186b468
Original commit hash: 233edd21e4e6b6a94be56603ada3fffd551a10d3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 19d3886a9336e65b7b933675598af491568e1eba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:18:21 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] Incorrect Soundwire controller configuration when Multilane enabled

[Issue Description]
Unable to enumerate soundwire codec at SNDW#0, when enabled soundwire
multilane (3 lanes or 4 lanes) in BIOS UI.
Driver logs shows that SNDW controller and lanes are not enabled
when Multilane configured.

[Resolution]
Set quirk mask for sndw#0 when using multilane configuration.

Package/Module:
ClientOneSiliconPkg/Fru/MtlSoc

[Impacted Platform]
MTL, ARL

Hsd-es-id: 18036523497
Original commit date: Thu Jan 25 10:56:19 2024 +0100
Change-Id: Id8502488278e958e578440681d91d0bf5a23eec6
Original commit hash: 89d1f05e5838d94c07ac6d0c356b5439931d63dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocHobs.c

================================================================================ 
Commit: 9584700fa6d0fbc1ebd9a7ce8e6065084c4cf6b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:18:17 2024 +0530 
-------------------------------------------------------------------------------- 
Network Adapter yellow bang observed in device manager with v4022_00

[Issue Description]
"Ethernet connection Network Adapter" yellow bang observed
in device manager with bios v4022_00.

[Resolution]
When data from PSS chip is 0, the mac address update to NVM
region is skipped retaining the existing the default
MAC address.

Package/Module:
PlatSamplePkg

[Impacted Platform]
MTLH, ARLH

Hsd-es-id: 16023141962
Original commit date: Thu Jan 25 15:24:33 2024 +0530
Change-Id: Ic8045e5a95cbcfcd54d62510fbce66edd159babe
Original commit hash: f542fec91cbbf51dab862eebd3fcd8417afcfe99

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateInit.c

================================================================================ 
Commit: a9a87ff7a061055783796e7369df7fe022a9576f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:18:14 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4052_00

Hsd-es-id: N/A"
Original commit date: Tue Jan 30 04:32:42 2024 +0000
Original commit hash: e62eab0fffd8b891363d8a529af2f41d05bc5574

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e67366bf07a9603dd669ca823dca43d3b56c95ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:18:10 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-Hx][BR] BIOS changes to expose number of TCP connectors

[Feature Description]
Need below changes in BIOS to accommodate below config.

ARL-Hx 5* - iTBT Enabled
2 Ports - dTBT 0 and 1 disabled in BIOS
BIOS is expected to expose 2 Connectors as dTBT is completed disabled
Reports 2 ports based on 1 x PD AIC

ARL-Hx 3* - dTBT 0 Enabled on IOE
2 Ports - iTBT and dTBT1 disabled in BIOS
BIOS is expected to expose 2 connectors as iTBT and dTBT1
is disabled in BIOS set-up
Need to remove PD AIC for iTBT as well to avoid EC reporting 2 ports

Package/Module:
MeteorLakeBoardPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
ARL-Hx

Hsd-es-id: 15015163261
Original commit date: Fri Jan 19 00:46:41 2024 +0800
Change-Id: I8c035c6fcb77a49eaa2443d2f54e59630b1e40eb
Original commit hash: 8cce5bd7b17e9c21146daf1bea28ec520bdad71e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciArlSbgaErb.asl
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c

================================================================================ 
Commit: 1d56683b3babd301c60c54c088dc99d370ad3f94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:18:03 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH] BWG mismatches on MTP-S UPDMI programming.

[Issue Description]
During tests it was determined that the latest recipe for
UPDMI programming has some discrepancies.

[Resolution]
This change applies corrected programming recipe for UPDMI.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
Default ALL.

Hsd-es-id: 18036467262
Original commit date: Mon Jan 22 12:49:30 2024 +0100
Change-Id: Ic533ec2adc71ada3dc029c118b6451d219a656a0
Original commit hash: 660eb843d345aad4676312ca56a6b5b25c956412

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c

================================================================================ 
Commit: bcf4ccd6c6306f789a507abdc3709589b306b753 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:17:59 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4050_00

Hsd-es-id: N/A"
Original commit date: Sun Jan 28 20:32:05 2024 -0800
Original commit hash: 5f5b43349385af2c5b3800522e23771c921b2224

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: cf670377895292d0e6201bda4f7a33caa3605800 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:17:54 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4046_00

Hsd-es-id: N/A"
Original commit date: Sat Jan 27 20:31:07 2024 -0800
Original commit hash: a3874d61c141c6a42cee868c30be34cf95c05a86

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 951159146cedcd053f24ec0331683c32c7602b76 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:17:50 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4045_00

Hsd-es-id: N/A"
Original commit date: Fri Jan 26 20:31:10 2024 -0800
Original commit hash: b60a2dc5d88eabf9cc5fed96025b8a535c6fa58f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5ae6dcf22c5c348a268c65c2ec7374813055ce9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:17:48 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4044_00

Hsd-es-id: N/A"
Original commit date: Thu Jan 25 20:31:33 2024 -0800
Original commit hash: 628e17a19e9ac909484c0afdc7059e06836d5844

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 926fce9e151800cbd15815e20cfc7618d43feb1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:17:45 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL][CVS] Add BIOS Vision Driver Device support

[Feature Description]
Added BIOS Vision Driver Device support in ARL
Added ARROWLAKE_MOBILE_Z0 support to PcdIsArlMobile

Package/Module:
BoardPkg
PlatSamplePkg

[Impacted Platform]
all ARL mobile platforms

Hsd-es-id: 16022908112
Original commit date: Thu Dec 21 18:17:38 2023 +0530
Change-Id: I1ccb25090010dc17e963a0e5f7d3c0d5bfa3c2d9
Original commit hash: a52936d355752ce24359973f6384757d633f91d0

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvs.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDDR5MemSDTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDdr5SODimmRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHLp5CammRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdArlHDdr5SODimmPpvRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 02bed0c876d75f8dda455c577cba383fee7f012e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:17:43 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.8.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Jan 24 14:42:01 2024 +0800
Change-Id: Id75191123bbbfa23785c727a93cae84dd3a1f310
Original commit hash: 8877ce28e5bdf18aa581083df7feb328a1373668

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 94c04b675f5e8ea6f3c2586a70d5965bab8eb0d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:17:40 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Early RdTC is failing for some memory combinations

[Issue Description]
When MC1CH0 is disabled but MC0CH0 is still enabled,
FirstPopCh for MC1 should be CH1.
ReadB2BTATOverride is using FirstPopCh from FirstController in
Controller loop causing non-populated channel (CH0) being selected for
MC1 when restoring the CR.

[Resolution]
Remove looping of Controller when reading RDRDsg and RDRDdg.
Read from FirstController, FirstChannel since we only need to save
one CR.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 16023099744
Original commit date: Tue Jan 9 16:38:30 2024 +0800
Change-Id: I497f9b9f4ea083adf57454d2bf7329c838381d55
Original commit hash: c71b86334243877ea15040a3edf92bdd47fc91dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: 27c6c9ca84756b054258633acc0297bf4d76c2a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:17:37 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.8.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Jan 24 14:41:47 2024 +0800
Change-Id: Ib7d9e5e814063275b0f7d230b775fc0e8dc950c9
Original commit hash: b3aea0cb7c1d526fba9238294c27d01be8ac39c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 82c9a3618ff8aab6e9907d64be7462ea1036d28e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:17:34 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | DDR5 LP5] update GsmMccRefreshAbrRelease for memory bandwidth

[Feature Description]
update GsmMccRefreshAbrRelease to improve memory bandwidth
GsmMccRefreshAbrRelease = 6 for all MTL.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
DDR5 LP5

Hsd-es-id: 15015168760
Original commit date: Thu Dec 21 09:13:15 2023 +0800
Change-Id: I0c8b5a8d7ce0a8ff3cd953fd5ccb398638725fc4
Original commit hash: bfb49176e9c0f6046cad88a40e11cae4b8bd8821

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.c

================================================================================ 
Commit: ff6e82b0865c407de2e36c0cc5b14f445d4fe439 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:17:29 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.8.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Jan 24 14:41:30 2024 +0800
Change-Id: I34420a02e0972e857654c7bad221b8ada933ec82
Original commit hash: 68362992944461bba40be8986e3266746383f3bc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: de9a983d9bdce4ef9457b3d108be3805cab2583d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:17:25 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Zero Margin for VT in 2R 1DPC

[Feature Description]
Remove IsSodimm to change Group A RttCa, RttCa and RttClk
from 480ohm to 0 ohm for 1DPC 2R SODIMM

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15015167147
Original commit date: Fri Jan 19 09:41:56 2024 +0800
Change-Id: I282e4c2d076c084ccd1efdfa026bb2af9d72ee90
Original commit hash: 296a3d7bbf38bd9940b2de9bcd65e09bfa71904f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 9bd28c0a5df3f2ec3737f9a8923603a094dbc6ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:17:23 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] HTTPS Boot Flow failed over wired LAN

[Issue Description]
Since the flow was changed in PR 69793,
the AsfDxe driver would run earlier than the OCR driver.
The AsfDxe driver registers AsfOcrBootOptionsCallback to
the OCR protocol register notify.
HECI Clear Boot Options executed before
AsfOcrBootOptionsCallback calls OcrSaveUefiBootOption to
get boot option from HECI UEFI Boot Option.

[Resolution]
Postpone the HECI Clear Boot Options when http or PBA boot.
Ensure the HECI Clear Boot Options is run after OcrSaveUefiBootOption.

Package/Module:
ClientOneSiliconPkg/IpBlock/Me
PlatSamplePkg/Features/Amt

[Impacted Platform]
ALL

Hsd-es-id: 16023074876
Original commit date: Wed Jan 24 19:27:09 2024 +0800
Change-Id: I6722bf67a8c135c03b50fa682b2b64910ae50350
Original commit hash: ac21e9a2f52911125643222fb372539d67c1649c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.c
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.inf

================================================================================ 
Commit: 55550dae3431a815595a36893ea42d2cb58f6799 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:17:21 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4043_00

Hsd-es-id: N/A"
Original commit date: Wed Jan 24 20:32:42 2024 -0800
Original commit hash: 4a4377f6d8d23f67661bc742b7595697bc7cf90d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 6ec38d58fa4b2681fcac1fe9a14953e366f37d29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:17:19 2024 +0530 
-------------------------------------------------------------------------------- 
[DTBT] Change _OFF Method delay to 500ms

[Feature Description]
BR require the delay reduced to 500ms to avoid
causing the device downgrade to USB2.0 device.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
ARL

Hsd-es-id: 15015214420
Original commit date: Wed Jan 24 14:37:12 2024 +0800
Change-Id: Iea940ffee0403e18121a1e9663fc5cf85d9fab68
Original commit hash: c4d144106327c6e290d4fa40f31f64c3947ab694

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
MeteorLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 99af9712e75cf6248c523713e72f05fd5db30bac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:17:17 2024 +0530 
-------------------------------------------------------------------------------- 
One Click Recovery Configuration is displayed with vPro Essentials

[Issue Description]
One Click Recovery Configuration is displayed unconditionally.

[Resolution]
One Click Recovery Configuration should be displayed when CSME is
vPro Enterprise

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 15015160510
Original commit date: Wed Jan 24 13:03:14 2024 +0800
Change-Id: I66466ee2960af15540fe064d68b8c798c0a119f2
Original commit hash: 43ad4f231e2794aa0f3d8b998e50d08129eae511

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/OemSetup.h
MeteorLakePlatSamplePkg/Setup/AmtSetup.hfr
MeteorLakePlatSamplePkg/Setup/MeSetup.c

================================================================================ 
Commit: 775749ba674b80faa555a39a8f7379a2cf099b19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:17:15 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4042_00

Hsd-es-id: N/A"
Original commit date: Tue Jan 23 20:31:17 2024 -0800
Original commit hash: cddc83cb19937742aad540b62210fa218f45f921

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 2caf86f93010077259bdebcf7e5f81d3cb67b7d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:17:13 2024 +0530 
-------------------------------------------------------------------------------- 
Cat error observing while checking CS.

[Issue Description]
Cat error observing while checking CS.

[Resolution]
Allow PSF powergating in C3 and deeper states

Package/Module: PeiMtlSocInitLib

[Impacted Platform]
S, Hx

Hsd-es-id: 16022879103
Original commit date: Thu Jan 18 23:07:45 2024 -0800
Change-Id: Ie0d9a1299946cc14091822a7a1c6b606a96bbb44
Original commit hash: 4690f7cfeea7a0542b3d3e52a28c004af22e8492

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c

================================================================================ 
Commit: f4cf82e6a98c54361d7757002d2d5d60fa3050a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:17:11 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4041_00

Hsd-es-id: N/A"
Original commit date: Mon Jan 22 20:32:00 2024 -0800
Original commit hash: c40bd623dc2a085904f6848b9810c9c6a0a5782c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d19d2e230aaa28edb3207e1b9de9304442165f44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:17:09 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4040_00

Hsd-es-id: N/A"
Original commit date: Sun Jan 21 20:31:44 2024 -0800
Original commit hash: ea7305fa7c6b4bdb95990afccf255f73443f755d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b2a3b2c5bf7771b1ade63617b9464216e911614d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:17:08 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.8.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Sun Jan 21 20:01:04 2024 -0800
Original commit hash: bb9c2e6aba166ab99f3e411fc3e9e997dd2c7fe7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bfda1cfc201f281167521cd9789fa289f4bc8699 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:17:06 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL S] Support new CPUID and Steps for S68 CPU

[Feature Description]
Support new CPUID(0xC06Ax) and Steps for ARL S68 CPU.

Package/Module:
ClientOneSiliconPkg/Fru/MtlCpu
ClientOneSiliconPkg/Fru/MtlSoc
ClientOneSiliconPkg/IpBlock
ClientOneSiliconPkg/Library
ClientOneSiliconPkg/Product
MeteorLakeBoardPkg/Acpi
MeteorLakeBoardPkg/Features
MeteorLakeBoardPkg/Library
MeteorLakeBoardPkg/MeteorLakeBoards
MeteorLakeBoardPkg/SmbiosPlatformInfo
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
ARL S

Hsd-es-id: 15015124769
Original commit date: Wed Jan 17 04:19:17 2024 +0800
Change-Id: I6601fcfbb0a12c4dcefe9176c4898c7b9c766a73
Original commit hash: a927e0239ad1d06678caa7dcfd3bd9ed29feef43

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Include/Defines/HostBridgeDefines.h
ClientOneSiliconPkg/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/PeiSiPreMemPolicyPrint.c
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/LpcB.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/LpcDev.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/EcInit.c
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/LPC_DEV.ASL
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/LpcB.asl
MeteorLakeBoardPkg/Features/CapsuleUpdate/Library/PlatformCbntSvnCheckHookLib/PlatformCbntSvnCheckHookLib.c
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
MeteorLakeBoardPkg/SmbiosPlatformInfo/SmbiosPlatformInfo.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: 04f9277b5e0765ded397d52d1bdabf4b60a83b8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:17:03 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4036_00

Hsd-es-id: N/A"
Original commit date: Sat Jan 20 20:31:10 2024 -0800
Original commit hash: 9811ba8e9ba7c2b78726b86c7c2fa9c0d10f8b99

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 54f8175816f5bae27c2649d214f1cddd3857a7e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:17:01 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4035_00

Hsd-es-id: N/A"
Original commit date: Fri Jan 19 20:31:10 2024 -0800
Original commit hash: a107fc6ad448e392b1e8e610fa99e76ea5368bc6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 1b858cfe00023c0d7cfb612688b9cc0bbff68988 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:16:59 2024 +0530 
-------------------------------------------------------------------------------- 
Move VPD_DTBT_CONFIG to TbtRetimerNvm.h

[Issue Description]
TcssCapsuleFeaturePkg has references to header file from BoardPkg
and a missing reference for the BoardPkg.dec file needed to build.

[Resolution]
Move VPD_DTBT_CONFIG to TbtRetimerNvm.h

Package/Module:
Features/Tcss
BoardPkg
PlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 14021337419
Original commit date: Thu Jan 18 17:13:03 2024 +0800
Change-Id: Id1cf67c232f6091cc5b87496c158a2de5921d55b
Original commit hash: d198f773922c36dd207e03fd7b0f0be1b191b441

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Tcss/TcssCapsuleFeaturePkg/Include/TbtRetimerNvm.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
Features/Tcss/TcssCapsuleFeaturePkg/TcssCapsuleFeaturePkg.dec
MeteorLakeBoardPkg/Include/PlatformBoardConfig.h
MeteorLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLib/PeiDTbtPolicyLib.c

================================================================================ 
Commit: 3df7f989479b76602727f012d2da716bee2c7267 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:16:57 2024 +0530 
-------------------------------------------------------------------------------- 
[TCSS] Adjust check IOM lock bits flow

[Issue Description]
The state of IOM lock bits check missed update
to TCSS hob when TBT was disabled.

[Resolution]
Adjust the flow of IOM lock bits check. Check
and update TCSS hob after IOM SW configure lock.

Package/Module:
MeteorLakePlatSamplePkg,
ClientOneSiliconPkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 15015116277
Original commit date: Tue Jan 16 17:13:52 2024 +0800
Change-Id: I0334c983f35fa115f3c85a2d5e53520de82a90d1
Original commit hash: eb8a98d0d065129a43293e4e6f2b58e668abb9a6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
MeteorLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: a3afbeb1e0b46f7e5512d97d6be7aa7a6f00b448 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:16:54 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.8.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Jan 15 16:46:31 2024 +0800
Change-Id: If766444d70ea5d872499c7403e7fca52a24e8110
Original commit hash: 1e248ae857b2499851a0f23b6c2025f2405fb6a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bd347575e4c9443dcc978d651651afe827aa28ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:16:51 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.7.11

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Jan 15 16:46:15 2024 +0800
Change-Id: I1b494c313b0410cbb7af0d1ba2d2d573741fcf75
Original commit hash: 5981a6282f58c0c517c0ced2865e886b5818bfbf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7ed2f4df0927199b0f0554f969c9c18cead2f89c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:16:47 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Update Sagv settings and MR10 for SoDimm 1DPC 2R

[Feature Description]
Update Sagv settings for SoDimm 1DPC 2R:
4000G4, 5600G4, 5200G2, 5600G2, to follow Udimm config.
update MR10 to 68p0

Package/Module: C1S/Ipblock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15015113681
Original commit date: Fri Jan 12 15:46:44 2024 +0800
Change-Id: Ic98c10c9338b103ab9804da08d213e5c13652a42
Original commit hash: 0ebe75ffaba8b1cf71dd13a4ce52e74508bbb397

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: d92e44d1ad383981820da49062b5a08c9f9e8c79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:16:44 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.7.10

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Jan 15 16:45:53 2024 +0800
Change-Id: I35e220b324e97d11d671ba25755f4f831ec5815a
Original commit hash: 878381287551a6b7559c22b2acca60343b4dfc6f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4d136ceacfb9a8c891760ae01deb592b049f3e96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:16:42 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | Ddr5] Set Mr10 VrefDqCalibration to 68p0 for 1DPC 1R

[Feature Description]
Unmatched write timing centering causing margin degradation
during RMT per Task,
thus Set Mr10 VrefDqCalibration to 68p0 for 1DPC 1R

Package/Module: C1S/Ipblock/MemoryInit/Mtl

[Impacted Platform]
MTL-S ARL-S

Hsd-es-id: 16023069082
Original commit date: Fri Jan 12 14:45:23 2024 +0800
Change-Id: I3203fd9ed8b2396a9f225ca1de8bed2c410ae3a7
Original commit hash: 585693a155e24044b2ea92ed782cf3dc7b9a4193

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 249c843efd24a690cdcdb26b40a74b68fb86f1f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:16:40 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.7.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Jan 11 22:03:19 2024 +0800
Change-Id: Iff128413b9cce134ed651818eae5c8c0e13fd905
Original commit hash: 6b39efdce881a78adfc5a28cb49298cd1c0d949e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 08a554629fa24659acbf9d0f502bf02ee1b2ef23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:16:38 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Optimize Early ReadMPR 2D

[Feature Description]
During cold boot, Early ReadMPR 2D spends too much time
With one DDR5 ECC memory module, MRC finishes trainings
in 88785ms for freq 4800. Early ReadMPR 2D uses 79599ms.

Optimize by:
1) Sweep in 2 directions from the initial RxVref value.
At the beginning of sweep, search the first successful
Vref where all bytes have non-zero margin. Then, continue
search.
2) Stop when the line shows all zero margin;
3) Stop when (the max byte margin + 20) is smaller
than the min byte margin of the best line.

Early ReadMPR Timing Centering 2D, Early Write Timing
Centering 2D, Early Read Timing Centering 2D can benefit
from it.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL ALL.

Hsd-es-id: 16022806343
Original commit date: Wed Dec 13 10:23:11 2023 +0800
Change-Id: I8c6b5d48c41ec5404c86f5bd568c4eafccb2e348
Original commit hash: 7ae068a7c52c9e75cfaaa61ff99da2330efabfd7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 81a74e50ad93da2dde9883b65356773c9f65c8fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:16:36 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.7.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Jan 11 22:02:43 2024 +0800
Change-Id: I96639f687ee02887e923fe2dd3e3d6bc9006e747
Original commit hash: 270bc5d85914bffc4f4f85aefe1e54c48f33081f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 35c418c8fc28f442c08f55cfcd063300cd4871e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:16:34 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | LP5 DDR5] Ca Parity Pattern Rotation Mrc Input

[Feature Description]
For validation to balance between CMD-T margins and boot time, an
MRC input knob for Ca parity pattern rotation has been requested. This
will determine whether or not the legacy ca parity pattern will be used
when finding the ca edges. The knob will be implemented in MRC set
overrides.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019294138
Original commit date: Fri Jan 5 10:11:12 2024 -0800
Change-Id: Icfb646d4cdf3f6955b8a585ab88644cf976cf37c
Original commit hash: 1d7d8e7614a017a1b0cc9c9559fd779ccf0a4af8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 3373aaf78af1b9375852813826a8e3092f7c5962 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:16:31 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.7.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Jan 11 21:39:41 2024 +0800
Change-Id: I472f0a72f465af80756603f055ce993baa76f45a
Original commit hash: e040b4158432ffa6826d44e551881e8b73c6d5f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4a32e9023c622da0b3727052706bc0799d2f85da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:16:29 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5] Fix COV Failure

[Issue Description]
2DPC CKD commit causes COV failure

[Resolution]
1. Change Channel loop from MAX_CHANNEL to MAX_DDR5_CHANNEL in Sweep2D
so that it will not overrun the array of PiToCkdScale
2. Change Is2CkdDimmPerChannel size from MAX_CHANNEL to
MAX_DDR5_CHANNEL
3. Initialize NewCsDelay to 0
4. Only use the return of Controller from MrcGetDdr5ClkIndex when it's
not returning MRC_UINT32_MAX
5. Initialize PhyCkdClkDelay to 0
6. Remove Channel = MAX_CHANNEL; in MrcDdr5PiToCkdScale since break
will exit Channel Loop
7. Change TotalRanksInChannel from UINT16 to INT16

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 15015031108
Original commit date: Wed Jan 3 16:27:51 2024 +0800
Change-Id: I04f3c499ce95d905155788b8f467c4bce021bae4
Original commit hash: 656fc0667545fb857c859692ae386e9007f79cab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTrainingPrivate.h

================================================================================ 
Commit: 04171b2d83c72ac601181e5881d2d2603c697d16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:16:26 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.7.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Jan 11 21:39:25 2024 +0800
Change-Id: I569c089576a90fabb886541a6985635ebb8a7436
Original commit hash: 74e819269829ed72ada5c3285193e55fc00195d4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0a2e12d855b4e01617f0095a20ec62652f29476e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:16:23 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S ARL-H | DDR5] Partial CKD DIMM Support

[Feature Description]
When mixed CKD and non-CKD DIMMs, operate the CKD DIMM in BypassMode
Disable IsCkdSupported to skip CKD code
Default PLL Mode (CKD Control Word 0) is in BypassMode

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 15012207279
Original commit date: Mon Dec 18 10:50:41 2023 +0800
Change-Id: Ia6d7ab63fc113020cacc3a7345ceaa183cc9d50e
Original commit hash: 0de7a53a94b6abe464ca6dc9622f441f7f0941b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 5106ab2b5ae231fb515a7f6e69efc21d3e665c6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:16:20 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.7.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Jan 11 21:39:11 2024 +0800
Change-Id: Id14ec2bc894dde9a9000ab03fd0e6e7f90780d80
Original commit hash: c29c29da74504b653934e0ef04f613f1a743e053

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3e71b7e1a20dca28ead511c26f825e5f85f975cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:16:17 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] DDR5 CCC ODT revert from previous check-in

[Feature Description]
Revert previously changed DDR5 CCC ODT due to unexpected failures

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
DDR5

Hsd-es-id: 22019253174
Original commit date: Tue Dec 26 12:45:25 2023 -0800
Change-Id: I720c6022f134da488bce4596b973d613907026e4
Original commit hash: d596fa336139787849619ea5c1ba0fd78f0352c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 36bbb5ab84639dfd194a5c215fb7eaf8bca916e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:16:13 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.7.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Jan 11 21:38:52 2024 +0800
Change-Id: I97c1df383bb8ac346820b754e855a746a4ba7d5d
Original commit hash: 76b70d9acb2c2b57296941b02875f9d93ad25f07

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4929c61a63e8a0fb3053cfcb53ae4eb6e89f71e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:16:10 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL/ARL | DDR5 LP5] Default disable RMT and RMT per bit

[Feature Description]
Disabling RMT and RMT per bit by default to align with ADR/ RPL and
previous platforms for release builds.
Enabling RMT and RMT per bit by default to align with ADR/ RPL and
previous platforms for debug builds.

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl
MeteorLakeFspPkg/Upd
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
ALL

Hsd-es-id: 22019205566
Original commit date: Wed Dec 13 15:44:15 2023 -0700
Change-Id: Icb2ea68f932f4abef850e773de8b9b5ac27ce2b4
Original commit hash: 564931beb544f1cfcba67aa85a4e75fcb3c7b5fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: a0da7d3565ac2ecb65f3dcc26e5582f1064b3fec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:16:06 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.7.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Jan 11 21:38:32 2024 +0800
Change-Id: Ice4bfbe6b515f2d82776a1dd84cefa4715a13bc9
Original commit hash: ff7ac578e08649c469a0d2b2f4f59bb509a201ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6f83a3fecec5a425219fc83889856dda6009ffb7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:16:04 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5] CS & CA Vref sweep range increase & ODT change

[Feature Description]
- Update ECT VrefCS/CA_OP[6:0] sweep range from 29 (83%) to 70 (62.5%)
- DDR5 OdtCs Group_A from 480 to 0 (Disable/Off) for 1R/2R

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019187262
Original commit date: Mon Dec 11 18:03:29 2023 -0800
Change-Id: Id1245a27ecd73359bce45e3c53748dcc924e556f
Original commit hash: 8fdc146c431ce95d474c4ffccb7dc31aea5b92be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: b10fd7dcec2ece54dc94af8c5018685dcba30698 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:16:02 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.7.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Jan 11 21:38:15 2024 +0800
Change-Id: I263de65792d1218cd0a1512d50791958c24bdea1
Original commit hash: 4be381f2be6d5e4d12965e8419fa011c460913ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7703b3c9249abef3b8af60aa494fa324428a717b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:16:00 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5] OEM DDR5 2R 16Gb 1anm P-Die not running Max...

[Issue Description]
Running with MRC Debug version and installing OEM DDR5 2R 16Gb 1anm
P-Die the system is not running at Max Freq of 5200, instead it only
reaches to Max Freq = 4800.

[Resolution]
Added a mutual exclusive checking for OEM DDR5 2R 16Gb 1anm P-Die
configuration before checking for DIMM Approved for 5600 Max Freq.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019205897
Original commit date: Tue Dec 12 13:56:58 2023 -0800
Change-Id: I65d6ad88b906353865117f909e6d57fe3ebbb273
Original commit hash: b62032a08da2c163d5c04abe9cacb10346b96cec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 5d36d9d775937c88f95191cefa6c06e124386f0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:15:58 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.7.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Jan 11 21:38:01 2024 +0800
Change-Id: I6fbcabaff47f51c581df900c42974b61512a158f
Original commit hash: 2494db4879aff2b345a95031f466416eef9ca11b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fca5d1641f668965365caaff38600f94182c5a8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:15:55 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5 LP5] pTRR Removed from Row Hammer Flow

[Issue Description]
Setting Inputs->ExtInputs->RhSelect to RhPtrr does not configure pTRR
in the row hammer flow.

[Resolution]
Restore programming flow for pTTR back into the Row Hammer flow.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019172143
Original commit date: Sun Dec 10 23:36:15 2023 -0700
Change-Id: Iad9550f522832d5b0169a237363ff75f20c9f052
Original commit hash: ac277fcf6f18fd91b67e4300eea6bec161a6f0cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRowHammer.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRowHammer.h

================================================================================ 
Commit: 40f7a0ebf69401f1e120347845aaebfb4951e780 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:15:53 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.7.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Jan 11 21:37:21 2024 +0800
Change-Id: I9c07c84a840699b0907f85b6fbef2a5ba0b1f087
Original commit hash: b23495026cb23fe47262aedbcd16bb7396c8e9a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e9e2c6b2dfd833cd2c9799d5f19ff500965b25c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:15:50 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.6.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 15 11:12:13 2023 +0800
Change-Id: Ibdea5151cbc8d07a3573c73ff4789e7151b1b9e4
Original commit hash: fee3fbf31541e23acbc2b622fcdf6461f6350c9f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0890c11ea0a7ef5f69240b03b01bf4afd6886ab3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:15:47 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.5.11

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 15 11:11:25 2023 +0800
Change-Id: I615c0a1a89ea7117e55d9bc32aea36892feac34b
Original commit hash: 153c964986b74acacd3c0a15242a96d848493def

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6448134a270ec83cfeace4fea5f300bf4f007910 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:15:44 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] CKD Training - Shifting for 2 CKD DIMMs on same channel

[Feature Description]
CKD Training for shifting of CKD DIMMs on the same channel on subsequent
SAGV points other than the first SAGV point

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S DDR5

Hsd-es-id: 22019015463
Original commit date: Tue Oct 10 11:35:23 2023 -0700
Change-Id: I616de2c11914f72d02be774c509b12405b51042f
Original commit hash: 5b745c6d469346b1011fd036b378fe4630ac8e1a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTrainingPrivate.h

================================================================================ 
Commit: 6d023cb8f0fd9f3a01123e9b04ac084ea4491851 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:15:42 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.5.10

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 15 11:11:10 2023 +0800
Change-Id: I4be51be54d4cab759a93e29d286f45955392d937
Original commit hash: 7d09c10e28163a7eb811217a9266ecde3369e6e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 63c5527b3afe742bbe86c0d6b8a7b869d6d8862a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:15:40 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] CKD Training - Calculate and Shift Ctl/Clk/Cmd

[Feature Description]
Updated Sweep2D:
1. Added the initial shift limits for CTL and CLK
2. Call new function to determine the shift values
3. Shift CA based on the Ideal CA value for all Ranks in MC/Ch
where Ideal CA value is the composite eye if not the first SAGV
4. Shift corresponding CTL and CLK for first SAGV
5. Shift CKD only for first SAGV
6. Updated MrcCsPerPinNormalize to be called for each Sweep2D call
7. Save/Restore CKDShift for Fastboot

Additional Changes:
- Removed unused call table task from full BIOS build to reduce code
size: MrcVccClkFFOffsetCorrection

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S DDR5

Hsd-es-id: 22016466833
Original commit date: Fri Sep 22 17:53:43 2023 -0700
Change-Id: Id2b8e5c1ae37e393f5dd5010fe9d96884b5e2365
Original commit hash: 0733cf583d1f14335ba44c738d54b34621aece16

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: a5b929eeb9691413f4d07e26a31032448a958c1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:15:38 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.5.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 15 11:10:58 2023 +0800
Change-Id: Iaa8fd7493eec19dd5c15d0fc1ca1b07380ebb1b0
Original commit hash: 353107f5c6dc342cd9e1671124b29d6ca553f1cd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6ed1fd3e6d8510c45e4fc2ba664810de292837d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:15:36 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] CKD Training - Helper functions

[Feature Description]
Added input parameter to EarlyCaTraining to include Pi to CKD scale
Added MrcGetDdr5ClkIndex function to return Physical MC/Ch/Rank that CLK
resides in
Added MrcCccLimits function to gather the Left and Right Shift Limits
for CLK/CS
Added MrcCccDelays function to keep CLK/CS PI shifting within the Limits
from MrcCccLimits and updates the Limits based on the shift
Added MrcGetDelayInCkdSteps function to calculate the CKD Steps based on
CKD shift in PI ticks
Updated Sweep2D:
1. Input parameter for PiToCkdScale as optional
2. Removed CLK/CTL shifting between CSTM and CATM

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016466831
Original commit date: Wed Jan 4 19:24:29 2023 -0800
Change-Id: I2dc53e96e1bc6a969aa28e98d066244ef219e3ac
Original commit hash: 292ea0c05162929347e25e44164989b88cbfa41c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTrainingPrivate.h

================================================================================ 
Commit: 8da6e73578ce2bc984fa9efe79e42a334dba0f0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:15:34 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.5.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 15 11:10:46 2023 +0800
Change-Id: I8b8c14ac6aa558f206abdc75f95c092a353caeaf
Original commit hash: 793a946b9fc5d534d5c413bc534e6a513ce836ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 05565fa10c927e9680af7bc1ed87adadc37f80c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:15:32 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] CKD training - Pi to CKD Scale per CKD DIMM

[Feature Description]
Add function to determine the scale factor between PiCode and RW Delay
per CKD DIMM
Add function to get the actual PI Shift over expected PI Shift
Skip Functional Dcc for DDR5 CLK if CKD is enabled
Add CkdGetSet to support multicast CKD control word
Save/Restore CKD Buffer

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S DDR5

Hsd-es-id: 22014764602
Original commit date: Wed Jan 4 18:56:50 2023 -0800
Change-Id: I84c8402362087daf2df0d82e3f576f531643b95c
Original commit hash: 1cd57aa921fd70ada418c42e68106f92f68c0078

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTrainingPrivate.h

================================================================================ 
Commit: 8f92b2475fa75af69247b7e8e2e3adaf376b3aea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:15:30 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.5.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 15 11:10:33 2023 +0800
Change-Id: Ife3537fdca1f62824b3fd2e59085227cb8a6dd75
Original commit hash: f29ddd0169b7d6fa7a5b4fb4182f99eb7ebba666

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1021977063a4bec25fa9c6cf98b89a1f7e8af60a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:15:28 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] CKD Training - Refactor EarlyCsTrainSweep1D

[Feature Description]
Refactor EarlyCsTrainSweep1D to not do a composite eye for CmdIteration
and keep the individual rank's result with RankSamples array.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016466828
Original commit date: Wed Jan 4 18:41:21 2023 -0800
Change-Id: Ib49649939051ac6f7f8afbb46b3f7ca1d023f596
Original commit hash: 5ca59908b8ae4b5627d5af6bd6bdd6e6413a073d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 27e485515ba1b4fd7ff48c69df524012396f7ea5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:15:26 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.5.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 15 11:09:09 2023 +0800
Change-Id: I8181626d09c451998da4f1dcf84ed603462756c1
Original commit hash: 2e6d46d1faffdf3ec7e51abfbfe83739d3f99b33

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 77a923f632d544558e5b831a58981367cfb735b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:15:24 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL | ARL | DDR5] RefreshPanicWm need equal 3 or bigger.

[Issue Description]

Dq Dqs swizzle training fails when Refresh Watermarks=Low.

[Resolution]
Need remove the default config of GsmMctRefreshPanicWm
in MrcMaintenanceDefaults as it erases the initial config.
Set REFRESH_PANIC_WM_LOW to 3.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-P SODIMM, MTL-S, ARL-HX, ARL-S.

Hsd-es-id: 15014838944
Original commit date: Mon Nov 20 12:40:33 2023 +0800
Change-Id: I16f27714b859d8afda1368b44a07c28cb76e970b
Original commit hash: 345e7c83e7c40296e513633d296b47371cf27313

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.h

================================================================================ 
Commit: eb9cd5f782380942fa9c598cf487933f3ed1802b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:15:22 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.5.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 15 11:08:54 2023 +0800
Change-Id: Ib506c30930f1859e4a61bfa3ef8e044c3741c157
Original commit hash: 302567aa66a128a3a4138daa4e04ab6d2d8227dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fa84d3e504e581b5fda5135c3d95f5e29a6dff11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:15:20 2024 +0530 
-------------------------------------------------------------------------------- 
Add SaMemCfgCrcForSave to process PPR auto disable

[Feature Description]
MTL MemConfig has only one copy. Both Inputs and
the original one points to it.
When PprRunOnce=TRUE, PPR might be auto disabled.

MRC need ColdBootRequired can detect the change in
the original MemConfig, and also records the new
CRC after PPR might be auto disabled.

Later on, other fields might have similar use cases.

Add SaMemCfgCrcForSave to record the CRC of MemConfig
after it's overridden before ColdBootRequired is called.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL.

Hsd-es-id: 22019181502
Original commit date: Thu Nov 30 11:15:28 2023 +0800
Change-Id: If1aff1b90c1efba693cebd47c4faf01c7006b3d9
Original commit hash: 2965715cdff4a673cade8bab97b318910017d370

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: dc728ded17d13267cdc56d4fb2c29ae864cc9099 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:15:18 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.5.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 15 10:31:36 2023 +0800
Change-Id: I48062cb2b9f6b30bf91616ed817a881e91845fa7
Original commit hash: c85d678c85687c268653caf45ac4e856c7d830f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 267135d5b768f067fb6cf207ada99650945b0090 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:15:16 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] PPV Kill Checks Option

[Feature Description]
Added an option to enable PPV Kill condition checks.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018946067
Original commit date: Mon Oct 9 16:03:11 2023 -0700
Change-Id: I2b1e84d6b4ca6a5101d837b20a45081247d8cf37
Original commit hash: 5c7bec760fe9efdbdd7a3875c8d308556b1a308e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 4218b17d60629d2de3eb47f39b879228b252d341 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:15:14 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.5.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 15 10:01:25 2023 +0800
Change-Id: I07e5cfb774a8cce5e55becc89fee6a3be54bab0e
Original commit hash: 09943ad2d42d59d5300f18e967d90ceb766ade35

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: df7f9926196b0126719c929147eecf089290b9ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:15:12 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL | LP5] Remove CKE_ON toggle WCK Always_on mode when freq switches

[Feature Description]
MRC should be using the function WCK mode instead of the MrcSafeMode
bits.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019084511
Original commit date: Tue Nov 14 10:28:04 2023 -0800
Change-Id: I110f0122ee7939089af49619b89654e7538a98c3
Original commit hash: c29f593f58e0dc2fe994ca6ca62dcc9a9c0b1f89

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c

================================================================================ 
Commit: 1c34ee4d7933ef5470be4f11bc5a83a207f40e59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:15:10 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.5.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 15 10:01:11 2023 +0800
Change-Id: I79b5fe6fb8e30aa470846fcd14faf050529db969
Original commit hash: 251ddc20b4781d1eee89a7da6a867af1c34e7887

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1165135fd6cd77b1d2cf94b91098e14fabc949d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:15:08 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-S | DDR5] PwrMeter Overrides reports invalid values on SAGV

[Issue Description]
When SAGV is enabled, the Power Meter constant overrides are not
being applied properly for Sagv points 1,2 and 3. Rank information
being wiped out on every sagv iteration.

[Resolution]
Save and Restore the rank information for every sagv transition.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019099267
Original commit date: Mon Nov 13 13:12:46 2023 -0800
Change-Id: If2ddf27cc55665bcdb4e7981282802a413b6d496
Original commit hash: 549fd4dfde19650afa2a3e95c644d4a1ce1a3eed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h

================================================================================ 
Commit: 08a3435cef24a3b133646e837ab65a5c2cf0cf29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:15:05 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.5.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 15 10:00:58 2023 +0800
Change-Id: I32dcf84b864d7f9683897096361fb91a12426ddb
Original commit hash: 990dbec5b03e15d1bd5088f48ace2afad315de47

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9b6169b7bb0d472c25d76dfead4221feb4af94fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:15:02 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL | DDR5] Add new Power Meter Override config

[Feature Description]
Added a new configuration for the Power Meter Constant
override table for 5200 G2 1R and 2R

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019099241
Original commit date: Tue Nov 14 15:58:24 2023 -0800
Change-Id: Id7242a6592e1bd9e993353c239802fff19bd4ee9
Original commit hash: 3e891431e4395ed37cf4a0b671cb334019085cbb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 5e774ca9aa9da293bbbdb52f77bfbcd068f8a7b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:15:00 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.5.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 15 10:00:28 2023 +0800
Change-Id: I4778a867bf66127b0c528d149a03905deb7058ac
Original commit hash: 907243ac2b7fb6e55840517bda8fc9778cabf225

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f834dbdb97bf82367407bfcc90400abdf5f07ce8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:14:58 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] Config PL1 dynamically based on nominal TDP once cTDP is disabled

[Feature Description]
1.Some of PD data is shared by CPUs with different nominal TDPs, once
the cTDP is disabled or unsupported, BIOS needs to configure PL1 value
dynamically based on the nominal TDP.
2.Update PD data(Icc Max value of Core).

Package/Module:
ClientOneSiliconPkg/Fru/MtlCpu

[Impacted Platform]
ARL

Hsd-es-id: 15015101834
Original commit date: Fri Jan 19 10:30:58 2024 +0800
Change-Id: I506d6e67879a99c880c36340a8d6d8fbe669436a
Original commit hash: 723eb5d65a5642db400ca910836f7290d45ae20c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: ddec7b0989058da2d3c0cdf1348af2aca466506d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:14:57 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL H] Apply new PD data once cTDP of 28W TDP CPU is configured to 65W

[Feature Description]
Once the cTDP of ARL H 28W TDP CPU is configured to 65W(cTDP Level1 or
Level2), BIOS needs to apply new PD data.

Package/Module:
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib

[Impacted Platform]
ARL H

Hsd-es-id: 15015101834
Original commit date: Thu Jan 11 23:47:34 2024 +0800
Change-Id: Ifcd51778ff93c91effdec0ba1f5f3911c340cb9b
Original commit hash: c68eee0ecde159fe0faed63b85724617cf454556

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 583891717c6df7e25190deca7e11b46eb60be703 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:14:55 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4034_00

Hsd-es-id: N/A"
Original commit date: Thu Jan 18 20:31:37 2024 -0800
Original commit hash: 0613d012c80d4c773c14155d6a2ceda152964b87

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5b4c870071834359c3fe36d78b8245d879c9b7d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:14:53 2024 +0530 
-------------------------------------------------------------------------------- 
Add debug print for EC interfaces

[Issue Description]
When system boot the BIOS setup, boot menu and UEFI shell,
the EC debug message keep printing.

[Resolution]
It is because the GOP is create one timer event to keep
polling the LID state and it comes out EC communications.
And with debug BIOS, any EC communication we will have debug
message to make sure the API works fine.
Add debug print level control for all EC interfaces and raise
the LID read to DEBUG_VERBOSE to disable the default print.
It can be enable to raise the debug print level.
Other EC interface keeps the default DEBUG_INFO level.

Package/Module:
EcFeaturePkg/EcPrivateLib

[Impacted Platform]
ALL.

Hsd-es-id: 15015130638
Original commit date: Thu Jan 18 14:08:31 2024 +0800
Change-Id: I5e051aa8a93d93f254bd06648b3a1932d75a1ea7
Original commit hash: 5f7151697115521748c7eb5b1909d2efe448129d

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/Include/Library/EcLib.h
Features/Ec/EcFeaturePkg/IncludePrivate/Library/EcPrivateLib.h
Features/Ec/EcFeaturePkg/Library/BaseEcLib/BaseEcLib.c
Features/Ec/EcFeaturePkg/Library/BaseEcLibNull/BaseEcLibNull.c
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
Features/Ec/EcFeaturePkg/Library/BaseEcTcssLib/BaseEcTcssLib.c
Features/Ec/EcFeaturePkg/LibraryPrivate/EcPrivateLib/EcPrivateLib.c

================================================================================ 
Commit: 2bd693005e00af3523f96051f8577efde8cae01c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:14:51 2024 +0530 
-------------------------------------------------------------------------------- 
[MTLS][ARLS] and onward PCIe TC/VC mapping new requirement

[Feature Description]
If ( RP is enabled for 1 VC):
Map TC[0-7] to VC0 (vc0ctl.tvm=0x7f)
If ( RP is enabled for 2 VC):
Map TC0 to VC0
Map TC[1-7] to VC1

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 14021335789
Original commit date: Wed Jan 10 06:03:37 2024 +0530
Change-Id: I691fb328490020f82e12d84a27a09750b2971db0
Original commit hash: 11d82a6b00a397c2f63837ca5781a39f57045c8e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 27a825230859f3a1ce1358177a3bbf62281fb09f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:14:47 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O][HSTI] ACS test causes boot-time issues

[Issue Description]
HSTI ACS ECH Capability Enabled and Correct Configuration test
attempts to read ACS ECH on all PMC devices regardless of its location.

[Resolution]
Limit the test execution to only Bus 0
Also improve debug logging because why not

Package/Module: PlatSamplePkg/HstiIhvDxe

[Impacted Platform]
ALL

Hsd-es-id: 14021310163
Original commit date: Thu Jan 11 03:20:08 2024 -0800
Change-Id: Ib2cea72021eb55cfa3b239a13841c9dd0f9b922d
Original commit hash: e728ff83655157b6c71200e2107f44bceae23677

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePchConfiguration.c

================================================================================ 
Commit: cbdd65158abe37eeba96460424451d6fc6f6d526 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:14:43 2024 +0530 
-------------------------------------------------------------------------------- 
SUT going to default settings with GCC BIOS

[Issue Description]
SUT going to default settings with GCC BIOS

[Resolution]
Disable BIOS Guard for GCC Build

Package/Module: MeteorLakeBoards

[Impacted Platform]
S, Hx

Hsd-es-id: 16022790147
Original commit date: Mon Jan 8 15:47:34 2024 -0800
Change-Id: Iffcf1ef3e702feb086b578edf6ddd1c8c1ff7d01
Original commit hash: 6a33625e30c5bdd69da1bd8056cec274d3a79a0d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 5fa6bd9f90bd21597658315e7d081c9c244af959 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:14:39 2024 +0530 
-------------------------------------------------------------------------------- 
Audio glitches observed behind type-c Dock

[Issue Description]
Audio glitches observed behind type-c Dock with BT and USB Headset.

[Resolution]
Debug determined that Tpoweron scale value is not programmed
correctly.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 18036106067
Original commit date: Thu Jan 4 09:12:58 2024 +0100
Change-Id: I46ea380182694a3bc70c48547a510c1e222c2b5b
Original commit hash: 86b63bd15623fe7a5917f53a235156dceeb2a2b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/DmiSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c

================================================================================ 
Commit: 405baefee19dc808b1c3545795aff00f008dee10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:14:34 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O][MTL] SATA DEVSLP GPIO not programmed correctly

[Issue Description]
The SATA devslp function has been enabled in the BIOS,
and the E4 GPIO status is not correct in the gpio tool
under windows.

[Resolution]
GPP_E4 pin is programmed to Native function 1

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 14021342527
Original commit date: Wed Jan 17 12:17:39 2024 +0530
Change-Id: I0e0991efe45deb65b958f965f522a88631807e40
Original commit hash: a15fd87e74aba1d7b6ec277e01aefbd4b91eed75

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchSataInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocSataInit.c

================================================================================ 
Commit: 63a3c26f5f8d07681445ad91dcab526ecf2a8745 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:14:31 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4033_00

Hsd-es-id: N/A"
Original commit date: Wed Jan 17 20:31:10 2024 -0800
Original commit hash: 2a5b0fd29cd399e203289b000cd02131b4926902

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 12373106d74fe48a13d1b1af4ea9a1ed6ae32878 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:14:28 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH][MTP-S] SSID/SVID are not programmed on MTP-S PCH PCI device.

[Issue Description]
BIOS doesn't program SSID/SVID for bus 0x80.

[Resolution]
Program SSID/SVID for bus 0x80.
Remove unused library PeiSiSsidLib.

Package/Module:
ClientOneSiliconPkg/Product/MeteorLake
ClientOneSiliconPkg/Library/PeiSiSsidLib

[Impacted Platform]
ALL

Hsd-es-id: 13011538977
Original commit date: Wed Jan 17 09:44:06 2024 +0800
Change-Id: Ib0ba3424dede62d4db5e3ba54b1dded84efb8332
Original commit hash: a4c6ad0c5dcd2e893426177729d718884b6ff717

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Library/PeiSiSsidLib/PeiSiSsidLib.c
ClientOneSiliconPkg/Library/PeiSiSsidLib/PeiSiSsidLib.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitFsp.inf

================================================================================ 
Commit: f7219643b51c2fa8b8aa7701dd17db9ed936f216 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:14:23 2024 +0530 
-------------------------------------------------------------------------------- 
Reduce the Intensive Post Code Update Request when DXE Core Not Found

[Issue Description]
- In EDK-II DxeLoad.c (DxeIplFindDxeCore) there exist an infinite-loop
to find the DxeCore in all the possible FVs.
- In release BIOS, system would not stop to search when no further FV
found and would cause the infinite progress code signal.
- In following EDK-II platform, it would be converted into postcode
(PostCodeDebugFeaturePkg/Library/PostCodeMapLib/PostCodeMapLib.c)
and would have intensive request cause the EC busy to handle
the post code update.
- This change is used to mitigate the number of post code update request
to reduce the EC loading.

[Resolution]
- Register the progress code callback function to add additional timeout
- Add the additional 500ms timeout to reduce the traffic
- When the progress code is DXE core not found, execute the timeout
- Others do not do any operation and make the behavior as-is

Package/Module:
CapsuleFeaturePkg/PlatformInitRecoveryPei

[Impacted Platform]
ALL

Hsd-es-id: 16021094925
Original commit date: Wed Jan 10 15:03:39 2024 +0800
Change-Id: Ia23dc8c3158b197e048748af7cea80c459873b72
Original commit hash: 5f7595134e09866813f21491bb374a9ae1226621

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/PlatformInitRecoveryPei.c
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/PlatformInitRecoveryPei.inf
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/ProgressCodeCallbackInternalPei.h
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/ProgressCodeCallbackPei.c
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/ProgressCodeCallbackPei.h

================================================================================ 
Commit: 43db19a7220f3be937a259e399ea76768e425245 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:14:18 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.4.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Jan 16 21:53:40 2024 -0800
Original commit hash: 9596bbf41b6afea56ec1195008f2af309e39f56b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4bfb94ab51aec4d9d1d0a05531bf854f633b894a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:14:13 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] Fix to clear LPC/eSPI generic IO range decoding in IOC beyond index 0

[Issue Description]
IocClearLpcGenIoRange API is not clearing generic IO range decoding
registers beyond index 0

[Resolution]
Use Index to clear generic IO range decoding registers

Package/Module: OneSiliconPkg

[Impacted Platform]
All platforms.

Hsd-es-id: 15015069907
Original commit date: Tue Jan 16 15:54:54 2024 +0530
Change-Id: Ifbf4a48d09af574c9aab901f6ade40cfb156d411
Original commit hash: 6e80c38c82cce35dde0d05d3947a4632daf95332

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ioc/LibraryPrivate/IocLib/IocLib.c

================================================================================ 
Commit: 03e55f59af9c5261d087b55376ed5ae92d749eb3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:14:09 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4032_00

Hsd-es-id: N/A"
Original commit date: Tue Jan 16 20:32:05 2024 -0800
Original commit hash: 1317f99ee01ef4c23e39050ecbdcf87a3a3f9f99

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 71f12568a49c22445699e2ab26cb98ee8248b671 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:14:04 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] Support for BOM 37A and 36A panels.

[Feature Description]
BOM 37A/36A panel HID parsing logic support, Added support
for ELAN touch HID touch packets.

Package/Module: OneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16022986632
Original commit date: Thu Jan 4 14:22:48 2024 +0530
Change-Id: I93640d2493e6551d882d5219027e36dfe13ae6b2
Original commit hash: e3266b629fb01dfd59cc0f4033fd0a2030f59e4a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiDriver.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiHid.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiHid.h
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiLibPrivate.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiPrivate.h

================================================================================ 
Commit: 454f69ac602a0fe0d2af1d1d83d0bba286cdfcf8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:14:01 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] Add LPSS support for BOM 37A and 36A panels.

[Feature Description]
BOM 37A/36A panel HID parsing logic support, Added support
for ELAN touch HID touch packets.

Package/Module: Features/I2cFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 16022989903
Original commit date: Tue Jan 9 10:42:56 2024 +0530
Change-Id: I68bf60d80ec18fde3e9a138e4050071843efb8a6
Original commit hash: 3ea05632e726967c35c55929ff3bf015c6331b23

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cTouchPanelDxe/I2cTouchPanel.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/I2cTouchPanel.h

================================================================================ 
Commit: b5ddda69f2f2e68f33eeb025121c9d26c1856ec7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:13:59 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4031_00

Hsd-es-id: N/A"
Original commit date: Mon Jan 15 20:31:12 2024 -0800
Original commit hash: 6686cc35886ce78d25933fb6e215f367f4a8c5cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: c5c99ec4c9ef6d33822f0ba9bdf82f3c7769f1da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:13:57 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4030_00

Hsd-es-id: N/A"
Original commit date: Sun Jan 14 20:31:07 2024 -0800
Original commit hash: 93ae311f78cae8d5379dd77cf57e589d60c20a86

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 84b6391d8fe64987c534535e9af62b78fdf4005a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:13:55 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4026_00

Hsd-es-id: N/A"
Original commit date: Sat Jan 13 20:31:10 2024 -0800
Original commit hash: 7af5152db37733f1cae3a48bc7778f45b7e4ca16

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 354bedd74add138964f8b3c54b5cc3bd4d151915 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:13:53 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4025_00

Hsd-es-id: N/A"
Original commit date: Fri Jan 12 20:31:15 2024 -0800
Original commit hash: a2b79e2e6ff21e0dda694282d6cb2136635988fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 6a4ef7147b1b7afb3b982cdcc5f4a040ca12d8b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:13:50 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-H T3] Align Type-C ports with EC reported

[Issue Description]
EC reported 4 Type-C ports on MTL T3. But it reported
3 Type-C ports on ARL T3. UCSI driver will get YB
because ports reported by BIOS is more than EC reported.

[Resolution]
BIOS need align the ports reported by EC.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
ARL-H T3

Hsd-es-id: 22019310181
Original commit date: Wed Jan 10 16:09:00 2024 +0800
Change-Id: I7670e0bf82e65fa2041d8a85427646a3b6a53e34
Original commit hash: 71d595a7c53b15a853e673cdbae6729d8595483c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHLp5xT3Rvp.dsc

================================================================================ 
Commit: 7c152b8fa9a98a6f82d103965e0fbda6ebae0ac3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:13:46 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4024_01

Hsd-es-id: N/A"
Original commit date: Thu Jan 11 21:26:11 2024 -0800
Original commit hash: 55f2ab89b61aee1c82c2f3548a55d08e0eff5bcf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: a37b136820e2e636c8f987b1bf59edf39c1613ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:13:44 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4024_00

Hsd-es-id: N/A"
Original commit date: Thu Jan 11 20:31:34 2024 -0800
Original commit hash: f799bc0b01a949cafac2d269ee8b3e17b430c1e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f1046cf34e60464ba3092cadd39b08b5f6dd3d93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:13:41 2024 +0530 
-------------------------------------------------------------------------------- 
Enable SPI DMA

[Issue Description]
SUT hangs/loops on hitting PC: AC10 after provisioning TPM

[Resolution]
Enable SPI DMA

Package/Module: PeiMtlSocInitLib

[Impacted Platform]
S

Hsd-es-id: 16022772649
Original commit date: Thu Jan 11 12:11:10 2024 -0800
Change-Id: I460f3739c6a9088dff020efcf15988374c5c51d9
Original commit hash: c14e7edf9a049e5f138061cf2334205c4b48bddc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f5fb731aed90ec9c1558df46805396ba715ab9ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:13:39 2024 +0530 
-------------------------------------------------------------------------------- 
Integrate DisCo SDCA 2.1 Tables for Cirrus Codec 4 and 6 spkr

[Feature Description]
Implement DisCo tables of the latest configurations for Cirrus Codec.
Add a separate configuration for 4 speaker and 6 speaker config.

Package/Module:
Features/Audio/SndwDevTopologyFeaturePkg
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL, ARL

Hsd-es-id: 18035844887
Original commit date: Thu Dec 21 13:21:14 2023 +0100
Change-Id: I9369fd4bf572e612f930bda863d8edc7f80ed3f1
Original commit hash: f4f4d89f6ffba8860fffa8b7a9b3a1ca47527288

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySsdtDesktop.inf
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/AudioComposition_Jamerson_4spk_Cohen_mic_UAJ.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/AudioComposition_Jamerson_4spk_Cohen_mic_UAJ_all_endpoints.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/AudioComposition_Jamerson_4spk_Cohen_mic_UAJ_no_capture.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/AudioComposition_Jamerson_4spk_Cohen_mic_UAJ_no_capture_no_spk.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/AudioComposition_Jamerson_4spk_Cohen_mic_UAJ_no_spk.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/AudioComposition_Jamerson_6spk_Cohen_mic_UAJ.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/CS35L56_DSD.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/CS35L56_PDP.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/CS42L43_DSD.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/CS_HID_headset_buttons.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/Cirrus_Topology_4_Jamerson_1_Cohen.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/Cirrus_Topology_6_Jamerson_1_Cohen.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/Cohen_Amp.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/Cohen_SimpleMic.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/Cohen_UAJ.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/Cohen_UAJ_capture_disable.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/Cohen_UAJ_capture_enable.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/EnableProcessingModules.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/SdcaSmartAmp_CJAM3556_RefStream_common.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/Sidecar_Cohen_Tweeter_Jamerson_Woofer.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/SndwDevTopologySt06Ssdt.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/SndwDevTopologySt07Ssdt.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/common4ch.h
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/common6ch.h
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/sb_pc00_hdas_ppms_cirrus_aec.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Desktop/SndwDevTopologySt06Ssdt/sb_pc00_hdas_ppms_waves.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySsdtMobile.inf
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/AudioComposition_Jamerson_4spk_Cohen_mic_UAJ.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/AudioComposition_Jamerson_4spk_Cohen_mic_UAJ_all_endpoints.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/AudioComposition_Jamerson_4spk_Cohen_mic_UAJ_no_capture.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/AudioComposition_Jamerson_4spk_Cohen_mic_UAJ_no_capture_no_spk.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/AudioComposition_Jamerson_4spk_Cohen_mic_UAJ_no_spk.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/AudioComposition_Jamerson_6spk_Cohen_mic_UAJ.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/CS35L56_DSD.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/CS35L56_PDP.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/CS42L43_DSD.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/CS_HID_headset_buttons.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/Cirrus_Topology_4_Jamerson_1_Cohen.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/Cirrus_Topology_6_Jamerson_1_Cohen.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/Cohen_Amp.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/Cohen_SimpleMic.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/Cohen_UAJ.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/Cohen_UAJ_capture_disable.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/Cohen_UAJ_capture_enable.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/EnableProcessingModules.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/SdcaSmartAmp_CJAM3556_RefStream_common.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/Sidecar_Cohen_Tweeter_Jamerson_Woofer.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/SndwDevTopologySt06Ssdt.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/SndwDevTopologySt07Ssdt.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/common4ch.h
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/common6ch.h
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/sb_pc00_hdas_ppms_cirrus_aec.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/sb_pc00_hdas_ppms_waves.asl
Features/Audio/SndwDevTopologyFeaturePkg/IncludePrivate/SndwAcx.h
Features/Audio/SndwDevTopologyFeaturePkg/Readme.md
Features/Audio/SndwDevTopologyFeaturePkg/SndwInstallDevTopology/SndwInstallDevTopology.c
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: b0559279683ecedbc72476bd1574e1f705a8f7e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:13:36 2024 +0530 
-------------------------------------------------------------------------------- 
SUT go into indeterminate state with LPE Erase NVM Variables action

[Issue Description]
SUT go into indeterminate state with LPE Erase NVM variables action

[Resolution]
Used PcdFlashNvStorageVariableOffset PCD to erase NVM region.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16023027479
Original commit date: Wed Jan 10 13:31:29 2024 +0530
Change-Id: I9b4c865fa3f9c12f248ac18731438ee509ab05ab
Original commit hash: 2754015924957c558af0148e239aa9a6e7c1ee4c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
MeteorLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c

================================================================================ 
Commit: 5e107c50df1c6f3f1a8bb3438dbba342400b6e05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:13:34 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL U/H] BIOS needs not support for overriding VR and TDP settings

[Feature Description]
ARL U/H BIOS needs not support for configuring VR and TDP 15W/28W/45W
settings based on 28W/45W VR rework

Package/Module:
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib

[Impacted Platform]
ARL U/H

Hsd-es-id: 15015063371
Original commit date: Mon Jan 8 16:57:33 2024 +0800
Change-Id: I561b3baa5af1ac0f9660c9d9799bacea5e439924
Original commit hash: 4970a5cfc675abb1ec24c7bae91b49631d25fb00

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c

================================================================================ 
Commit: ce79dccac404576d289b34cedf9d8960e4bdfd20 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:13:33 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4023_00

Hsd-es-id: N/A"
Original commit date: Wed Jan 10 20:32:28 2024 -0800
Original commit hash: f09d46a91f74d0a71e452012892b7ff9cbe0e5c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 83318c9480a823fd4ac0206f549df3f49cf5fe40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:13:31 2024 +0530 
-------------------------------------------------------------------------------- 
Fix the method error reported by FWTS tool

[Issue Description]
Enable the _BTP support for LNL battery participant, but method:
\_SB_.PC00.LPCB.H_EC.BAT1._BTP returned values, it was expected
to return nothing.

[Resolution]
Remove the return() code for _BTP method.

Package/Module: EcFeaturePkg/Bat1Real

[Impacted Platform]
ALL

Hsd-es-id: 15015084491
Original commit date: Wed Jan 10 11:10:02 2024 +0530
Change-Id: Ib5651816154947455cd59b918b2cfe4a934bbd24
Original commit hash: 6d2e56348cc5937ec4368e5f49bec54032e82d79

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/Devices/Bat1Real.asl

================================================================================ 
Commit: 2ab3d32a92777c024d5b635d11b48e1202181174 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:13:29 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4022_00

Hsd-es-id: N/A"
Original commit date: Tue Jan 9 20:33:17 2024 -0800
Original commit hash: e242366903adc18d10c905b65c917ebdc53d2b8f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 4cde61a9bfe028f1c0d3fab522e1309dc2f6a200 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:13:27 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S] Extend WDT interval to 1000 seconds

[Feature Description]
When CUSTOM_PROFILE is selected, memory trainings might spend
lots of time. The current WDT interval is only 60 seconds.
It's not enough. Board is reset before MRC finishes trainings.

Extend WDT interval to 1000 seconds

Package/Module: MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib

[Impacted Platform]
S, HX.

Hsd-es-id: 15015083108
Original commit date: Tue Jan 9 16:21:57 2024 +0800
Change-Id: I437761c8ad20aeb4019728d8aab3cf2a2806c31f
Original commit hash: c780a61236f1e947e93c9e695e43d5442354521f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.h

================================================================================ 
Commit: e7f5ba61f5c4cbeaedb79ac5bb294fad817579c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:13:25 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] HiiConfigRoutingProtocolTest is getting failed on SCT test

[Issue Description]
When the SCT test is kept for HiiConfigRoutingProtocol test,
ExtractConfig and RouteConfig Function tests are failing
with status of Device Error Buffer too small respectively.

[Resolution]
Allocated runtime memory buffer to construct HII_CFG_NAME header.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 16022250838
Original commit date: Thu Nov 16 17:36:12 2023 +0530
Change-Id: I2b384f7b6475b9634993886b86b148e5dbacbcd9
Original commit hash: 556c73f41c41871f96f7ab9da7f6da762cce39c2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/Setup.c

================================================================================ 
Commit: daf8ce6e9cebb7a8c112319376009ac10070d38a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:13:23 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4021_01

Hsd-es-id: N/A"
Original commit date: Mon Jan 8 20:31:54 2024 -0800
Original commit hash: d4a8b1afb1f196af171decb92b6b251462cb2496

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: c01ed6b0a804e1558abee4b85f16ea8faf1615da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:13:22 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O][MTL-P] Save Tco in MtlSocSmbus

[Issue Description]
In code tco base address is not saved in SocConfig

[Resolution]
Save TcoBaseAddress in SocConfig

Package/Module:
MtlSocSmbus

[Impacted Platform]
MTLP

Hsd-es-id: 18035937400
Original commit date: Wed Dec 27 12:22:25 2023 +0100
Change-Id: I05ecf5833aef0eb6835e6e80a3bbeb24a86cb11d
Original commit hash: 22a66b50fa95de54160eed66b15262fd499801d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocSmbus.c

================================================================================ 
Commit: bdc5d07200aad5b62c636b943fbcb0fe72209f5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:13:20 2024 +0530 
-------------------------------------------------------------------------------- 
WWAN firmware update using Telephony tool is failing

[Issue Description]
WWAN firmware update using Telephony tool is failing

[Resolution]
ACPI GPIO method implement to correct path for WWAN/GaP reset function

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 16022968393
Original commit date: Mon Jan 8 12:54:39 2024 +0800
Change-Id: I1e2fd77b3dd8906dbc2463e403f19ae10423836c
Original commit hash: 1deb71bee161218852efae0a5977fe5a5af3f457

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wifi.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wwan.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/WwanFlash.asl

================================================================================ 
Commit: 5c151df5f945b98f461badabeb2ffdf1f1cd74c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:13:18 2024 +0530 
-------------------------------------------------------------------------------- 
Add _BTP support for silicon

[Issue Description]
With ARL-H silicon, the _BTP method is not
exposed for OS driver.

[Resolution]
Enable EnableBTP ACPI NVS variable for all ARL
family silicons.

Package/Module:
MeteorLakeBoardPkg/EcInit.c

[Impacted Platform]
All.

Hsd-es-id: 16022982180
Original commit date: Thu Jan 4 13:03:51 2024 +0800
Change-Id: I10b079e43032b7ead423be7a4a5a1974e8770cda
Original commit hash: bb9c20985e84b227d045f5f4100a723895ac1afa

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/EcInit.c

================================================================================ 
Commit: 1ef99d496ac1194ac86cf2f705f0730a00d6b6fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:13:16 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P][DDR5][dTBT] Delay observed ~ 2.30 mins during WR cycle

[Issue Description]
Observing Delay in WR Cycles on DDR5 Memory down dTBT board

[Resolution]
The SPD input data from BIOS is malformed. BIOS is passing in an SPD
for 8 total channels but only 4 are actually populated.
This is causing the Fast Boot Allowed check to detect a DIMM change
which forces a full training Cold Boot.

To fix this issue, the input SPD Address table should be changed to
set the unused channels to 0.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL-P

Hsd-es-id: 14021305960
Original commit date: Fri Jan 5 13:19:52 2024 +0530
Change-Id: Iacf84195d754037b056f9c45dc01ebd9c5267e96
Original commit hash: ad04051b5eff5260f7142d1ead29c93fb10b41a0

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5MemSolderDowndTBTRvp.dsc

================================================================================ 
Commit: 8d9b3191649bf0761a1ae2a656c1978dc8e3f280 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:13:15 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4021_00

Hsd-es-id: N/A"
Original commit date: Mon Jan 8 04:31:42 2024 +0000
Original commit hash: 5695a77a1afd0ca0f094e005620349a12067aa9a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 8a7c8c1a6777538e5924cde4b820484b81915664 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:13:13 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4016_00

Hsd-es-id: N/A"
Original commit date: Sat Jan 6 20:31:05 2024 -0800
Original commit hash: d61cd2835ec4fc7baa9188a5700daffb0958487e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: de51dd8649aa1c00f801b4c06876f020f77de07d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:13:11 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4015_00

Hsd-es-id: N/A"
Original commit date: Fri Jan 5 20:31:06 2024 -0800
Original commit hash: 7628449a4c43402de1e1e419361eac619e7c1cda

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 7ffbb79efcc082cc296771e6e83bea87c5d8e23f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:13:10 2024 +0530 
-------------------------------------------------------------------------------- 
[MTLS] Disable Foxville Wake capability in DeepSx

[Feature Description]
Foxville does not support DeepSx while its wake pin is under
GPD group. Disable interrupt config of the wake pin in DeepSx
entry to avoid unexpected autowake issue.
When Amt is provisioned, DeepSx will be demoted to Sx, so no
need to disable Foxville WOL in that case.

This change is needed only for MTLS RVP that uses GPD as
Foxville wake pin.

Package/Module: MeteorLakeBoardPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
MTL S

Hsd-es-id: 15015043231
Original commit date: Thu Jan 4 16:44:14 2024 +0800
Change-Id: I7d6bd32ebc003ce2173a0c957e595540ba6a2c34
Original commit hash: 306af9cc0cb6104943fdb9435ac998c1511e4392

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.inf

================================================================================ 
Commit: 2e3a0778c7a9903bd067bd26d45ced2adfdca84a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:13:08 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] BIOS code update for new VR Spec WW50_23

[Feature Description]
BIOS code update for new VR Spec WW50_23

Package/Module:
ClientOneSiliconPkg/Fru/MtlCpu

[Impacted Platform]
ARL-H

Hsd-es-id: 15015042890
Original commit date: Thu Jan 4 18:08:22 2024 +0800
Change-Id: I9bb391fe0195f3091d4acedb8155f453c7347f19
Original commit hash: 068e32fe331ba4868ac5ca5e27596363fff6a201

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: be39b40ab7c3f470132b89ab77d3f07b94894aad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:13:06 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Avoid AsfDxe without saving UEFI boot options to OCR.

[Issue Description]
UEFI boot options would not be saved to OCR if AsfDxe driver execute
before OneClickRecovery driver.

[Resolution]
Create a callback notify event in AsfDxe.
The callback would be executed when
OneClickRecovery Protocol is installed.

Package/Module:
ClientOneSiliconPkg/IpBlock/Me

[Impacted Platform]
ALL

Hsd-es-id: 15014999874
Original commit date: Tue Jan 2 09:17:56 2024 +0800
Change-Id: Idff74888a82ba374581c005655f9af836b6a0068
Original commit hash: 3f188ed025b120ad825a68a08b3aae1f5e11d914

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.c
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.inf

================================================================================ 
Commit: b9c6ac722846075c319a13000848585f1ee5c7de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:13:05 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4014_00

Hsd-es-id: N/A"
Original commit date: Thu Jan 4 20:34:02 2024 -0800
Original commit hash: 172a59992a900b79eadbe812d19fcaa1fa377b41

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 00b27fd132e5484b20d347f2a2c0dbbbfa19c266 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:13:03 2024 +0530 
-------------------------------------------------------------------------------- 
Ethernet Controller has MAC address written in incorrect byte order

[Issue Description]
MAC address is actually reported in format like this 49 90 0A FA 9E 8A
(byte-swapped order)

[Resolution]
Expected behavior: MAC address should be reported in format like this:
90 49 FA 0A 8A 9E (MAC address with normal byte order).
Byte swapping done to write MAC address in proper format.

Package/Module:
PlatSamplePkg

[Impacted Platform]
MTLS

Hsd-es-id: 22019269295
Original commit date: Thu Jan 4 13:25:15 2024 +0530
Change-Id: I195825386eb900dd9e7631422a2ee8e8ffba2c9e
Original commit hash: 9f8ca26878b6b10020746a88ab4cbcf0a7ce998a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateHw.c
MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateInit.c

================================================================================ 
Commit: 7d4a5451e4fc1f979840dfe0a99686a6eaec43fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:13:01 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4013_00

Hsd-es-id: N/A"
Original commit date: Wed Jan 3 20:31:28 2024 -0800
Original commit hash: e57df151c7b6183408107a08a0ca6b5af49a404a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3dee3a5a519ac29beb4c4dd1d780f64ef600d768 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:12:59 2024 +0530 
-------------------------------------------------------------------------------- 
SUT hangs at PC-1090 after disabling VT-D

[Issue Description]
SUT hangs at PC-1090 after disabling VT-D

[Resolution]
Disable SPI-DMA

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 16022894374
Original commit date: Wed Jan 3 10:54:32 2024 -0800
Change-Id: If7d58dd085070a5295f062a7b780ccdfaa39cc3b
Original commit hash: 95c309f2831fc57cbbef5466cead831ef1ac44a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 72529ab35efa8083bfea12ceb98acb8c6843ba45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:12:57 2024 +0530 
-------------------------------------------------------------------------------- 
PreMem GOP should be called when IGFX enabled

[Feature Description]
When external graphics card is connected, then IGFX will be disabled
in such cases we should not call PreMem as IGFX will be disabled.

Package/Module: Graphics

[Impacted Platform]
ALL

Hsd-es-id: 16022978657
Original commit date: Wed Jan 3 20:18:29 2024 +0530
Change-Id: Ib76b5ae5256d0dfa11fc8033dc2f740a773f06df
Original commit hash: c20ee52e835d1c094615e0ca8f360408177bf829

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14Plus/PeiDisplayInitLib.c

================================================================================ 
Commit: b31cc80ab4614624f8ac65274048d21679bf3cdb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:12:55 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Mtlsoc Soc core only build Enable

[Feature Description]
Enabling mtlsoc build.
Adjusted FSP flashmap for soc core only build.
Adjusted Boot loader flashmap for soc core only build.
Skipping EarlyDevicesFsp as FSP M FV is almost full.

Package/Module:
MeteorLakeFspPkg/
MeteorLakeBoardPkg/

[Impacted Platform]
U, H

Hsd-es-id: 16022010127
Original commit date: Fri Sep 15 00:44:46 2023 +0530
Change-Id: I50a40336ac1989819f90cdabc0140c26b5b6cf56
Original commit hash: 741c242a13ab5fda0acd71ad173af63f65d0af9f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeSocCore.fdf
MeteorLakeBoardPkg/prep.bat
MeteorLakeFspPkg/MeteorLakeFspPkg.fdf

================================================================================ 
Commit: db7b8bb047d5a62b4a6748e1c62e45159ba7966f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:12:51 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4012_00

Hsd-es-id: N/A"
Original commit date: Tue Jan 2 20:31:11 2024 -0800
Original commit hash: fa54ea8d3325e586afc2b6e46c9fb1bf521f2896

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b42a2e425dba9cc1a0867314f2e837fd9ff5eed8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:12:47 2024 +0530 
-------------------------------------------------------------------------------- 
Enable CPU CEP and FVM BIOS Settings

[Feature Description]
Enable CPU CEP and FVM Settings for Hx Platform

Package/Module: MeteorLakeBoards

[Impacted Platform]
Hx

Hsd-es-id: 14021286197
Original commit date: Tue Jan 2 10:05:06 2024 -0800
Change-Id: I051b10b6115271be26b687206c2747abfb083461
Original commit hash: cb898c3fc1862ff80ef3f9d75b486db335187210

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 6b87b9ed5c64ad786ddda18555273c1e1fb209ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:12:44 2024 +0530 
-------------------------------------------------------------------------------- 
[MTLPS] Update MTL-PS Configuration Settings

[Feature Description]
Update MTL-PS Configuration Settings

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-PS

Hsd-es-id: 15014963570
Original commit date: Thu Dec 21 14:16:08 2023 +0800
Change-Id: I7cac00a2076315923474d3e857249daa0f0e83f8
Original commit hash: a93c37697a073e15048390ada8456967c9e53e5c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
MeteorLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlPSPpvRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPsDdr5Ppv.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPsDdr5PpvFabB.asl
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5OnlyDpRvpFabB.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5RvpFabB.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Sbc.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5TcpRvpFabB.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPSDdr5PpvFabB.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePsPpvBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePsSbcBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakePlatSamplePkg/Features/Embedded/Dxe/EmbeddedDxe.c
MeteorLakePlatSamplePkg/Features/Embedded/Dxe/EmbeddedDxe.inf
MeteorLakePlatSamplePkg/PlatformPkg.dsc
MeteorLakePlatSamplePkg/Setup/MeSetup.c

================================================================================ 
Commit: e0970c318e5129a210eebef2b94357d1c7bde649 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:12:42 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4011_00

Hsd-es-id: N/A"
Original commit date: Mon Jan 1 20:31:13 2024 -0800
Original commit hash: 322254eebe80bdbc347e2ec068a909e2311a0bb4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: ac58803164039c5a86d23624d1a98847bcd3a1f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:12:40 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4010_00

Hsd-es-id: N/A"
Original commit date: Sun Dec 31 20:31:07 2023 -0800
Original commit hash: 8ee5e67d3809f07f449cd5feed1f93086419f417

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 06ddf35d62c0819df7a0f9c377e3b8f6164c3b9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:12:38 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3526_00

Hsd-es-id: N/A"
Original commit date: Sat Dec 30 20:31:07 2023 -0800
Original commit hash: 6f0f1079d6cf7137f2cbdceda4e6ed05a62eea7b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e2b12cbc9bfb8198aee4ce30ebd8b7aeb00af82d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:12:37 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3525_00

Hsd-es-id: N/A"
Original commit date: Fri Dec 29 20:31:10 2023 -0800
Original commit hash: 3e69880b462244ead33ed659be8278b18f7717d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5185d848e00ab41d6887bf4810e0651dcf417a35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:12:35 2024 +0530 
-------------------------------------------------------------------------------- 
Build option to set the physical presence flag

[Feature Description]
Physical presence is disabled in Bios
for secure boot menu. This build option will enforce
the physical presence pcd which enables secure boot
menu.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 22019122422
Original commit date: Tue Jul 18 00:21:26 2023 -0700
Change-Id: I8aeb335b4e3b7986da01eec79069fd53d313bf3a
Original commit hash: b381b3354e02b6abd00e4a9977050c2e6323c79c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/prep.bat
MeteorLakePlatSamplePkg/Library/PlatformSecureLibTest/PlatformSecureLibTest.c
MeteorLakePlatSamplePkg/Library/PlatformSecureLibTest/PlatformSecureLibTest.inf

================================================================================ 
Commit: 03a34283f22cd04f4fd6f887995cae9b6365cd5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:12:33 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3524_00

Hsd-es-id: N/A"
Original commit date: Thu Dec 28 20:31:03 2023 -0800
Original commit hash: 53dd4c06e0e67496b0602f0d13eb432c85d3228e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: c7577f2cc107ce7c7fd034ed5503eb21bfd54939 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:12:31 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-Hx AEP] Power on learnings

[Issue Description]
System not booting to EFI shell/OS and
some of the devices are not working

[Resolution]
Program the Hard Coded SPD for on board Memory
program the corresponding GPIO pin for Smart C cover
Program the GPIO pins and RTD3 flow for Foxville LAN as this is PCIE
Provide correct GOP config in Vpd Pcd for TBT Type-C display

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
ARL-Hx AEP

Hsd-es-id: 16022685063
Original commit date: Tue Nov 14 13:50:57 2023 +0530
Change-Id: I2040f990bf268b404dc8ae65f93c2a45c5d125a9
Original commit hash: 8ca903dca37195ab093431fadae8a0f4c5da26ad

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/ArlHAepRtd3.asl
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/ArlH/SkuIdArlHDdr5SODimmAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 651dec8f2d9aee3c14d9c1d60333588d5b05b66f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:12:29 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3523_01

Hsd-es-id: N/A"
Original commit date: Wed Dec 27 20:31:37 2023 -0800
Original commit hash: cdb8f64a7ce92e5be32ab4aa7bc61206bf87f642

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 1f462bdd5ffb865a6c970d37fe6bc20b5412f8ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:12:28 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] Unnecessary FSP debug lib PPI function for MTL-S

[Issue Description]
PPI is not available for PCH less SOC-s

[Resolution]
if no PCH SOC-S&EFI services not available,use serialPortWrite function

Package/Module:
C1S/Fsp

[Impacted Platform]
MTL

Hsd-es-id: 15014791395
Original commit date: Tue Dec 26 12:15:29 2023 +0530
Change-Id: If18b6a372b81db7b3b0b2950ea357c1dc7f890b6
Original commit hash: db3329b0167670920312b802792e6f9f3a4aaffb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspDebugInit/Pei/FspDebugServicePei.c
ClientOneSiliconPkg/Fsp/Library/DebugLibDebugPort/Pei/DebugLibDebugPort.c

================================================================================ 
Commit: 746af42ca0a366a2e517b9db8262bd539204c7ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:12:26 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3523_00

Hsd-es-id: N/A"
Original commit date: Wed Dec 27 04:33:03 2023 +0000
Original commit hash: 2a9a030a746ddcf65147a046102b92f6937ea261

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 551f19ac9f817c4970beed7779c429d0cd8bc860 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:12:24 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-H] [MTL-U] [MTL-S] [HID]: HEBC value option missing in BIOS

[Issue Description] or [Feature Description]
HEBC value option missing in setup page

[Resolution]
Removed "HebcValueSupport" condition as it supports for all SKUs.
So enabled by default at HFR

Package/Module:
MeteorlakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 22019142074
Original commit date: Tue Nov 28 14:44:27 2023 +0530
Change-Id: I50f884f404e411110fbb61b028bb33e09f81a47f
Original commit hash: 2aa78fe8cd951b0a25a805e3d757d1a2d03ca199

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSimicsBoardsConfigPatchTable.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: fa5cf4f2f494253fa25791a25d4ab5dfd93f3969 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:12:22 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL S] GT ICCMAX BIOS knob fail to programs when unlimited is enabled

[Issue Description]
BIOS missed to check Unlimit ICCMAX causes not command to PCODE

[Resolution]
Resolved issue to ensure BIOS to check both ICCMAX and Unlimit

Package/Module:
ClientOneSiliconPkg
PlatSamplePkg

[Impacted Platform]
S, HX

Hsd-es-id: 15014958965
Original commit date: Wed Dec 20 04:14:02 2023 -0800
Change-Id: I57db7cbac95a695ed0b41d5685c1a1896ce33b69
Original commit hash: 78f9be81ae7154da212bde023af042e363522fe6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: af916798c6551e76903c7f9a412bb2ae90b17791 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:12:21 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3521_00

Hsd-es-id: N/A"
Original commit date: Mon Dec 25 20:31:07 2023 -0800
Original commit hash: a525d8477ecb7292cacc5db940ee577b214cb5e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 7c22d72e6c2d486114878da2f21e5e242d321e16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:12:19 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3520_00

Hsd-es-id: N/A"
Original commit date: Sun Dec 24 20:31:23 2023 -0800
Original commit hash: 1b39619a68441b4ab40d208b149758edde121167

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: a60135e5f7bf5c0f9d65353aa131955b6856b528 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:12:17 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3516_00

Hsd-es-id: N/A"
Original commit date: Sat Dec 23 20:31:06 2023 -0800
Original commit hash: f13f6b2b8fa50eb980937d700c51165c6832457d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 6728e9c03c58e77a2713001dff7cb92eaa72955d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:12:15 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3515_01

Hsd-es-id: N/A"
Original commit date: Fri Dec 22 20:31:07 2023 -0800
Original commit hash: e5fbb86f1e74b0ba2ea9292051376e1bb79d614c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: a40d790d1271f3331efe8a01b3091785deaae69c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:12:13 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O][CNV] Enable BT LE audio as default in the BIOS code.

[Feature Description]
Set BT LE audio default enable,
and set it enable/disable while BtAudioOffload is enable/disable.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 15014953429
Original commit date: Wed Dec 20 14:50:38 2023 +0800
Change-Id: I0ee556037238037894a7ec4f3504adbc0dfb4b41
Original commit hash: e443e4d2c1ce7baa3ab97be8826736486f67fc75

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.c
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 156d22f380421f05cba31a899db12929622365cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:12:11 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O][MTL-S] BSOD after setting UART-0 Controller

[Issue Description]
Getting BSOD after setting UART-0 Controller as Communication port

[Resolution]
Add condRefOf for UA00

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
All

Hsd-es-id: 16021251060
Original commit date: Thu Dec 21 10:55:47 2023 +0800
Change-Id: Icb7c50d6c3f1ca61919a2840563292b21de93076
Original commit hash: 00fa58db985d7924f8bd483a5cb6c1fcb55ff930

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Connectivity.asl

================================================================================ 
Commit: cda5602a43cfd546d64a33f0a1667c22aa1bfda7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:12:10 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3515_00

Hsd-es-id: N/A"
Original commit date: Fri Dec 22 00:03:31 2023 -0800
Original commit hash: 2c526ce3a69db972a125070b94b231f0bd2960bc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 68b85e155b818fb0cd3e77e6af61e571df7cc8d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:12:08 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-HX] PS_ON entries seen on AC brick connected BGA setup

[Issue Description]
PS_ON entries seen on AC brick connected BGA setup

[Resolution]
Disable PSON on BGA RVP1

Package/Module: MeteorLakeBoards

[Impacted Platform]
S

Hsd-es-id: 16022895140
Original commit date: Wed Dec 20 08:57:14 2023 -0800
Change-Id: If9933fe8038df27ec89f27f4f61f0dc42f0a6e36
Original commit hash: dedb7445acd26775fe7753bef11a8914a8d358a3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: eb1db0ac628a47a41cbcdbbc68fcb958da7606a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:12:06 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-Hx] S0ix blocked with Storage set to D3Cold

[Issue Description]
S0ix blocked with ACPI setting for Storage set to D3Cold

[Resolution]
Correct SCLK number of PXPD and PXPF so the clock
can be disabled in D3 cold.

Package/Module: AcpiTables

[Impacted Platform]
S

Hsd-es-id: 16022901912
Original commit date: Wed Dec 20 08:31:01 2023 -0800
Change-Id: I95bf2eca9d6aac42c58e15cfaa3c978d9275c42c
Original commit hash: af8a3c43358d7deaef7909aae17b21ca014ebd37

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/ArlSBGAErbRtd3.asl

================================================================================ 
Commit: 5c8efb280fa8e005b52a6f3f0bf34a0b23b7f42e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:12:04 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3514_00

Hsd-es-id: N/A"
Original commit date: Thu Dec 21 20:33:05 2023 -0800
Original commit hash: 585aeee7f03ef59789c70d667533b36adff8dd79

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5138db5e662eb928d91cde7b411f63e832f42303 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:12:01 2024 +0530 
-------------------------------------------------------------------------------- 
BIOS Knob Range Does Not Match Domain Capability for Multiple Domains

[Issue Description]
Currently we observe that GT, NGU, MemSS domain BIOS knob range
does not match domain capability

[Resolution]
Adjust GT, NGU, MemSS domain BIOS knobs have the same range as the
domain capability

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
S

Hsd-es-id: 22019212675
Original commit date: Mon Dec 18 17:24:40 2023 +0800
Change-Id: I99ae256339cecb3e3b88d2da23ebb8c91b90ee42
Original commit hash: 8d308af03bd1e49dab2b056406099433ca67664e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: eb34d521fab9a46402fe3644d874a672388993a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:11:59 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.4.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Dec 21 09:35:04 2023 -0800
Original commit hash: ec44b83996fe8ee12d9aa20c42f85fc7ae1bf035

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0627489c13e3f3d1aa9e2029aa8f2acb7583285a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:11:57 2024 +0530 
-------------------------------------------------------------------------------- 
GPIO and ClQREQ changes for ppv board

[Feature Description]
with PXPB lane reversal and CLKreq

Package/Module:
Intel/MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV

[Impacted Platform]
ARL

Hsd-es-id: 14021231790
Original commit date: Wed Dec 20 12:48:53 2023 -0800
Change-Id: I06943462d2b201f642b4384b5fa33c09d36b7aef
Original commit hash: 42abe4a7883171b0abde198c066fbd0c9478296a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdArlHDdr5SODimmPpvRvp.dsc

================================================================================ 
Commit: 8fa4ab3ab1052379a144ce23ab5f011221cc4e78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:11:54 2024 +0530 
-------------------------------------------------------------------------------- 
Enable Light Early Display (SOL) before MRC

[Feature Description]
Enable Light Early Display (SOL) before MRC

Package/Module: Graphics

[Impacted Platform]
ALL

Hsd-es-id: 16022718224
Original commit date: Wed Dec 20 21:01:04 2023 +0530
Change-Id: Ic337faa99aca13dcfca991cc63e9c1f83efc86e3
Original commit hash: 09aaba5cf48bd60352f79fe937580ad228647ef4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/BuildFsp.sh
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14Plus/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsInitLib.c
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/prep.bat
MeteorLakeFspPkg/BuildFv.sh
MeteorLakeFspPkg/MeteorLakeFspPkg.fdf
MeteorLakePlatSamplePkg/Include/OemSetup.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
MeteorLakePlatSamplePkg/Setup/SaSetup.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 7b7c256d0bdb593b6d85aa6b95284f2fd51fdf01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:11:52 2024 +0530 
-------------------------------------------------------------------------------- 
Fix MemoryHoles created from MeStolen Base

[Feature Description]
Fix MemoryHoles created from MeStolen Base

Package/Module: MemoryInit

[Impacted Platform]
ALL

Hsd-es-id: 16022893965
Original commit date: Wed Dec 20 17:24:10 2023 +0530
Change-Id: I8b97a83a6c53cc40d8b4825466955c6979bbc438
Original commit hash: 9f8230fee1fbdbc2317c339a982dfb5f6a94915c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: d05395ee4541c6752e45d5bc305d05169834dea7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:11:50 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-H BEP] Power On Changes

[Feature Description]
Power On Changes for ARL-H BEP
RTD3 flow and XHCI programmed

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
ARL-H BEP

Hsd-es-id: 16021703113
Original commit date: Thu Nov 23 11:13:39 2023 +0530
Change-Id: I890b0429f493cd1e967ab651c7e79562b6d45402
Original commit hash: 1780bd1aab0d371aeb699675259516ec82045cd5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/ArlHBepRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciArlHBep.asl
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/ArlH/SkuIdArlHBep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c

================================================================================ 
Commit: b964d198d538083fb6c816a145a229ea1b369d91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:11:47 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3513_01

Hsd-es-id: N/A"
Original commit date: Wed Dec 20 20:32:05 2023 -0800
Original commit hash: bb9bd08932343453c54dc3863bfb9ec28ac05814

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: bd6ae75c9a02f9a9eaef632b7b11e00b8c03b295 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:11:45 2024 +0530 
-------------------------------------------------------------------------------- 
[USB4] Platform default support two level of TBT dock

[Feature Description]
- Constraint TBT daisy chain to 2 tier
- Create build PCD for flexibility tunneling depth value
if have more bus reservation case.

Package/Module:
PlatformSamplePkg/Features/Usb4Cm

[Impacted Platform]
P/H/Hx

Hsd-es-id: 15014871546
Original commit date: Wed Dec 13 16:44:30 2023 +0800
Change-Id: I28afef332a1edb8d5a71cf4f59a43f0ad65731d4
Original commit hash: 82c3abb97afa835605aacaf299c56c736d8a4c18

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4ConfigLayer.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4PlatformInfo.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4DomainLib/Usb4DomainLib.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/DpPath.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/DpTunnel.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4Router.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4Cm.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformDriver.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.inf
MeteorLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: b1b543415a140429fbb6c569b5e924fbeaf09ce3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:11:43 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O] PCH TCO is not halted

[Issue Description]
Platform reset randomly during boot.

[Resolution]
Added missing PCH TCO halt early in the boot process.

Package/Module: ClientOneSiliconPkg/SecSocLib

[Impacted Platform]
MTL-S, ARL-S

Hsd-es-id: 16022811604
Original commit date: Tue Dec 19 13:38:40 2023 +0100
Change-Id: Ie661a12b98e9f8cb2f62a87e3fd5cb023ef8c553
Original commit hash: 1999f28940174d8a9b2e7005d3daf0c00c683c29

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLibFsp.inf

================================================================================ 
Commit: 7fe9db5ddf1395e458e694c246632a6e77877472 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:11:41 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3513_00

Hsd-es-id: N/A"
Original commit date: Wed Dec 20 04:31:52 2023 +0000
Original commit hash: e4de6c9059fd4b08f0806f5624dca902fa1b80b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f5c063d8d8e88c7098766d48f697e18ac32f8bc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:11:38 2024 +0530 
-------------------------------------------------------------------------------- 
TBT docks are not enumerating in pre-OS

[Issue Description]
TBT docks are not enumerating.

[Resolution]
Fixed PEI enumerator resource cleanup to clear
bridge apertures as well.

Package/Module: ClientOneSiliconPkg/PcieBusPei

[Impacted Platform]
MTL-S, ARL-S

Hsd-es-id: 16022726951
Original commit date: Tue Dec 19 14:50:43 2023 +0100
Change-Id: I4e894af7b95de848ec8b1e15c017372ef1cae1e9
Original commit hash: aeef92e4b007539bb8e827cab84eccf65590ada9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/PcieBusPei/PciResourceHelpers.c
ClientOneSiliconPkg/IpBlock/PcieRp/PcieBusPei/PciResources.c
ClientOneSiliconPkg/IpBlock/PcieRp/PcieBusPei/PcieBusPei.h

================================================================================ 
Commit: 07853a364c8ea3cd0009f91b2dcb9462d14e1982 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:11:36 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH][ARL-S] TCO LOCK DOWN in Pch

[Issue Description]
HSTI debug log got "0x0001000E TCO SMI not enabled and locked".

[Resolution]
Lock down Tco in Pch.

Package/Module:
MtlPch/Dxe
MtlSoc/SocInit

[Impacted Platform]
arls

Hsd-es-id: 16022782938
Original commit date: Mon Dec 18 13:19:40 2023 +0100
Change-Id: I3524901678da0a9e35c35892cc70b6e67f3bcaff
Original commit hash: 385c64e425c94cba5c956670ec8c88926470f681

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInit.c
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxe.inf
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxeFsp.inf
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitFsp.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInit.c

================================================================================ 
Commit: 8f70cac7929719f3aa44cf89e29f067b3678896d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:11:34 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3511_00

Hsd-es-id: N/A"
Original commit date: Mon Dec 18 20:31:04 2023 -0800
Original commit hash: 18af7d7729c6ef7850c2a3e855663a7ed1b3f4d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f2d18f6470d4473c1a43c3c513e22a1d7812f881 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:11:32 2024 +0530 
-------------------------------------------------------------------------------- 
Present Low Power Efficient Core Count in BIOS setup menu.

[Feature Description]

MTL/ARL mobile CPU have the SoC Cores.
Present Low Power Efficient Core Count in BIOS setup menu #47625
only implemented the related logic on MTL, add related logic for ARL.

Package/Module:
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL, ARL

Hsd-es-id: 15014597190
Original commit date: Fri Dec 15 15:42:29 2023 +0800
Change-Id: Id67f202e54872754ae4049d409564719f9bcd68a
Original commit hash: 8d3f27f3e3c640047eb70bae9c4424b4a45953f2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: 25b195edddd48d37dd9601b336f32e33f2a300de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:11:30 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.4.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Dec 18 08:07:52 2023 -0800
Original commit hash: 6d4d7bb975c92b5e8c277ffc0e8724429fe6ab87

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 92d434eeb36d6fedc801a05a6151f61c50e5d729 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:11:29 2024 +0530 
-------------------------------------------------------------------------------- 
Configure GSM and DSM Memory as WC

[Feature Description]
Configure GSM and DSM Memory as WC
Remove the MTRR WC for LMEM
When TraceHub Memory is enabled then GSM, DSM will not Configure MTRR
Whenever it ran out of MTRR with higher DRAM then do not assert

Package/Module: Graphics

[Impacted Platform]
ALL

Hsd-es-id: 16022837055
Original commit date: Thu Nov 16 18:18:57 2023 +0530
Change-Id: I45a48efe51b9b329171d17468ea126368a566c94
Original commit hash: 2cb632acd0099320d2ff6b1918e978a405e6c32e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
ClientOneSiliconPkg/Include/Library/GraphicsInfoLib.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/GraphicsDataHob.h
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen13/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/Library/PeiTraceHubInitLib.h
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrr.h
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrrLib.c
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrrLib.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureIntegratedGraphicsConfiguration.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 80570bf6c72c05d696d7cced7ea05d11a4286ca7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:11:26 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3510_00

Hsd-es-id: N/A"
Original commit date: Sun Dec 17 20:31:09 2023 -0800
Original commit hash: 2ea4e193aafd57699c2aecaedcde7fd9ec413994

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d46804ba6b38f6b09541ceff1d649c660489867a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:11:25 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3506_00

Hsd-es-id: N/A"
Original commit date: Sat Dec 16 20:31:13 2023 -0800
Original commit hash: 8ac69bb7865da330a53167fa6ed7755af4d14af3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5d844a30ddcfcea088d913ccad4473b52d09f5fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:11:23 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3505_00

Hsd-es-id: N/A"
Original commit date: Fri Dec 15 20:31:17 2023 -0800
Original commit hash: 7a5348d643e4d356893bdfb95741eff327168c50

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 1737bd1dcec6dc58f4535b1ad1708c7c02b79d0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:11:21 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] PMC IPC1 command failure on chrome platforms

[Issue Description]
PMC IPC1 Write command fail at end of PEI on chrome platform (MTL-P)

[Resolution]
PMC IPC command is now sent only on MTL-S

Package/Module:
ClientOneSiliconPkg/Fru

[Impacted Platform]
MTL-S, MTL-P

Hsd-es-id: 16022773259
Original commit date: Mon Dec 11 16:22:58 2023 +0100
Change-Id: If749ebd1feffa06f55a4b86442495ecadbd471fa
Original commit hash: daa49df106e004ee8ef994a2aae8fe887850eb2f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEndOfPei.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPei.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c

================================================================================ 
Commit: f3d6c543cc1f51fccda3f8a0b7a19499b33beabf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:11:20 2024 +0530 
-------------------------------------------------------------------------------- 
ARL-H RVP SPD update to 8500

[Feature Description]
Change SPD data to 8500 DDR speed

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
H

Hsd-es-id: 16022668156
Original commit date: Tue Nov 28 15:10:54 2023 +0530
Change-Id: I8a164078fe5bee5baa752416da9dd119507c74ab
Original commit hash: 6631636533c8acd3534e7ee0a839d6dd0a5c49ce

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHLp5xT4Rvp.dsc

================================================================================ 
Commit: ad0597e3fd9fe35559811331c42977b8b05063e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:11:18 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3504_00

Hsd-es-id: N/A"
Original commit date: Thu Dec 14 20:31:32 2023 -0800
Original commit hash: 91482dfbc114a2e1a516a783a305e2317fd96d87

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 2503c96473346ba4d6a92dc0af073fa6c93ba3db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:11:16 2024 +0530 
-------------------------------------------------------------------------------- 
Enable CPU CEP and FVM BIOS Settings

[Feature Description]
Enable CPU CEP and FVM Settings for S Platform

Package/Module: MeteorLakeBoards

[Impacted Platform]
S

Hsd-es-id: 14021170658
Original commit date: Wed Dec 13 12:38:59 2023 -0800
Change-Id: I9e7fe1b3d0a8b8fb2905d42d4aa7b0eb673a3de1
Original commit hash: 134347baa1d10041abd7a3398e2d839916af8a7c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 3a1c9e3968d6eb05a9dad53bd8b5069efa9662d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:11:14 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3503_01

Hsd-es-id: N/A"
Original commit date: Wed Dec 13 20:32:33 2023 -0800
Original commit hash: 69aea802809f00489cd3f0dc9732e33edb5fbdad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3c0f46e3a8e34a29ae89a7e2f7250de34a7d798b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:11:13 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.4.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Dec 11 23:13:44 2023 +0800
Change-Id: I1baf3b2461a43594501b6a2177686506f5d39977
Original commit hash: daef6da8ea3769b71d04ee5b0b027b17cafef221

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 195474f0e2d18ac2f721b9ff30e3d8dce3368db3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:11:11 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.3.15

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Dec 11 23:13:23 2023 +0800
Change-Id: I9e3209cab56ef4547990e5f671ac7185bfe0590c
Original commit hash: 8275836eea2ebb63581ad0e8ba6d9d0282df165b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fdd528928a5af60a6eba4eeee80aa1676c9d63c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:11:09 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Skip Disable OdtMatrix for SODIMM 2DPC

[Issue Description]
Disabling ODT Matrix for SODIMM 2DPC causing failure in
EarlyReadMPR2D

[Resolution]
For Desktop 2DPC config, only disable ODT matrix for UDIMM

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15014864130
Original commit date: Mon Dec 11 17:05:52 2023 +0800
Change-Id: I477e6474c805a31275cd78e43a8deade28325963
Original commit hash: 06fbd49d7551d8b2ba94eae1ffe830fb8ea17e47

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 3f70f1b3d8f73958c622690667e916237701af9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:11:08 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.3.14

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 8 14:51:37 2023 +0800
Change-Id: I4b2218ae98c6d8933e13b5f669892351b886f7cd
Original commit hash: c554a4b39e45afeced6c5542ff197dbcf1609810

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7e50ac7a3489f03531961f03a486b5ba35118057 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:11:06 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Rx-ve Eye Shrink in DTR

[Feature Description]
Remove Mobile checks to apply MrcApplyRxVrefTempOffset
for Desktop as well

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22019173429
Original commit date: Thu Dec 7 14:49:26 2023 +0800
Change-Id: I3d1752486319ee2f7ade0361000fad6898191c5e
Original commit hash: 06243e62c5952160abb57589e953881c3570d495

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c

================================================================================ 
Commit: df56c277ad6ecdb0c3d7d9890c8b872f17545ae3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:11:04 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.3.13

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 8 12:05:44 2023 +0800
Change-Id: Ie32a1316d3465fa9ef141f955b3e7ff7f686166f
Original commit hash: ed1908b0ccd9c95e578af9ce8b12e8ea2d71fc37

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dcdfef758e20d32cf9adc90f959256cdf4bea3a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:11:02 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Enable LateCommandTraining for DDR5 1N

[Feature Description]
Enable LateCommandTraining for DDR5 1N
Sweeps CaPiCode to find the edges
Calls CccTimeCenteringPerLane to sweep the CaPerLane for 1Pass/1Fail
Added CaParity Setup/Teardown within CccTimeCenteringPerLane

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015710950
Original commit date: Fri Mar 17 09:44:37 2023 -0700
Change-Id: Ide34ee993ae76e49058e0a152ba356866bfe4581
Original commit hash: 1aed02d3d30694239022b42f2637d1aa3ce99191

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: ae0af659589cf00dff415826c9cb83c5b1d5ac07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:11:01 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.3.12

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 8 11:53:50 2023 +0800
Change-Id: I10ce0f2ed450df9eb47c2652a64c6b6129682957
Original commit hash: bbc7d197be477ef44d71aea9195ab7f32a86ae4b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 63187ccf4e7094227138dbe720f774a36ea733b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:10:59 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Update LateCommandTraining to use CaParity

[Feature Description]
Missing Enter/Exit setup of Phy CA Parity Mode within
MrcCccLinear1DSweep which is used by LCT

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S DDR5

Hsd-es-id: 14020495032
Original commit date: Tue Oct 3 16:30:59 2023 -0700
Change-Id: I4ac55eaa69df6796fa2d6182818a2c7b0ef132f5
Original commit hash: 3c3be048cef06900f92276b8be13b19a93dca752

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 645bb094ea8b6924dae26cbd0b9a4b8328a8138c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:10:57 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.3.11

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 8 11:53:33 2023 +0800
Change-Id: Ie2b475a253703a76d39e98b597197eb0a7ebee33
Original commit hash: 557f6842f43be00dd75066b8e551f695225c2111

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 39771793c4204eb7b199757b8e3b4dcce1496193 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:10:55 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Refactor GetMarginBit()

[Feature Description]
Update GetMarginBit function to sweep CmdT
Update RunIoTest to iterate through each lane for Ca Per Bit
Update MrcGetCpgcBitMask to return as UINT16 instead of UINT8
Save starting CaBit settings to use for restore at the start of sign
switch
If CaBit fails during sweep and has previously passed in that sign,
restore to the previous pass (+/- 3) so that subsequent CaBit for that
Controller/Channel do not artificially fail

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015710966
Original commit date: Mon Nov 27 12:47:07 2023 -0800
Change-Id: I73822563e9bf4f73556cf819a7631fbcbdd14414
Original commit hash: f6649256f10cc45a4dfb46ee4f11d85e7a11ca1c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 980b043215260e328ace8f627fa8776a193fcac6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:10:52 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.3.10

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 8 11:52:46 2023 +0800
Change-Id: I925a40f4385a07d0bc1fef9d96c8db74a100a1a2
Original commit hash: c34e394bcb9c64f32548ca76be0da619b4394d46

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 88a6a8e6a0c2f3f60d7b60fb15d57a0f16bbb518 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:10:50 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Update MrcCaParityTest to use orig VA pattern when CmdV centering

[Feature Description]
Voltage centering needs to use the original VA pattern as there is no
added benefit of using 1N VA use to determine Per Bit Timing when there
is no associated Per Bit voltage knob

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H DDR5

Hsd-es-id: 22019097240
Original commit date: Mon Nov 13 15:05:12 2023 -0800
Change-Id: I7dff87156dfbe214c5aaa7dfd3896a1f02b37fe3
Original commit hash: 9f2cebfd2f159b8dbcdc02dc658f60229071ab77

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: cba5cca6f2d36c0fa62f64dbdce7704ad7179a14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:10:48 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.3.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 8 11:52:32 2023 +0800
Change-Id: If9f9d9f236691dd9e6adf05b665f3b41b5b25cf8
Original commit hash: 2c2010dd31d79cc9f864f6d4376158ce5dd8636b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 20696b3666eeb59020a5cc8ccbc1f70e549ae207 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:10:46 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Update MrcCaParityTest for CA 1N support

[Feature Description]
Update MrcRunCaParity to support CA 1N mode testing

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22018428384
Original commit date: Thu Jun 8 17:53:35 2023 -0700
Change-Id: I65b9d2fbdd9d8a15c4020b35a68ec8d9c7e8bd36
Original commit hash: 1768b423a069aa19e44cea7e6b030695ac0c4537

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTrainingPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 4b55cc7534474aafc208848ffb4489bd21f463d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:10:44 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.3.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 8 11:52:18 2023 +0800
Change-Id: I6133959b78c1cb17294912d2804b47f0b3ef5d4e
Original commit hash: 1c297852564306264e3c59b6fe1303ee9e09f627

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7ded89fdae5a27a5e9a0ca1c6e2acb5468507fb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:10:41 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Added CaParityPerLane for CA 1N

[Feature Description]
Added CaParityPerLane detection along with CaParity for CA 1N Mode
support

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22018428358
Original commit date: Thu Jun 8 18:26:06 2023 -0700
Change-Id: I417a65ed34f8a322ccd4d71f5b8e316cd68ce4a1
Original commit hash: 9951045f144dabeb94b7ba84ba28e57894ff7d76

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommonPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 8fad903e92ccf24186be09351996d9a1cdd1af34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:10:38 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.3.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 8 11:52:04 2023 +0800
Change-Id: I6881009c39e3b37d0af14daee7bfc504728e9f26
Original commit hash: d2ec4b9f7d51d3baaf254e5017bca573efc4a9ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cb133b8d2eaf18419fba1567467b9a263ad8e3cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:10:35 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Update MrcCaParityTeConfig for CA 1N

[Feature Description]
Updated MrcCaParityTeConfig to allow CaParity or CaParityPerLane

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit

[Impacted Platform]
S

Hsd-es-id: 22018428390
Original commit date: Thu Jun 8 19:18:49 2023 -0700
Change-Id: I66a1bbecb4e73b50aaa40f91fb5396eb4fc657e0
Original commit hash: 7c4d8b298a153161ca1d190b8a1e990b7409254b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 0d19a814c8546b80ac4c1461aa025d99e57c2a55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:10:32 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.3.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 8 11:51:47 2023 +0800
Change-Id: I246803429bbb9954994ffb9187a4673fe2118abd
Original commit hash: bebd65a5081a5266a82b58e69de5687a0f8bf82f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 48c1a06ec2783d54104e0724df129eccdee99921 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:10:30 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Update ChangeMargin to support CmdT

[Feature Description]
Updated ChangeMargin to support CmdT for CA 1N mode support

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22018428379
Original commit date: Thu Jun 8 19:03:57 2023 -0700
Change-Id: I7384c5b728ee4372e41f9a502dd64feb450e23c6
Original commit hash: e07ce4ea7e0f8efa4ba77b27665ee8fadac95d2f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: fe3d98de0efbd26bef2ce45375f524369c5f4bab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:10:27 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.3.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 8 11:51:33 2023 +0800
Change-Id: Ib29405725f0cccdbdee6c393b04ab0b161efa1b2
Original commit hash: ed11bf97dee228138beb844af66ebec886b6f65b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1a116686d607f90e5bc5e3025f4fd87e8cad96e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:10:24 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL | DDR5] Check new incorrect tRTP values based on JEDEC

[Feature Description]
New JEDEC spec supports more tRTP values.
Need add checkings against new incorrect tRTP values
such like 25, 29, 31.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL DDR5.

Hsd-es-id: 15014779589
Original commit date: Wed Nov 29 16:02:27 2023 +0800
Change-Id: Ie77eac2de673c92aa20c99f0bac3c61ba3096421
Original commit hash: 9d23b823e90bd76d9f7864dbbb4df67c3a017f58

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: e78d0d864ef44660c4daa42b06bb81fb6e4bfad8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:10:21 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.3.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 8 11:51:20 2023 +0800
Change-Id: I53e06abbcfcae444fae2a56b736a1853fdf09ce3
Original commit hash: a32562abf6bf3418c89f5179db045ae17b3c99da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aa5012f310afef3df56e26cdc14e276b69d28ede 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:10:18 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | OC] Avoid ASSERT in power meter calculation

[Feature Description]
Power saving meter formula data is not good
for overclocking.

Avoid ASSERT by limiting freq when calculating the data.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-S OC.

Hsd-es-id: 15014725060
Original commit date: Tue Nov 21 15:13:54 2023 +0800
Change-Id: Iaa0be909caaa5a86e45faf19a6f6323a20650a9f
Original commit hash: dc8dfe5e65d2d2eb0d4aca7c54e6c8fa3fd29f66

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 7708f5b376cbf23d3663ab6507b071fe4dd6051d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:10:15 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.3.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 8 11:51:07 2023 +0800
Change-Id: I9d2f09d798332743e5ff0c3207e8092100ff106a
Original commit hash: 26e2cabfced1e3254e4e0cc5f05a36e4c325dc18

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9795f3ae9f99314ce9dd988142b68cedd3f555d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:10:13 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] SAGV Points Update for MTL-S

[Feature Description]
Update Default SAGV Points for UDIMM B0+:
1DPC 1R 4000G4 6400G4 6000G2 6400G2 (6400 DIMM)
1DPC 2R 4000G4 5600G4 5200G2 5600G2
2DPC 0R1R 4000G4 5600G4 5200G2 5600G2
2DPC 0R2R 4000G4 5600G4 5200G2 5600G2
2DPC 1R1R 4000G4 4400G4 4000G2 4400G2
2DPC 2R2R 4000G4 4400G4 4000G2 4400G2

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15014838770
Original commit date: Thu Dec 7 15:42:54 2023 +0800
Change-Id: I0d29033be5b5925099b0e1458e7b305a76a4c7bb
Original commit hash: f8d1c415521019d509418216e7df198705623ad0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 800f2d1676e86d7662bf7e33dbe37d120615244c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:10:11 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.3.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 8 11:50:56 2023 +0800
Change-Id: I37678b8911aad04f4d083b3f32efb72792732aff
Original commit hash: 3b697d1cbb89b8d94596abf9f64320998e286a8d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5ef432579981d12a9a44380e750df182e976afd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:10:07 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Memtest instability when enable periodic comp

[Feature Description]
1. Enable Additional Trainings:
for 1DPC/2DPC:
RDEQT
CLKTCO
CMDDS
CMDTXEQ
DIMMODTT (except 2R2R)
RDDQODTT
DIMMRONT
OPTIMIZECOMP
for 1DPC only:
CMDSR
WRTDS
for 2DPC only:
TXTCO
EV Tuning:
2. In Dimm ODT Training,
- Limit Rttpark not to sweep hi-Z value for 2DPC configs
- Limit RttWr not to sweep hi-Z value
- Limit RttparkDqs not to sweep for 2DPC configs
3. For 2DPC, Read Equalization training is enabled to shmoo
the tap value per rank per channel, 2DPC read voltage and
timing centering is done at the end of sweeping DFE tap values
4. Read Timing Centering 2D after power training is changed to
1D centering with higher loopcount
5. Update RdOdt to 70 for UDIMM B0 0R2R
6. Disable ODT Matrix for all 1DPC and B0+ 2DPC A/M-Die
7. Update Group A RttCa, RttCs, RttCk for UDIMM B0+ 2SPC 1DPC Config
- 2SPC 0R1R: Group A RttCa, RttCs to 0
- 2SPC 0R2R: Group A RttCa, RttCs, RttCk to 0
8. Update ODT table
- 1DPC 2R: RttWr to 240, RttNomWr to 0, RttPark to 60
- 2SPC 0R2R: RttNomWr to 0, RttPark to 60
- 2DPC 1R1R: RttPark to 34 (A/M-die)
- 2DPC 2R2R: RttNomRd and RttPark to 60 (A/M-Die) RttParkDqs to 80
9. MR10 for UDIMM 1DPC 2R change to 68% of VDDQ

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22019173431
Original commit date: Wed Dec 6 16:10:03 2023 +0800
Change-Id: Ifb6a19483aed6ce0cd7d3740fe64e2f884e5bb08
Original commit hash: 7c999f054eadb9405ad2d9456390d9cdc8b7b89d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 25ab4512c427f7e83f1e80a9818de997c7c89e40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:10:05 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.3.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 8 11:50:41 2023 +0800
Change-Id: I0e34f2ceef1f28cdf326c1c9fcab925ec206b90c
Original commit hash: a251b1760929c56dbdbfcf2311c5bff20fb56089

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cfa200624f8fabe2a3e27508c1d5e43d3b639d6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:10:03 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] 2DPC 4R stuck in BIOS when periodic comp is enabled

[Feature Description]
4R fixes for periodic comp for B0:
i. rttparkdqs=80
ii. 4TCK preamble for all frequency on 4R config.
Safemode removal, including enabling periodic comp.
i. -S DDR safemode: 0x1C0 -> 0x080

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15014666238
Original commit date: Fri Nov 10 16:12:50 2023 +0800
Change-Id: Ia55e62ebbc552848812e3eaaf20f267c4902776e
Original commit hash: d1d5a3639d0d3b427559918a65f756633dfca0f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 51ff35616fe167a58112974fa35ee46c8fb0361a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:10:00 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.3.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 8 11:49:45 2023 +0800
Change-Id: I7ec70c84fdad060e361bfd7687331428be2fc18b
Original commit hash: 0304ac03bd58f6bc8db0f0e64844100db5d734f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6638185dcad01d191fdac09ac0f4895d30640c50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:09:58 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3503_00

Hsd-es-id: N/A"
Original commit date: Wed Dec 13 01:38:03 2023 -0800
Original commit hash: 2b94ad63258b573f970b9d5f723122c42d8f68df

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 364ffd5566282f2cd2b68aaf0a291316113947bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:09:56 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] HTTP not enumerate after setting Onboard NIC

[Issue Description]
HTTP boot option is not enumerating
after setting EFI network to Onboard NIC.

[Resolution]
Unload Discrete EFI Network Driver when it is disabled in setup

Package/Module: MeteorLakeSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 16022781916
Original commit date: Tue Dec 12 13:39:29 2023 +0800
Change-Id: I71aa70b0037364702cda05d6c68a0efdc9d95be0
Original commit hash: 4c638bf1087cc186b91a1d5a97f86b4f95666c7d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: c879a05f1f6da0d8467f703c813d075fc4cb2aad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:09:54 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3502_00

Hsd-es-id: N/A"
Original commit date: Tue Dec 12 20:31:09 2023 -0800
Original commit hash: b0725e1ce2b78c359fe9fbe443c1e99827c2be92

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 4605291b2ab89afc4a480b9ec4005a2aab2b222b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:09:52 2024 +0530 
-------------------------------------------------------------------------------- 
Code improvement for support disable PcdDtbtEnable

[Issue Description]
Observed complier while enable PcdDtbtEnable

[Resolution]
Code improvement for PcdDtbtEnable usage to
unblock the BIOS build when enable the Pcd

Package/Module:
MeteorLakeBoardPkg,
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 15014783957
Original commit date: Thu Dec 7 16:24:54 2023 +0800
Change-Id: I2e4cd7880066b3682ce3dc8d8a5c8483253400e4
Original commit hash: 1fa3ceafeb956dd5f8ce0fee8d9c0d5f37a2cd6f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: c0e4c23508645d32ef29db374308b39585a0ca1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:09:49 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] Disabling SPI DMA code

[Issue Description]
SUT hangs/loops on hitting PC: AC10 after provisioning TPM,
enabling TXT and Reset from BIOS

[Resolution]
Removing SPI-DMA code

Package/Module: PeiMtlSocInitLib

[Impacted Platform]
S

Hsd-es-id: 16022772649
Original commit date: Mon Dec 11 13:30:36 2023 -0800
Change-Id: I60fd997d62fbdf7e3158a2172288254062f570c8
Original commit hash: c580cdd85c45a7f87201892b5821ac6d0ef64954

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEndOfPei.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPreMem.c

================================================================================ 
Commit: 8716a3c0c743809b9a72251f6fa2658e0be61715 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:09:47 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Wrong setting of ACPI WGDS value.

[Issue Description]
WGDS value is wrongly updated for Group7.
Group7 updated with Group8 values

[Resolution]
Group8 fields updated with respective setup items

Package/Module:
MeteorlakeBoardPkg, Features

[Impacted Platform]
ALL

Hsd-es-id: 15014867358
Original commit date: Tue Dec 12 11:40:15 2023 +0530
Change-Id: I9ae1bfcd30bf6906c20da311a3ea858f67cc5893
Original commit hash: 716503b0524fa7bda70b1d4967cd445191006ace

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvDxe/CnvDxe.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: 5ca41be7a185dea29fe13db31edaeaaad942932d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:09:45 2024 +0530 
-------------------------------------------------------------------------------- 
Add Acoustic Noise Mitigation UPDs to Partial Header List

[Issue Description]
Expose UPDs for Acoustic Noise Mitigation

[Resolution]
Add AcousticNoiseMitigation, FastPkgCRampDisable
SlowSlewRate FSPM UPDs to partial header list.

Package/Module:
MeteorLakeFspPkg

[Impacted Platform]
MTL

Hsd-es-id: 15014782783
Original commit date: Wed Nov 29 15:32:15 2023 +0530
Change-Id: Ia2c2c56a220c18e45f7c94c70e573bfa094e017c
Original commit hash: c246ff43628864d44f3b2ef7a28899023f0b3eb9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: 98099f1846a6fc03e426c599769dd6560c22e897 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:09:43 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3501_00

Hsd-es-id: N/A"
Original commit date: Mon Dec 11 20:31:20 2023 -0800
Original commit hash: 293b8c87871e96a00e3b1b1430259a0a3fa74b06

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 92c5eb63391d8aa0f136d19ff1e9f1e315eda2f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:09:41 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3500_00

Hsd-es-id: N/A"
Original commit date: Sun Dec 10 20:31:29 2023 -0800
Original commit hash: 264a4138b2a05bb248f8d42b790ae1934ba136ad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: a2b03b01b6f5391954f50af03f204297d97fed32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:09:38 2024 +0530 
-------------------------------------------------------------------------------- 
ARL LP5 CAMM RVP support - MIPIcam setup

[Feature Description]
ARL LP5 CAMM's Camera setup option need to modify,
because the GPIO different

Package/Module:
MeteorLakeBoardPkg/MeteorLakeBoard

[Impacted Platform]
ARL H LP5 CAMM

Hsd-es-id: 15014762791
Original commit date: Wed Nov 29 13:52:31 2023 +0800
Change-Id: I3f4295c9dcbbb56fff0bb4ee686db249cdc7218e
Original commit hash: 04677c9c1cfcd207bdd7b48417d3425e525a42f8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/ArrowLakeHRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: b2ad2a991074584e350175ffc3a0ec920dfc30f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:09:36 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3496_00

Hsd-es-id: N/A"
Original commit date: Sat Dec 9 20:31:05 2023 -0800
Original commit hash: cce03a4485d572d633ce1801ca415d6d6b14c408

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: ce7e8dc337f55bc1361b9b1db40593934f89aa98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:09:34 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3495_00

Hsd-es-id: N/A"
Original commit date: Fri Dec 8 20:31:17 2023 -0800
Original commit hash: 96fdbf6c42172b02c9ebac8d7f337066d9e4a031

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: fcd53ba895dac9af181319df64521bc1102d5e06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:09:32 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-H DTBT] Fix BR RTD3 cannot exit issue

[Issue Description]
BR can't exit RTD3 when connected device
on ARL-H DTBT. But device can be enumerated
after scan.

[Resolution]
ARL-H DTBT Bobcat wake GPIO is tier-1 design.
Don't need to check the GPIO pad. Remove the
GPIO pad check for BR.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
ARL-H DTBT

Hsd-es-id: 15014849756
Original commit date: Fri Dec 8 15:19:52 2023 +0800
Change-Id: Ifc39cdd70cf710b9078a6a455b8c413a972b705a
Original commit hash: e0a8b69cedb0974d55c23f7753b3d1f3db3f5250

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/ArlHDDR5dTBTBrRvpRtd3.asl

================================================================================ 
Commit: 5c8b6f2b2b8ac3f12db77c9d87153a6a2cd83e40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:09:29 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] Type C Connectors UPC capability support enabled

[Feature Description]
BIOS shall support ACPI rev.6.5 Chapter 9.12 _UPC capabilities
related to USB-C retimer. Benefits to Customers by having this
change is Improve Type-C connector mapping and user experience
on Windows ecosystem. Help user connect the docking station on
correct Type-C capable port for best Thunderbolt/USB4 docking
experience. For example, OS will send UI notification on desktop
if a user connects a Thunderbolt dock to non-TBT port (sub-optimal
performance), the notification will help user connect to right
Thunderbolt/USB4 port for optimal user experience.

Package/Module:
MeteorLakeBoardPkg,
MeteorLakePlatSamplePkg,
ClientOneSiliconPkg

[Impacted Platform]
ARL

Hsd-es-id: 16022280556
Original commit date: Mon Dec 4 15:53:41 2023 +0800
Change-Id: I51b144669d8184c2453958edc58893afd9284f14
Original commit hash: 10676d54d7bbc268697b6e95aab7d82d7ceb6aa3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl
ClientOneSiliconPkg/IpBlock/Usb/AcpiTables/PchXhci.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciArlHDdr5SODimmAep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciArlSDdr5SODimm2DpcAep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciArlSbgaErb.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xAep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xConf1Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5MemSolderDowndTBTRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmB2bHsioRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmSbsRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmSbsRvpBom2.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5T4SODimmSbsRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPGcs.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPLp5xAep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPLp5xBep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPLp5xT3Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSSD02Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSU1D01Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSU1DOC04Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSU2D03Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciWrapper.asl
MeteorLakeBoardPkg/Include/PlatformBoardConfig.h
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDDR5MemSDTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDdr5SODimmRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHLp5CammRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DErb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm2DAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm2DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5OnlyDpRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Sbc.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf1Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf2Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdArlHDdr5SODimmErb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5MemSolderDowndTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvpBomSku.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5Gcs.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5GcsFab2.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdArlHDdr5SODimmPpvRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlMLp5xConf1PpvRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmB2bHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPSDdr5Ppv.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Simics/SkuIdMtlSSimics.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Simics/SkuIdMtlSimics.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/ArlH/SkuIdArlHDdr5SODimmAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlM/SkuIdMtlMLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlM/SkuIdMtlMLp5xAepp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlP/SkuIdMtlPLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlP/SkuIdMtlPLp5xBep.dsc
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeCWrapper.asl
MeteorLakePlatSamplePkg/Features/UsbTypeC/Include/UsbTypeC.h
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.inf

================================================================================ 
Commit: f9fcb3d2c3acfe8dc6ffd878bc833e4f6b81cc6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:09:25 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] Update the Type-C port map

[Feature Description]
Update the Type-C port map to support
the _UPC for DTBT.

Package/Module:
MeteorLakeBoardPkg,
MeteorLakePlatSamplePkg

[Impacted Platform]
ARL

Hsd-es-id: 16022280556
Original commit date: Mon Dec 4 17:05:10 2023 +0800
Change-Id: Id3b5ed4aebb6d9e97c5e26c0984d03006f60db4a
Original commit hash: 1d8ac638d40913175722f1b8f5d7b37c94e694f5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDDR5MemSDTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DErb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.inf

================================================================================ 
Commit: 6121d8d815c8a4c9818d50f3c94274de1bd321ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:09:23 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH][ARL] Add ARL H PCH Id

[Issue Description]
PCH Id is coming as Undefined under Platform
Information menu in BIOS Page

[Resolution]
Added ARL-H PCH id 0x7701 in the MTL_INFO_STR_TABLE.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ARL

Hsd-es-id: 16022640909
Original commit date: Fri Dec 1 15:17:13 2023 +0530
Change-Id: I864a05cdee04adf4a33c7b4eb8bdf72b4467946f
Original commit hash: 7c5026f77e66345f5a0af2f9060cd39471cdb279

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocInfoLib/MtlSocInfoLibCommon.c

================================================================================ 
Commit: e1c02b88816adb00c40f53f64ddd5aca06ecab75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:09:21 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3494_01

Hsd-es-id: N/A"
Original commit date: Thu Dec 7 20:31:58 2023 -0800
Original commit hash: 101e1feecdd39b87640846420d604bfff1b99e89

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 9500e935e8db2f2ce2b9410cd3db961e9df6b021 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:09:19 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3494_00

Hsd-es-id: N/A"
Original commit date: Thu Dec 7 14:17:10 2023 -0800
Original commit hash: 2f9494b72f33201d890ad404aeb028a934731ea7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3e576f36c4f9a6c08b0157bc18d780a969603428 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:09:17 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S][FXVL-C]: FXVL gets LSC during exit from S5

[Issue Description]
FXVL gets LSC during exit from S5 flow by PB when critical session are
open

[Resolution]
The FXVL power is turned off only when FXVL is totally disabled in
BIOS setting. When FXVL is enabled in setup menu, it is turned on even
in low power modes like Sx.

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: 13011100083
Original commit date: Tue Oct 10 22:30:09 2023 -0700
Change-Id: Iada1b0e6489654d5e0f9ac831ae08d98a686ab15
Original commit hash: 630b93733a9c0c9d6195f2889f0b0994a18b0d54

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 1d50c81580a1abe667bfd3a3b270d502bf65c753 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:09:15 2024 +0530 
-------------------------------------------------------------------------------- 
Pull low on GPP_E_19 (LAN_GPIO_RST_N)

[Feature Description]
Pull low on GPP_E_19 (LAN_GPIO_RST_N) at pre-memory stage

Package/Module: MeteorLakeBoards

[Impacted Platform]
S

Hsd-es-id: 14021111987
Original commit date: Thu Oct 26 14:45:41 2023 +0800
Change-Id: Ie61e749f20096c56e2cdc380fd2d430e7bb164c1
Original commit hash: 95f97c94aa605ac93ad933928162664e1f528f2a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc

================================================================================ 
Commit: 38a30be43737e62756df5eb560751f31650dc18c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:09:13 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] Re-enabling SPI DMA

[Feature Description]
Re-enabling SPI DMA.
Setting Hold-Off timeout to zero.
Restoring it to the previous value was a causing a conflict with
Socinit, which was setting it to zero. This caused issues with PS_ON

Package/Module: OneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiDmaLib

[Impacted Platform]
MTLS

Hsd-es-id: 22019064556
Original commit date: Thu Dec 7 10:52:27 2023 -0800
Change-Id: I93935c8552c0d9ebd830d8fdad698246f7d0208f
Original commit hash: 00911e924eb829ffb2bb447df7467017c8f033ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEndOfPei.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 96551d849194ec2bb755d6421c20c4e4204aad93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:09:11 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O] Caterror when USB storage connected to SUT.

[Issue Description]
When USB storage device gets connected to SUT, machine hangs.
It appears that Max Payload Size mismatch is causing it.

[Resolution]
Setting of Max Payload Size should be aligned, between PCIe, DPDMI,
UPDMI, and USB.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 16022701899
Original commit date: Wed Dec 6 10:43:26 2023 +0100
Change-Id: Ibfd841629e28198fd798edf8f41d01e119fdf8a4
Original commit hash: 09671c6a215ff99f6330114e550eaa063cdd424f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PchDmiExtLib/PchDmiExtLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchDmiInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchUsb.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/UsbHandle.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 90be3bf720f26f05ddec447c33e512f3621d503d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:09:09 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.2.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 1 09:09:12 2023 +0800
Change-Id: Ie18100f70e680223f9ccc9272c17bbcaaa4a50ce
Original commit hash: 41ead4f35935bd54b8301c6c726cb10e8ccff871

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c7d805ae575c35f0d1037befd303008005af03d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:09:07 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.1.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 1 09:08:53 2023 +0800
Change-Id: Ifa086af7b347a02b2cd3cb990fdf170461be84fd
Original commit hash: bf64377957c65cabfa154a08d694174e6c3d2a3d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: af24021c61990a5fac163f90e247878f1f609ee5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:09:05 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Disable OdtMatrix and Odt change

[Feature Description]
Check for M-Die to apply A-Die changes to M-Die
EnableOdtMatrix = 0
RttWr = 60
RttParkDQS = 80

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15014750776
Original commit date: Thu Nov 23 16:23:26 2023 +0800
Change-Id: I3ea3d17ac03802815e7c41524b99bb39b1cfc694
Original commit hash: 87abe2bc14d84fe5176eda6ff26d56a13bcd7ba8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 7adaeec9ec4fa0737ecad9bdc38db6482032c5ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:09:03 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.1.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 1 09:08:33 2023 +0800
Change-Id: I749b9bb537f2fd6190715e58283c3afcd76ac0c5
Original commit hash: 3ab83ec64101d8a18f1eb283df2ea225a3d0464a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: afcb472540daf4ae600b49f5dcda5d07bff4eb3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:09:01 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Low CmdVref Observed in 6400 CKD DIMM

[Feature Description]
Group A RttCa, RttCs & RttClk set to 0 Ohms for the 2R config
for UDIMM B0+

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15014744224
Original commit date: Thu Nov 23 14:44:55 2023 +0800
Change-Id: Iab97fe241f14b17ad1cbec1325e4036d279437ed
Original commit hash: a1b4bcb2fd6b5b3a7f6aaff3240efeccff0b2357

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 6abdc9e74bfeac7b584b9a42ea380e7e9aba71d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:09:00 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.1.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 1 09:07:39 2023 +0800
Change-Id: I470d8dbfa54b30bc9ca79099431adc9928d071b1
Original commit hash: d3b9e38cfa4fcbbdfe2613e6cc42863cc0aab4f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c6559230fc09c9ba51c9cbdc3a35a7145cd4e083 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:08:58 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5 | OC] Tune VccIog base on VCCVDD2

[Feature Description]
VccIog and VccCLK need be tuned based on VCCVDD2.
Configure default VccIogVoltage to (VccddqVoltage - 200mv).
VccCLK's min voltage uses 1000mv.

Such config is based on experiments of freq 8000.

Also increase LoopCount for Read voltage 2D training.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-S OC.

Hsd-es-id: 15014677077
Original commit date: Tue Nov 14 11:20:30 2023 +0800
Change-Id: Iee0452e9b8f2124588889e1cc207c257e4ab54be
Original commit hash: 2ee22248f943d8221e402d9f05ee17983c0ce9ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c

================================================================================ 
Commit: a805c010327fc7f20e4cba93148535092df581a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:08:56 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.1.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 1 09:07:03 2023 +0800
Change-Id: I17964f81a8ab14110435ab0bdfab4253d7ad51e8
Original commit hash: 710f37f2e323bad56e2890caa0fbcefb9ff10ec2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d4f396d5b0927f74fd299bd23ec02cb45684fe9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:08:54 2024 +0530 
-------------------------------------------------------------------------------- 
MRC Code Size

[Feature Description]
Reduce the MRC code size:
(1) Remove MrcRxRank2Rank function from the MRC call table
(2) Remove MrcTxRank2Rank function from the MRC call table
(4) Remove unused debug messages in MrcProcessRefPiVccSaResults with a
custom debug print macro that is turned off by default in the
debug build.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019097276
Original commit date: Mon Nov 13 15:14:46 2023 -0800
Change-Id: I13295d219c80c77aa6b2bcd29d1cc5c7b49f5040
Original commit hash: bb97521a0fbf6ea53a973376be7ce473cda0070b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 29ad269682edd3e3feb0e55985a56daad4787784 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:08:52 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.1.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 1 09:06:37 2023 +0800
Change-Id: Ibbcdf962f8d3d8a4234c16971621d35ff62329dc
Original commit hash: 871c0b90216a58f5c3f8f44b6e7b611a72312933

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cd76d52067f2c315fb3735213bdc19c338677c75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:08:51 2024 +0530 
-------------------------------------------------------------------------------- 
PPR needs to read 2 upper row bits when checking failure

[Feature Description]
When reading failure information, PPR needs to read two consecutive
upper row bits and mask the value read to avoid reading another
failure's row bits.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019069649
Original commit date: Mon Nov 6 09:42:22 2023 -0800
Change-Id: Ibf990b51b3bb43e7fa17f25f12b961ac77b5572c
Original commit hash: cb287a94e96b796a0f50de00d72bd21fd4e5866e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcAmt.c

================================================================================ 
Commit: f677120b60fa75c2a2ee87b420a6aeeacbe8d577 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:08:49 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.1.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 1 09:06:20 2023 +0800
Change-Id: Idca75d36f8531a4cb46272845e98142ad43b22c6
Original commit hash: 9f49d8545a5debedb2bce662eb6cf1efadc42f5b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: afb6fc3d1e5ad3c6b2368a164d3464892b3e9740 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:08:47 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | LP5 DDR5] Change Cmos Print Level Override Behavior

[Feature Description]
Currently, the cmos print debug level override doesn't check for the
cmos debug signature being present. Added safeguards to the debug level
override. Now when encoding the cmos address (0x4c), the DWORD MSB
(Bit 31) will serve as an override enable bit so injection frameworks
like pythonsv can still modify MRC debug level. When the override bit is
set, bits [30:0] of the cmos address will be used to determine debug
level. To adjust for this new behavior, the cmos debug level default
value has been changed to 0.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 14020349852
Original commit date: Tue Sep 19 12:40:48 2023 -0700
Change-Id: I03a43998bfad828a40b8eb32a13b5d9f0a51cd12
Original commit hash: 1c7667f5038acdd7251da17131a786f645f5737d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
Features/CmosFeaturePkg/CmosFeaturePkg.dec
MeteorLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 258f8ddf951151327b90799219ebc6881d39eafd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:08:45 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.1.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 1 09:05:55 2023 +0800
Change-Id: Ie8311a1a1d72f374445338374f131be9927cfa7e
Original commit hash: 98e63143ee4bc2f10064c5d0491a205cf7d4a0f2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 674b68a22e314a1fc4ca355116ec20fe48429ae4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:08:43 2024 +0530 
-------------------------------------------------------------------------------- 
Port from ADL: PPR deals with corner case of DDR5 24Gb row size

[Issue Description]
DDR5 SDRAM density 24Gb Row address bit 15 and 16
considers 11b as invalid address.

Row size is only 3 fourth of the total 17 row bits space.

Also, global bind needs to be disabled for PPR.

[Resolution]
1. Multiply row size by 3/4 when 24Gb SDRAM present.
2. Disable global bind when PPR flow starts, restore value when done

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL.

Hsd-es-id: 15013926487
Original commit date: Wed Aug 2 17:38:42 2023 -0700
Change-Id: Ibebb74eda2468d2b25c2f4d3c8724f0cb8c9c46e
Original commit hash: 150b4fe36e2d20e7cb2109860d6c917e3b291802

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcAmt.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c

================================================================================ 
Commit: 2da7fed6040ccbf757da2824575a2982a1a0de78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:08:41 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.1.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 1 09:02:38 2023 +0800
Change-Id: I7594aa09b0e5ebd44aa174fb15b62d14e153c1a1
Original commit hash: f0e32b718f95c00e5ac0308ea08ab6d0a0c2f7ad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d033cf495a95eba78e4f787050157c66a63bf70b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:08:38 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] PPR force to repair specific physical address

[Feature Description]
1) Add BIOS knob to allow users to input a
physical(CMI) address;
2) BIOS calls addrdecode to decode the address
to memory address;
3) MRC PPR forces to repair the memory address
without running detection when the physical
address is non-zero.

The patch also changes PprRepaitType default value to
0 which means no repair in case users repair rows unintently.

Expose SOFT PPR to external release.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL.

Hsd-es-id: 15013962057
Original commit date: Mon Aug 21 09:25:23 2023 +0800
Change-Id: I6bc87ffe7923c09c9d85a1580a34d92bd8d93efc
Original commit hash: 1f88a95e23299bef0ee781320e50a1ce8761fc91

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/MemorySetup.c
MeteorLakePlatSamplePkg/Setup/SaSetup.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni
MeteorLakePlatSamplePkg/Setup/Setup.inf
MeteorLakePlatSamplePkg/Setup/SetupCallbackExList.h
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 80a613c5bfa8e2643cfefa9091d31f3cb3f8787b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:08:36 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.1.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 1 09:02:09 2023 +0800
Change-Id: I71120a096678218aa462ec0578901096995ad7e2
Original commit hash: bdf11369e697d83f126ef5162eb38e605e60732e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fc706381f597dd44a23bd9bb51f097027f24c3b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:08:34 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.0.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 1 09:01:53 2023 +0800
Change-Id: I3f07e63927226350bedf70fdca053fd11f854ff0
Original commit hash: 5b39947b993d7e75938b9e2f5566c708c611db50

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ac8c18a0fd840ca92a9f6f9637b42d0699088666 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:08:32 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3493_00

Hsd-es-id: N/A"
Original commit date: Wed Dec 6 20:40:33 2023 -0800
Original commit hash: ffacba1e79608e32e2cc37709de39bf93bc524d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: cc98f02d55ea1f0e001ef8cee2505b0d1487f595 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:08:29 2024 +0530 
-------------------------------------------------------------------------------- 
Request to have P2P BIOS option disable default

[Feature Description]
Disable P2P setup option default

Package/Module:
PcieRp

[Impacted Platform]
S

Hsd-es-id: 16022713043
Original commit date: Sun Dec 3 16:28:57 2023 +0530
Change-Id: I10eb8c08c2efb4c40de5e171d1ae49284244a254
Original commit hash: f68378073b0b54ebe8f67e57a8c08f14058e8b05

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr

================================================================================ 
Commit: 2101ef2aa35f79fd77a5429b6d92de42de4e303e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:08:26 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3492_00

Hsd-es-id: N/A"
Original commit date: Tue Dec 5 20:33:34 2023 -0800
Original commit hash: 1139d862fc47cc50f43c53abfae8d0c75379dd5e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d3861a0d0eb6b4e3b1aa8faa68bda766a6fca516 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:08:22 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3491_00

Hsd-es-id: N/A"
Original commit date: Mon Dec 4 20:32:35 2023 -0800
Original commit hash: 4c172ac83faf2d392d9f67c76090c6f2bf94b6f7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: dca1695e025421a8ae6ba2ee928af2b7221993b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:08:20 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3490_00

Hsd-es-id: N/A"
Original commit date: Sun Dec 3 20:31:06 2023 -0800
Original commit hash: 49fa7c9dd918ec252b5f6437303a67616b8be2e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 78ac9b92688c6cf196bd4fb27e97d2b8b002b368 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:08:16 2024 +0530 
-------------------------------------------------------------------------------- 
Alternate PSS chip location for MAC address on MTL-S RVP boards

[Feature Description]
MTL-S RVP motherboards have MAC address programmed into PSS chip
in a different PSS chip location than was expected. Request BIOS to
read alternate PSS location for MTL-S RVP boards, as thousands have
already been built and deployed. MTL-S RVP board SKUs used Block 2
PSS chip (start address 64) instead of Block 5 PSS Chip location
(start address 136). The data was also stored in ASCII rather
than Hex format, and with no JV letters preceding the MAC address.

Package/Module:
BoardPkg
PlatSamplePkg

[Impacted Platform]
MTLS, ARLS

Hsd-es-id: 16022613859
Original commit date: Fri Dec 1 22:58:51 2023 +0530
Change-Id: I4bff2bda93b16f1860f7a0f1f2f51393c8e8d705
Original commit hash: 8241a18d5d4d45bc1d60a1009f78334ca5d5accc

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdate.inf
MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateDefines.h
MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateHw.c
MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateInit.c
MeteorLakePlatSamplePkg/Include/Library/PssLib.h

================================================================================ 
Commit: dcd48812998eab64515768dbd20771e7215f6dc9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:08:12 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3486_00

Hsd-es-id: N/A"
Original commit date: Sat Dec 2 20:31:33 2023 -0800
Original commit hash: b627cc0361de413cfef055a8bd4bd403f67392da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b27baf5a8d813f109243def947dd03201e3f233f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:08:10 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3485_00

Hsd-es-id: N/A"
Original commit date: Fri Dec 1 20:31:37 2023 -0800
Original commit hash: b7a1551e176df016af5c46ae0e6a9ca64c0b77bc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: ded078f37aeafb48bf5504470f60393e605a9414 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:08:07 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH] TCO_WDT base address configuration - Platform change

[Feature Description]
TCO WDT is located in PCH in case of MTL S. Base add needs to be taken
cared while publishing the IP to OS.
1. Dynamically patch TCO base address in WDAT table.
2. Update TCO base address by SOC or PCH in Fastboot driver
3. Clean up unused code.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL ALL

Hsd-es-id: 15014139440
Original commit date: Thu Aug 31 17:17:02 2023 +0530
Change-Id: I22e04ad3f7212eb53da679ab62e00113b6e1e0dd
Original commit hash: 09a2b039e76bde430484777d5cedae71c19f64b7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/TcoLib.h
ClientOneSiliconPkg/IpBlock/Smbus/Library/PeiDxeSmmTcoLib/TcoLib.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.inf
MeteorLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
MeteorLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.c
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.c
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/Wdat/Wdat.act
MeteorLakePlatSamplePkg/Features/FastBoot/FastBootSetupDxe/FastBootSetupDxe.c
MeteorLakePlatSamplePkg/Features/FastBoot/FastBootSetupDxe/FastBootSetupDxe.h
MeteorLakePlatSamplePkg/Features/FastBoot/FastBootSetupDxe/FastBootSetupDxe.inf
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: a53d44075b5ffb6a16294d6a299b793a3c3d54ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:08:03 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH] TCO_WDT configuration (enable in PCH only)

[Feature Description]
Change TcoLib to need param. Add to Smbus TcoBase.
Create MtlPchTcoLib to get TcoBase from hobs.
Configure TCO_WDT for PCH only.

Package/Module:
MtlPch/MtlPchTcoLib
IpBlock/Ioc
IpBlock/Smbus

[Impacted Platform]
MtlS

Hsd-es-id: 18033322139
Original commit date: Tue Oct 17 04:34:11 2023 -0700
Change-Id: I0076b1baaf76226528bea696332a11e423f3a73a
Original commit hash: 4fd6d0f63a37fede6ae78977c703913d856d055e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlPch/Include/Library/MtlPchTcoLib.h
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchTcoLib/MtlPchTcoLib.c
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchTcoLib/MtlPchTcoLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchSmbus.c
ClientOneSiliconPkg/Include/Library/TcoLib.h
ClientOneSiliconPkg/IpBlock/Ioc/Library/PeiDxeSmmIocAccessLib/IocAccessLib.c
ClientOneSiliconPkg/IpBlock/Smbus/IncludePrivate/Library/PeiSmbusLib.h
ClientOneSiliconPkg/IpBlock/Smbus/Library/PeiDxeSmmTcoLib/PeiDxeSmmTcoLib.inf
ClientOneSiliconPkg/IpBlock/Smbus/Library/PeiDxeSmmTcoLib/TcoLib.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c
MeteorLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.c
MeteorLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.inf
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.c
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.inf
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.inf
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePchConfiguration.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: 0e471f30f05111e8780af96b6abdfb768bfaf28d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:08:00 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3484_05

Hsd-es-id: N/A"
Original commit date: Thu Nov 30 23:41:38 2023 -0800
Original commit hash: df52eabeb9d7cb7d8b9558ed4d8b0177adfdc175

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 9d94854e0c2b0d5786f1b5bfe0f6f6c91618219a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:07:57 2024 +0530 
-------------------------------------------------------------------------------- 
SUT is not Entering to PS_ON state

[Issue Description]
SUT is not Entering to PS_ON state

[Resolution]
Disable PcdSpiDmaEnable

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 16022688534
Original commit date: Thu Nov 30 21:58:27 2023 -0800
Change-Id: I5007cbad0a10da473aa2e609379f0a54dcf58e0f
Original commit hash: 73b93dd70bbc903d1523d3ab4a05842c4f472fc0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEndOfPei.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPreMem.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLibFsp.inf

================================================================================ 
Commit: 0d6c6c535d7ec20e8b20c761c758f4a932b07298 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:07:55 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3484_04

Hsd-es-id: N/A"
Original commit date: Thu Nov 30 20:31:36 2023 -0800
Original commit hash: 352526518ea58ad535fc376fee72ebc4f152e439

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 86030a18a6d5563b2f62c76fd82faae9bd558070 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:07:52 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3484_03

Hsd-es-id: N/A"
Original commit date: Thu Nov 30 22:57:26 2023 +0000
Original commit hash: 1f50853870d2d39ffb76825a5c827665be1b8975

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5e4f066be45577db3316ac9154b345bf3e7a5547 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:07:48 2024 +0530 
-------------------------------------------------------------------------------- 
Dpdmi MPS must be 128 when P2P enabled on pch pcie

[Issue Description]
Downstream Port DMI Max Payload Size is not tied to 128B
when PCH PCIe P2P is enabled.

[Resolution]
This change is passing PCH PCIe P2P policy status to UPDMI,
for that to configure MPS feature in accordance with BWG.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 18035133622
Original commit date: Mon Nov 20 10:11:14 2023 +0100
Change-Id: I53aa9a21a19bcd1363e6e2c2dfce27e6a7d6a1c2
Original commit hash: ef2b16bbbef55880296f952fdeab0896292b0bd2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PchDmiExtLib/PchDmiExtLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchDmiInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.h
ClientOneSiliconPkg/IpBlock/Dmi/IncludePrivate/Library/PeiDmiInitLib.h
ClientOneSiliconPkg/IpBlock/Dmi/IncludePrivate/Register/DmiRegs.h
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/DmiSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c

================================================================================ 
Commit: 6e6d0e47f3aa5d3a3a09a0bf195fa98653c09241 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:07:43 2024 +0530 
-------------------------------------------------------------------------------- 
SUT is not Entering to PS_ON state

[Issue Description]
SUT is not Entering to PS_ON state

[Resolution]
Disable PcdSpiDmaEnable

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 16022688534
Original commit date: Thu Nov 30 12:09:59 2023 -0800
Change-Id: I8c6d6dc24152afb7de178f1249e6db2cd8d5ea8a
Original commit hash: 950823f086972b3cde756ad5c4737b8d21f381c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 549b1db9497a3156106e3065b1fb5bf90e42f54e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:07:41 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3484_02

Hsd-es-id: N/A"
Original commit date: Thu Nov 30 13:46:01 2023 +0000
Original commit hash: 94b51c75a424948d37e855d2e955e6da12f31137

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f7865786cfde158dbf7d351fede274fa2a5d883e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:07:38 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3484_01

Hsd-es-id: N/A"
Original commit date: Thu Nov 30 11:05:56 2023 +0000
Original commit hash: 8d1ad1b19006e17fe2c22e11c6242f9352c382d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b58e43785b6a9859d731ce4277f19d21fb518af1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:07:35 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3484_00

Hsd-es-id: N/A"
Original commit date: Thu Nov 30 00:31:15 2023 -0800
Original commit hash: 1f89b3c7a806b661d56692d55f7693d396988b74

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 744d39eb5cf9d79a0184a5c5ba0c3bd4aea42dfb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:07:33 2024 +0530 
-------------------------------------------------------------------------------- 
[ARLH-A0] VtD is not enabled during OS boot

[Issue Description]
Vtd setup option has been default disabled
due to patch table update.

[Resolution]
Not Installing SOC A0 safe setting for ARL H A0 si.

Package/Module:
MeteorLakeBoardPkg/MeteorLakeBoards

[Impacted Platform]
H

Hsd-es-id: 22018940611
Original commit date: Mon Oct 9 12:39:25 2023 +0530
Change-Id: I5687e156e862fa781f48cd9335ab5a0e943dd240
Original commit hash: 99b1cbbe350dec31968ff179a746ef157ecf796a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: dfb80b421af4f029d5a5ac74ce4c4015f66c9533 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:07:30 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL H PO][Ph2] Safe Mode Settings

[Feature Description]
Safe Mode Settings for ARL H PO Ph2 Exit

Package/Module: MeteorLakeBoardPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
ARL

Hsd-es-id: 16022565992
Original commit date: Tue Nov 21 20:38:45 2023 +0530
Change-Id: Icaca1eed13c4f4c4c48c1334f4cc31ce3698b9d3
Original commit hash: f0070d2ceacfa1bfa2689716c57c7199a1e70ae7

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/ArrowLakeHRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakePlatSamplePkg/Setup/AcpiSetup.hfr

================================================================================ 
Commit: 92a676f8dcdbb78c36c4b09dbb24459a92a5b438 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:07:27 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3483_01

Hsd-es-id: N/A"
Original commit date: Wed Nov 29 20:32:50 2023 -0800
Original commit hash: 436983ed0e707f1d55440040f5dface4b217ebc1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 0a8dabfd83b392497781442b7da463cb8805c9fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:07:25 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3483_00

Hsd-es-id: N/A"
Original commit date: Wed Nov 29 14:45:52 2023 -0800
Original commit hash: 64f635b9e65d5a67ec881095e9b2b82d0ba22a27

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 71d5e41efb929b8a4a030dd0affe4dda4ec7d222 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:07:22 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O][MTL-S]x8x4x4 lane-reversal support - platform code change

[Feature Description]
Add x8x4x4 lane-reversal support

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: 15014135202
Original commit date: Thu Aug 31 17:29:34 2023 -0700
Change-Id: Ib1f10d62d62dd44b0a11e23f0628645c7c13e387
Original commit hash: 16da5dbc8e291e651b90d6c32cd62ea22a42b647

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibVer6.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: 030cf468955333f527bf8e33d954625217dfb904 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:07:19 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O][MTL-S]x8x4x4 lane-reversal support

[Feature Description]
If Lane-Reversal is enabled, then change mapping of CLKREQ#
to PCH PCIe ports. It supports PCIe 2x8 and 1x8_2x4. And provide API for
platform to check if LaneReversal is enabled.

Package/Module:
PcieRp/PeiPchPcieClocksLib
MTLBoardPkg/BoardInitLib/Pei

[Impacted Platform]
MTL

Hsd-es-id: 18032276472
Original commit date: Fri Sep 1 09:19:00 2023 +0200
Change-Id: Ifbe27aab35c401e08419049a0ed30cdd8630b274
Original commit hash: 6819d8cefebfba6c0686933373b6688b7115a209

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlSocPcieRpLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibVer6.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c

================================================================================ 
Commit: 6b408b2a03d1d74485deec95674cca2687493115 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:07:16 2024 +0530 
-------------------------------------------------------------------------------- 
Add _BTP support for battery participant

[Feature Description]
Enable _BTP support for ARL battery participant.

Package/Module:
EcFeaturePkg/EcNvs
EcFeaturePkg/Bat1Real
MeteorLakeBoardPkg/EcInit

[Impacted Platform]
All.

Hsd-es-id: 15014767028
Original commit date: Tue Nov 28 13:46:29 2023 +0800
Change-Id: I83f85ebf8c278ddd70219fdfefe366b04f92e3c1
Original commit hash: ab727bd68f55a346e77ad250a9728345557f8a0a

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/Devices/Bat1Real.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcNvs.asl
Features/Ec/EcFeaturePkg/Include/EcNvsAreaDef.h
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/EcInit.c

================================================================================ 
Commit: b079309c136b0f92bc532a19ba5536c06ce1c57b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:07:14 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-Hx][HLK][SV2]:USB Exposed Port System Test IS failing

[Issue Description]
USB Exposed Port System Test IS failing with
\\***Failing Exposed Connector***\\.

[Resolution]
HydraCreek and FP in ARL-Hx RVP2 was moved to not in POR.
Removed FP Connector declaration.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
ARL-Hx

Hsd-es-id: 16022650603
Original commit date: Tue Nov 28 09:51:50 2023 +0800
Change-Id: Iae72adacdd3c845abf7c59caeb849e0aedd8f582
Original commit hash: db2270329ce776b6b53010747503ca17ea70d3d1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciArlSbgaUDimm2Dpc.asl
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm2DCrb.dsc

================================================================================ 
Commit: 2cc52f88b4acff5ef8e3867e359e1fb47cf5edf0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:07:12 2024 +0530 
-------------------------------------------------------------------------------- 
Correct the USB4 CM default setting

[Issue Description]
USB4 CM default setting shows SW CM.
But the POR setting for MTL should
be OS dependent.

[Resolution]
Change the USB4 CM default setting
as OS dependent. Override the patch
table for DTBT configure which need
POR setting as SW CM.

Package/Module:
MeteorLakeBoardPkg,
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 15014781725
Original commit date: Wed Nov 29 17:35:10 2023 +0800
Change-Id: Ia1906213ee370a5e135de89d11208c58d24bdeb4
Original commit hash: c9f3457126c18e0ac415ef4e69ea80371efb612a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/ThunderboltConfigPatchTable.h
MeteorLakePlatSamplePkg/Setup/TbtSetup.hfr

================================================================================ 
Commit: 2437cb39b448db3ec65d926a846d688051c3f942 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:07:10 2024 +0530 
-------------------------------------------------------------------------------- 
Enable USB-C OC via Physical wire

[Feature Description]
De-feature USB-C overcurrent over eSPI VWM and
Enable USB-C OC via Physical wire.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL/ARL S, Hx

Hsd-es-id: 15014715551
Original commit date: Fri Oct 27 18:33:53 2023 +0800
Change-Id: I67ada214f98625d493805d75c23616506e26d882
Original commit hash: 8a466b8098f4e5555b78d73304ec6ab6c1c3d7bd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DErb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm2DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc

================================================================================ 
Commit: 5bed084a97ec57cb739403d46cab61a565f26116 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:07:08 2024 +0530 
-------------------------------------------------------------------------------- 
[TCSS] TBT docks are de-enumerating if connected in S0 idle state

[Issue Description]
TBT docks are de-enumerating if docks is connected in S0 idle state.

[Resolution]
Using ACPI U4SE to determine SW CM causes SW CM not set actually
because U4SE won't be supported when dTBT is enabled.
Add U4CM to determine SW CM or not.

Package/Module:
ClientOneSiliconPkg
MeteorLakeBoardPkg

[Impacted Platform]
MTL-S, ARL-S, ARL-Hx

Hsd-es-id: 16022600923
Original commit date: Fri Nov 24 20:31:19 2023 +0800
Change-Id: Idf986be7a585d4345238cab4fb382320ccd4a08b
Original commit hash: e7335f8b801f354046bcfb1d7cbcd59f2bd3a1ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl

================================================================================ 
Commit: 6c5cad4d23ead91565ff715008af25620732cc42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:07:06 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH][ARL-S] PCIe Performance drop due to DmiHwEq value is incorrect.

[Issue Description]
PCIe Performance drop due to DmiHwEq value is incorrect.

[Resolution]
Updating DmiHwEq

Package/Module: DMI

[Impacted Platform]
ARL-S

Hsd-es-id: 15014746108
Original commit date: Mon Nov 27 10:55:07 2023 +0530
Change-Id: Ibaef5f9b734bd7fdc397d0f25ab78fcb1eff0367
Original commit hash: 10f221d30c785db3c459c83560e2e749228c30e3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/DmiSetup.hfr
MeteorLakePlatSamplePkg/Setup/DmiSetup.uni

================================================================================ 
Commit: f11bdfdd150f5352ce44d0bcac6fd253812b97ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:07:04 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3482_00

Hsd-es-id: N/A"
Original commit date: Tue Nov 28 20:31:10 2023 -0800
Original commit hash: efc47d4d1e689f0576ed84c1e75a19672bf0853e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 28a8ac9083d3ac432206ff04cf87d9cf78459a2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:07:02 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] SPI DMA Transfer Hang

[Feature Description]

Disable Power and Clock Gating to prevent the issue:
Done in BIOS during boot by disabling IP-level clock gating and
disabling all PSFs power and clock gating before issuing DMA commands.
Then, after all DMA commands are fully completed,
BIOS re-enables them back.
Before Issuing DMA commands :
BIOS to set
FAB_PG_CTL_PSF--> 0xA0000086
PLCC_DCGE -> '0' (disable)
PLPC_DCGE -> '0' (disable)
BIOS to disable the following register bits of all PSF to '0' :
Trunk clock gating PSF_<x>_PSF_GLOBAL_CONFIG[4] - (enTCG)
Local clock gating PSF_<x>_PSF_GLOBAL_CONFIG[3] - (enLCG)
Partition clock gating PSF_<x>_PSF_GLOBAL_CONFIG[12] - (enPCG)
Clock gate hold off timeout value to 0xF

After DMA completes :
BIOS to set
FAB_PG_CTL_PSF : 0x20000082
PLCC_DCGE : '1' (enable)
PLPC_DCGE : '1' (enable)
BIOS to re-enable back the following register bits to '1' :
Trunk clock gating PSF_<x>_PSF_GLOBAL_CONFIG[4] - (enTCG)
Local clock gating PSF_<x>_PSF_GLOBAL_CONFIG[3] - (enLCG)
Partition clock gating PSF_<x>_PSF_GLOBAL_CONFIG[12] - (enPCG)
Clock gate hold off timeout value to 0x0

Recovery Mechanism as mitigation if PSF traffic is backpressured:

Apart from Power Gating and Clock Gating factors, there is another factor
called PSF traffics Backpressure could possibly trigger this DMA
boundary condition issue. Based on technical assessment,
the probability of the DMA boundary condition to be triggered due to
PSF traffics backpressure is very rare.
However, for safety reason, to propose a contingency BIOS fallback
mechanism to CopyMem (non-DMA command) if DMA traffic is hang and
timeout due to rare PSF traffics backpressure.
Thus, even if PSF traffics backpressure really happens during boot,
BIOS has recovery steps to boot up with copy mem approach
The BIOS Recovery steps as following :
Once BIOS detects DMA hangs, BIOS can clear the DMA start bit and
fallbacks to copy mem approach.
Clearing the DMA start bit is important because the DMA start bit will
cause SPBC controller to keep requesting for clk and will indirectly
block the system from low power entry.

Package/Module: OneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiDmaLib

[Impacted Platform]
MTL-S

Hsd-es-id: 22019064556
Original commit date: Thu Aug 31 14:24:55 2023 -0700
Change-Id: Ib5fad435c917fc934092a20534bd563da9ceeac1
Original commit hash: 15c23dd3985fe1a1e8e2d3e4ece8a9a898c6edb2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEndOfPei.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPei.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPreMem.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiDmaLib/PeiSpiDmaReg.c
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 3556b479c356499d1c82d93937c66e7d5c792ef1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:07:00 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] Bios Guard ARL-H PO support

[Feature Description]
Bios Guard support for ARL-H SKUs

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
ARL

Hsd-es-id: 13011412287
Original commit date: Sat Nov 25 10:45:02 2023 +0530
Change-Id: Ibeb7c72eb298049aa2150527662a94ddc14f36f6
Original commit hash: b85db7a1447f16e0738d07d1d8983ed665a63983

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: cb74f543414b58f62dc680037153df2b04aa399c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:06:58 2024 +0530 
-------------------------------------------------------------------------------- 
Add the Check Items to Detect the Invalid FIT Table

[Issue Description]
- FIT table is crucial for Capsule Update and shall be checked correctly
before it gets parsed to use.

[Resolution]
- Add the below items to check the FIT table validity
- FIT table checksum value
- FIT entry type
- FIT entry order
- FIT entry type number

Package/Module:
- CapsuleFeaturePkg/LibraryPrivate/PeiDxeSmmFitHelperLib

[Impacted Platform]
ALL.

Hsd-es-id: 16022357892
Original commit date: Thu Nov 9 11:11:27 2023 +0800
Change-Id: I3cb18382db252799e849a26da5745dd614204018
Original commit hash: bc3dd23c9fa8106780a3f52db4b1925ce10541b1

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/LibraryPrivate/PeiDxeSmmFitHelperLib/FitEntryInternalLib.h
Features/FirmwareGuard/CapsuleFeaturePkg/LibraryPrivate/PeiDxeSmmFitHelperLib/FitTableInternalLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/LibraryPrivate/PeiDxeSmmFitHelperLib/FitTableInternalLib.h
Features/FirmwareGuard/CapsuleFeaturePkg/LibraryPrivate/PeiDxeSmmFitHelperLib/PeiDxeSmmFitHelperLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/LibraryPrivate/PeiDxeSmmFitHelperLib/PeiDxeSmmFitHelperLib.inf

================================================================================ 
Commit: 15b9735e21f97a4f8b4da2f703923acd27c237ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:06:56 2024 +0530 
-------------------------------------------------------------------------------- 
Add the Debug Message for Trialed SVN and Usage ID for CBnT ARB

[Issue Description]
- In CBnT anti-rollback functionality, there do not have the debug
message to output the SVN and usage ID to be used.
- Related information would be outputted when error happened only.
- It would be hard to debug when the unexpected passed case get applied.

[Resolution]
- Add the debug message to output the usage ID.
- Add the debug message to output the SVN to be trialed.
- Remove the duplicated usage ID debug message.

Package/Module:
CapsuleFeaturePkg/Library/CbntSvnCheckLib

[Impacted Platform]
ALL.

Hsd-es-id: 16022357892
Original commit date: Thu Nov 9 11:03:31 2023 +0800
Change-Id: I07b7964b98609ee49c2ac56f7904aee2206ae876
Original commit hash: 33eab1212567f8687e5c40f5d73f20d4c91f692d

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/Library/CbntSvnCheckLib/CbntSvnCheckLib.c

================================================================================ 
Commit: 83c0ff38af3a79be45dc58f6f067d9bcdeba1425 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:06:54 2024 +0530 
-------------------------------------------------------------------------------- 
Add the FIT Entry Types Definition to Align FIT table Specification 1.4

[Issue Description]
- Aligned the FIT spec. 1.4 to define the types of the FIT entry.

[Resolution]
- Add the missed FIT entry types definitions
- Add the missed FIT entry types in IsFitEntryTypeValid ()

Package/Module:
- CapsuleFeaturePkg/LibraryPrivate/PeiDxeSmmFitHelperLib

[Impacted Platform]
ALL.

Hsd-es-id: 16022357892
Original commit date: Tue Nov 7 15:55:37 2023 +0800
Change-Id: I6cff7474dca1ff7a3fa030016ad604d3752e48f3
Original commit hash: 2e7381ebeeac0c16eabf178d8d13d100a58dd91d

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/LibraryPrivate/PeiDxeSmmFitHelperLib/FitEntryInternalLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/LibraryPrivate/PeiDxeSmmFitHelperLib/FitEntryInternalLib.h

================================================================================ 
Commit: 00a38cf80f210bf9a975e85f06f347b0ad9d8c4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:06:53 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3481_00

Hsd-es-id: N/A"
Original commit date: Mon Nov 27 20:33:04 2023 -0800
Original commit hash: 9b2681a5fa7e1917b77cf18a8eb8d7e364a46d1c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 930dbcbdd957666da13fbaffa9f082554ce08ff5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:06:51 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S] BIOS enhancement on DP retimer ANX7498 BB parts

[Feature Description]
1. Read complete FW version for deciding whether to apply further
programming
2. Avoid using 0x20 CtlTop virtual address which is default
Top address in case of address conflict
3. FW version in Retimer FW is represented in BCD format.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTLS

Hsd-es-id: 15014614670
Original commit date: Thu Nov 2 22:48:21 2023 +0800
Change-Id: I8d05a33a78aea848c83ab04ee03b7eb39107ebf9
Original commit hash: 78ef427f494fd2ee372a59917aaae711bda2efb3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: d1accfece00ca276975cb8bde0b6f731439b456c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:06:49 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] BIOS set capabilities masked bit when capabilities change.

[Issue Description]
BIOS sets bit4 if CONTROL value is different to return data.
The bit4 should only be masked when BIOS clear capability,
and that rule should be applied regardless query bit is set or not.

[Resolution]
Sets bit4 of return data if USB4 capabilities change.

Package/Module:
BoardPkg/Acpi

[Impacted Platform]
ARL, MTL

Hsd-es-id: 15014697881
Original commit date: Thu Nov 16 18:32:29 2023 +0800
Change-Id: I8f882240e009765dd592873972e5b78f6b28816e
Original commit hash: fd002c1b1f6ac48d6397156e52bcc6081d57175c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl

================================================================================ 
Commit: 36eff379a70735c4f22d18da828233da3737204a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:06:47 2024 +0530 
-------------------------------------------------------------------------------- 
ARL-BIOS code update for new VR Spec WW47_23

[Feature Description]
BIOS code update for new VR Spec WW47_23

Package/Module:
ClientOneSiliconPkg/Fru/MtlCpu

[Impacted Platform]
ARL-HX

Hsd-es-id: 15014760288
Original commit date: Sun Nov 26 19:38:49 2023 +0800
Change-Id: I89088cfa662ca5fee7625efb6c24c8da7e9e4370
Original commit hash: d61aa75abe3bd3d5eded5b3c1668ff1a729a5150

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: cf526fc3bbda75ba1d07ac08cc583377da7aab25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:06:45 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL H Modular PC] Added PO Porting Changes.

[Feature Description]
Added GPIO,HSIO,USB and PO related changes

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL H

Hsd-es-id: 16021445277
Original commit date: Wed Oct 11 11:57:49 2023 +0530
Change-Id: Ia9beba1836a30fcee176c6de5df9de8cf00e76bb
Original commit hash: 06ea456a58346ee58df78b9804b7e222ae420f21

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlHLpCammModPcRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlHLpCammModPc.asl
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlH/SkuIdMtlHLpCammModularPc.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: db2dbe830b296eb859662501a7bac23351ed67ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:06:43 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3480_00

Hsd-es-id: N/A"
Original commit date: Sun Nov 26 20:31:56 2023 -0800
Original commit hash: b355e7e9f0c4f1ebb00b3366e05d855945cf39ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 2275d115c4b2c8fc57421844f1217891745be3c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:06:41 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3476_00

Hsd-es-id: N/A"
Original commit date: Sat Nov 25 20:31:06 2023 -0800
Original commit hash: 8ee78b8fe665988a46926d5138f39faf38455711

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: c0252d25eb47c9b2fcafc4575efd02d37a8d9a45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:06:39 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3475_00

Hsd-es-id: N/A"
Original commit date: Fri Nov 24 20:31:04 2023 -0800
Original commit hash: fd0a2ee66f3cc828b384ff07c2a0e28bb1f6f1d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 447dbf14b53bf6779b7490661acaff8394b0b460 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:06:37 2024 +0530 
-------------------------------------------------------------------------------- 
Check both returned EFI_STATUS and MailboxStatus when invoke Mailbox API

[Feature Description]
Check both returned EFI_STATUS and MailboxStatus when BIOS invokes
Mailbox read/write APIs.

Package/Module:
ClientOneSiliconPkg/IpBlock/VoltageRegulator

[Impacted Platform]
MTL, ARL

Hsd-es-id: 15014699592
Original commit date: Fri Nov 24 10:10:59 2023 +0800
Change-Id: I7cb3ccfacbe2c09be897feb542e8065f8fb0ec5c
Original commit hash: 7e54f5f3207e9d88469ea348cb513fe092bf86c7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 5b2c728087bb883481da657e9cb79c137bcdc498 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:06:35 2024 +0530 
-------------------------------------------------------------------------------- 
Fix TDC Time Window BIOS setup knob does not work

[Issue Description]
After setting any values in "TDC Time Window" BIOS knob, BIOS always
sets "TIME_WINDOW" field[23:17] to 0xA when sends WRITE_VR_TDC_CONFIG
(0x1A) mailbox command to Pcode.
Knob:
Intel Advanced Menu -> Power & Performance ->
CPU - Power Management Control -> CPU VR Settings ->
Efficiency/Performance VR Settings -> TDC Time Window

[Resolution]
1. The configuration of current "TDC Time Window" BIOS knob depends on
"TDC Current Limit" knob. This patch removes the dependency.
2. Add "AUTO" option in "TDC Time Window" BIOS knob.

Package/Module:
ClientOneSiliconPkg/Fru/MtlCpu
ClientOneSiliconPkg/IpBlock/VoltageRegulator
MeteorLakeFspPkg/Upd
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL, ARL

Hsd-es-id: 15014699592
Original commit date: Thu Nov 23 14:56:03 2023 +0800
Change-Id: I21fe810ec9346a522abec14d16c62cfa41efa695
Original commit hash: 1902d62211187b970da641b6fd152c198c42f5ce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni
MeteorLakePlatSamplePkg/Setup/VoltageRegulatorSetup.hfr

================================================================================ 
Commit: 5a3cc6ea32502d382d0773b95aa495ecc0a199a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:06:31 2024 +0530 
-------------------------------------------------------------------------------- 
Fix TDC IRMS BIOS setup knob does not work.

[Issue Description]
Once the "IRMS" BIOS knob is configured to "Enabled", BIOS does not set
"USE_IRMS" bit[30] when sends the WRITE_VR_TDC_CONFIG(0x1A) mailbox
command to Pcode.
Knob:
Intel Advanced Menu -> Power & Performance ->
CPU - Power Management Control -> CPU VR Settings ->
Efficiency/Performance VR Settings -> IRMS

[Resolution]
1. BIOS should set "USE_IRMS" bit[30] based on the configuration of
"IRMS" BIOS knob.
2. Expose "IRMS" BIOS knob for all VR domains(Core, GT and SA).
3. Suppress "IRMS" BIOS knob once "TDC Enable" BIOS knob is configured
to "Disabled".

Package/Module:
ClientOneSiliconPkg/IpBlock/VoltageRegulator
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL, ARL

Hsd-es-id: 15014699592
Original commit date: Thu Nov 16 20:08:36 2023 +0800
Change-Id: Ic1ad30b8f801327b606822107659b64525d6e118
Original commit hash: 0fe88ebd21b1376f831fa4ec95cc5f16b7b2b5a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
MeteorLakePlatSamplePkg/Setup/VoltageRegulatorSetup.hfr

================================================================================ 
Commit: 36bb9ebdd0a1944e63789df20c0dc4bbd29caf58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:06:29 2024 +0530 
-------------------------------------------------------------------------------- 
[HBR Retimer] Capsule update flow adjustments

[Feature Description]
- Capsule update flow adjustments for HBR.

Package/Module: Feature/BoardPkg

[Impacted Platform]
ARL

Hsd-es-id: 15014657600
Original commit date: Fri Nov 24 11:36:02 2023 +0800
Change-Id: I7ee3c74dae44685b78b428447601a977ad2f3a4a
Original commit hash: 1b410c4d76db255b6aa39d13484ee6668d775be2

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Tcss/TcssCapsuleFeaturePkg/Include/FmpLastAttemptStatus.h
Features/Tcss/TcssCapsuleFeaturePkg/Include/Library/TbtRetimerNvmUpdateLib.h
Features/Tcss/TcssCapsuleFeaturePkg/Include/TbtRetimerNvm.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDevice.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c

================================================================================ 
Commit: c920c33c579b146911f74e8ef2d847434d3fddd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:06:27 2024 +0530 
-------------------------------------------------------------------------------- 
GAP peak wifi module is not enumerated in DM after F-02 rework

[Issue Description]
wifi device is not enumerated in DXE phase while PCIE enumeration.
On 0x6 display skuid, clock is not correctly mapped for WLAN PCIE RP.

[Resolution]
Inherited ARL H DDR5 Skuid for SKUid with display id 0x6.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
H

Hsd-es-id: 22019135209
Original commit date: Fri Nov 24 09:42:27 2023 +0530
Change-Id: I274790911d9f4fc822d6d10a07e0e3601d1d98de
Original commit hash: 87d3ed5fa52d662ba5fcd94ef5907bf741ab5a74

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: 98bfd6ad901f7a22ca1f73867d5645db020be66a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:06:25 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3474_01

Hsd-es-id: N/A"
Original commit date: Thu Nov 23 20:31:36 2023 -0800
Original commit hash: 7f9201e4636b725524fb4a7221f855433b76caf1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 0cbd54a008ae10c5bf8226fe04439cfc4c8e073a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:06:22 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] fix SpiSocLib issue

[Issue Description]
SpiSocLib uses PEI module SpiInitLib

[Resolution]
remove SpiInitLib dependency
from SpiSocLib

Package/Module:
OneSiliconPkg/Fru

[Impacted Platform]
MTL

Hsd-es-id: 22019126904
Original commit date: Wed Nov 22 10:56:55 2023 +0530
Change-Id: I93d55083a3eb377412419fb918c0630a7cb18fa8
Original commit hash: f16917f1d36150eba571dea4e3fb38c065df9a27

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SpiSocLib/SpiSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SpiSocLib/SpiSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInitDxe.inf

================================================================================ 
Commit: 05358589e7adf471433da556c13a9a591950ec23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:06:19 2024 +0530 
-------------------------------------------------------------------------------- 
Multiple Re-timer fields are not showing up in BIOS page

[Issue Description]
Multiple Re-timer fields are not showing up in BIOS page.

[Resolution]
Update the retimer info for this board.

Package/Module: BoardPkg

[Impacted Platform]
ARL

Hsd-es-id: 16022531603
Original commit date: Tue Nov 21 16:52:27 2023 +0800
Change-Id: Ide47835eefd4e47c7a086f1c501f39b0d7d2e928
Original commit hash: e1047f1daef2821bbc875ec42f1450aa7b470708

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Tcss/TcssCapsuleFeaturePkg/CapsuleBuild/ConfigSample/DTbtPayloadConfig.ini
Features/Tcss/TcssCapsuleFeaturePkg/CapsuleBuild/ConfigSample/DTbtRetimerPayloadConfig.ini
MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/Config/DTbtPayloadConfig.ini
MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/Config/DTbtRetimerPayloadConfig.ini
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DErb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm2DCrb.dsc

================================================================================ 
Commit: c0dea2719b35120dd71ee2da1df985dd237034ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:06:16 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3474_00

Hsd-es-id: N/A"
Original commit date: Thu Nov 23 04:32:21 2023 +0000
Original commit hash: cccb4a69426aa2febafce1f304200be52112ef6b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 0085b41a52779f2f902ef790e4f0749de9187b96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:06:14 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3473_00

Hsd-es-id: N/A"
Original commit date: Wed Nov 22 11:44:42 2023 -0800
Original commit hash: 6615d8fb3ea3ae1b8561877cf1fb6ce73f5bac45

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d384cb0d07cf0d6fe81cfcb3078c3305bd7d22be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:06:12 2024 +0530 
-------------------------------------------------------------------------------- 
[BR] Observed YB on UCM-UCSI ACPI Device

[Issue Description]
Observed UCM-UCSI with yellow-Bang when enabling UCSI BIOS knob.
In addition, USB-C on Barlow Ridge also supports UCSI.

[Resolution]
USB-C ports mapping modified dynamically depends on
Barlow Ridge enabling.

Package/Module:
MeteorLakeBoardPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
ARL Hx, S

Hsd-es-id: 15014357375
Original commit date: Mon Oct 30 10:33:18 2023 +0800
Change-Id: I064cc3bead4c3993e4d337d2f63dd0343792dd18
Original commit hash: c3d167d5dada74eb5fb25f240f12849f5aaa741b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.inf

================================================================================ 
Commit: f31f93e770d840c28b8d450210aec3bfe9a7c1dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:06:09 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O][MTL-S] BIOS to enable SoC PME_EN bit

[Feature Description]
PME_EN is set on S3, S4 and S5 entry to support CSME remote wake

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 18033078005
Original commit date: Thu Aug 31 14:57:37 2023 +0200
Change-Id: Ida07f9a162bdcc3bacaceb5a39e12be7ff0e4b7f
Original commit hash: 9c7fd6459942c426954e750143c7f08bf536f773

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c

================================================================================ 
Commit: a96d8e758b1fbe147154479732184c3691466012 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:06:05 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3472_01

Hsd-es-id: N/A"
Original commit date: Tue Nov 21 20:32:26 2023 -0800
Original commit hash: 8b1187b0e071778d6408f3a191bde81ee443bff4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 689059aa79fe1b6c19e47f9cb78908b4f194c3dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:06:02 2024 +0530 
-------------------------------------------------------------------------------- 
Fix csme backup in NVMe Resiliency

[Issue Description]
CSME Backup is not getting success with Recovery enabled Debug BIOS

[Resolution]
Heci1 bus number changed, change it from hardcode to function value.

Package/Module:Features/FirmwareGuard/NvmeBasedRecovery

[Impacted Platform]
ALL

Hsd-es-id: 16022505062
Original commit date: Thu Nov 16 22:22:58 2023 +0800
Change-Id: Ie0725c7a6da677f0934d5570ea49bf9d5d9fd5c8
Original commit hash: 61dc766191a48922298aa27190a20b65cce9a329

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.h
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.inf

================================================================================ 
Commit: ef3a152a8de79ffdca7097d4a2072661ddfd9c65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:05:58 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S] [TCSS] : TBT PCIe RP TC/VC mapping is incorrect

[Issue Description]
TVM value in V0CTL doesn't follow BWG

[Resolution]
Set V0CTL.TVM = 0x7F only for MTL-P
For ARL-S, MTL-S leave V0CTL.TVM = 0

Package/Module: TCSS

[Impacted Platform]
MTL-S, ARL-S

Hsd-es-id: 16022074346
Original commit date: Tue Nov 7 14:42:29 2023 +0100
Change-Id: Ieed4f9dddb30f0a3395ac793784d55a5db9abe35
Original commit hash: f748fee15432c66c10f1853210ec7b100ad85539

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Tcss/ItbtPcie.h
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c

================================================================================ 
Commit: be1e05df35c01f0f9ec07db3f405b9c5326fb5d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:05:54 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-H T4] NVME Disk and PCIE port is not entering to D3Hot/Cold

[Issue Description]
PCIE port is not entering to D3hot/Cold state when system put to sleep

[Resolution]
Corrected RTD3 ACPI table signature.

Package/Module:
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit

[Impacted Platform]
H

Hsd-es-id: 22019122386
Original commit date: Tue Nov 21 01:25:16 2023 +0530
Change-Id: I8541876ac130220cf07fd1bf61a72e5a1e95a09c
Original commit hash: 4217f6b3475c2628ad1af5b8bdf0b322af2d2b0d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHLp5xT4Rvp.dsc

================================================================================ 
Commit: b463abe4fae31cbb99e159a18406db0e3b082d35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:05:51 2024 +0530 
-------------------------------------------------------------------------------- 
OneSiliconPkg/PcieRp: Check for invalid parameters in PciIoLib

[Issue Description]
API functions in PciIoLib do not check for invalid input.

[Resolution]
Check for invalid input parameters in API functions of PciIoLib

Package/Module:
OneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16021702364
Original commit date: Thu Nov 16 15:19:34 2023 +0530
Change-Id: Ia56e3cf33e2b899585df92201cf60984dc5fdba4
Original commit hash: b37ce16287a1cdb548bd7bf90a83ededc5c02d1a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/LibraryPrivate/PciIoLib/DxePciIoLib.c
ClientOneSiliconPkg/LibraryPrivate/PciIoLib/PciIoHiddenDevice.c
ClientOneSiliconPkg/LibraryPrivate/PciIoLib/PciIoLib.c

================================================================================ 
Commit: b62e84fd125dab5879569d372c010fe6cc14e255 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:05:46 2024 +0530 
-------------------------------------------------------------------------------- 
External display hot-plug detection on iGfx (Hybrid config) while D3

[Feature Description]
BIOS enabled VpdPcdTcNotifyIgdSupport to support iGPU wake from D3
on dGPU based systems.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 15014719471
Original commit date: Mon Nov 20 18:15:45 2023 +0800
Change-Id: I0f38e666d6de1a2a01ddc669c66330e20fd94809
Original commit hash: 9ddfa4457295280b0822a4a847ad0692b9537351

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DErb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm2DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc

================================================================================ 
Commit: 55233aebf4b07742e363979918903bb6d0ed3293 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:05:42 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3472_00

Hsd-es-id: N/A"
Original commit date: Tue Nov 21 04:33:47 2023 +0000
Original commit hash: 14aa68a9cb4119e14357c1e10dd0068eb6bb2e00

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 08901758411ed420f70d891d31b29dcbed7018d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:05:38 2024 +0530 
-------------------------------------------------------------------------------- 
Board support: MTL/ARL-H LPDDR5 CAMM ERB

[Feature Description]
Added CAMM RVP board ID to 0x3F,
CRD_PRVICAY_LED (GPP_F20) default state changed to LOW.

Package/Module:
MeteorLakeBoardPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
H

Hsd-es-id: 16022558747
Original commit date: Mon Nov 20 12:02:19 2023 +0530
Change-Id: Ieb6ebd1dca1aa7bed7f1528ba9a776ae21595c88
Original commit hash: ab12415845a2e60c73564cc61f4dac86bdeff6b6

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHLp5CammRvp.dsc
MeteorLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c

================================================================================ 
Commit: 23f4d5fe77c52a3e439a8f15cdb00f704ee42560 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:05:31 2024 +0530 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Thu Mar 7 04:44:25 2024 -0800
Original commit date: Thu Mar 7 04:44:25 2024 -0800
Original commit hash: 1942a3ea94d81a69a5711e5daf25120b8c54589f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEndOfPei.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPei.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
ClientOneSiliconPkg/Fsp/BuildFsp.sh
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/Include/Library/GraphicsInfoLib.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/GraphicsDataHob.h
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14Plus/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen13/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterfaceGlobalTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcRmtData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRowHammer.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRowHammer.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommonPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/Library/PeiTraceHubInitLib.h
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrr.h
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrrLib.c
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrrLib.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/Devices/Bat1Real.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcNvs.asl
Features/Ec/EcFeaturePkg/Include/EcNvsAreaDef.h
Features/Tcss/TcssCapsuleFeaturePkg/Include/FmpLastAttemptStatus.h
Features/Tcss/TcssCapsuleFeaturePkg/Include/Library/TbtRetimerNvmUpdateLib.h
Features/Tcss/TcssCapsuleFeaturePkg/Include/TbtRetimerNvm.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDevice.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/EcInit.c
MeteorLakeBoardPkg/BiosId.env
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5MemSolderDowndTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Include/ThunderboltConfigPatchTable.h
MeteorLakeBoardPkg/prep.bat
MeteorLakeFspPkg/BuildFv.sh
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/MeteorLakeFspPkg.fdf
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureIntegratedGraphicsConfiguration.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4ConfigLayer.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4PlatformInfo.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4DomainLib/Usb4DomainLib.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/DpPath.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/DpTunnel.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4Router.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4Cm.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformDriver.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.inf
MeteorLakePlatSamplePkg/Include/OemSetup.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
MeteorLakePlatSamplePkg/PlatformPkg.dec
MeteorLakePlatSamplePkg/Setup/SaSetup.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni
MeteorLakePlatSamplePkg/Setup/Setup.inf
MeteorLakePlatSamplePkg/Setup/TbtSetup.hfr

================================================================================ 
Commit: 875f1ac96e7bc6db44a00483242ab41125822115 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:05:20 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3471_92

Hsd-es-id: N/A"
Original commit date: Mon Feb 26 00:31:19 2024 -0800
Original commit hash: 6943b456e55c57281618a80bd48f5e642be991c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.asm
ClientOneSiliconPkg/Library/PeiSiSsidLib/PeiSiSsidLib.c
ClientOneSiliconPkg/Library/PeiSiSsidLib/PeiSiSsidLib.inf
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: f59f38a4d99ec27a757032b1871d4c22ea11bd1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 22:03:53 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3471_92

Hsd-es-id: N/A"
Original commit date: Mon Feb 26 00:31:19 2024 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/.gitignore
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore
