<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Jun 22 02:04:54 2022" VIVADOVERSION="2020.2">

  <SYSTEMINFO ARCH="virtexuplusHBM" BOARD="xilinx.com:au50:part0:1.0" DEVICE="xcu50" NAME="ulp" PACKAGE="fsvh2104" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT DIR="O" LEFT="3" NAME="io_gt_qsfp_00_gtx_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="3" NAME="io_gt_qsfp_00_gtx_p" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="io_gt_qsfp_00_grx_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="io_gt_qsfp_00_grx_p" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="io_clk_qsfp_refclka_00_clk_p" SIGIS="undef"/>
    <PORT DIR="I" NAME="io_clk_qsfp_refclka_00_clk_n" SIGIS="undef"/>
    <PORT DIR="I" NAME="io_clk_qsfp_refclkb_00_clk_p" SIGIS="undef"/>
    <PORT DIR="I" NAME="io_clk_qsfp_refclkb_00_clk_n" SIGIS="undef"/>
    <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_MGMT_00_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_00_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_MGMT_00_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_00_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_00_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_00_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_00_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_00_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_MGMT_00_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_00_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_MGMT_00_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_00_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_00_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_00_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_00_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_00_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_00_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_00_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_MGMT_00_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_00_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_00_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_00_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="BLP_S_AXI_CTRL_MGMT_00_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_00_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_00_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_00_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_MGMT_00_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_00_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_00_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_00_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="BLP_S_AXI_CTRL_MGMT_00_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_00_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_00_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_00_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_CTRL_MGMT_00_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_00_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_00_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_00_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_MGMT_01_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_01_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_MGMT_01_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_01_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_01_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_01_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_01_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_01_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_MGMT_01_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_01_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_MGMT_01_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_01_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_01_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_01_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_01_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_01_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_01_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_01_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_MGMT_01_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_01_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_01_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_01_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="BLP_S_AXI_CTRL_MGMT_01_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_01_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_01_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_01_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_MGMT_01_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_01_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_01_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_01_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="BLP_S_AXI_CTRL_MGMT_01_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_01_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_01_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_01_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_CTRL_MGMT_01_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_01_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_01_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_01_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_00_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_00_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_00_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_00_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_00_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_00_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_00_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_00_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_CTRL_USER_00_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_01_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_01_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_01_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_01_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_01_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_01_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_01_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_01_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_01_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_01_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_01_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_01_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_01_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_01_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_01_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_01_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_01_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_CTRL_USER_01_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_01_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_02_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_02_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_02_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_02_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_02_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_02_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_02_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_02_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_02_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_02_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_02_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_02_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_02_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_02_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_02_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_02_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_02_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_CTRL_USER_02_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_02_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="BLP_S_AXI_DATA_H2C_00_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_00_arburst" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_00_arcache" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="BLP_S_AXI_DATA_H2C_00_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="BLP_S_AXI_DATA_H2C_00_arlock" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_DATA_H2C_00_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_00_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_00_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="BLP_S_AXI_DATA_H2C_00_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_00_awburst" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_00_awcache" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="BLP_S_AXI_DATA_H2C_00_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="BLP_S_AXI_DATA_H2C_00_awlock" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_DATA_H2C_00_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_00_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_00_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_00_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_00_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_00_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="BLP_S_AXI_DATA_H2C_00_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_00_rlast" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_00_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_00_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_00_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="BLP_S_AXI_DATA_H2C_00_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_00_wlast" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_00_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="BLP_S_AXI_DATA_H2C_00_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_00_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_00_arid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_00_awid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_00_bid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_00_rid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="6" NAME="blp_m_data_hbm_temp_00" RIGHT="0" SIGIS="data" SIGNAME="ii_level0_wire_blp_m_data_hbm_temp_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="blp_m_data_hbm_temp_00"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="6" NAME="blp_m_data_hbm_temp_01" RIGHT="0" SIGIS="data" SIGNAME="ii_level0_wire_blp_m_data_hbm_temp_01">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="blp_m_data_hbm_temp_01"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="blp_m_data_memory_calib_complete_00" RIGHT="0" SIGIS="data" SIGNAME="ii_level0_wire_blp_m_data_memory_calib_complete_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="blp_m_data_memory_calib_complete_00"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="127" NAME="blp_m_irq_cu_00" RIGHT="0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ii_level0_wire_blp_m_irq_cu_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="blp_m_irq_cu_00"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="blp_m_irq_hbm_cattrip_00" RIGHT="0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ii_level0_wire_blp_m_irq_hbm_cattrip_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="blp_m_irq_hbm_cattrip_00"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="50000000" DIR="I" NAME="blp_s_aclk_ctrl_00" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_ctrl_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="blp_s_aclk_ctrl_00"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="blp_s_aclk_freerun_ref_00" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_freerun_ref_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="blp_s_aclk_freerun_ref_00"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="250000000" DIR="I" NAME="blp_s_aclk_pcie_00" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_pcie_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="blp_s_aclk_pcie_00"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="blp_s_aresetn_ctrl_00" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="External_Ports_blp_s_aresetn_ctrl_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="blp_s_aresetn_ctrl_00"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="blp_s_aresetn_pcie_00" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="External_Ports_blp_s_aresetn_pcie_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="blp_s_aresetn_pcie_00"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="blp_s_data_satellite_ctrl_data_00" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_blp_s_data_satellite_ctrl_data_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="blp_s_data_satellite_ctrl_data_00"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="300000000" DIR="O" NAME="clk_kernel_out" SIGIS="clk" SIGNAME="ulp_ucs_clk_kernel">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ulp_ucs" PORT="clk_kernel"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="500000000" DIR="O" NAME="clk_kernel2_out" SIGIS="clk" SIGNAME="ulp_ucs_clk_kernel2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ulp_ucs" PORT="clk_kernel2"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk_kernel_in" SIGIS="clk" SIGNAME="External_Ports_clk_kernel_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M01_ACLK"/>
        <CONNECTION INSTANCE="proc_sys_reset_kernel_slr0" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="proc_sys_reset_kernel_slr1" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="compute_matrices_1" PORT="ap_clk"/>
        <CONNECTION INSTANCE="hmss_0" PORT="aclk1"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="500000000" DIR="I" NAME="clk_kernel2_in" SIGIS="clk" SIGNAME="External_Ports_clk_kernel2_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="proc_sys_reset_kernel2_slr0" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="proc_sys_reset_kernel2_slr1" PORT="slowest_sync_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="450000000" DIR="O" NAME="hbm_aclk_out" SIGIS="clk" SIGNAME="ulp_ucs_hbm_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ulp_ucs" PORT="hbm_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="450000000" DIR="I" NAME="hbm_aclk_in" SIGIS="clk" SIGNAME="External_Ports_hbm_aclk_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hmss_0" PORT="hbm_aclk"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="__NOC__" NAME="io_gt_qsfp_00" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="gtx_n" PHYSICAL="io_gt_qsfp_00_gtx_n"/>
        <PORTMAP LOGICAL="gtx_p" PHYSICAL="io_gt_qsfp_00_gtx_p"/>
        <PORTMAP LOGICAL="grx_n" PHYSICAL="io_gt_qsfp_00_grx_n"/>
        <PORTMAP LOGICAL="grx_p" PHYSICAL="io_gt_qsfp_00_grx_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="__NOC__" NAME="io_clk_qsfp_refclka_00" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="clk_p" PHYSICAL="io_clk_qsfp_refclka_00_clk_p"/>
        <PORTMAP LOGICAL="clk_n" PHYSICAL="io_clk_qsfp_refclka_00_clk_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="__NOC__" NAME="io_clk_qsfp_refclkb_00" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="clk_p" PHYSICAL="io_clk_qsfp_refclkb_00_clk_p"/>
        <PORTMAP LOGICAL="clk_n" PHYSICAL="io_clk_qsfp_refclkb_00_clk_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_CTRL_MGMT_00" DATAWIDTH="32" NAME="BLP_S_AXI_CTRL_MGMT_00" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_arprot"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_awprot"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="UNKNOWN_SEGMENTS_00" BASENAME="C_BASEADDR" BASEVALUE="0x00800000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00FFFFFF" INSTANCE="ii_level0_wire" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BLP_S_AXI_CTRL_MGMT_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="BLP_S_AXI_CTRL_MGMT_00"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ii_level0_wire"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_CTRL_MGMT_01" DATAWIDTH="32" NAME="BLP_S_AXI_CTRL_MGMT_01" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_arprot"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_awprot"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="UNKNOWN_SEGMENTS_00" BASENAME="C_BASEADDR" BASEVALUE="0x01000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x011FFFFF" INSTANCE="ii_level0_wire" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BLP_S_AXI_CTRL_MGMT_01" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="BLP_S_AXI_CTRL_MGMT_01"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ii_level0_wire"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_CTRL_USER_00" DATAWIDTH="32" NAME="BLP_S_AXI_CTRL_USER_00" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_00_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_00_arprot"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_00_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_00_awprot"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_00_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_00_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_00_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_00_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_CTRL_USER_00_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="UNKNOWN_SEGMENTS_00" BASENAME="C_BASEADDR" BASEVALUE="0x01400000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x017FFFFF" INSTANCE="ii_level0_wire" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BLP_S_AXI_CTRL_USER_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="BLP_S_AXI_CTRL_USER_00"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ii_level0_wire"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_CTRL_USER_01" DATAWIDTH="32" NAME="BLP_S_AXI_CTRL_USER_01" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_01_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_01_arprot"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_01_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_01_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_01_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_01_awprot"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_01_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_01_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_01_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_01_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_01_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_01_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_01_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_01_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_01_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_01_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_01_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_CTRL_USER_01_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_01_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="UNKNOWN_SEGMENTS_00" BASENAME="C_BASEADDR" BASEVALUE="0x01800000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x01BFFFFF" INSTANCE="ii_level0_wire" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BLP_S_AXI_CTRL_USER_01" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="BLP_S_AXI_CTRL_USER_01"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ii_level0_wire"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_CTRL_USER_02" DATAWIDTH="32" NAME="BLP_S_AXI_CTRL_USER_02" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_02_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_02_arprot"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_02_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_02_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_02_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_02_awprot"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_02_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_02_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_02_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_02_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_02_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_02_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_02_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_02_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_02_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_02_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_02_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_CTRL_USER_02_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_02_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="UNKNOWN_SEGMENTS_00" BASENAME="C_BASEADDR" BASEVALUE="0x01200000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x013FFFFF" INSTANCE="ii_level0_wire" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BLP_S_AXI_CTRL_USER_02" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="BLP_S_AXI_CTRL_USER_02"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ii_level0_wire"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_DATA_H2C_00" DATAWIDTH="512" NAME="BLP_S_AXI_DATA_H2C_00" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_DATA_H2C_00_araddr"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arburst"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arcache"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arlen"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arlock"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arprot"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awaddr"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awburst"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awcache"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awlen"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awlock"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awprot"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_00_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_DATA_H2C_00_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_DATA_H2C_00_rdata"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="BLP_S_AXI_DATA_H2C_00_rlast"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_00_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_DATA_H2C_00_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_DATA_H2C_00_wdata"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="BLP_S_AXI_DATA_H2C_00_wlast"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_00_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_DATA_H2C_00_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_wvalid"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arid"/>
        <PORTMAP LOGICAL="AWID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awid"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_bid"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_rid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="DDR4_MEM_00" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x3FFFFFFFF" INSTANCE="ii_level0_wire" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BLP_S_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="BLP_S_AXI_DATA_H2C_00"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ii_level0_wire"/>
      </PERIPHERALS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="24" FULLNAME="/SLR0/axi_gpio_null" HWVERSION="2.0" INSTANCE="SLR0_axi_gpio_null" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplusHBM"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_axi_gpio_null_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x017FF000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x017FFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_ctrl_slr0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_ctrl_slr0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gpio_io_i" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_t" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="SLR0_interconnect_axilite_user_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="gpio_io_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/SLR0/axi_vip_ctrl_userpf" HWVERSION="1.1" INSTANCE="SLR0_axi_vip_ctrl_userpf" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_axi_vip_ctrl_userpf_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_ctrl_slr0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_ctrl_slr0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="SLR0_axi_vip_ctrl_userpf_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/SLR0/interconnect_axilite_user" HWVERSION="2.1" INSTANCE="SLR0_interconnect_axilite_user" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="2"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_interconnect_axilite_user_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_ctrl_slr0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_ctrl_slr0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_ctrl_slr0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_ctrl_slr0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_ctrl_slr0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_ctrl_slr0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_gpio_null" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_gpio_null" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_gpio_null" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_gpio_null" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_gpio_null" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_gpio_null" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_gpio_null" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_gpio_null" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_gpio_null" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_gpio_null" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_gpio_null" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_gpio_null" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_gpio_null" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_gpio_null" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_gpio_null" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_gpio_null" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_gpio_null" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="External_Ports_clk_kernel_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_kernel_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_kernel_slr0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_kernel_slr0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="s_axi_control_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="s_axi_control_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="s_axi_control_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="s_axi_control_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="s_axi_control_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="s_axi_control_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="s_axi_control_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="s_axi_control_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="s_axi_control_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="s_axi_control_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="s_axi_control_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="s_axi_control_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="s_axi_control_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="s_axi_control_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="s_axi_control_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="s_axi_control_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="s_axi_control_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="SLR0_regslice_control_userpf_M_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="SLR0_interconnect_axilite_user_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="SLR0_interconnect_axilite_user_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="22" FULLNAME="/SLR0/regslice_control_userpf" HWVERSION="2.1" INSTANCE="SLR0_regslice_control_userpf" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplusHBM"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="7"/>
        <PARAMETER NAME="C_RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="REG_AW" VALUE="7"/>
        <PARAMETER NAME="REG_AR" VALUE="7"/>
        <PARAMETER NAME="REG_W" VALUE="7"/>
        <PARAMETER NAME="REG_R" VALUE="7"/>
        <PARAMETER NAME="REG_B" VALUE="7"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="USE_AUTOPIPELINING" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
        <PARAMETER NAME="NUM_READ_THREADS" VALUE="0"/>
        <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="0"/>
        <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
        <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_regslice_control_userpf_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_ctrl_slr0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_ctrl_slr0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="SLR0_regslice_control_userpf_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="SLR0_axi_vip_ctrl_userpf_M_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="24" FULLNAME="/SLR1/axi_gpio_null" HWVERSION="2.0" INSTANCE="SLR1_axi_gpio_null" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplusHBM"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_axi_gpio_null_1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x01BFF000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x01BFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_ctrl_slr1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_ctrl_slr1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gpio_io_i" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_t" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="SLR1_interconnect_axilite_user_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="gpio_io_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/SLR1/axi_vip_ctrl_userpf" HWVERSION="1.1" INSTANCE="SLR1_axi_vip_ctrl_userpf" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_axi_vip_ctrl_userpf_1"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_ctrl_slr1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_ctrl_slr1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="SLR1_axi_vip_ctrl_userpf_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/SLR1/interconnect_axilite_user" HWVERSION="2.1" INSTANCE="SLR1_interconnect_axilite_user" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_interconnect_axilite_user_1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_ctrl_slr1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_ctrl_slr1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_ctrl_slr1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_ctrl_slr1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_ctrl_slr1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_ctrl_slr1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_gpio_null" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_gpio_null" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_gpio_null" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_gpio_null" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_gpio_null" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_gpio_null" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_gpio_null" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_gpio_null" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_gpio_null" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_gpio_null" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_gpio_null" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_gpio_null" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_gpio_null" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_gpio_null" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_gpio_null" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_gpio_null" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_gpio_null" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="SLR1_regslice_control_userpf_M_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="SLR1_interconnect_axilite_user_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="22" FULLNAME="/SLR1/regslice_control_userpf" HWVERSION="2.1" INSTANCE="SLR1_regslice_control_userpf" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplusHBM"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="7"/>
        <PARAMETER NAME="C_RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="REG_AW" VALUE="7"/>
        <PARAMETER NAME="REG_AR" VALUE="7"/>
        <PARAMETER NAME="REG_W" VALUE="7"/>
        <PARAMETER NAME="REG_R" VALUE="7"/>
        <PARAMETER NAME="REG_B" VALUE="7"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="USE_AUTOPIPELINING" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
        <PARAMETER NAME="NUM_READ_THREADS" VALUE="0"/>
        <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="0"/>
        <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
        <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_regslice_control_userpf_1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_ctrl_slr1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_ctrl_slr1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="SLR1_regslice_control_userpf_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="SLR1_axi_vip_ctrl_userpf_M_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/axi_vip_data" HWVERSION="1.1" INSTANCE="axi_vip_data" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_axi_vip_data_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_pcie_slr0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aresetn_pcie_slr0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_vip_data_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="hmss_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="2112560162" FULLNAME="/compute_matrices_1" HWVERSION="1.0" INSTANCE="compute_matrices_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="compute_matrices" VLNV="xilinx.com:hls:compute_matrices:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CONTROL_ADDR_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM3_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM3_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GMEM3_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_GMEM3_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM3_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM3_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM3_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM3_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM3_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_GMEM3_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM3_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_GMEM3_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_GMEM3_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_compute_matrices_1_0"/>
        <PARAMETER NAME="clk_period" VALUE="3.333"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="undef"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_BASEADDR" VALUE="0x01400000"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_HIGHADDR" VALUE="0x0140FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="6" NAME="s_axi_control_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_AWVALID" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_AWREADY" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_control_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_control_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_WVALID" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_WREADY" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_BVALID" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_BREADY" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_control_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_ARVALID" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_ARREADY" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_control_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_RVALID" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_RREADY" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_clk_kernel_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_kernel_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_kernel_slr0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_kernel_slr0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="compute_matrices_1_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem0_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem0_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem0_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem0_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem0_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_AWREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem0_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_AWVALID" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_AWREADY" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_gmem0_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem0_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_WLAST" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_WVALID" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_WREADY" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem0_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_BVALID" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_BREADY" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem0_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem0_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem0_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem0_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem0_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_ARREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem0_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_ARVALID" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_ARREADY" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_gmem0_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem0_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_RLAST" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_RVALID" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_RREADY" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem1_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem1_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S02_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem1_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S02_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem1_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S02_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem1_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S02_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_AWREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S02_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem1_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S02_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_AWVALID" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_AWREADY" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_gmem1_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem1_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_WLAST" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S02_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_WVALID" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_WREADY" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem1_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_BVALID" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_BREADY" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem1_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem1_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S02_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem1_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S02_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem1_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S02_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem1_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S02_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_ARREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S02_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem1_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S02_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_ARVALID" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_ARREADY" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_gmem1_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem1_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_RLAST" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S02_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_RVALID" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_RREADY" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem2_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem2_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S03_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem2_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S03_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem2_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S03_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem2_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S03_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem2_AWREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem2_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S03_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem2_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem2_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S03_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem2_AWVALID" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem2_AWREADY" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_gmem2_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem2_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem2_WLAST" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S03_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem2_WVALID" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem2_WREADY" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem2_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem2_BVALID" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem2_BREADY" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem2_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem2_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S03_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem2_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S03_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem2_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S03_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem2_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S03_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem2_ARREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem2_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S03_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem2_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem2_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S03_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem2_ARVALID" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem2_ARREADY" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_gmem2_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem2_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem2_RLAST" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S03_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem2_RVALID" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem2_RREADY" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem3_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem3_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S04_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem3_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S04_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem3_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S04_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem3_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S04_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem3_AWREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem3_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S04_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem3_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S04_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem3_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S04_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem3_AWVALID" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem3_AWREADY" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_gmem3_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem3_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem3_WLAST" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S04_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem3_WVALID" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem3_WREADY" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem3_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem3_BVALID" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem3_BREADY" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem3_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem3_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S04_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem3_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S04_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem3_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S04_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem3_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S04_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem3_ARREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem3_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S04_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem3_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S04_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem3_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S04_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem3_ARVALID" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem3_ARREADY" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_gmem3_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem3_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem3_RLAST" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S04_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem3_RVALID" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem3_RREADY" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="SLR0_interconnect_axilite_user_M01_AXI" DATAWIDTH="32" NAME="s_axi_control" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="7"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="ulp_clk_kernel_in"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_control_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_control_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_control_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_control_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_control_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_control_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_control_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_control_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_control_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_control_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_control_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_control_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_control_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_control_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_control_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_control_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_control_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="compute_matrices_1_m_axi_gmem0" DATAWIDTH="512" NAME="m_axi_gmem0" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="ulp_clk_kernel_in"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_gmem0_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_gmem0_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_gmem0_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_gmem0_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_gmem0_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_gmem0_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_gmem0_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_gmem0_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_gmem0_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_gmem0_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_gmem0_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_gmem0_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_gmem0_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_gmem0_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_gmem0_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_gmem0_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_gmem0_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_gmem0_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_gmem0_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_gmem0_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_gmem0_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_gmem0_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_gmem0_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_gmem0_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_gmem0_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_gmem0_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_gmem0_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_gmem0_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_gmem0_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_gmem0_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_gmem0_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_gmem0_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_gmem0_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_gmem0_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_gmem0_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="compute_matrices_1_m_axi_gmem1" DATAWIDTH="512" NAME="m_axi_gmem1" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="ulp_clk_kernel_in"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_gmem1_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_gmem1_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_gmem1_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_gmem1_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_gmem1_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_gmem1_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_gmem1_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_gmem1_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_gmem1_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_gmem1_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_gmem1_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_gmem1_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_gmem1_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_gmem1_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_gmem1_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_gmem1_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_gmem1_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_gmem1_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_gmem1_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_gmem1_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_gmem1_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_gmem1_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_gmem1_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_gmem1_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_gmem1_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_gmem1_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_gmem1_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_gmem1_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_gmem1_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_gmem1_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_gmem1_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_gmem1_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_gmem1_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_gmem1_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_gmem1_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="compute_matrices_1_m_axi_gmem2" DATAWIDTH="512" NAME="m_axi_gmem2" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="ulp_clk_kernel_in"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_gmem2_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_gmem2_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_gmem2_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_gmem2_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_gmem2_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_gmem2_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_gmem2_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_gmem2_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_gmem2_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_gmem2_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_gmem2_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_gmem2_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_gmem2_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_gmem2_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_gmem2_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_gmem2_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_gmem2_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_gmem2_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_gmem2_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_gmem2_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_gmem2_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_gmem2_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_gmem2_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_gmem2_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_gmem2_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_gmem2_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_gmem2_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_gmem2_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_gmem2_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_gmem2_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_gmem2_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_gmem2_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_gmem2_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_gmem2_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_gmem2_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="compute_matrices_1_m_axi_gmem3" DATAWIDTH="32" NAME="m_axi_gmem3" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="ulp_clk_kernel_in"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_gmem3_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_gmem3_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_gmem3_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_gmem3_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_gmem3_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_gmem3_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_gmem3_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_gmem3_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_gmem3_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_gmem3_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_gmem3_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_gmem3_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_gmem3_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_gmem3_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_gmem3_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_gmem3_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_gmem3_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_gmem3_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_gmem3_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_gmem3_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_gmem3_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_gmem3_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_gmem3_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_gmem3_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_gmem3_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_gmem3_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_gmem3_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_gmem3_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_gmem3_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_gmem3_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_gmem3_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_gmem3_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_gmem3_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_gmem3_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_gmem3_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM00" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_gmem0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S01_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM00" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_gmem1" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S02_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM00" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_gmem2" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S03_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM00" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_gmem3" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S04_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="hmss_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE BD="ulp_debug_bridge_xsdbm_0" BDTYPE="SBD" COREREVISION="6" DRIVERMODE="CORE" FULLNAME="/debug_bridge_xsdbm" HWVERSION="3.0" INSTANCE="debug_bridge_xsdbm" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="debug_bridge" SIM_BD="ulp_debug_bridge_xsdbm_0" VLNV="xilinx.com:ip:debug_bridge:3.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=debug_bridge;v=v3_0;d=pg245-debug-bridge.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_DEBUG_MODE" VALUE="1"/>
        <PARAMETER NAME="C_NUM_BS_MASTER" VALUE="0"/>
        <PARAMETER NAME="C_BSCAN_MUX" VALUE="1"/>
        <PARAMETER NAME="C_EN_BSCANID_VEC" VALUE="false"/>
        <PARAMETER NAME="C_USE_EXT_BSCAN" VALUE="true"/>
        <PARAMETER NAME="C_USE_STARTUP_CLK" VALUE="false"/>
        <PARAMETER NAME="C_ENABLE_CLK_DIVIDER" VALUE="false"/>
        <PARAMETER NAME="C_TWO_PRIM_MODE" VALUE="false"/>
        <PARAMETER NAME="C_USER_SCAN_CHAIN" VALUE="1"/>
        <PARAMETER NAME="C_CORE_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_EN_INT_SIM" VALUE="1"/>
        <PARAMETER NAME="C_DCLK_HAS_RESET" VALUE="0"/>
        <PARAMETER NAME="C_USE_BUFR" VALUE="0"/>
        <PARAMETER NAME="C_XSDB_NUM_SLAVES" VALUE="0"/>
        <PARAMETER NAME="C_CORE_MINOR_ALPHA_VER" VALUE="97"/>
        <PARAMETER NAME="C_CORE_MINOR_VER" VALUE="0"/>
        <PARAMETER NAME="C_CORE_MAJOR_VER" VALUE="1"/>
        <PARAMETER NAME="C_BUILD_REVISION" VALUE="0"/>
        <PARAMETER NAME="C_MINOR_VERSION" VALUE="1"/>
        <PARAMETER NAME="C_MAJOR_VERSION" VALUE="14"/>
        <PARAMETER NAME="C_FIFO_STYLE" VALUE="SUBCORE"/>
        <PARAMETER NAME="C_DESIGN_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_MASTER_INTF_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_EN_PASSTHROUGH" VALUE="0"/>
        <PARAMETER NAME="C_XVC_HW_ID" VALUE="0x0001"/>
        <PARAMETER NAME="C_XVC_SW_ID" VALUE="0x0001"/>
        <PARAMETER NAME="C_PCIE_EXT_CFG_BASE_ADDR" VALUE="0x400"/>
        <PARAMETER NAME="C_PCIE_EXT_CFG_VSEC_REV_ID" VALUE="0x0"/>
        <PARAMETER NAME="C_PCIE_EXT_CFG_VSEC_LENGTH" VALUE="0x020"/>
        <PARAMETER NAME="C_PCIE_EXT_CFG_NEXT_PTR" VALUE="0x000"/>
        <PARAMETER NAME="C_PCIE_EXT_CFG_VSEC_ID" VALUE="0x0008"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_debug_bridge_xsdbm_0"/>
        <PARAMETER NAME="C_CLK_INPUT_FREQ_HZ" VALUE="300000000"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_TCK_CLOCK_RATIO" VALUE="8"/>
        <PARAMETER NAME="C_USE_SOFTBSCAN" VALUE="1"/>
        <PARAMETER NAME="C_DEVICE_FAMILY" VALUE="0"/>
        <PARAMETER NAME="C_IR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_CHIP_ID" VALUE="0"/>
        <PARAMETER NAME="C_IR_ID_INSTR" VALUE="0"/>
        <PARAMETER NAME="C_IR_USER1_INSTR" VALUE="0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_bscanid_en" SIGIS="undef"/>
        <PORT DIR="I" NAME="S_BSCAN_capture" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_capture">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="m0_bscan_capture"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_drck" SIGIS="clk" SIGNAME="debug_bridge_xsdbm_S_BSCAN_drck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="m0_bscan_drck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_reset" SIGIS="rst" SIGNAME="debug_bridge_xsdbm_S_BSCAN_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="m0_bscan_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_runtest" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_runtest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="m0_bscan_runtest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_sel" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="m0_bscan_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_shift" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_shift">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="m0_bscan_shift"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_tck" SIGIS="clk" SIGNAME="debug_bridge_xsdbm_S_BSCAN_tck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="m0_bscan_tck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_tdi" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_tdi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="m0_bscan_tdi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_BSCAN_tdo" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_tdo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="m0_bscan_tdo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_tms" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_tms">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="m0_bscan_tms"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_update" SIGIS="clk" SIGNAME="debug_bridge_xsdbm_S_BSCAN_update">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="m0_bscan_update"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="user_debug_bridge_m0_bscan" NAME="S_BSCAN" TYPE="TARGET" VLNV="xilinx.com:interface:bscan:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="BSCANID_EN" PHYSICAL="S_BSCAN_bscanid_en"/>
            <PORTMAP LOGICAL="CAPTURE" PHYSICAL="S_BSCAN_capture"/>
            <PORTMAP LOGICAL="DRCK" PHYSICAL="S_BSCAN_drck"/>
            <PORTMAP LOGICAL="RESET" PHYSICAL="S_BSCAN_reset"/>
            <PORTMAP LOGICAL="RUNTEST" PHYSICAL="S_BSCAN_runtest"/>
            <PORTMAP LOGICAL="SEL" PHYSICAL="S_BSCAN_sel"/>
            <PORTMAP LOGICAL="SHIFT" PHYSICAL="S_BSCAN_shift"/>
            <PORTMAP LOGICAL="TCK" PHYSICAL="S_BSCAN_tck"/>
            <PORTMAP LOGICAL="TDI" PHYSICAL="S_BSCAN_tdi"/>
            <PORTMAP LOGICAL="TDO" PHYSICAL="S_BSCAN_tdo"/>
            <PORTMAP LOGICAL="TMS" PHYSICAL="S_BSCAN_tms"/>
            <PORTMAP LOGICAL="UPDATE" PHYSICAL="S_BSCAN_update"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="ulp_hmss_0_0" BDTYPE="SBD" COREREVISION="1" DRIVERMODE="CORE" FULLNAME="/hmss_0" HWVERSION="1.0" INSTANCE="hmss_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="hbm_memory_subsystem" SIM_BD="ulp_hmss_0_0" VLNV="xilinx.com:ip:hbm_memory_subsystem:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S01_AXI" NAME="HBM_MEM00" RANGE="0x10000000" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S_AXI_CTRL" NAME="HBM_CTRL00" RANGE="0x00400000" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="NULL NULL HBM_PORT_PROHIBIT {S30_AXI S31_AXI} HBM_STAGED_CALIBRATION true"/>
        <PARAMETER NAME="ECC_EN" VALUE="true"/>
        <PARAMETER NAME="ECC_SCRUB_EN" VALUE="true"/>
        <PARAMETER NAME="SIM_EN" VALUE="false"/>
        <PARAMETER NAME="NUM_SI" VALUE="5"/>
        <PARAMETER NAME="NUM_SI_CLKS" VALUE="2"/>
        <PARAMETER NAME="NUM_SI_ARESETN" VALUE="2"/>
        <PARAMETER NAME="DISABLE_HBM_REF_CLK_BUFG" VALUE="true"/>
        <PARAMETER NAME="S00_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="S00_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S01_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S02_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S03_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S04_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S05_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S06_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S07_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S08_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S09_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S10_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S11_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S12_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S13_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S14_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S15_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S16_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S17_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S18_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S19_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S20_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S21_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S22_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S23_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S24_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S25_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S26_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S27_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S28_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S29_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S30_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S31_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S32_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S00_MEM" VALUE="HBM_MEM00"/>
        <PARAMETER NAME="S01_MEM" VALUE="HBM_MEM00"/>
        <PARAMETER NAME="S02_MEM" VALUE="HBM_MEM00"/>
        <PARAMETER NAME="S03_MEM" VALUE="HBM_MEM00"/>
        <PARAMETER NAME="S04_MEM" VALUE="HBM_MEM00"/>
        <PARAMETER NAME="S05_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S06_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S07_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S08_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S09_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S10_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S11_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S12_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S13_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S14_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S15_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S16_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S17_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S18_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S19_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S20_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S21_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S22_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S23_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S24_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S25_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S26_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S27_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S28_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S29_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S30_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S31_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S32_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S00_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S01_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S02_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S03_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S04_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S05_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S06_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S07_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S08_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S09_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S10_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S11_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S12_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S13_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S14_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S15_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S16_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S17_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S18_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S19_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S20_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S21_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S22_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S23_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S24_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S25_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S26_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S27_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S28_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S29_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S30_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S31_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S32_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S00_RA" VALUE="0"/>
        <PARAMETER NAME="S01_RA" VALUE="0"/>
        <PARAMETER NAME="S02_RA" VALUE="0"/>
        <PARAMETER NAME="S03_RA" VALUE="0"/>
        <PARAMETER NAME="S04_RA" VALUE="0"/>
        <PARAMETER NAME="S05_RA" VALUE="0"/>
        <PARAMETER NAME="S06_RA" VALUE="0"/>
        <PARAMETER NAME="S07_RA" VALUE="0"/>
        <PARAMETER NAME="S08_RA" VALUE="0"/>
        <PARAMETER NAME="S09_RA" VALUE="0"/>
        <PARAMETER NAME="S10_RA" VALUE="0"/>
        <PARAMETER NAME="S11_RA" VALUE="0"/>
        <PARAMETER NAME="S12_RA" VALUE="0"/>
        <PARAMETER NAME="S13_RA" VALUE="0"/>
        <PARAMETER NAME="S14_RA" VALUE="0"/>
        <PARAMETER NAME="S15_RA" VALUE="0"/>
        <PARAMETER NAME="S16_RA" VALUE="0"/>
        <PARAMETER NAME="S17_RA" VALUE="0"/>
        <PARAMETER NAME="S18_RA" VALUE="0"/>
        <PARAMETER NAME="S19_RA" VALUE="0"/>
        <PARAMETER NAME="S20_RA" VALUE="0"/>
        <PARAMETER NAME="S21_RA" VALUE="0"/>
        <PARAMETER NAME="S22_RA" VALUE="0"/>
        <PARAMETER NAME="S23_RA" VALUE="0"/>
        <PARAMETER NAME="S24_RA" VALUE="0"/>
        <PARAMETER NAME="S25_RA" VALUE="0"/>
        <PARAMETER NAME="S26_RA" VALUE="0"/>
        <PARAMETER NAME="S27_RA" VALUE="0"/>
        <PARAMETER NAME="S28_RA" VALUE="0"/>
        <PARAMETER NAME="S29_RA" VALUE="0"/>
        <PARAMETER NAME="S30_RA" VALUE="0"/>
        <PARAMETER NAME="S31_RA" VALUE="0"/>
        <PARAMETER NAME="S32_RA" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_hmss_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x1F0000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x1FFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="450000000" DIR="I" NAME="hbm_aclk" SIGIS="clk" SIGNAME="External_Ports_hbm_aclk_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="hbm_aclk_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="hbm_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ulp_ucs_hbm_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="hbm_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="hbm_ref_clk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_freerun_ref_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_freerun_ref_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hbm_mc_init_seq_complete" SIGIS="undef" SIGNAME="hmss_0_hbm_mc_init_seq_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_s_data_memory_calib_complete_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="DRAM_0_STAT_TEMP" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_DRAM_0_STAT_TEMP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_s_data_hbm_temp_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="DRAM_1_STAT_TEMP" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_DRAM_1_STAT_TEMP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_s_data_hbm_temp_01"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DRAM_STAT_CATTRIP" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="hmss_0_DRAM_STAT_CATTRIP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_s_irq_hbm_cattrip_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="21" NAME="S_AXI_CTRL_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_00_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S_AXI_CTRL_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_00_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S_AXI_CTRL_awready" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_00_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_CTRL_wdata" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_00_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S_AXI_CTRL_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_00_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S_AXI_CTRL_wready" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_00_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_CTRL_bresp" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_00_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S_AXI_CTRL_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_00_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S_AXI_CTRL_bready" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_00_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="21" NAME="S_AXI_CTRL_araddr" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_00_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S_AXI_CTRL_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_00_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S_AXI_CTRL_arready" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_00_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_AXI_CTRL_rdata" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_00_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_CTRL_rresp" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_00_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S_AXI_CTRL_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_00_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S_AXI_CTRL_rready" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_00_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="ctrl_aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ctrl_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_ctrl_slr0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_ctrl_slr0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_pcie_slr0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aresetn_pcie_slr0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk1" SIGIS="clk" SIGNAME="External_Ports_clk_kernel_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_kernel_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn1" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_kernel_slr0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_kernel_slr0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem0_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem0_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem0_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem0_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem0_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem0_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem0_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem0_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem0_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem0_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem0_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem0_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem0_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem0_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem0_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem0_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem0_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem0_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem0_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem0_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem0_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem0_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem0_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem0_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem0_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem0_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem0_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem0_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem0_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem0_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem0_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem0_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem0_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem0_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem1_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem1_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem1_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem1_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem1_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem1_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem1_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem1_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem1_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem1_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem1_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem1_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem1_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem1_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem1_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem1_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem1_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem1_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem1_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem1_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem1_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem1_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem1_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem1_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem1_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem1_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem1_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem1_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem1_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem1_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem1_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem1_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem1_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem1_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem2_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem2_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem2_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem2_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem2_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem2_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem2_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem2_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem2_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem2_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem2_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem2_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem2_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem2_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem2_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem2_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem2_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem2_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem2_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem2_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem2_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem2_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem2_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem2_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem2_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem2_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem2_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem2_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem2_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem2_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem2_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem2_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem2_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem2_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem3_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S04_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem3_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem3_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S04_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem3_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem3_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem3_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem3_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem3_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem3_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem3_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem3_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem3_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem3_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem3_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem3_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem3_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem3_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem3_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem3_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S04_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem3_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem3_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S04_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem3_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem3_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem3_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem3_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem3_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem3_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem3_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem3_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem3_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem3_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem3_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_m_axi_gmem3_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="m_axi_gmem3_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_00" DATAWIDTH="32" NAME="S_AXI_CTRL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="22"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_CTRL_awaddr"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_CTRL_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_CTRL_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_CTRL_wdata"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_CTRL_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_CTRL_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_CTRL_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_CTRL_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_CTRL_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_CTRL_araddr"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_CTRL_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_CTRL_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_CTRL_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_CTRL_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_CTRL_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_CTRL_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_vip_data_M_AXI" DATAWIDTH="512" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="compute_matrices_1_m_axi_gmem0" DATAWIDTH="512" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="28"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="ulp_clk_kernel_in"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="compute_matrices_1_m_axi_gmem1" DATAWIDTH="512" NAME="S02_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="28"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="ulp_clk_kernel_in"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S02_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S02_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S02_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="compute_matrices_1_m_axi_gmem2" DATAWIDTH="512" NAME="S03_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="28"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="ulp_clk_kernel_in"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S03_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S03_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S03_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S03_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S03_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S03_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S03_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S03_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S03_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S03_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S03_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S03_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S03_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S03_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S03_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S03_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S03_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S03_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="compute_matrices_1_m_axi_gmem3" DATAWIDTH="32" NAME="S04_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="28"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="ulp_clk_kernel_in"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S04_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S04_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S04_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S04_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S04_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S04_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S04_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S04_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S04_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S04_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S04_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S04_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S04_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S04_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S04_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S04_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S04_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S04_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S04_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S04_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S04_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S04_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S04_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S04_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S04_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S04_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S04_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ii_level0_wire" HWVERSION="1.0" INSTANCE="ii_level0_wire" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ii_level0_wire" VLNV="xilinx.com:ip:ii_level0_wire:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ulp_ii_level0_wire_0"/>
        <PARAMETER NAME="INTERFACE_UUID" VALUE="862c7020a250293e32036f19956669e5"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x3FFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_MGMT_00_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_00_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_MGMT_00_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_00_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_00_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_00_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_00_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_00_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_MGMT_00_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_00_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_MGMT_00_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_00_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_00_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_00_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_00_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_00_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_00_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_00_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_MGMT_00_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_00_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_00_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_00_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="BLP_S_AXI_CTRL_MGMT_00_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_00_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_00_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_00_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_MGMT_00_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_00_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_00_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_00_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="BLP_S_AXI_CTRL_MGMT_00_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_00_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_00_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_00_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_CTRL_MGMT_00_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_00_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_00_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_00_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_MGMT_01_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_01_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_MGMT_01_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_01_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_01_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_01_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_01_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_01_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_MGMT_01_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_01_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_MGMT_01_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_01_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_01_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_01_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_01_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_01_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_01_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_01_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_MGMT_01_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_01_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_01_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_01_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="BLP_S_AXI_CTRL_MGMT_01_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_01_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_01_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_01_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_MGMT_01_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_01_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_01_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_01_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="BLP_S_AXI_CTRL_MGMT_01_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_01_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_01_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_01_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_CTRL_MGMT_01_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_01_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_01_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_01_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_00_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_00_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_00_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_00_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_00_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_00_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_00_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_00_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_CTRL_USER_00_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_01_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_01_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_01_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_01_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_01_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_01_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_01_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_01_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_01_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_01_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_01_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_01_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_01_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_01_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_01_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_01_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_01_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_CTRL_USER_01_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_01_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_02_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_02_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_02_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_02_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_02_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_02_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_02_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_02_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_02_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_02_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_02_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_02_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_02_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_02_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_02_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_02_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_02_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_CTRL_USER_02_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_02_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="BLP_S_AXI_DATA_H2C_00_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_00_arburst" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_00_arcache" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_00_arid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="BLP_S_AXI_DATA_H2C_00_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="BLP_S_AXI_DATA_H2C_00_arlock" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_DATA_H2C_00_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_00_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_00_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="BLP_S_AXI_DATA_H2C_00_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_00_awburst" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_00_awcache" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_00_awid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="BLP_S_AXI_DATA_H2C_00_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="BLP_S_AXI_DATA_H2C_00_awlock" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_DATA_H2C_00_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_00_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_00_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_00_bid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_00_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_00_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_00_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="BLP_S_AXI_DATA_H2C_00_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_00_rid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_00_rlast" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_00_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_00_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_00_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="BLP_S_AXI_DATA_H2C_00_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_00_wlast" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_00_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="BLP_S_AXI_DATA_H2C_00_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_00_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="ULP_M_AXI_CTRL_MGMT_00_araddr" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S_AXI_CTRL_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ULP_M_AXI_CTRL_MGMT_00_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_MGMT_00_arready" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S_AXI_CTRL_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_MGMT_00_arvalid" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S_AXI_CTRL_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="ULP_M_AXI_CTRL_MGMT_00_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S_AXI_CTRL_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ULP_M_AXI_CTRL_MGMT_00_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_MGMT_00_awready" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S_AXI_CTRL_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_MGMT_00_awvalid" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S_AXI_CTRL_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_MGMT_00_bready" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S_AXI_CTRL_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_CTRL_MGMT_00_bresp" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S_AXI_CTRL_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_MGMT_00_bvalid" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S_AXI_CTRL_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ULP_M_AXI_CTRL_MGMT_00_rdata" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S_AXI_CTRL_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_MGMT_00_rready" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S_AXI_CTRL_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_CTRL_MGMT_00_rresp" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S_AXI_CTRL_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_MGMT_00_rvalid" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S_AXI_CTRL_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ULP_M_AXI_CTRL_MGMT_00_wdata" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S_AXI_CTRL_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_MGMT_00_wready" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S_AXI_CTRL_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ULP_M_AXI_CTRL_MGMT_00_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_MGMT_00_wvalid" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S_AXI_CTRL_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="ULP_M_AXI_CTRL_MGMT_01_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="s_axi_ctrl_mgmt_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ULP_M_AXI_CTRL_MGMT_01_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="s_axi_ctrl_mgmt_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_MGMT_01_arready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="s_axi_ctrl_mgmt_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_MGMT_01_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="s_axi_ctrl_mgmt_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="ULP_M_AXI_CTRL_MGMT_01_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="s_axi_ctrl_mgmt_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ULP_M_AXI_CTRL_MGMT_01_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="s_axi_ctrl_mgmt_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_MGMT_01_awready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="s_axi_ctrl_mgmt_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_MGMT_01_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="s_axi_ctrl_mgmt_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_MGMT_01_bready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="s_axi_ctrl_mgmt_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_CTRL_MGMT_01_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="s_axi_ctrl_mgmt_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_MGMT_01_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="s_axi_ctrl_mgmt_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ULP_M_AXI_CTRL_MGMT_01_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="s_axi_ctrl_mgmt_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_MGMT_01_rready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="s_axi_ctrl_mgmt_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_CTRL_MGMT_01_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="s_axi_ctrl_mgmt_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_MGMT_01_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="s_axi_ctrl_mgmt_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ULP_M_AXI_CTRL_MGMT_01_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="s_axi_ctrl_mgmt_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_MGMT_01_wready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="s_axi_ctrl_mgmt_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ULP_M_AXI_CTRL_MGMT_01_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="s_axi_ctrl_mgmt_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_MGMT_01_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="s_axi_ctrl_mgmt_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="ULP_M_AXI_CTRL_USER_00_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ULP_M_AXI_CTRL_USER_00_arprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_00_arready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_00_arvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="ULP_M_AXI_CTRL_USER_00_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ULP_M_AXI_CTRL_USER_00_awprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_00_awready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_00_awvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_00_bready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_CTRL_USER_00_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_00_bvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ULP_M_AXI_CTRL_USER_00_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_00_rready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_CTRL_USER_00_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_00_rvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ULP_M_AXI_CTRL_USER_00_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_00_wready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ULP_M_AXI_CTRL_USER_00_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_00_wvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="ULP_M_AXI_CTRL_USER_01_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ULP_M_AXI_CTRL_USER_01_arprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_01_arready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_01_arvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="ULP_M_AXI_CTRL_USER_01_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ULP_M_AXI_CTRL_USER_01_awprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_01_awready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_01_awvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_01_bready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_CTRL_USER_01_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_01_bvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ULP_M_AXI_CTRL_USER_01_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_01_rready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_CTRL_USER_01_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_01_rvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ULP_M_AXI_CTRL_USER_01_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_01_wready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ULP_M_AXI_CTRL_USER_01_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_01_wvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="ULP_M_AXI_CTRL_USER_02_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="S_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ULP_M_AXI_CTRL_USER_02_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="S_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_02_arready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="S_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_02_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="S_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="ULP_M_AXI_CTRL_USER_02_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="S_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ULP_M_AXI_CTRL_USER_02_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="S_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_02_awready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="S_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_02_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="S_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_02_bready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="S_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_CTRL_USER_02_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="S_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_02_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="S_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ULP_M_AXI_CTRL_USER_02_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="S_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_02_rready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="S_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_CTRL_USER_02_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="S_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_02_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="S_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ULP_M_AXI_CTRL_USER_02_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="S_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_02_wready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="S_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ULP_M_AXI_CTRL_USER_02_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="S_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_02_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="S_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="ULP_M_AXI_DATA_H2C_00_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ULP_M_AXI_DATA_H2C_00_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ULP_M_AXI_DATA_H2C_00_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ULP_M_AXI_DATA_H2C_00_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ULP_M_AXI_DATA_H2C_00_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="ULP_M_AXI_DATA_H2C_00_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ULP_M_AXI_DATA_H2C_00_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_DATA_H2C_00_arready" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_DATA_H2C_00_arvalid" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="ULP_M_AXI_DATA_H2C_00_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ULP_M_AXI_DATA_H2C_00_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ULP_M_AXI_DATA_H2C_00_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ULP_M_AXI_DATA_H2C_00_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ULP_M_AXI_DATA_H2C_00_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="ULP_M_AXI_DATA_H2C_00_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ULP_M_AXI_DATA_H2C_00_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_DATA_H2C_00_awready" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_DATA_H2C_00_awvalid" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_DATA_H2C_00_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_DATA_H2C_00_bready" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_DATA_H2C_00_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_DATA_H2C_00_bvalid" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="ULP_M_AXI_DATA_H2C_00_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_DATA_H2C_00_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_DATA_H2C_00_rlast" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_DATA_H2C_00_rready" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_DATA_H2C_00_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_DATA_H2C_00_rvalid" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="ULP_M_AXI_DATA_H2C_00_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_DATA_H2C_00_wlast" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_DATA_H2C_00_wready" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="ULP_M_AXI_DATA_H2C_00_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_DATA_H2C_00_wvalid" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="blp_m_data_hbm_temp_00" RIGHT="0" SIGIS="data" SIGNAME="ii_level0_wire_blp_m_data_hbm_temp_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_m_data_hbm_temp_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="blp_m_data_hbm_temp_01" RIGHT="0" SIGIS="data" SIGNAME="ii_level0_wire_blp_m_data_hbm_temp_01">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_m_data_hbm_temp_01"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="blp_m_data_memory_calib_complete_00" RIGHT="0" SIGIS="data" SIGNAME="ii_level0_wire_blp_m_data_memory_calib_complete_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_m_data_memory_calib_complete_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="blp_m_irq_cu_00" RIGHT="0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ii_level0_wire_blp_m_irq_cu_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_m_irq_cu_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="blp_m_irq_hbm_cattrip_00" RIGHT="0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ii_level0_wire_blp_m_irq_hbm_cattrip_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_m_irq_hbm_cattrip_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="blp_s_aclk_ctrl_00" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="blp_s_aclk_freerun_ref_00" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_freerun_ref_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aclk_freerun_ref_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="blp_s_aclk_pcie_00" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="blp_s_aresetn_ctrl_00" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="External_Ports_blp_s_aresetn_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aresetn_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="blp_s_aresetn_pcie_00" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="External_Ports_blp_s_aresetn_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aresetn_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="blp_s_data_satellite_ctrl_data_00" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_blp_s_data_satellite_ctrl_data_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_data_satellite_ctrl_data_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="O" NAME="ulp_m_aclk_ctrl_00" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="ACLK"/>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="SLR0_axi_gpio_null" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="aclk"/>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="aclk"/>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="ACLK"/>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="SLR1_axi_gpio_null" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="aclk"/>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="aclk"/>
            <CONNECTION INSTANCE="proc_sys_reset_ctrl_slr0" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="proc_sys_reset_ctrl_slr1" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="clk"/>
            <CONNECTION INSTANCE="hmss_0" PORT="ctrl_aclk"/>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aclk_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="ulp_m_aclk_freerun_ref_00" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_freerun_ref_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="hbm_ref_clk"/>
            <CONNECTION INSTANCE="ulp_ucs" PORT="freerun_refclk"/>
            <CONNECTION INSTANCE="ulp_ucs" PORT="hbm_refclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="O" NAME="ulp_m_aclk_pcie_00" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="aclk"/>
            <CONNECTION INSTANCE="axi_vip_data" PORT="aclk"/>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aclk_pcie"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="ulp_m_aresetn_ctrl_00" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="ii_level0_wire_ulp_m_aresetn_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aresetn_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="ulp_m_aresetn_pcie_00" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="ii_level0_wire_ulp_m_aresetn_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aresetn_pcie"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ulp_m_data_satellite_ctrl_data_00" RIGHT="0" SIGIS="data" SIGNAME="ii_level0_wire_ulp_m_data_satellite_ctrl_data_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="satellite_gpio_slice_1" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ulp_s_data_hbm_temp_00" RIGHT="0" SIGIS="data" SIGNAME="hmss_0_DRAM_0_STAT_TEMP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="DRAM_0_STAT_TEMP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ulp_s_data_hbm_temp_01" RIGHT="0" SIGIS="data" SIGNAME="hmss_0_DRAM_1_STAT_TEMP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="DRAM_1_STAT_TEMP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="ulp_s_data_memory_calib_complete_00" RIGHT="0" SIGIS="data" SIGNAME="hmss_0_hbm_mc_init_seq_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="hbm_mc_init_seq_complete"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ulp_s_irq_cu_00" RIGHT="0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="interrupt_concat_workaround_cr1039626_orgate_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_workaround_cr1039626_orgate" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="ulp_s_irq_hbm_cattrip_00" RIGHT="0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="hmss_0_DRAM_STAT_CATTRIP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="DRAM_STAT_CATTRIP"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_CTRL_MGMT_00" DATAWIDTH="32" NAME="BLP_S_AXI_CTRL_MGMT_00" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_CTRL_MGMT_01" DATAWIDTH="32" NAME="BLP_S_AXI_CTRL_MGMT_01" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_CTRL_USER_00" DATAWIDTH="32" NAME="BLP_S_AXI_CTRL_USER_00" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_00_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_00_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_00_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_00_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_00_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_00_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_00_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_00_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_CTRL_USER_00_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_CTRL_USER_01" DATAWIDTH="32" NAME="BLP_S_AXI_CTRL_USER_01" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_01_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_01_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_01_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_01_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_01_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_01_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_01_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_01_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_01_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_01_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_01_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_01_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_01_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_01_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_01_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_01_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_01_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_CTRL_USER_01_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_01_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_CTRL_USER_02" DATAWIDTH="32" NAME="BLP_S_AXI_CTRL_USER_02" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_02_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_02_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_02_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_02_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_02_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_02_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_02_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_02_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_02_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_02_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_02_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_02_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_02_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_02_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_02_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_02_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_02_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_CTRL_USER_02_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_02_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_DATA_H2C_00" DATAWIDTH="512" NAME="BLP_S_AXI_DATA_H2C_00" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_DATA_H2C_00_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_00_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_DATA_H2C_00_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_DATA_H2C_00_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="BLP_S_AXI_DATA_H2C_00_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_00_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_DATA_H2C_00_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_DATA_H2C_00_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="BLP_S_AXI_DATA_H2C_00_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_00_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_DATA_H2C_00_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_wvalid"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_rid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_00" DATAWIDTH="32" NAME="ULP_M_AXI_CTRL_MGMT_00" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="ULP_M_AXI_CTRL_MGMT_00_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="ULP_M_AXI_CTRL_MGMT_00_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="ULP_M_AXI_CTRL_MGMT_00_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="ULP_M_AXI_CTRL_MGMT_00_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="ULP_M_AXI_CTRL_MGMT_00_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="ULP_M_AXI_CTRL_MGMT_00_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="ULP_M_AXI_CTRL_MGMT_00_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="ULP_M_AXI_CTRL_MGMT_00_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="ULP_M_AXI_CTRL_MGMT_00_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="ULP_M_AXI_CTRL_MGMT_00_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="ULP_M_AXI_CTRL_MGMT_00_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="ULP_M_AXI_CTRL_MGMT_00_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="ULP_M_AXI_CTRL_MGMT_00_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="ULP_M_AXI_CTRL_MGMT_00_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="ULP_M_AXI_CTRL_MGMT_00_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="ULP_M_AXI_CTRL_MGMT_00_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="ULP_M_AXI_CTRL_MGMT_00_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="ULP_M_AXI_CTRL_MGMT_00_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="ULP_M_AXI_CTRL_MGMT_00_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01" DATAWIDTH="32" NAME="ULP_M_AXI_CTRL_MGMT_01" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="ULP_M_AXI_CTRL_MGMT_01_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="ULP_M_AXI_CTRL_MGMT_01_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="ULP_M_AXI_CTRL_MGMT_01_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="ULP_M_AXI_CTRL_MGMT_01_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="ULP_M_AXI_CTRL_MGMT_01_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="ULP_M_AXI_CTRL_MGMT_01_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="ULP_M_AXI_CTRL_MGMT_01_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="ULP_M_AXI_CTRL_MGMT_01_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="ULP_M_AXI_CTRL_MGMT_01_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="ULP_M_AXI_CTRL_MGMT_01_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="ULP_M_AXI_CTRL_MGMT_01_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="ULP_M_AXI_CTRL_MGMT_01_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="ULP_M_AXI_CTRL_MGMT_01_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="ULP_M_AXI_CTRL_MGMT_01_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="ULP_M_AXI_CTRL_MGMT_01_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="ULP_M_AXI_CTRL_MGMT_01_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="ULP_M_AXI_CTRL_MGMT_01_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="ULP_M_AXI_CTRL_MGMT_01_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="ULP_M_AXI_CTRL_MGMT_01_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00" DATAWIDTH="32" NAME="ULP_M_AXI_CTRL_USER_00" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="ULP_M_AXI_CTRL_USER_00_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="ULP_M_AXI_CTRL_USER_00_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_00_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_00_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="ULP_M_AXI_CTRL_USER_00_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="ULP_M_AXI_CTRL_USER_00_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_00_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_00_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_00_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="ULP_M_AXI_CTRL_USER_00_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_00_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="ULP_M_AXI_CTRL_USER_00_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_00_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="ULP_M_AXI_CTRL_USER_00_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_00_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="ULP_M_AXI_CTRL_USER_00_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_00_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="ULP_M_AXI_CTRL_USER_00_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_00_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01" DATAWIDTH="32" NAME="ULP_M_AXI_CTRL_USER_01" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="ULP_M_AXI_CTRL_USER_01_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="ULP_M_AXI_CTRL_USER_01_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_01_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_01_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="ULP_M_AXI_CTRL_USER_01_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="ULP_M_AXI_CTRL_USER_01_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_01_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_01_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_01_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="ULP_M_AXI_CTRL_USER_01_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_01_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="ULP_M_AXI_CTRL_USER_01_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_01_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="ULP_M_AXI_CTRL_USER_01_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_01_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="ULP_M_AXI_CTRL_USER_01_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_01_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="ULP_M_AXI_CTRL_USER_01_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_01_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02" DATAWIDTH="32" NAME="ULP_M_AXI_CTRL_USER_02" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="ULP_M_AXI_CTRL_USER_02_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="ULP_M_AXI_CTRL_USER_02_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_02_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_02_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="ULP_M_AXI_CTRL_USER_02_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="ULP_M_AXI_CTRL_USER_02_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_02_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_02_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_02_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="ULP_M_AXI_CTRL_USER_02_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_02_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="ULP_M_AXI_CTRL_USER_02_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_02_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="ULP_M_AXI_CTRL_USER_02_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_02_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="ULP_M_AXI_CTRL_USER_02_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_02_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="ULP_M_AXI_CTRL_USER_02_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_02_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00" DATAWIDTH="512" NAME="ULP_M_AXI_DATA_H2C_00" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="ULP_M_AXI_DATA_H2C_00_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="ULP_M_AXI_DATA_H2C_00_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="ULP_M_AXI_DATA_H2C_00_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="ULP_M_AXI_DATA_H2C_00_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="ULP_M_AXI_DATA_H2C_00_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="ULP_M_AXI_DATA_H2C_00_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="ULP_M_AXI_DATA_H2C_00_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="ULP_M_AXI_DATA_H2C_00_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="ULP_M_AXI_DATA_H2C_00_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="ULP_M_AXI_DATA_H2C_00_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="ULP_M_AXI_DATA_H2C_00_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="ULP_M_AXI_DATA_H2C_00_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="ULP_M_AXI_DATA_H2C_00_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="ULP_M_AXI_DATA_H2C_00_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="ULP_M_AXI_DATA_H2C_00_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="ULP_M_AXI_DATA_H2C_00_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="ULP_M_AXI_DATA_H2C_00_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="ULP_M_AXI_DATA_H2C_00_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="ULP_M_AXI_DATA_H2C_00_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="ULP_M_AXI_DATA_H2C_00_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="ULP_M_AXI_DATA_H2C_00_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="ULP_M_AXI_DATA_H2C_00_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="ULP_M_AXI_DATA_H2C_00_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="ULP_M_AXI_DATA_H2C_00_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="ULP_M_AXI_DATA_H2C_00_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="ULP_M_AXI_DATA_H2C_00_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="ULP_M_AXI_DATA_H2C_00_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="ULP_M_AXI_DATA_H2C_00_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="ULP_M_AXI_DATA_H2C_00_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="ULP_M_AXI_DATA_H2C_00_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="ULP_M_AXI_DATA_H2C_00_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="ULP_M_AXI_DATA_H2C_00_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="ULP_M_AXI_DATA_H2C_00_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM00" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_CTRL00" BASENAME="C_BASEADDR" BASEVALUE="0x00800000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00BFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_CTRL_MGMT_00" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_CTRL"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x01000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0100FFFF" INSTANCE="ulp_ucs" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_CTRL_MGMT_01" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_ctrl_mgmt"/>
        <MEMRANGE ADDRESSBLOCK="REG" BASENAME="C_BASEADDR" BASEVALUE="0x01200000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0120FFFF" INSTANCE="user_debug_bridge" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_CTRL_USER_02" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CONTROL_BASEADDR" BASEVALUE="0x01400000" HIGHNAME="C_S_AXI_CONTROL_HIGHADDR" HIGHVALUE="0x0140FFFF" INSTANCE="compute_matrices_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_CTRL_USER_00" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_control"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x017FF000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x017FFFFF" INSTANCE="SLR0_axi_gpio_null" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_CTRL_USER_00" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x01BFF000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x01BFFFFF" INSTANCE="SLR1_axi_gpio_null" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_CTRL_USER_01" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM01" BASENAME="C_BASEADDR" BASEVALUE="0x10000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM02" BASENAME="C_BASEADDR" BASEVALUE="0x20000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x2FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM03" BASENAME="C_BASEADDR" BASEVALUE="0x30000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM04" BASENAME="C_BASEADDR" BASEVALUE="0x40000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM05" BASENAME="C_BASEADDR" BASEVALUE="0x50000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x5FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM06" BASENAME="C_BASEADDR" BASEVALUE="0x60000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x6FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM07" BASENAME="C_BASEADDR" BASEVALUE="0x70000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM08" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM09" BASENAME="C_BASEADDR" BASEVALUE="0x90000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x9FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM10" BASENAME="C_BASEADDR" BASEVALUE="0xA0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xAFFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM11" BASENAME="C_BASEADDR" BASEVALUE="0xB0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xBFFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM12" BASENAME="C_BASEADDR" BASEVALUE="0xC0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xCFFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM13" BASENAME="C_BASEADDR" BASEVALUE="0xD0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xDFFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM14" BASENAME="C_BASEADDR" BASEVALUE="0xE0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xEFFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM15" BASENAME="C_BASEADDR" BASEVALUE="0xF0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xFFFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM16" BASENAME="C_BASEADDR" BASEVALUE="0x100000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x10FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM17" BASENAME="C_BASEADDR" BASEVALUE="0x110000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x11FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM18" BASENAME="C_BASEADDR" BASEVALUE="0x120000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x12FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM19" BASENAME="C_BASEADDR" BASEVALUE="0x130000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x13FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM20" BASENAME="C_BASEADDR" BASEVALUE="0x140000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x14FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM21" BASENAME="C_BASEADDR" BASEVALUE="0x150000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x15FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM22" BASENAME="C_BASEADDR" BASEVALUE="0x160000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x16FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM23" BASENAME="C_BASEADDR" BASEVALUE="0x170000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x17FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM24" BASENAME="C_BASEADDR" BASEVALUE="0x180000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x18FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM25" BASENAME="C_BASEADDR" BASEVALUE="0x190000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x19FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM26" BASENAME="C_BASEADDR" BASEVALUE="0x1A0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1AFFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM27" BASENAME="C_BASEADDR" BASEVALUE="0x1B0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1BFFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM28" BASENAME="C_BASEADDR" BASEVALUE="0x1C0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1CFFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM29" BASENAME="C_BASEADDR" BASEVALUE="0x1D0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1DFFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM30" BASENAME="C_BASEADDR" BASEVALUE="0x1E0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1EFFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM31" BASENAME="C_BASEADDR" BASEVALUE="0x1F0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1FFFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="hmss_0"/>
        <PERIPHERAL INSTANCE="ulp_ucs"/>
        <PERIPHERAL INSTANCE="user_debug_bridge"/>
        <PERIPHERAL INSTANCE="compute_matrices_1"/>
        <PERIPHERAL INSTANCE="SLR0_axi_gpio_null"/>
        <PERIPHERAL INSTANCE="SLR1_axi_gpio_null"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/interrupt_concat/workaround_cr1039626_orgate" HWVERSION="2.0" INSTANCE="interrupt_concat_workaround_cr1039626_orgate" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="128"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_workaround_cr1039626_orgate_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="127" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd128_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd128" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_workaround_cr1039626_orgate_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_s_irq_cu_00"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/interrupt_concat/xlconcat_interrupt" HWVERSION="2.1" INSTANCE="interrupt_concat_xlconcat_interrupt" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="128"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_xlconcat_interrupt_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_workaround_cr1039626_orgate" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/interrupt_concat/xlconcat_interrupt_0" HWVERSION="2.1" INSTANCE="interrupt_concat_xlconcat_interrupt_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_xlconcat_interrupt_0_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="compute_matrices_1_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In8" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In9" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In10" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In11" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In12" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In13" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In14" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In15" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In16" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In17" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In18" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In19" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In20" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In21" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In22" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In23" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In24" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In25" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In26" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In27" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In28" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In29" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In30" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In31" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/interrupt_concat/xlconcat_interrupt_1" HWVERSION="2.1" INSTANCE="interrupt_concat_xlconcat_interrupt_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_xlconcat_interrupt_1_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In8" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In9" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In10" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In11" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In12" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In13" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In14" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In15" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In16" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In17" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In18" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In19" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In20" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In21" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In22" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In23" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In24" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In25" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In26" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In27" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In28" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In29" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In30" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In31" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/interrupt_concat/xlconcat_interrupt_2" HWVERSION="2.1" INSTANCE="interrupt_concat_xlconcat_interrupt_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_xlconcat_interrupt_2_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In8" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In9" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In10" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In11" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In12" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In13" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In14" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In15" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In16" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In17" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In18" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In19" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In20" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In21" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In22" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In23" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In24" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In25" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In26" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In27" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In28" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In29" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In30" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In31" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/interrupt_concat/xlconcat_interrupt_3" HWVERSION="2.1" INSTANCE="interrupt_concat_xlconcat_interrupt_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_xlconcat_interrupt_3_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In8" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In9" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In10" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In11" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In12" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In13" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In14" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In15" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In16" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In17" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In18" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In19" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In20" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In21" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In22" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In23" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In24" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In25" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In26" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In27" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In28" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In29" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In30" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In31" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt" PORT="In3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/interrupt_concat/xlconstant_gnd" HWVERSION="1.1" INSTANCE="interrupt_concat_xlconstant_gnd" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_xlconstant_gnd_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In1"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In2"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In3"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In4"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In5"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In6"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In7"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In8"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In9"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In10"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In11"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In12"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In13"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In14"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In15"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In16"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In17"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In18"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In19"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In20"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In21"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In22"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In23"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In24"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In25"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In26"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In27"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In28"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In29"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In30"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In31"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In0"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In1"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In2"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In3"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In4"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In5"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In6"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In7"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In8"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In9"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In10"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In11"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In12"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In13"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In14"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In15"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In16"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In17"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In18"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In19"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In20"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In21"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In22"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In23"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In24"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In25"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In26"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In27"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In28"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In29"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In30"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In31"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In0"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In1"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In2"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In3"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In4"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In5"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In6"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In7"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In8"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In9"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In10"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In11"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In12"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In13"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In14"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In15"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In16"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In17"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In18"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In19"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In20"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In21"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In22"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In23"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In24"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In25"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In26"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In27"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In28"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In29"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In30"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In31"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In0"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In1"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In2"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In3"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In4"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In5"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In6"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In7"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In8"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In9"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In10"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In11"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In12"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In13"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In14"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In15"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In16"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In17"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In18"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In19"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In20"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In21"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In22"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In23"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In24"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In25"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In26"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In27"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In28"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In29"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In30"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In31"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/interrupt_concat/xlconstant_gnd128" HWVERSION="1.1" INSTANCE="interrupt_concat_xlconstant_gnd128" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="128"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x00000000000000000000000000000000"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_xlconstant_gnd128_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="127" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd128_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_workaround_cr1039626_orgate" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/proc_sys_reset_ctrl_slr0" HWVERSION="5.0" INSTANCE="proc_sys_reset_ctrl_slr0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplusHBM"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_proc_sys_reset_ctrl_slr0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_ctrl_slr0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aresetn_ctrl_slr0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_ctrl_slr0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="ARESETN"/>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="SLR0_axi_gpio_null" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="aresetn"/>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="aresetn"/>
            <CONNECTION INSTANCE="hmss_0" PORT="ctrl_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/proc_sys_reset_ctrl_slr1" HWVERSION="5.0" INSTANCE="proc_sys_reset_ctrl_slr1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplusHBM"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_proc_sys_reset_ctrl_slr1_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_ctrl_slr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aresetn_ctrl_slr1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_ctrl_slr1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="ARESETN"/>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="SLR1_axi_gpio_null" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="aresetn"/>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/proc_sys_reset_kernel2_slr0" HWVERSION="5.0" INSTANCE="proc_sys_reset_kernel2_slr0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplusHBM"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_proc_sys_reset_kernel2_slr0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="500000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_clk_kernel2_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_kernel2_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_kernel2_slr0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aresetn_kernel2_slr0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/proc_sys_reset_kernel2_slr1" HWVERSION="5.0" INSTANCE="proc_sys_reset_kernel2_slr1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplusHBM"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_proc_sys_reset_kernel2_slr1_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="500000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_clk_kernel2_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_kernel2_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_kernel2_slr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aresetn_kernel2_slr1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/proc_sys_reset_kernel_slr0" HWVERSION="5.0" INSTANCE="proc_sys_reset_kernel_slr0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplusHBM"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_proc_sys_reset_kernel_slr0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_clk_kernel_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_kernel_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_kernel_slr0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aresetn_kernel_slr0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_kernel_slr0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M01_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_kernel_slr0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compute_matrices_1" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="hmss_0" PORT="aresetn1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/proc_sys_reset_kernel_slr1" HWVERSION="5.0" INSTANCE="proc_sys_reset_kernel_slr1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplusHBM"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_proc_sys_reset_kernel_slr1_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_clk_kernel_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_kernel_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_kernel_slr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aresetn_kernel_slr1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/satellite_gpio_slice_1" HWVERSION="1.0" INSTANCE="satellite_gpio_slice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="2"/>
        <PARAMETER NAME="DIN_FROM" VALUE="1"/>
        <PARAMETER NAME="DIN_TO" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_satellite_gpio_slice_1_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ulp_m_data_satellite_ctrl_data_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_data_satellite_ctrl_data_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="satellite_gpio_slice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="shutdown_clocks"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE BD="ulp_ulp_ucs_0" BDTYPE="SBD" COREREVISION="0" DRIVERMODE="SUBCORE" FULLNAME="/ulp_ucs" HWVERSION="2.0" INSTANCE="ulp_ucs" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="shell_ucs_subsystem" SIM_BD="ulp_ulp_ucs_0" VLNV="xilinx.com:ip:shell_ucs_subsystem:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ulp_ulp_ucs_0"/>
        <PARAMETER NAME="HAS_HBM_CLK" VALUE="3"/>
        <PARAMETER NAME="EDGE_ALIGNED_DIVIDED_KERNEL_CLOCK_DIVIDE_VALUE" VALUE="1"/>
        <PARAMETER NAME="EDGE_ALIGNED_DIVIDED_KERNEL2_CLOCK_DIVIDE_VALUE" VALUE="1"/>
        <PARAMETER NAME="ENABLE_KERNEL_CONT_CLOCK" VALUE="false"/>
        <PARAMETER NAME="ENABLE_KERNEL2_CONT_CLOCK" VALUE="false"/>
        <PARAMETER NAME="NUM_SLR" VALUE="2"/>
        <PARAMETER NAME="FREQ_CNT_REF_CLK_HZ" VALUE="100000"/>
        <PARAMETER NAME="CLK_DOMAIN_CLK_KERNEL" VALUE="cd_kernel_00"/>
        <PARAMETER NAME="CLK_DOMAIN_CLK_KERNEL_2" VALUE="cd_kernel_01"/>
        <PARAMETER NAME="CLK_DOMAIN_CLK_HBM" VALUE="cd_hbm"/>
        <PARAMETER NAME="TEST_CLOCK" VALUE="0"/>
        <PARAMETER NAME="VERSION.SUBSYSTEM_ID" VALUE="0x07"/>
        <PARAMETER NAME="VERSION.VIV_VERSION" VALUE="0x201920"/>
        <PARAMETER NAME="VERSION.MAJOR_VERSION" VALUE="2"/>
        <PARAMETER NAME="VERSION.MINOR_VERSION" VALUE="0"/>
        <PARAMETER NAME="VERSION.CORE_REVISION" VALUE="0"/>
        <PARAMETER NAME="VERSION.PATCH_REVISION" VALUE="0"/>
        <PARAMETER NAME="VERSION.RESERVED_TAG" VALUE="0x00000000"/>
        <PARAMETER NAME="VERSION.PERFORCE_CL" VALUE="2767516"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x01000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0100FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="freerun_refclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_freerun_ref_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_freerun_ref_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="aclk_ctrl" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk_pcie" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="O" NAME="clk_kernel" SIGIS="clk" SIGNAME="ulp_ucs_clk_kernel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_kernel_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="500000000" DIR="O" NAME="clk_kernel2" SIGIS="clk" SIGNAME="ulp_ucs_clk_kernel2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_kernel2_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="450000000" DIR="O" NAME="hbm_aclk" SIGIS="clk" SIGNAME="ulp_ucs_hbm_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="hbm_aclk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="hbm_refclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_freerun_ref_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_freerun_ref_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn_ctrl" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ii_level0_wire_ulp_m_aresetn_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aresetn_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn_pcie" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ii_level0_wire_ulp_m_aresetn_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aresetn_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="aresetn_ctrl_slr0" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_ctrl_slr0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_ctrl_slr0" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="aresetn_ctrl_slr1" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_ctrl_slr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_ctrl_slr1" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="aresetn_pcie_slr0" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_pcie_slr0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="axi_vip_data" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="aresetn_pcie_slr1" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="aresetn_kernel_slr0" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_kernel_slr0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_kernel_slr0" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="aresetn_kernel_slr1" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_kernel_slr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_kernel_slr1" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="aresetn_kernel2_slr0" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_kernel2_slr0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_kernel2_slr0" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="aresetn_kernel2_slr1" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_kernel2_slr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_kernel2_slr1" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="hbm_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="ulp_ucs_hbm_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="hbm_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="shutdown_clocks" SIGIS="undef" SIGNAME="satellite_gpio_slice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="satellite_gpio_slice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_ctrl_mgmt_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_01_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_ctrl_mgmt_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_01_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_mgmt_arready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_01_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_mgmt_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_01_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_ctrl_mgmt_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_01_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_ctrl_mgmt_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_01_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_mgmt_awready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_01_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_mgmt_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_01_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_mgmt_bready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_01_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_ctrl_mgmt_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_01_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_mgmt_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_01_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_ctrl_mgmt_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_01_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_mgmt_rready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_01_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_ctrl_mgmt_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_01_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_mgmt_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_01_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_ctrl_mgmt_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_01_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_mgmt_wready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_01_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_ctrl_mgmt_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_01_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_mgmt_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_01_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01" DATAWIDTH="32" NAME="s_axi_ctrl_mgmt" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_ctrl_mgmt_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_ctrl_mgmt_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_ctrl_mgmt_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_ctrl_mgmt_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_ctrl_mgmt_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_ctrl_mgmt_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_ctrl_mgmt_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_ctrl_mgmt_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_ctrl_mgmt_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_ctrl_mgmt_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_ctrl_mgmt_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_ctrl_mgmt_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_ctrl_mgmt_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_ctrl_mgmt_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_ctrl_mgmt_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_ctrl_mgmt_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_ctrl_mgmt_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_ctrl_mgmt_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_ctrl_mgmt_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="ulp_user_debug_bridge_0" BDTYPE="SBD" COREREVISION="6" DRIVERMODE="CORE" FULLNAME="/user_debug_bridge" HWVERSION="3.0" INSTANCE="user_debug_bridge" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="debug_bridge" SIM_BD="ulp_user_debug_bridge_0" VLNV="xilinx.com:ip:debug_bridge:3.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=debug_bridge;v=v3_0;d=pg245-debug-bridge.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_DEBUG_MODE" VALUE="2"/>
        <PARAMETER NAME="C_NUM_BS_MASTER" VALUE="1"/>
        <PARAMETER NAME="C_BSCAN_MUX" VALUE="1"/>
        <PARAMETER NAME="C_EN_BSCANID_VEC" VALUE="false"/>
        <PARAMETER NAME="C_USE_EXT_BSCAN" VALUE="true"/>
        <PARAMETER NAME="C_USE_STARTUP_CLK" VALUE="false"/>
        <PARAMETER NAME="C_ENABLE_CLK_DIVIDER" VALUE="false"/>
        <PARAMETER NAME="C_TWO_PRIM_MODE" VALUE="false"/>
        <PARAMETER NAME="C_USER_SCAN_CHAIN" VALUE="1"/>
        <PARAMETER NAME="C_CORE_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_EN_INT_SIM" VALUE="1"/>
        <PARAMETER NAME="C_DCLK_HAS_RESET" VALUE="0"/>
        <PARAMETER NAME="C_USE_BUFR" VALUE="0"/>
        <PARAMETER NAME="C_XSDB_NUM_SLAVES" VALUE="0"/>
        <PARAMETER NAME="C_CORE_MINOR_ALPHA_VER" VALUE="97"/>
        <PARAMETER NAME="C_CORE_MINOR_VER" VALUE="0"/>
        <PARAMETER NAME="C_CORE_MAJOR_VER" VALUE="1"/>
        <PARAMETER NAME="C_BUILD_REVISION" VALUE="0"/>
        <PARAMETER NAME="C_MINOR_VERSION" VALUE="1"/>
        <PARAMETER NAME="C_MAJOR_VERSION" VALUE="14"/>
        <PARAMETER NAME="C_FIFO_STYLE" VALUE="SUBCORE"/>
        <PARAMETER NAME="C_DESIGN_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_MASTER_INTF_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_EN_PASSTHROUGH" VALUE="0"/>
        <PARAMETER NAME="C_XVC_HW_ID" VALUE="0x0001"/>
        <PARAMETER NAME="C_XVC_SW_ID" VALUE="0x0001"/>
        <PARAMETER NAME="C_PCIE_EXT_CFG_BASE_ADDR" VALUE="0x400"/>
        <PARAMETER NAME="C_PCIE_EXT_CFG_VSEC_REV_ID" VALUE="0x0"/>
        <PARAMETER NAME="C_PCIE_EXT_CFG_VSEC_LENGTH" VALUE="0x020"/>
        <PARAMETER NAME="C_PCIE_EXT_CFG_NEXT_PTR" VALUE="0x000"/>
        <PARAMETER NAME="C_PCIE_EXT_CFG_VSEC_ID" VALUE="0x0008"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_user_debug_bridge_0"/>
        <PARAMETER NAME="C_CLK_INPUT_FREQ_HZ" VALUE="300000000"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_TCK_CLOCK_RATIO" VALUE="8"/>
        <PARAMETER NAME="C_USE_SOFTBSCAN" VALUE="1"/>
        <PARAMETER NAME="C_DEVICE_FAMILY" VALUE="0"/>
        <PARAMETER NAME="C_IR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_CHIP_ID" VALUE="0"/>
        <PARAMETER NAME="C_IR_ID_INSTR" VALUE="0"/>
        <PARAMETER NAME="C_IR_USER1_INSTR" VALUE="0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x01200000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0120FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ii_level0_wire_ulp_m_aresetn_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aresetn_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="S_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_arready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="S_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_awready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_bready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_rready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_wready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m0_bscan_bscanid_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="m0_bscan_capture" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_capture">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_capture"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m0_bscan_drck" SIGIS="clk" SIGNAME="debug_bridge_xsdbm_S_BSCAN_drck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_drck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m0_bscan_reset" SIGIS="rst" SIGNAME="debug_bridge_xsdbm_S_BSCAN_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m0_bscan_runtest" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_runtest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_runtest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m0_bscan_sel" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m0_bscan_shift" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_shift">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_shift"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m0_bscan_tck" SIGIS="clk" SIGNAME="debug_bridge_xsdbm_S_BSCAN_tck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_tck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m0_bscan_tdi" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_tdi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_tdi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m0_bscan_tdo" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_tdo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_tdo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m0_bscan_tms" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_tms">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_tms"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m0_bscan_update" SIGIS="clk" SIGNAME="debug_bridge_xsdbm_S_BSCAN_update">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_update"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="ASSOCIATED_BUSIF" VALUE="S_AXI"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="user_debug_bridge_m0_bscan" NAME="m0_bscan" TYPE="INITIATOR" VLNV="xilinx.com:interface:bscan:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="BSCANID_en" PHYSICAL="m0_bscan_bscanid_en"/>
            <PORTMAP LOGICAL="CAPTURE" PHYSICAL="m0_bscan_capture"/>
            <PORTMAP LOGICAL="DRCK" PHYSICAL="m0_bscan_drck"/>
            <PORTMAP LOGICAL="RESET" PHYSICAL="m0_bscan_reset"/>
            <PORTMAP LOGICAL="RUNTEST" PHYSICAL="m0_bscan_runtest"/>
            <PORTMAP LOGICAL="SEL" PHYSICAL="m0_bscan_sel"/>
            <PORTMAP LOGICAL="SHIFT" PHYSICAL="m0_bscan_shift"/>
            <PORTMAP LOGICAL="TCK" PHYSICAL="m0_bscan_tck"/>
            <PORTMAP LOGICAL="TDI" PHYSICAL="m0_bscan_tdi"/>
            <PORTMAP LOGICAL="TDO" PHYSICAL="m0_bscan_tdo"/>
            <PORTMAP LOGICAL="TMS" PHYSICAL="m0_bscan_tms"/>
            <PORTMAP LOGICAL="UPDATE" PHYSICAL="m0_bscan_update"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
