

================================================================
== Vitis HLS Report for 'Radix2wECC_Pipeline_VITIS_LOOP_33_110'
================================================================
* Date:           Thu Dec 26 18:43:07 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HardwareAcceleratedECC-PointMultiplication
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.391 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      168|      168|  1.680 us|  1.680 us|  168|  168|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_1  |      166|      166|         1|          1|          1|   166|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_29 = alloca i32 1"   --->   Operation 4 'alloca' 'i_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 5 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%b_V_4_read = read i166 @_ssdm_op_Read.ap_auto.i166, i166 %b_V_4"   --->   Operation 6 'read' 'b_V_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%lambda_V_7_read = read i166 @_ssdm_op_Read.ap_auto.i166, i166 %lambda_V_7"   --->   Operation 7 'read' 'lambda_V_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i166 %lambda_V_7_read, i166 %p_Val2_s"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %i_29"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.39>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i8 %i_29" [gf2_arithmetic.cpp:33]   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.55ns)   --->   "%icmp_ln33 = icmp_eq  i8 %i, i8 166" [gf2_arithmetic.cpp:33]   --->   Operation 13 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 166, i64 166, i64 166"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.91ns)   --->   "%i_41 = add i8 %i, i8 1" [gf2_arithmetic.cpp:33]   --->   Operation 15 'add' 'i_41' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %.split44, void %_Z6bf_addR6ap_intILi166EERKS0_S3_.3.42.65.137.155.173.252.254.279.283.319.exit.i.i.exitStub" [gf2_arithmetic.cpp:33]   --->   Operation 16 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_Val2_load = load i166 %p_Val2_s"   --->   Operation 17 'load' 'p_Val2_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%index_assign_cast = zext i8 %i" [gf2_arithmetic.cpp:33]   --->   Operation 18 'zext' 'index_assign_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14"   --->   Operation 19 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node p_Result_40)   --->   "%zext_ln820 = zext i8 %i"   --->   Operation 20 'zext' 'zext_ln820' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node p_Result_40)   --->   "%shl_ln820 = shl i166 1, i166 %zext_ln820"   --->   Operation 21 'shl' 'shl_ln820' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i166.i32, i166 %p_Val2_load, i32 %index_assign_cast"   --->   Operation 22 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node p_Result_40)   --->   "%and_ln820 = and i166 %shl_ln820, i166 %b_V_4_read"   --->   Operation 23 'and' 'and_ln820' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (3.82ns) (out node of the LUT)   --->   "%p_Result_40 = icmp_ne  i166 %and_ln820, i166 0"   --->   Operation 24 'icmp' 'p_Result_40' <Predicate = (!icmp_ln33)> <Delay = 3.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.97ns)   --->   "%p_Repl2_s = xor i1 %p_Result_s, i1 %p_Result_40" [gf2_arithmetic.cpp:34]   --->   Operation 25 'xor' 'p_Repl2_s' <Predicate = (!icmp_ln33)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln844 = zext i1 %p_Repl2_s"   --->   Operation 26 'zext' 'zext_ln844' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_41 = bitset i166 @_ssdm_op_BitSet.i166.i166.i32.i32, i166 %p_Val2_load, i32 %index_assign_cast, i32 %zext_ln844"   --->   Operation 27 'bitset' 'p_Result_41' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln844 = store i166 %p_Result_41, i166 %p_Val2_s"   --->   Operation 28 'store' 'store_ln844' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_2 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln33 = store i8 %i_41, i8 %i_29" [gf2_arithmetic.cpp:33]   --->   Operation 29 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_Val2_load_15 = load i166 %p_Val2_s"   --->   Operation 31 'load' 'p_Val2_load_15' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i166P0A, i166 %p_Val2_out, i166 %p_Val2_load_15"   --->   Operation 32 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lambda_V_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_V_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_Val2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_29              (alloca           ) [ 011]
p_Val2_s          (alloca           ) [ 011]
b_V_4_read        (read             ) [ 011]
lambda_V_7_read   (read             ) [ 000]
store_ln0         (store            ) [ 000]
store_ln0         (store            ) [ 000]
br_ln0            (br               ) [ 000]
i                 (load             ) [ 000]
specpipeline_ln0  (specpipeline     ) [ 000]
icmp_ln33         (icmp             ) [ 011]
empty             (speclooptripcount) [ 000]
i_41              (add              ) [ 000]
br_ln33           (br               ) [ 000]
p_Val2_load       (load             ) [ 000]
index_assign_cast (zext             ) [ 000]
specloopname_ln0  (specloopname     ) [ 000]
zext_ln820        (zext             ) [ 000]
shl_ln820         (shl              ) [ 000]
p_Result_s        (bitselect        ) [ 000]
and_ln820         (and              ) [ 000]
p_Result_40       (icmp             ) [ 000]
p_Repl2_s         (xor              ) [ 000]
zext_ln844        (zext             ) [ 000]
p_Result_41       (bitset           ) [ 000]
store_ln844       (store            ) [ 000]
store_ln33        (store            ) [ 000]
br_ln0            (br               ) [ 000]
p_Val2_load_15    (load             ) [ 000]
write_ln0         (write            ) [ 000]
ret_ln0           (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lambda_V_7">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lambda_V_7"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_V_4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_V_4"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_Val2_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_Val2_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i166"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i166.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i166.i166.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i166P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_29_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_29/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="p_Val2_s_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="b_V_4_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="166" slack="0"/>
<pin id="52" dir="0" index="1" bw="166" slack="0"/>
<pin id="53" dir="1" index="2" bw="166" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_V_4_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="lambda_V_7_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="166" slack="0"/>
<pin id="58" dir="0" index="1" bw="166" slack="0"/>
<pin id="59" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lambda_V_7_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="write_ln0_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="166" slack="0"/>
<pin id="65" dir="0" index="2" bw="166" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="store_ln0_store_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="166" slack="0"/>
<pin id="71" dir="0" index="1" bw="166" slack="0"/>
<pin id="72" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln0_store_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="i_load_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="8" slack="1"/>
<pin id="81" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="icmp_ln33_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="i_41_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_41/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_Val2_load_load_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="166" slack="1"/>
<pin id="96" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="index_assign_cast_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_cast/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="zext_ln820_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln820/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="shl_ln820_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="8" slack="0"/>
<pin id="108" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln820/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="p_Result_s_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="166" slack="0"/>
<pin id="114" dir="0" index="2" bw="8" slack="0"/>
<pin id="115" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="and_ln820_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="166" slack="0"/>
<pin id="121" dir="0" index="1" bw="166" slack="1"/>
<pin id="122" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln820/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_Result_40_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="166" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_Result_40/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_Repl2_s_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Repl2_s/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="zext_ln844_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln844/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_Result_41_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="166" slack="0"/>
<pin id="142" dir="0" index="1" bw="166" slack="0"/>
<pin id="143" dir="0" index="2" bw="8" slack="0"/>
<pin id="144" dir="0" index="3" bw="1" slack="0"/>
<pin id="145" dir="1" index="4" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_41/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln844_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="166" slack="0"/>
<pin id="152" dir="0" index="1" bw="166" slack="1"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln844/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln33_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="8" slack="1"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_Val2_load_15_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="166" slack="1"/>
<pin id="162" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load_15/2 "/>
</bind>
</comp>

<comp id="164" class="1005" name="i_29_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_29 "/>
</bind>
</comp>

<comp id="171" class="1005" name="p_Val2_s_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="166" slack="0"/>
<pin id="173" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="179" class="1005" name="b_V_4_read_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="166" slack="1"/>
<pin id="181" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="b_V_4_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="40" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="56" pin="2"/><net_sink comp="69" pin=0"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="86"><net_src comp="79" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="79" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="26" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="79" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="104"><net_src comp="79" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="109"><net_src comp="32" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="101" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="116"><net_src comp="34" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="94" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="97" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="123"><net_src comp="105" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="128"><net_src comp="119" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="111" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="124" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="130" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="38" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="94" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="148"><net_src comp="97" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="149"><net_src comp="136" pin="1"/><net_sink comp="140" pin=3"/></net>

<net id="154"><net_src comp="140" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="88" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="160" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="167"><net_src comp="42" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="169"><net_src comp="164" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="170"><net_src comp="164" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="174"><net_src comp="46" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="176"><net_src comp="171" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="177"><net_src comp="171" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="178"><net_src comp="171" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="182"><net_src comp="50" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="119" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_Val2_out | {2 }
 - Input state : 
	Port: Radix2wECC_Pipeline_VITIS_LOOP_33_110 : lambda_V_7 | {1 }
	Port: Radix2wECC_Pipeline_VITIS_LOOP_33_110 : b_V_4 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln33 : 1
		i_41 : 1
		br_ln33 : 2
		index_assign_cast : 1
		zext_ln820 : 1
		shl_ln820 : 2
		p_Result_s : 2
		and_ln820 : 3
		p_Result_40 : 3
		p_Repl2_s : 4
		zext_ln844 : 4
		p_Result_41 : 5
		store_ln844 : 6
		store_ln33 : 2
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    and   |      and_ln820_fu_119      |    0    |   166   |
|----------|----------------------------|---------|---------|
|   icmp   |       icmp_ln33_fu_82      |    0    |    11   |
|          |     p_Result_40_fu_124     |    0    |    62   |
|----------|----------------------------|---------|---------|
|    shl   |      shl_ln820_fu_105      |    0    |    17   |
|----------|----------------------------|---------|---------|
|    add   |         i_41_fu_88         |    0    |    15   |
|----------|----------------------------|---------|---------|
|    xor   |      p_Repl2_s_fu_130      |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   |    b_V_4_read_read_fu_50   |    0    |    0    |
|          | lambda_V_7_read_read_fu_56 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |    write_ln0_write_fu_62   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   index_assign_cast_fu_97  |    0    |    0    |
|   zext   |      zext_ln820_fu_101     |    0    |    0    |
|          |      zext_ln844_fu_136     |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|      p_Result_s_fu_111     |    0    |    0    |
|----------|----------------------------|---------|---------|
|  bitset  |     p_Result_41_fu_140     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   273   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|b_V_4_read_reg_179|   166  |
|   i_29_reg_164   |    8   |
| p_Val2_s_reg_171 |   166  |
+------------------+--------+
|       Total      |   340  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   273  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   340  |    -   |
+-----------+--------+--------+
|   Total   |   340  |   273  |
+-----------+--------+--------+
