------------------------------------------------------------------------------
--  File: alu.vhd
------------------------------------------------------------------------------
--4 bit 4 Funtion ALU
--Control signal vector is C_IN;
--Two 4 bit inputs A and B.
--If control is '00' then input V is chosen.


--4:1 4-bit MUX
library IEEE;
use IEEE.std_logic_1164.all;
entity Mux is
	port(
		F1_IN,F2_IN,F3_IN,F4_IN	:	in std_logic_vector(3 downto 0);
		C_IN					:	in std_logic_vector(1 downto 0);
		O_OUT					:	out std_logic_vector(3 downto 0));
end Mux;

architecture MUX of Mux is
begin
MUX: process(F1_IN,F2_IN,F3_IN,F4_IN, C_IN)
begin
	if CT_IN='0' then
		ZT_OUT <= XT_IN;
	elsif CT_IN='1' then
		ZT_OUT <= YT_IN;
	end if;
	
end process MUX;
end MUX;
