/*
Copyright (c) <2012>, <Georgia Institute of Technology> All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted 
provided that the following conditions are met:

Redistributions of source code must retain the above copyright notice, this list of conditions 
and the following disclaimer.

Redistributions in binary form must reproduce the above copyright notice, this list of 
conditions and the following disclaimer in the documentation and/or other materials provided 
with the distribution.

Neither the name of the <Georgia Institue of Technology> nor the names of its contributors 
may be used to endorse or promote products derived from this software without specific prior 
written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR 
IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY 
AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR 
CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 
CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR 
SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY 
THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR 
OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 
POSSIBILITY OF SUCH DAMAGE.
*/

#include <iostream>
#include <map>
#include <set>
#include <assert.h>
#include <zlib.h>
#include <fstream>
#include <stdio.h>
#include <sstream>
#include <cmath>
#include <queue>
#include <list>

#include "pin.H"
#include "../InstLib/instlib.H"
#include "control_manager.H"
#include "trace_generator.h"

/*
 * 1. all function of which name start with a capatal letter is used by PIN
 */

using namespace INSTLIB;

#if defined(TARGET_LINUX)
#define PINLINUX
#define WRITEM "w"
#else
#define WRITEM "wb"
#endif

#define addr_t ADDRINT
#define ctr_t UINT64
#define uns UINT32

#define t_gen_ver 1.3

#define DUMMY_THREAD 100000

#define THREAD_ENABLE_CHECK(tid)          \
  if ((tid) == DUMMY_THREAD)              \
    return;                               \
                                          \
  if (!g_enable_thread_instrument[(tid)]) \
    return;

string findLineByPC(addr_t pc)
{
#if 0
	const char *filename;
	INT32 col, line;
  col = 0;
  line = 0;
  // FIXME
	//PIN_FindColumnLineFileByAddress(pc, &col, &line, &filename);
	string file(filename ? filename : "");

  stringstream sstr;

	if (file != "") {
		file = file.substr(file.find_last_of("/")+1, file.length()-file.find_last_of("/")-1);
    sstr << file << ":" << line;
    sstr >> file;
  } 

  return file;
#endif
  return "";
}

/////////////////////////////////////////////////////////////////////////////////////////
// Memory Instruction Data type
/////////////////////////////////////////////////////////////////////////////////////////

struct inst_t
{
  addr_t pc;
  REG base;
  REG index;
  REG dest;
  INT64 displacement;
  UINT32 scale;
  UINT32 size;
  string assem;
};

map<ADDRINT, inst_t *> g_inst_map;

/////////////////////////////////////////////////////////////////////////////////////////
/// global variables
/////////////////////////////////////////////////////////////////////////////////////////
Trace_info *trace_info_array[MAX_THREADS];
map<ADDRINT, Inst_info *> g_inst_storage[MAX_THREADS];
PIN_LOCK g_lock;
UINT64 g_inst_count[MAX_THREADS] = {0};
INT64 g_start_inst_count[MAX_THREADS] = {0};
map<THREADID, THREADID> threadMap;
THREADID main_thread_id;
Thread_info thread_info[MAX_THREADS];
//UINT64 inst_count = 0;
UINT64 detach_inst = 0;
bool print_inst = false;
UINT32 thread_count = 0;
UINT32 ThreadArrivalCount = 0;
unsigned int g_inst_print_count[MAX_THREADS];
unsigned int func_count = 0;
using namespace CONTROLLER;
bool g_enable_thread_instrument[MAX_THREADS];
bool g_enable_instrument = false;

/////////////////////////////////////////////////////////////////////////////////////////
// knob variables (Knob_xxx_yyy)
/////////////////////////////////////////////////////////////////////////////////////////
#define Knob(type, name, var, init, desc) \
  KNOB<type> name(KNOB_MODE_WRITEONCE, "pintool", var, init, desc);

Knob(string, Knob_trace_name, "tracename", "trace", "trace output filename");
Knob(bool, Knob_print_inst, "print_inst", "0", "dumping trace in the stdout");
Knob(UINT64, Knob_detach_inst, "detach", "0", "detach pintool after n instructions");
Knob(bool, Knob_inst_dump, "dump", "1", "Dump t_info to the file");
Knob(UINT32, Knob_dump_max, "dump_max", "50000", "");
Knob(string, Knob_dump_file, "dump_file", "dump.txt", "");
Knob(UINT32, Knob_num_thread, "thread", "1", "Total number of threads to gather information");
Knob(string, Knob_compiler, "compiler", "gcc", "Which compiler was used?");
Knob(string, Knob_pl, "pl", "normal", "Programming Language");
Knob(UINT64, Knob_skip, "skipinst", "0", "Instructions to skip");
Knob(UINT64, Knob_skip_thread0, "skip_thread0", "0", "skip thread 0");
Knob(UINT64, Knob_max, "max", "0", "Max number of instruction to collect");
Knob(UINT64, Knob_rtn_min, "rmin", "0", "Max number of function calls to collect data");
Knob(UINT64, Knob_rtn_max, "rmax", "0", "Max number of function calls to collect data");

//Added by Lifeng
// knob variables and global variable
//   for identifying benchmark annotations
bool manual_simpoint = false;
bool sim_begin[MAX_THREADS] = {false};
bool sim_end[MAX_THREADS] = {false};
bool thread_flushed[MAX_THREADS] = {false};
Knob(bool, Knob_manual_simpoint, "manual", "0", "start/stop trace generation at manually added SIM_BEGIN()/SIM_END function call");

// variables for HMC 2.0 atomic instruction simulations
// should be disabled in normal cases
typedef struct hmc_info_t
{
  string name;
  ADDRINT caller_pc;
  ADDRINT func_pc;
  ADDRINT ret_pc;
  ADDRINT addr_pc;
} hmc_info_t;
ADDRINT last_call_pc = 0;
ADDRINT curr_caller_pc = 0;
ADDRINT hmc_target_addr = 0;
std::map<ADDRINT, hmc_info_t> HMC_caller_map;
Knob(bool, Knob_enable_hmc, "hmc", "0", "enable HMC info collection");

////////////////////////////////////////////////////////////////////////////////////////////////////////
// function forward declaration
////////////////////////////////////////////////////////////////////////////////////////////////////////
void Finish(void);
void Initialize(void);
void sanity_check(void);

LOCALVAR CONTROL_MANAGER control;

////////////////////////////////////////////////////////////////////////////////////////////////////////
// control handler for pinpoint (simpoint)
////////////////////////////////////////////////////////////////////////////////////////////////////////
LOCALFUN VOID Handler(EVENT_TYPE ev, void *v, CONTEXT *ctxt, void *ip, THREADID tid, bool bast)
{
  switch (ev)
  {
  case EVENT_START:
  {
    cerr << "-> Trace Generation Starts at icount " << g_inst_count[tid] << endl;
    g_enable_instrument = 1;
    PIN_RemoveInstrumentation();
    break;
  }
  case EVENT_STOP:
  {
    cerr << "-> Trace Generation Done at icount " << g_inst_count[tid] << endl;
    g_enable_instrument = 0;
    PIN_RemoveInstrumentation();
    //ThreadEnd();
    finish();
    PIN_Detach();
    //      detach();
    //exit(0);
    break;
  }
  default:
  {
    ASSERTX(false);
    break;
  }
  }
}

////////////////////////////////////////////////////////////////////////////////////////////////////////
// Increment the number of instructions
////////////////////////////////////////////////////////////////////////////////////////////////////////
void IncrementNumInstruction(THREADID threadid)
{
  THREADID tid = threadMap[PIN_ThreadId()];
  if (tid == 100000)
    return;

  g_inst_count[tid]++;

  if (!g_enable_thread_instrument[tid])
    return;

  if (Knob_max.Value() != 0 && Knob_max.Value() > g_inst_count[tid])
  {
    g_enable_thread_instrument[tid] = false;
    PIN_GetLock(&g_lock, tid + 1);
    ThreadArrivalCount++;
    cout << "-> Thread " << tid << " reachea at max instrunction count " << g_inst_count[tid] << endl;
    thread_end();
    if (ThreadArrivalCount == Knob_num_thread.Value())
    {
      cout << "-> Disabling instrumentation by thread " << tid << " at " << g_inst_count[tid] << endl;
      PIN_RemoveInstrumentation();
      g_enable_instrument = 0;
      finish();
      exit(0);
    }
    PIN_ReleaseLock(&g_lock);
  }
}

////////////////////////////////////////////////////////////////////////////////////////////////////////
// Detach function
////////////////////////////////////////////////////////////////////////////////////////////////////////
void Detach(void *v)
{
  cout << "Detaching..." << endl;
}

/* Jaekyu
 * eflag??????????
 */

#ifdef PINLINUX
uint32_t eflag_value = 0;
#endif

/////////////////////////////////////////////////////////////////////////////////////////
// get an effetive load address : instrumentation function
/////////////////////////////////////////////////////////////////////////////////////////
void get_ld_ea(ADDRINT addr, UINT32 mem_read_size,
#ifndef PINLINUX
               UINT32 eflag_value,
#endif
               THREADID threadid)
{
  THREADID tid = threadMap[threadid];
  THREAD_ENABLE_CHECK(tid);

  Trace_info *trace_info = trace_info_array[tid];
  if (trace_info == NULL)
    return;
  trace_info->vaddr1 = addr;
  trace_info->mem_read_size = mem_read_size;
  trace_info->eflags = eflag_value;
}

/////////////////////////////////////////////////////////////////////////////////////////
// Get effective load addresses : instrumentation function
// Insturction that has 2 load addresses
/////////////////////////////////////////////////////////////////////////////////////////
void get_ld_ea2(ADDRINT addr1, ADDRINT addr2, UINT32 mem_read_size,
#ifndef PINLINUX
                UINT32 eflag_value,
#endif
                THREADID threadid)
{
  THREADID tid = threadMap[threadid];
  THREAD_ENABLE_CHECK(tid);

  Trace_info *trace_info = trace_info_array[tid];
  if (trace_info == NULL)
    return;
  trace_info->vaddr1 = addr1;
  trace_info->vaddr2 = addr2;
  trace_info->mem_read_size = mem_read_size;
  trace_info->eflags = eflag_value;
}

/////////////////////////////////////////////////////////////////////////////////////////
// Get store address : instrumentation function
/////////////////////////////////////////////////////////////////////////////////////////
void get_st_ea(ADDRINT addr, UINT32 mem_st_size,
#ifndef PINLINUX
               UINT32 eflag_value,
#endif
               THREADID threadid)
{
  THREADID tid = threadMap[threadid];
  THREAD_ENABLE_CHECK(tid);

  Trace_info *trace_info = trace_info_array[tid];
  if (trace_info == NULL)
    return;
  trace_info->st_vaddr = addr;
  trace_info->mem_write_size = mem_st_size;
  trace_info->eflags = eflag_value;
}

/////////////////////////////////////////////////////////////////////////////////////////
// Get branch target address : instrumentation function
/////////////////////////////////////////////////////////////////////////////////////////
void get_target(ADDRINT target, bool taken, THREADID threadid)
{
  THREADID tid = threadMap[threadid];
  THREAD_ENABLE_CHECK(tid);

  Trace_info *trace_info = trace_info_array[tid];
  if (trace_info == NULL)
    return;
  trace_info->target = target;
  trace_info->actually_taken = taken;
}

/////////////////////////////////////////////////////////////////////////////////////////
// Write an instruction to the buffer : instrumentation function
/////////////////////////////////////////////////////////////////////////////////////////
void write_inst(ADDRINT iaddr, THREADID threadid)
{
  THREADID tid = threadMap[threadid];
  THREAD_ENABLE_CHECK(tid);

  Trace_info *trace_info = trace_info_array[tid];
  Inst_info *static_inst = g_inst_storage[tid][iaddr];

  if (trace_info == NULL)
    return;

  //can get rid of this memcpy by directly copying to buffer..
  memcpy(&trace_info->inst_info, static_inst, sizeof(Inst_info));

  Inst_info *t_info = &trace_info->inst_info;

  t_info->ld_vaddr1 = trace_info->vaddr1;
  t_info->ld_vaddr2 = trace_info->vaddr2;
  t_info->st_vaddr = trace_info->st_vaddr;
  t_info->branch_target = trace_info->target;
  t_info->actually_taken = trace_info->actually_taken;
  t_info->mem_read_size = trace_info->mem_read_size;
  t_info->mem_write_size = trace_info->mem_write_size;
  t_info->rep_dir = (trace_info->eflags & (0x400)) >> 10;

  trace_info->vaddr1 = 0;
  trace_info->vaddr2 = 0;
  trace_info->st_vaddr = 0;
  trace_info->target = 0;
  trace_info->actually_taken = 0;
  trace_info->mem_read_size = 0;
  trace_info->mem_write_size = 0;
  trace_info->eflags = 0;

  //changed by Lifeng
  // update hmc inst info
  if (Knob_enable_hmc.Value() != 0 && tid == 0 && hmc_target_addr != 0 && t_info->ld_vaddr1 == hmc_target_addr)
  {
    HMC_caller_map[curr_caller_pc].addr_pc = (uint64_t)(t_info->instruction_addr);
    hmc_target_addr = 0;
  }

  memcpy(trace_info->trace_buf + trace_info->bytes_accumulated, t_info, sizeof(Inst_info));
  trace_info->bytes_accumulated += sizeof(Inst_info);

  // ----------------------------------------
  // once accumulated instructions exceed the buffer size, write instructions to the file
  // ----------------------------------------
  if (trace_info->bytes_accumulated == BUF_SIZE)
  {
    int write_size = gzwrite(trace_info->trace_stream, trace_info->trace_buf, BUF_SIZE);
    if (write_size != BUF_SIZE)
    {
      cerr << "-> TID - " << tid << " Error when writing instruction " << trace_info->inst_count << " write_size:" << write_size << " " << BUF_SIZE << endl;
      exit(0);
    }
    trace_info->bytes_accumulated = 0;
  }

  // ----------------------------------------
  // dump out an instruction to the text file
  // ----------------------------------------
  if (Knob_inst_dump.Value())
  {
    write_inst_to_file(trace_info->debug_stream, t_info);
  }

  trace_info->inst_count++;

  // ----------------------------------------
  // detach : instruction counts exceed the limit
  // can we replace g_inst_count with trace_info->inst_count??
  // ----------------------------------------
  if (detach_inst != 0 && g_inst_count[tid] == detach_inst)
  {
    cout << "Detaching after " << g_inst_count[tid] << " instructions." << endl;
    PIN_Detach();
  }
}

////////////////////////////////////////////////////////////////////////////////////////////////////////
// Trace Instrumentation
////////////////////////////////////////////////////////////////////////////////////////////////////////

UINT64 last_count[MAX_THREADS] = {0};

VOID PIN_FAST_ANALYSIS_CALL INST_count(UINT32 count)
{
  THREADID tid = threadMap[PIN_ThreadId()];

  if ((Knob_skip_thread0.Value()==1) && (tid == 0))
    return; 
  if (tid == 100000)
    return;

  if (!g_enable_instrument)
    return;

  g_inst_count[tid] += count;

  /*
  if (Knob_max.Value() > 0 && g_inst_count[tid] >= Knob_max.Value()) {
    ReleaseLock(&g_lock);
    finish();
    exit(0);
  }
  */

  // Added by Lifeng
  if (Knob_max.Value() > 0 && g_enable_thread_instrument[tid] == true && sim_end[tid] == false && g_inst_count[tid] >= Knob_max.Value() + g_start_inst_count[tid])
  {
    sim_end[tid] = true;
  }
  if (tid == 0 && sim_end[tid] == true && g_enable_thread_instrument[tid] == true)
  {
    // make sure all threads have reached the end point
    bool stop = true;
    for (unsigned t = 0; t < thread_count; t++)
    {
      if (sim_end[t] == false)
        stop = false;
    }
    // if so, prepare to quit
    if (stop)
    {
      cout << "intrumentation finish..." << endl;
      for (unsigned t = 0; t < thread_count; t++)
      {
        if (g_enable_thread_instrument[t])
        {
          g_enable_thread_instrument[t] = false;
        }
      }
    }
  }
  if (sim_end[tid] == true && g_enable_thread_instrument[tid] == false)
  {
    thread_flushed[tid] = true;
    thread_end();
  }
  if (tid == 0 && sim_end[tid] == true && thread_flushed[tid] == true)
  {
    bool stop = true;
    for (unsigned t = 0; t < thread_count; t++)
    {
      if (thread_flushed[t] == false)
        stop = false;
    }
    if (stop)
    {
      finish();
      exit(0);
    }
  }

  PIN_GetLock(&g_lock, tid + 1);

  if (g_inst_count[tid] >= last_count[tid] + 5000000)
  {
    cout << tid << ": " << g_inst_count[tid] << endl;
    last_count[tid] = g_inst_count[tid];
  }

  PIN_ReleaseLock(&g_lock);

  // Added by Lifeng
  if (manual_simpoint == true && g_enable_thread_instrument[tid] == false && sim_begin[tid] == true && sim_end[tid] == false)
  {
    if (g_inst_count[tid] >= Knob_skip.Value() + g_start_inst_count[tid])
    {
      cout << "-> Thread " << tid << " starts instrumentation at " << g_inst_count[tid] << endl;
      g_start_inst_count[tid] = g_inst_count[tid];
      g_enable_thread_instrument[tid] = true;
    }
  }
#if 0
  if (Knob_skip.Value() > 0 && g_inst_count[tid] >= Knob_skip.Value()) {
    if (g_start_inst_count[tid] == -1) {
      cout << "-> Thread " << tid << " starts instrumentation at " << g_inst_count[tid] << "\n";
      g_start_inst_count[tid] = g_inst_count[tid];
      g_enable_thread_instrument[tid] = true;
    }
  } else {
    g_enable_thread_instrument[tid] = false;
  } 


  if (Knob_max.Value() > 0 && g_start_inst_count[tid] != -1 && g_inst_count[tid] >= Knob_max.Value() + g_start_inst_count[tid]) {
    g_enable_thread_instrument[tid] = false; 
    cout << "-> Thread " << tid << " reachea at max instrunction count " << g_inst_count[tid] << endl;
    finish();
    exit(0);
  }
#endif
}

VOID INST_trace(TRACE trace, VOID *v)
{
  for (BBL bbl = TRACE_BblHead(trace); BBL_Valid(bbl); bbl = BBL_Next(bbl))
  {
    BBL_InsertCall(bbl, IPOINT_ANYWHERE, AFUNPTR(INST_count), IARG_FAST_ANALYSIS_CALL, IARG_UINT32, BBL_NumIns(bbl), IARG_END);
  }
}

////////////////////////////////////////////////////////////////////////////////////////////////////////
// Instruction  Instrumentation
////////////////////////////////////////////////////////////////////////////////////////////////////////

/*
* Main instrumentation routine
* Depending on the type of an instruction, call corresponding subroutines.
* Do not modify this routine!!
*/
void instrument(INS ins)
{
  THREADID tid = threadMap[PIN_ThreadId()];

  if ((Knob_skip_thread0.Value()==1) && (tid == 0))
    return; 

  if (tid == 100000)
    return;

  if (!g_enable_thread_instrument[tid])
    return;

  set<LEVEL_BASE::REG> src_regs;
  set<LEVEL_BASE::REG> dst_regs;

  const ADDRINT iaddr = INS_Address(ins);
  Inst_info *info = new Inst_info;
  memset(info, 0, sizeof(*info));

  src_regs.clear();
  dst_regs.clear();

  // ----------------------------------------
  // check all operands
  // ----------------------------------------
  for (UINT32 ii = 0; ii < INS_OperandCount(ins); ++ii)
  {
    LEVEL_BASE::REG reg;
    // ----------------------------------------
    // operand - Register
    // add source and destination registers
    // ----------------------------------------
    if (INS_OperandIsReg(ins, ii))
    {
      reg = INS_OperandReg(ins, ii);

      if (INS_OperandRead(ins, ii))
      {
        src_regs.insert(reg);
      }
      if (INS_OperandWritten(ins, ii))
      {
        dst_regs.insert(reg);
      }
    }
    // ----------------------------------------
    // operand - Memory
    // ----------------------------------------
    else if (INS_OperandIsMemory(ins, ii) || INS_OperandIsAddressGenerator(ins, ii))
    {
      // ----------------------------------------
      // Add base, index, or segment registers if exists
      // ----------------------------------------
      reg = INS_OperandMemoryBaseReg(ins, ii);
      if (reg)
      {
        src_regs.insert(reg);
      }

      reg = INS_OperandMemoryIndexReg(ins, ii);
      if (reg)
      {
        src_regs.insert(reg);
      }

      reg = INS_OperandMemorySegmentReg(ins, ii);
      if (reg)
      {
        src_regs.insert(reg);
      }
    }
  }

  // ----------------------------------------
  // handle source registers
  // ----------------------------------------
  if (!src_regs.empty())
  {
    info->num_read_regs = src_regs.size();
    assert(info->num_read_regs < MAX_SRC_NUM);

    set<LEVEL_BASE::REG>::iterator begin(src_regs.begin()), end(src_regs.end());

    uint8_t *ptr = info->src;
    while (begin != end)
    {
      if (*begin >= LEVEL_BASE::REG_PIN_EDI && *begin <= LEVEL_BASE::REG_LAST)
      {
        cerr << "PIN LEVEL_BASE::REGISTER!! : " << *begin << endl;
        assert(0);
      }

      if (LEVEL_BASE::REG_is_fr(*begin))
        info->is_fp = TRUE;

      uint16_t tmp = static_cast<uint16_t>(REG_FullRegName(*begin));
      if (tmp > 256)
        tmp = tmp % 128 + 128;
      *ptr = (uint8_t)tmp;

      // *ptr = REG_FullRegName(*begin);
      ++ptr;
      ++begin;
    }
  }

  // ----------------------------------------
  // destination registers
  // ----------------------------------------
  if (!dst_regs.empty())
  {
    info->num_dest_regs = dst_regs.size();
    assert(info->num_dest_regs < MAX_DST_NUM);
    set<LEVEL_BASE::REG>::iterator begin(dst_regs.begin()), end(dst_regs.end());
    uint8_t *ptr = info->dst;
    while (begin != end)
    {
      if (*begin >= LEVEL_BASE::REG_PIN_EDI && *begin <= LEVEL_BASE::REG_LAST)
      {
        cerr << "PIN LEVEL_BASE::REGISTER!! : " << *begin << endl;
        assert(0);
      }

      if (*begin == LEVEL_BASE::REG_EFLAGS)
        info->write_flg = 1;

      if (LEVEL_BASE::REG_is_fr(*begin))
        info->is_fp = 1;

      uint16_t tmp = static_cast<uint16_t>(REG_FullRegName(*begin));
      if (tmp > 256)
        tmp = tmp % 128 + 128;
      *ptr = (uint8_t)tmp;

      // *ptr = REG_FullRegName(*begin);
      ++ptr;
      ++begin;
    }
  }

  // ----------------------------------------
  // instruction size
  // ----------------------------------------
  info->size = INS_Size(ins);

  // ----------------------------------------
  // PC address
  // ----------------------------------------
  info->instruction_addr = iaddr;

  // ----------------------------------------
  // set the opcode
  // ----------------------------------------
  if (OPCODE_StringShort(INS_Opcode(ins)).find("NOP") != string::npos)
  {
    info->opcode = TR_NOP;
  }
  // ----------------------------------------
  // opcode : multiply
  // ----------------------------------------
  else if (OPCODE_StringShort(INS_Opcode(ins)).find("MUL") != string::npos)
  {
    if (INS_Opcode(ins) == XED_ICLASS_IMUL || INS_Opcode(ins) == XED_ICLASS_MUL)
    {
      info->opcode = TR_MUL;
    }
    else
    {
      info->opcode = TR_FMUL;
    }
  }
  // ----------------------------------------
  // opcode : multiply
  // ----------------------------------------
  else if (OPCODE_StringShort(INS_Opcode(ins)).find("DIV") != string::npos)
  {
    if (INS_Opcode(ins) == XED_ICLASS_DIV || INS_Opcode(ins) == XED_ICLASS_IDIV)
    {
      info->opcode = TR_DIV;
    }
    else
    {
      info->opcode = TR_FDIV;
    }
  }
  // ----------------------------------------
  // opcode : prefetch
  // ----------------------------------------
  else if (INS_Opcode(ins) == XED_ICLASS_PREFETCHNTA)
  {
    info->opcode = PREFETCH_NTA;
  }
  else if (INS_Opcode(ins) == XED_ICLASS_PREFETCHT0)
  {
    info->opcode = PREFETCH_T0;
  }
  else if (INS_Opcode(ins) == XED_ICLASS_PREFETCHT1)
  {
    info->opcode = PREFETCH_T1;
  }
  else if (INS_Opcode(ins) == XED_ICLASS_PREFETCHT2)
  {
    info->opcode = PREFETCH_T2;
  }
  // ----------------------------------------
  // opcode : others
  // ----------------------------------------
  else
  {
    info->opcode = (uint8_t)(INS_Category(ins));
  }

#if 0
  // ----------------------------------------
  // SSE, AVX (Vector) instruction
  // ----------------------------------------
  if (INS_Category(ins) == XED_CATEGORY_AVX ||
      INS_Category(ins) == XED_CATEGORY_AVX2 ||
      INS_Category(ins) == XED_CATEGORY_FCMOV ||
      INS_Category(ins) == XED_CATEGORY_X87_ALU || 
      INS_Category(ins) == XED_CATEGORY_MMX ||
      INS_Category(ins) == XED_CATEGORY_SSE) {
    info->is_fp = 1;
  }
#endif

  // ----------------------------------------
  // Branch instruction - set branch type
  // ----------------------------------------
  // if (INS_IsIndirectBranchOrCall(ins) && !INS_IsRet(ins) && !INS_IsInterrupt(ins)) {
  if (INS_IsControlFlow(ins) && !INS_IsXend(ins) && !INS_IsXbegin(ins))
  {
    if (INS_IsIndirectControlFlow(ins) && !INS_IsRet(ins) && !INS_IsInterrupt(ins))
    {
      /**< Indirect branch */
      if (INS_Category(ins) == XED_CATEGORY_UNCOND_BR)
        info->cf_type = CF_IBR;
      else if (INS_Category(ins) == XED_CATEGORY_COND_BR)
        info->cf_type = CF_ICBR;
      else if (INS_Category(ins) == XED_CATEGORY_CALL)
        info->cf_type = CF_ICALL;
    }
    // else if(INS_IsDirectBranchOrCall(ins) && !INS_IsInterrupt(ins)) {
    else if (INS_IsDirectControlFlow(ins) && !INS_IsInterrupt(ins))
    {
      /**< Direct branch */
      if (INS_Category(ins) == XED_CATEGORY_UNCOND_BR)
        info->cf_type = CF_BR;
      else if (INS_Category(ins) == XED_CATEGORY_COND_BR)
        info->cf_type = CF_CBR;
      else if (INS_Category(ins) == XED_CATEGORY_CALL)
        info->cf_type = CF_CALL;
      // info->branch_target = INS_DirectBranchOrCallTargetAddress(ins);
      info->branch_target = INS_DirectControlFlowTargetAddress(ins);
    }
    else if (INS_IsRet(ins))
    {
      info->cf_type = CF_RET;
    }
    else if (INS_IsInterrupt(ins))
    {
      info->cf_type = CF_ICO;
    }
    else
    {
      info->cf_type = NOT_CF;
    }
  }

  // ----------------------------------------
  // Load instruction
  // ----------------------------------------
  if (INS_IsMemoryRead(ins))
  {
    // 2 memory loads
    if (INS_HasMemoryRead2(ins))
    {
      info->num_ld = 2;
      INS_InsertCall(ins, IPOINT_BEFORE, (AFUNPTR)get_ld_ea2, IARG_MEMORYREAD_EA, IARG_MEMORYREAD2_EA, IARG_MEMORYREAD_SIZE,
#ifndef PINLINUX
                     IARG_LEVEL_BASE::REG_VALUE, LEVEL_BASE::REG_EFLAGS,
#endif
                     IARG_THREAD_ID, IARG_END);
    }
    // 1 memory load
    else
    {
      info->num_ld = 1;
      INS_InsertCall(ins, IPOINT_BEFORE, (AFUNPTR)get_ld_ea, IARG_MEMORYREAD_EA, IARG_MEMORYREAD_SIZE,
#ifndef PINLINUX
                     IARG_LEVEL_BASE::REG_VALUE, LEVEL_BASE::REG_EFLAGS,
#endif
                     IARG_THREAD_ID, IARG_END);
    }
  }

  // ----------------------------------------
  // Store instruction
  // ----------------------------------------
  if (INS_IsMemoryWrite(ins))
  {
    info->has_st = 1;
    INS_InsertCall(ins, IPOINT_BEFORE, (AFUNPTR)get_st_ea, IARG_MEMORYWRITE_EA, IARG_MEMORYWRITE_SIZE,
#ifndef PINLINUX
                   IARG_LEVEL_BASE::REG_VALUE, LEVEL_BASE::REG_EFLAGS,
#endif
                   IARG_THREAD_ID, IARG_END);
  }

  // ----------------------------------------
  // add a static instruction (per thread id)
  // ----------------------------------------
  if (g_inst_storage[tid].find(iaddr) == g_inst_storage[tid].end())
  {
    for (UINT32 ii = 0; ii < MAX_THREADS; ++ii)
    // for (UINT32 ii = 0; ii < Knob_num_thread.Value(); ++ii)
    {
      g_inst_storage[ii][iaddr] = info;
    }
  }

  // ----------------------------------------
  // Branch instruction
  // ----------------------------------------
  if (INS_IsControlFlow(ins) && !INS_IsXend(ins) && !INS_IsXbegin(ins))
  {
    //if (info->cf_type) {
    INS_InsertCall(ins, IPOINT_BEFORE, (AFUNPTR)get_target, IARG_BRANCH_TARGET_ADDR, IARG_BRANCH_TAKEN, IARG_THREAD_ID, IARG_END);
  }

  // ----------------------------------------
  // Write an instruction to buffer
  // ----------------------------------------
  INS_InsertCall(ins, IPOINT_BEFORE, (AFUNPTR)write_inst, IARG_INST_PTR, IARG_THREAD_ID, IARG_END);

  // ----------------------------------------
  // Dump out an instruction
  // ----------------------------------------
  if (print_inst)
  {
    INS_InsertCall(ins, IPOINT_BEFORE, (AFUNPTR)dprint_inst, IARG_INST_PTR, IARG_PTR, new string(INS_Disassemble(ins)), IARG_THREAD_ID, IARG_END);
  }
}

VOID InstHMC(ADDRINT pc)
{
  if (!Knob_enable_hmc.Value())
    return;
  THREADID tid = threadMap[PIN_ThreadId()];

  if ((Knob_skip_thread0.Value()==1) && (tid == 0))
    return; 

  if (tid != 0)
    return;

  last_call_pc = pc;
}

/*
* 
*/
void Instruction(INS ins, void *v)
{
  if (!g_enable_instrument)
    return;

  // Added by Lifeng
  if (Knob_enable_hmc.Value() && INS_IsProcedureCall(ins) && !INS_IsRet(ins) && !INS_IsInterrupt(ins))
    INS_InsertCall(ins, IPOINT_BEFORE, (AFUNPTR)InstHMC, IARG_INST_PTR, IARG_END);

  instrument(ins);
}

/////////////////////////////////////////////////////////////////////////////////////////
/// Thread Start Function
/// 1. Set trace file for each thread
/// 2. For multi-threaded application, there is a different thread mapping for each compiler. (gcc and icc)
/// 3. Set debug (dump) files for each thread
/////////////////////////////////////////////////////////////////////////////////////////
void ThreadStart(THREADID tid, CONTEXT *ctxt, INT32 flags, void *v)
{
  if (tid >= Knob_num_thread.Value()){ 
    printf("**************************************\n");
    printf("Warning! the nubmer of threads is greater than the threads to collect info!!\n");
    printf("This might generate seg fault!!\n");  
    printf("use -thread Knob to set up the correct number of threads\n");
    printf("**************************************\n");
  }
   cout << "-> Thread[" << tid << "->" << threadMap[tid] << "] begins." << endl;
  THREADID threadid = threadMap[tid];

  if ((Knob_skip_thread0.Value()==1) && (threadid == 0))
    return; 

  if (threadid == 100000)
    return;

  struct Trace_info *trace_info = NULL;

  trace_info = new Trace_info;
  if (trace_info == NULL)
  {
    cerr << "could not allocate memory\n";
    return;
  }
  memset(trace_info, 0, sizeof(Trace_info));

  stringstream sstream;
  sstream << Knob_trace_name.Value() << "_" << threadid << ".raw";
  string file_name;
  sstream >> file_name;

  gzFile trace_stream = NULL;
  trace_stream = gzopen(file_name.c_str(), WRITEM);

  // DEBUG
  char debug_file_name[256] = {'\0'};

  ofstream *debug_stream = NULL;
  sprintf(debug_file_name, "%s_%d.dump", Knob_dump_file.Value().c_str(), threadid);
  debug_stream = new ofstream(debug_file_name);

  if (trace_stream != NULL)
  {
    trace_info->trace_stream = trace_stream;
    trace_info->bytes_accumulated = 0;
    trace_info->inst_count = 0;

    if (Knob_inst_dump.Value())
      trace_info->debug_stream = debug_stream;

    assert(threadid < MAX_THREADS);
    PIN_GetLock(&g_lock, threadid + 1);
    if (thread_count == 0)
      main_thread_id = threadid;

    thread_count++;
    PIN_ReleaseLock(&g_lock);
    trace_info_array[threadid] = trace_info;

    thread_info[threadid].thread_id = threadid;
    thread_info[threadid].inst_count = trace_info_array[main_thread_id]->inst_count;
  }
  else
  {
    cerr << "error opening file for writing\n";
    exit(-1);
  }
}

/////////////////////////////////////////////////////////////////////////////////////////
/// Thread end function : instrumentation
/////////////////////////////////////////////////////////////////////////////////////////
void ThreadEnd(THREADID threadid, const CONTEXT *ctxt, INT32 flags, void *v)
{
  thread_end();
}

/////////////////////////////////////////////////////////////////////////////////////////
/// Thread End Function
/// 1. This function can be called in
///   1) ThreadFini Function
///   2) Other conditions to terminate trace generation
/////////////////////////////////////////////////////////////////////////////////////////
void thread_end(void)
{
  thread_end(threadMap[PIN_ThreadId()]);
}

/////////////////////////////////////////////////////////////////////////////////////////
/// Thread end function
/////////////////////////////////////////////////////////////////////////////////////////
void thread_end(THREADID threadid)
{
  //	THREADID threadid = threadMap[PIN_ThreadId()];

  if ((Knob_skip_thread0.Value()==1) && (threadid == 0))
    return; 
  if (threadid == 100000)
    return;

  Trace_info *trace_info = NULL;
  trace_info = trace_info_array[threadid];
  if (trace_info == NULL)
    return;

  /**< dump out instructions that are not written yet when a thread is terminated */
  if (trace_info->bytes_accumulated > 0)
  {
    if (trace_info->bytes_accumulated != gzwrite(trace_info->trace_stream, trace_info->trace_buf, trace_info->bytes_accumulated))
    {
      cerr << "TID " << threadid << " Error when writting instruction " << trace_info->inst_count << endl;
    }
  }

  /**< close trace file */
  gzclose(trace_info->trace_stream);

  /**< close dump file */
  if (Knob_inst_dump.Value())
    trace_info->debug_stream->close();

  /**< delete thread trace info */
  delete trace_info;
  trace_info_array[threadid] = NULL;

  sim_end[threadid] = true;
  thread_flushed[threadid] = true;
}

/////////////////////////////////////////////////////////////////////////////////////////
/// Fini function : instrumentation
/////////////////////////////////////////////////////////////////////////////////////////
void Fini(INT32 code, void *v)
{
  finish();
}

/*
* Finalization
* Create configuration file
* Final print to standard output
*/

void finish(void)
{
  if (Knob_enable_hmc.Value())
  {
    string fn = Knob_trace_name.Value() + ".HMCinfo";
    ofstream ofs;

    ofs.open(fn.c_str());
    ofs << "CallerPtr FuncPtr RetPC AddrPC Name" << endl;
    map<ADDRINT, hmc_info_t>::iterator iter;
    for (iter = HMC_caller_map.begin(); iter != HMC_caller_map.end(); iter++)
    {
      ofs << iter->second.caller_pc << " ";
      ofs << iter->second.func_pc << " ";
      ofs << iter->second.ret_pc << " ";
      ofs << iter->second.addr_pc << " ";
      ofs << iter->second.name << endl;
    }
    ofs.close();
  }

  /**< Create configuration file */
  string config_file_name = Knob_trace_name.Value() + ".txt";
  ofstream configFile;

  configFile.open(config_file_name.c_str());
  configFile << "x86 " << t_gen_ver << endl;
  configFile << thread_count << endl;
  for (unsigned int ii = 0; ii < thread_count; ++ii)
  {
    // thread_id thread_inst_start_count (relative to main thread)
    configFile << thread_info[ii].thread_id << " " << thread_info[ii].inst_count << endl;
  }
  
  configFile.close();

  /**< Final print to standard output */
  for (unsigned ii = 0; ii < thread_count; ++ii)
  {
    cout << "-> tid " << thread_info[ii].thread_id << " inst count " << g_inst_count[ii]
         << "  instrumented inst# " << g_inst_count[ii] - g_start_inst_count[ii]
         << " (from " << thread_info[ii].inst_count << ")\n";
  }
  cout << "-> Final icount: " << g_inst_count[0] << endl;
  cout << "-> Exiting..." << endl;
}

/////////////////////////////////////////////////////////////////////////////////////////
/// Initialization
/////////////////////////////////////////////////////////////////////////////////////////
void initialize(void)
{
  // Added by Lifeng
  // Enable manual simpoint
  if (Knob_manual_simpoint.Value())
    manual_simpoint = true;

  // Enable Analysis Routine
  for (int ii = 0; ii < MAX_THREADS; ++ii)
  {
    // changed by Lifeng
    // thread instrument is disabled at the beginning if manual simpoint is set.
    g_enable_thread_instrument[ii] = manual_simpoint ? false : true;
    g_inst_print_count[ii] = 0;
  }

  // Initialize Lock
  PIN_InitLock(&g_lock);

  // Thread ID mapping due to icc compiler (TODO:more explanation)
  if (Knob_compiler.Value() == "icc")
  {
    threadMap[0] = 0;
    threadMap[1] = 100000;
    for (UINT32 ii = 2; ii <= MAX_THREADS; ++ii)
    // for (UINT32 ii = 2; ii <= Knob_num_thread.Value(); ++ii)
    {
      threadMap[ii] = ii - 1;
    }
  }
  else if (Knob_compiler.Value() == "gcc")
  {
    for (UINT32 ii = 0; ii <= MAX_THREADS; ++ii)
    // for (UINT32 ii = 0; ii < Knob_num_thread.Value(); ++ii)
    {
      threadMap[ii] = ii;
    }
  }

  g_enable_instrument = false;
}

/////////////////////////////////////////////////////////////////////////////////////////
/// Sanity check
/////////////////////////////////////////////////////////////////////////////////////////
void sanity_check(void)
{
  // ----------------------------------------
  // check whether there has been changes in the pin XED enumerators
  // ----------------------------------------
  for (int ii = 0; ii < XED_CATEGORY_LAST; ++ii)
  {

    if (tr_opcode_names[ii] != CATEGORY_StringShort(ii))
    {
      cout << ii << " " << tr_opcode_names[ii] << " should be  " << CATEGORY_StringShort(ii) << "\n";
      cout << "-> Changes in XED_CATEGORY!\n";
      exit(0);
    }
    // cout << ii << " " << tr_opcode_names[ii] << " match  " << CATEGORY_StringShort(ii) << "\n";
  }

  // compiler must be either icc or gcc
  if (Knob_compiler.Value() != "icc" && Knob_compiler.Value() != "gcc")
  {
    cerr << "-> Please check -compiler value. Unknown compiler option.\n";
  }

  // programming language must be either c (normal) or c++
  if (Knob_pl.Value() != "normal" && Knob_pl.Value() != "c++")
  {
    cerr << "-> Please check -pl value. Unknown programming language option.\n";
  }
}

/////////////////////////////////////////////////////////////////////////////////////////
// Dump an instruction to a text file
/////////////////////////////////////////////////////////////////////////////////////////
void write_inst_to_file(ofstream *file, Inst_info *t_info)
{
  THREADID tid = threadMap[PIN_ThreadId()];

  if ((Knob_skip_thread0.Value()==1) && (tid == 0))
    return; 

  if (tid == 100000 || !g_enable_thread_instrument[tid] || g_inst_print_count[tid] > Knob_dump_max.Value())
    return;

  g_inst_print_count[tid]++;

  (*file) << "*** begin of the data structure *** " << endl;
  (*file) << "t_info->uop_opcode_num " << (uint32_t)t_info->opcode << endl;
  (*file) << "t_info->uop_opcode " << tr_opcode_names[(uint32_t)t_info->opcode] << endl;
  (*file) << "t_info->num_read_regs: " << dec << (uint32_t)t_info->num_read_regs << endl;
  (*file) << "t_info->num_dest_regs: " << dec << (uint32_t)t_info->num_dest_regs << endl;
  for (UINT32 ii = 0; ii < 4; ++ii)
  {
    if (t_info->src[ii] != 0)
    {
      (*file) << "t_info->src" << ii << ": " << dec << (static_cast<LEVEL_BASE::REG>(t_info->src[ii])) << " : " << LEVEL_BASE::REG_StringShort(static_cast<LEVEL_BASE::REG>(t_info->src[ii])) << endl;
    }
  }
  for (UINT32 ii = 0; ii < 4; ++ii)
  {
    if (t_info->dst[ii] != 0)
    {
      (*file) << "t_info->dst" << ii << ": " << dec << (static_cast<LEVEL_BASE::REG>(t_info->dst[ii])) << " : " << LEVEL_BASE::REG_StringShort(static_cast<LEVEL_BASE::REG>(t_info->dst[ii])) << endl;
    }
  }
  (*file) << "t_info->cf_type: " << dec << tr_cf_names[(uint32_t)t_info->cf_type] << endl;
  (*file) << "t_info->has_immediate: " << dec << (uint32_t)t_info->has_immediate << endl;
  (*file) << "t_info->r_dir:" << (uint32_t)t_info->rep_dir << endl;
  (*file) << "t_info->has_st: " << dec << (uint32_t)t_info->has_st << endl;
  (*file) << "t_info->num_ld: " << dec << (uint32_t)t_info->num_ld << endl;
  (*file) << "t_info->mem_read_size: " << dec << (uint32_t)t_info->mem_read_size << endl;
  (*file) << "t_info->mem_write_size: " << dec << (uint32_t)t_info->mem_write_size << endl;
  (*file) << "t_info->is_fp: " << (uint32_t)t_info->is_fp << endl;
  (*file) << "t_info->ld_vaddr1: " << hex << (uint64_t)t_info->ld_vaddr1 << endl;
  (*file) << "t_info->ld_vaddr2: " << hex << (uint64_t)t_info->ld_vaddr2 << endl;
  (*file) << "t_info->st_vaddr: " << hex << (uint64_t)t_info->st_vaddr << endl;
  (*file) << "t_info->instruction_addr: " << hex << (uint64_t)t_info->instruction_addr << endl;
  (*file) << "t_info->branch_target: " << hex << (uint64_t)t_info->branch_target << endl;
  (*file) << "t_info->actually_taken: " << dec << (uint32_t)t_info->actually_taken << endl;
  (*file) << "t_info->write_flg: " << dec << (uint32_t)t_info->write_flg << endl;
  (*file) << "*** end of the data structure *** " << endl
          << endl;
}

/////////////////////////////////////////////////////////////////////////////////////////
/// Dump an instruction to standard output
/////////////////////////////////////////////////////////////////////////////////////////
void dprint_inst(ADDRINT iaddr, string *disassemble_info, THREADID threadid)
{
  THREADID tid = threadMap[threadid];
  if (tid == 100000 || !g_enable_thread_instrument[tid])
    return;

  Inst_info *t_info = NULL;
  t_info = g_inst_storage[tid][iaddr];

  cout << "\nInstruction count: " << g_inst_count[tid] << endl;
  cout << "*** beginning of the data strcture *** " << endl;
  cout << "t_info->uop_opcode " << tr_opcode_names[(uint32_t)t_info->opcode] << endl;
  cout << "t_info->num_read_regs: " << hex << (uint32_t)t_info->num_read_regs << endl;
  cout << "t_info->num_dest_regs: " << hex << (uint32_t)t_info->num_dest_regs << endl;
  for (UINT32 ii = 0; ii < 4; ++ii)
  {
    if (t_info->src[ii] != 0)
    {
      cout << "t_info->src" << ii << ": " << hex << LEVEL_BASE::REG_StringShort(static_cast<LEVEL_BASE::REG>(t_info->src[ii])) << endl;
    }
  }

  for (UINT32 ii = 0; ii < 4; ++ii)
  {
    if (t_info->dst[ii] != 0)
    {
      cout << "t_info->src" << ii << ": " << hex << LEVEL_BASE::REG_StringShort(static_cast<LEVEL_BASE::REG>(t_info->dst[ii])) << endl;
    }
  }

  cout << "t_info->cf_type: " << hex << tr_cf_names[(uint32_t)t_info->cf_type] << endl;
  cout << "t_info->has_immediate: " << hex << (uint32_t)t_info->has_immediate << endl;
  cout << "t_info->r_dir:" << (uint32_t)t_info->rep_dir << endl;
  cout << "t_info->has_st: " << hex << (uint32_t)t_info->has_st << endl;
  cout << "t_info->num_ld: " << hex << (uint32_t)t_info->num_ld << endl;
  cout << "t_info->mem_read_size: " << hex << (uint32_t)t_info->mem_read_size << endl;
  cout << "t_info->mem_write_size: " << hex << (uint32_t)t_info->mem_write_size << endl;
  cout << "t_info->is_fp: " << (uint32_t)t_info->is_fp << endl;
  cout << "t_info->ld_vaddr1: " << hex << (uint64_t)t_info->ld_vaddr1 << endl;
  cout << "t_info->ld_vaddr2: " << hex << (uint64_t)t_info->ld_vaddr2 << endl;
  cout << "t_info->st_vaddr: " << hex << (uint64_t)t_info->st_vaddr << endl;
  cout << "t_info->instruction_addr: " << hex << (uint64_t)t_info->instruction_addr << endl;
  cout << "t_info->branch_target: " << hex << (uint64_t)t_info->branch_target << endl;
  cout << "t_info->actually_taken: " << hex << (uint32_t)t_info->actually_taken << endl;
  cout << "t_info->write_flg: " << hex << (uint32_t)t_info->write_flg << endl;
  cout << "*** end of the data strcture *** " << endl;
}

/////////////////////////////////////////////////////////////////////////////////////////
/// manual simpoint
/////////////////////////////////////////////////////////////////////////////////////////
// Added by Lifeng
// start trace generation at SIM_BEGIN() function call

VOID RtnBegin(ADDRINT ret)
{
  if (ret == 0)
    return;

  // enable corresponding thread's instrumentation
  THREADID tid = threadMap[PIN_ThreadId()];
  cout << "Thread " << tid << " sim begin" << endl;
  sim_begin[tid] = true;
}
VOID RtnEnd(ADDRINT arg)
{
  if (arg == 0)
    return;

  // enable corresponding thread's instrumentation
  THREADID tid = threadMap[PIN_ThreadId()];
  if (g_enable_thread_instrument[tid] == false)
    return;
  if (sim_end[tid])
    return;

  cout << "Thread " << tid << " sim end" << endl;
  sim_end[tid] = true;
}

string HMC_Inst[] =
    {
        "HMC_CAS_greater_16B",
        "HMC_CAS_less_16B",
        "HMC_CAS_equal_16B",
        "HMC_CAS_zero_16B",
        "HMC_ADD_16B",
        "" //last element must be empty
};

VOID RtnHMC(CHAR *name, ADDRINT func, ADDRINT ret, ADDRINT target_addr)
{
  THREADID tid = threadMap[PIN_ThreadId()];
  ADDRINT pc = last_call_pc;
  if (tid != 0)
    return;
  if (pc == 0)
    return;

  if (HMC_caller_map.find(pc) != HMC_caller_map.end())
    return;

  hmc_info_t tmp;
  tmp.name = name;
  tmp.caller_pc = pc;
  tmp.func_pc = func;
  tmp.ret_pc = ret;
  tmp.addr_pc = 0;

  HMC_caller_map[pc] = tmp;
  hmc_target_addr = target_addr;
  curr_caller_pc = pc;
}
VOID Image(IMG img, VOID *v)
{
  RTN rtn = RTN_FindByName(img, "SIM_BEGIN");
  if (RTN_Valid(rtn))
  {
    RTN_Open(rtn);
    RTN_InsertCall(rtn, IPOINT_AFTER, (AFUNPTR)RtnBegin,
                   IARG_FUNCRET_EXITPOINT_VALUE, IARG_END);
    RTN_Close(rtn);
  }
  RTN rtn2 = RTN_FindByName(img, "SIM_END");
  if (RTN_Valid(rtn2))
  {
    RTN_Open(rtn2);
    RTN_InsertCall(rtn2, IPOINT_BEFORE, (AFUNPTR)RtnEnd,
                   IARG_FUNCARG_ENTRYPOINT_VALUE, 0, IARG_END);
    RTN_Close(rtn2);
  }

  // HMC atomic functions
  if (!Knob_enable_hmc.Value())
    return;

  RTN hmc_rtn;
  unsigned i = 0;
  while (!HMC_Inst[i].empty())
  {
    string name = HMC_Inst[i];
    i++;
    hmc_rtn = RTN_FindByName(img, name.c_str());
    if (RTN_Valid(hmc_rtn))
    {
      RTN_Open(hmc_rtn);
      RTN_InsertCall(hmc_rtn, IPOINT_BEFORE, (AFUNPTR)RtnHMC,
                     IARG_ADDRINT, name.c_str(),
                     IARG_ADDRINT, RTN_Funptr(hmc_rtn),
                     IARG_RETURN_IP,
                     IARG_FUNCARG_ENTRYPOINT_VALUE, 0,
                     IARG_END);
      RTN_Close(hmc_rtn);
    }
  }
}

/////////////////////////////////////////////////////////////////////////////////////////
/// main function
/////////////////////////////////////////////////////////////////////////////////////////
int main(int argc, char *argv[])
{
  PIN_InitSymbols();

  if (PIN_Init(argc, argv))
  {
    cerr << "This pin tool generates traces\n\n";
    cerr << KNOB_BASE::StringKnobSummary() << endl;
    return -1;
  }

  initialize();
  sanity_check();

  control.RegisterHandler(Handler, 0, FALSE);
  control.Activate();

  detach_inst = Knob_detach_inst.Value();
  print_inst = Knob_print_inst.Value();

  PIN_AddThreadStartFunction(ThreadStart, 0);
  PIN_AddThreadFiniFunction(ThreadEnd, 0);

  // Added by Lifeng
  IMG_AddInstrumentFunction(Image, 0);

  // Instrumentation Granularity:
  // 1. Trace: Counting Basic Blocks instructions to not to
  // overflow from total instruction count for each thread
  TRACE_AddInstrumentFunction(INST_trace, 0);
  // 2. Instruction: Update Inst_info and insert a callback
  // before every instruction to dprint_inst
  INS_AddInstrumentFunction(Instruction, 0);
  // 3. Summery of Trace Generation
  //  control.CheckKnobs(Handler, 0);

  PIN_AddDetachFunction(Detach, 0);
  PIN_AddFiniFunction(Fini, 0);
  PIN_StartProgram();

  return 0;
}

/////////////////////////////////////////////////////////////////////////////////////////
// Following codes are generated from literal_gen.py, do not edit manually
/////////////////////////////////////////////////////////////////////////////////////////
