

================================================================
== Vitis HLS Report for 'upsamp4'
================================================================
* Date:           Tue Feb 27 15:07:20 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        decode_11
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.075 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      516|      516|  5.160 us|  5.160 us|  516|  516|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- UHeight_UWidth  |      514|      514|        11|          8|          1|    64|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 8, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.33>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%cona_col = alloca i32 1"   --->   Operation 14 'alloca' 'cona_col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%cona_row = alloca i32 1"   --->   Operation 15 'alloca' 'cona_row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %upsamp4_out11, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv4_out10, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%upsam_buf4_V = alloca i64 1" [decode.cpp:149]   --->   Operation 19 'alloca' 'upsam_buf4_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln108 = store i7 0, i7 %indvar_flatten" [decode.cpp:108]   --->   Operation 20 'store' 'store_ln108' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln108 = store i4 0, i4 %cona_row" [decode.cpp:108]   --->   Operation 21 'store' 'store_ln108' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln108 = store i4 0, i4 %cona_col" [decode.cpp:108]   --->   Operation 22 'store' 'store_ln108' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln108 = br void %for.body9.i" [decode.cpp:108]   --->   Operation 23 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [decode.cpp:108]   --->   Operation 24 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.81ns)   --->   "%icmp_ln108 = icmp_eq  i7 %indvar_flatten_load, i7 64" [decode.cpp:108]   --->   Operation 25 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.77ns)   --->   "%add_ln108 = add i7 %indvar_flatten_load, i7 1" [decode.cpp:108]   --->   Operation 26 'add' 'add_ln108' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %for.inc22.loopexit.i, void %_Z9sp_upsampI8ap_fixedILi32ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEEviiiPT_RN3hls6streamIS4_Li0EEES9_.exit" [decode.cpp:108]   --->   Operation 27 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%cona_col_load = load i4 %cona_col" [decode.cpp:109]   --->   Operation 28 'load' 'cona_col_load' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%cona_row_load = load i4 %cona_row" [decode.cpp:108]   --->   Operation 29 'load' 'cona_row_load' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.72ns)   --->   "%icmp_ln109 = icmp_eq  i4 %cona_col_load, i4 8" [decode.cpp:109]   --->   Operation 30 'icmp' 'icmp_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.39ns)   --->   "%select_ln108 = select i1 %icmp_ln109, i4 0, i4 %cona_col_load" [decode.cpp:108]   --->   Operation 31 'select' 'select_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%add_ln108_3 = add i4 %cona_row_load, i4 1" [decode.cpp:108]   --->   Operation 32 'add' 'add_ln108_3' <Predicate = (!icmp_ln108)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.39ns)   --->   "%select_ln108_3 = select i1 %icmp_ln109, i4 %add_ln108_3, i4 %cona_row_load" [decode.cpp:108]   --->   Operation 33 'select' 'select_ln108_3' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln108 = trunc i4 %select_ln108_3" [decode.cpp:108]   --->   Operation 34 'trunc' 'trunc_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i4 %select_ln108" [decode.cpp:109]   --->   Operation 35 'trunc' 'trunc_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%div15_i_udiv = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %select_ln108, i32 1, i32 3" [decode.cpp:108]   --->   Operation 36 'partselect' 'div15_i_udiv' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%div15_i_udiv_cast_cast = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln108, i32 1, i32 2" [decode.cpp:108]   --->   Operation 37 'partselect' 'div15_i_udiv_cast_cast' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.28ns)   --->   "%empty_46 = or i1 %trunc_ln109, i1 %trunc_ln108" [decode.cpp:109]   --->   Operation 38 'or' 'empty_46' <Predicate = (!icmp_ln108)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %empty_46, void %if.then.i.7, void %for.inc.i.6.thread" [decode.cpp:112]   --->   Operation 39 'br' 'br_ln112' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%cona_col_3 = add i4 %select_ln108, i4 1" [decode.cpp:109]   --->   Operation 40 'add' 'cona_col_3' <Predicate = (!icmp_ln108)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln109 = store i7 %add_ln108, i7 %indvar_flatten" [decode.cpp:109]   --->   Operation 41 'store' 'store_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln109 = store i4 %select_ln108_3, i4 %cona_row" [decode.cpp:109]   --->   Operation 42 'store' 'store_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln109 = store i4 %cona_col_3, i4 %cona_col" [decode.cpp:109]   --->   Operation 43 'store' 'store_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.07>
ST_2 : Operation 44 [1/1] (1.83ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv4_out10" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'read' 'tmp' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i3 %div15_i_udiv" [decode.cpp:114]   --->   Operation 45 'zext' 'zext_ln114' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr = getelementptr i32 %upsam_buf4_V, i64 0, i64 %zext_ln114" [decode.cpp:114]   --->   Operation 46 'getelementptr' 'upsam_buf_V_addr' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp, i5 %upsam_buf_V_addr" [decode.cpp:114]   --->   Operation 47 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i3 %div15_i_udiv" [decode.cpp:116]   --->   Operation 48 'zext' 'zext_ln116' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_54 = getelementptr i32 %upsam_buf4_V, i64 0, i64 %zext_ln116" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 49 'getelementptr' 'upsam_buf_V_addr_54' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (1.23ns)   --->   "%upsam_buf_V_load = load i5 %upsam_buf_V_addr_54" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 50 'load' 'upsam_buf_V_load' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 3.07>
ST_3 : Operation 51 [1/1] (1.83ns)   --->   "%tmp_23 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv4_out10" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 51 'read' 'tmp_23' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln114_23_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 1, i2 %div15_i_udiv_cast_cast" [decode.cpp:114]   --->   Operation 52 'bitconcatenate' 'zext_ln114_23_cast' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln114_23 = zext i3 %zext_ln114_23_cast" [decode.cpp:114]   --->   Operation 53 'zext' 'zext_ln114_23' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_47 = getelementptr i32 %upsam_buf4_V, i64 0, i64 %zext_ln114_23" [decode.cpp:114]   --->   Operation 54 'getelementptr' 'upsam_buf_V_addr_47' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_23, i5 %upsam_buf_V_addr_47" [decode.cpp:114]   --->   Operation 55 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 56 [1/2] (1.23ns)   --->   "%upsam_buf_V_load = load i5 %upsam_buf_V_addr_54" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 56 'load' 'upsam_buf_V_load' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln116_23_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 1, i2 %div15_i_udiv_cast_cast" [decode.cpp:116]   --->   Operation 57 'bitconcatenate' 'zext_ln116_23_cast' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln116_23 = zext i3 %zext_ln116_23_cast" [decode.cpp:116]   --->   Operation 58 'zext' 'zext_ln116_23' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_55 = getelementptr i32 %upsam_buf4_V, i64 0, i64 %zext_ln116_23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 59 'getelementptr' 'upsam_buf_V_addr_55' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 0.00>
ST_3 : Operation 60 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_23 = load i5 %upsam_buf_V_addr_55" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 60 'load' 'upsam_buf_V_load_23' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln116_24_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %div15_i_udiv" [decode.cpp:116]   --->   Operation 61 'bitconcatenate' 'zext_ln116_24_cast' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln116_24 = zext i4 %zext_ln116_24_cast" [decode.cpp:116]   --->   Operation 62 'zext' 'zext_ln116_24' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_56 = getelementptr i32 %upsam_buf4_V, i64 0, i64 %zext_ln116_24" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 63 'getelementptr' 'upsam_buf_V_addr_56' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_24 = load i5 %upsam_buf_V_addr_56" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 64 'load' 'upsam_buf_V_load_24' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%ret_ln151 = ret" [decode.cpp:151]   --->   Operation 148 'ret' 'ret_ln151' <Predicate = (icmp_ln108)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 65 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out11, i32 %tmp" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 65 'write' 'write_ln174' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 66 [1/1] (1.83ns)   --->   "%tmp_24 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv4_out10" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 66 'read' 'tmp_24' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln114_24_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %div15_i_udiv" [decode.cpp:114]   --->   Operation 67 'bitconcatenate' 'zext_ln114_24_cast' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln114_24 = zext i4 %zext_ln114_24_cast" [decode.cpp:114]   --->   Operation 68 'zext' 'zext_ln114_24' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_48 = getelementptr i32 %upsam_buf4_V, i64 0, i64 %zext_ln114_24" [decode.cpp:114]   --->   Operation 69 'getelementptr' 'upsam_buf_V_addr_48' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_24, i5 %upsam_buf_V_addr_48" [decode.cpp:114]   --->   Operation 70 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 71 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out11, i32 %upsam_buf_V_load" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 71 'write' 'write_ln174' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 72 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_23 = load i5 %upsam_buf_V_addr_55" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 72 'load' 'upsam_buf_V_load_23' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 73 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_24 = load i5 %upsam_buf_V_addr_56" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 73 'load' 'upsam_buf_V_load_24' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 74 [1/1] (0.12ns)   --->   "%xor_ln116 = xor i3 %div15_i_udiv, i3 4" [decode.cpp:116]   --->   Operation 74 'xor' 'xor_ln116' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln116 = sext i3 %xor_ln116" [decode.cpp:116]   --->   Operation 75 'sext' 'sext_ln116' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln116_25 = zext i4 %sext_ln116" [decode.cpp:116]   --->   Operation 76 'zext' 'zext_ln116_25' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_57 = getelementptr i32 %upsam_buf4_V, i64 0, i64 %zext_ln116_25" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 77 'getelementptr' 'upsam_buf_V_addr_57' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_25 = load i5 %upsam_buf_V_addr_57" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 78 'load' 'upsam_buf_V_load_25' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln116_26_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 2, i3 %div15_i_udiv" [decode.cpp:116]   --->   Operation 79 'bitconcatenate' 'zext_ln116_26_cast' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln116_26 = zext i5 %zext_ln116_26_cast" [decode.cpp:116]   --->   Operation 80 'zext' 'zext_ln116_26' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_58 = getelementptr i32 %upsam_buf4_V, i64 0, i64 %zext_ln116_26" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 81 'getelementptr' 'upsam_buf_V_addr_58' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 0.00>
ST_4 : Operation 82 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_26 = load i5 %upsam_buf_V_addr_58" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 82 'load' 'upsam_buf_V_load_26' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 5 <SV = 4> <Delay = 3.07>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @UHeight_UWidth_str"   --->   Operation 83 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 84 'speclooptripcount' 'empty' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%specpipeline_ln110 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [decode.cpp:110]   --->   Operation 85 'specpipeline' 'specpipeline_ln110' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [decode.cpp:109]   --->   Operation 86 'specloopname' 'specloopname_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%div15_i_udiv_cast1 = zext i3 %div15_i_udiv" [decode.cpp:108]   --->   Operation 87 'zext' 'div15_i_udiv_cast1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out11, i32 %tmp_23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 88 'write' 'write_ln174' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 89 [1/1] (1.83ns)   --->   "%tmp_25 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv4_out10" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 89 'read' 'tmp_25' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 90 [1/1] (0.12ns)   --->   "%xor_ln114 = xor i3 %div15_i_udiv, i3 4" [decode.cpp:114]   --->   Operation 90 'xor' 'xor_ln114' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln114 = sext i3 %xor_ln114" [decode.cpp:114]   --->   Operation 91 'sext' 'sext_ln114' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln114_25 = zext i4 %sext_ln114" [decode.cpp:114]   --->   Operation 92 'zext' 'zext_ln114_25' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_49 = getelementptr i32 %upsam_buf4_V, i64 0, i64 %zext_ln114_25" [decode.cpp:114]   --->   Operation 93 'getelementptr' 'upsam_buf_V_addr_49' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_25, i5 %upsam_buf_V_addr_49" [decode.cpp:114]   --->   Operation 94 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 95 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out11, i32 %upsam_buf_V_load_23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 95 'write' 'write_ln174' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 96 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_25 = load i5 %upsam_buf_V_addr_57" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 96 'load' 'upsam_buf_V_load_25' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 97 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_26 = load i5 %upsam_buf_V_addr_58" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 97 'load' 'upsam_buf_V_load_26' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 98 [1/1] (0.78ns)   --->   "%add_ln116 = add i5 %div15_i_udiv_cast1, i5 20" [decode.cpp:116]   --->   Operation 98 'add' 'add_ln116' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln116_27 = zext i5 %add_ln116" [decode.cpp:116]   --->   Operation 99 'zext' 'zext_ln116_27' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_59 = getelementptr i32 %upsam_buf4_V, i64 0, i64 %zext_ln116_27" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 100 'getelementptr' 'upsam_buf_V_addr_59' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 0.00>
ST_5 : Operation 101 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_27 = load i5 %upsam_buf_V_addr_59" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 101 'load' 'upsam_buf_V_load_27' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln116_6 = sext i4 %zext_ln116_24_cast" [decode.cpp:116]   --->   Operation 102 'sext' 'sext_ln116_6' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln116_28 = zext i5 %sext_ln116_6" [decode.cpp:116]   --->   Operation 103 'zext' 'zext_ln116_28' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_60 = getelementptr i32 %upsam_buf4_V, i64 0, i64 %zext_ln116_28" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 104 'getelementptr' 'upsam_buf_V_addr_60' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 0.00>
ST_5 : Operation 105 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_28 = load i5 %upsam_buf_V_addr_60" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 105 'load' 'upsam_buf_V_load_28' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 6 <SV = 5> <Delay = 3.07>
ST_6 : Operation 106 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out11, i32 %tmp_24" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 106 'write' 'write_ln174' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 107 [1/1] (1.83ns)   --->   "%tmp_26 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv4_out10" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 107 'read' 'tmp_26' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln114_26_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 2, i3 %div15_i_udiv" [decode.cpp:114]   --->   Operation 108 'bitconcatenate' 'zext_ln114_26_cast' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln114_26 = zext i5 %zext_ln114_26_cast" [decode.cpp:114]   --->   Operation 109 'zext' 'zext_ln114_26' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_50 = getelementptr i32 %upsam_buf4_V, i64 0, i64 %zext_ln114_26" [decode.cpp:114]   --->   Operation 110 'getelementptr' 'upsam_buf_V_addr_50' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_26, i5 %upsam_buf_V_addr_50" [decode.cpp:114]   --->   Operation 111 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 112 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out11, i32 %upsam_buf_V_load_24" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 112 'write' 'write_ln174' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 113 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_27 = load i5 %upsam_buf_V_addr_59" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 113 'load' 'upsam_buf_V_load_27' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 114 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_28 = load i5 %upsam_buf_V_addr_60" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 114 'load' 'upsam_buf_V_load_28' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 7 <SV = 6> <Delay = 3.07>
ST_7 : Operation 115 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out11, i32 %tmp_25" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 115 'write' 'write_ln174' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 116 [1/1] (1.83ns)   --->   "%tmp_27 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv4_out10" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 116 'read' 'tmp_27' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 117 [1/1] (0.78ns)   --->   "%add_ln114 = add i5 %div15_i_udiv_cast1, i5 20" [decode.cpp:114]   --->   Operation 117 'add' 'add_ln114' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln114_27 = zext i5 %add_ln114" [decode.cpp:114]   --->   Operation 118 'zext' 'zext_ln114_27' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_51 = getelementptr i32 %upsam_buf4_V, i64 0, i64 %zext_ln114_27" [decode.cpp:114]   --->   Operation 119 'getelementptr' 'upsam_buf_V_addr_51' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_27, i5 %upsam_buf_V_addr_51" [decode.cpp:114]   --->   Operation 120 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 121 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out11, i32 %upsam_buf_V_load_25" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 121 'write' 'write_ln174' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 8 <SV = 7> <Delay = 3.07>
ST_8 : Operation 122 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out11, i32 %tmp_26" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 122 'write' 'write_ln174' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 123 [1/1] (1.83ns)   --->   "%tmp_28 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv4_out10" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 123 'read' 'tmp_28' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln114_6 = sext i4 %zext_ln114_24_cast" [decode.cpp:114]   --->   Operation 124 'sext' 'sext_ln114_6' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln114_28 = zext i5 %sext_ln114_6" [decode.cpp:114]   --->   Operation 125 'zext' 'zext_ln114_28' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_52 = getelementptr i32 %upsam_buf4_V, i64 0, i64 %zext_ln114_28" [decode.cpp:114]   --->   Operation 126 'getelementptr' 'upsam_buf_V_addr_52' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_28, i5 %upsam_buf_V_addr_52" [decode.cpp:114]   --->   Operation 127 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 128 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out11, i32 %upsam_buf_V_load_26" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 128 'write' 'write_ln174' <Predicate = (!icmp_ln108 & empty_46)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 9 <SV = 8> <Delay = 3.07>
ST_9 : Operation 129 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out11, i32 %tmp_27" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 129 'write' 'write_ln174' <Predicate = (!empty_46)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_9 : Operation 130 [1/1] (1.83ns)   --->   "%tmp_29 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv4_out10" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 130 'read' 'tmp_29' <Predicate = (!empty_46)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln114_7 = sext i3 %xor_ln114" [decode.cpp:114]   --->   Operation 131 'sext' 'sext_ln114_7' <Predicate = (!empty_46)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln114_29 = zext i5 %sext_ln114_7" [decode.cpp:114]   --->   Operation 132 'zext' 'zext_ln114_29' <Predicate = (!empty_46)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_53 = getelementptr i32 %upsam_buf4_V, i64 0, i64 %zext_ln114_29" [decode.cpp:114]   --->   Operation 133 'getelementptr' 'upsam_buf_V_addr_53' <Predicate = (!empty_46)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_29, i5 %upsam_buf_V_addr_53" [decode.cpp:114]   --->   Operation 134 'store' 'store_ln114' <Predicate = (!empty_46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 135 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out11, i32 %upsam_buf_V_load_27" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 135 'write' 'write_ln174' <Predicate = (empty_46)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 10 <SV = 9> <Delay = 1.83>
ST_10 : Operation 136 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out11, i32 %tmp_28" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 136 'write' 'write_ln174' <Predicate = (!empty_46)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln115 = br void %for.inc.i.7" [decode.cpp:115]   --->   Operation 137 'br' 'br_ln115' <Predicate = (!empty_46)> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out11, i32 %upsam_buf_V_load_28" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 138 'write' 'write_ln174' <Predicate = (empty_46)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln112 = br void %for.inc.i.7" [decode.cpp:112]   --->   Operation 139 'br' 'br_ln112' <Predicate = (empty_46)> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.12ns)   --->   "%xor_ln116_2 = xor i3 %div15_i_udiv, i3 4" [decode.cpp:116]   --->   Operation 140 'xor' 'xor_ln116_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln116_7 = sext i3 %xor_ln116_2" [decode.cpp:116]   --->   Operation 141 'sext' 'sext_ln116_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln116_29 = zext i5 %sext_ln116_7" [decode.cpp:116]   --->   Operation 142 'zext' 'zext_ln116_29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_61 = getelementptr i32 %upsam_buf4_V, i64 0, i64 %zext_ln116_29" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 143 'getelementptr' 'upsam_buf_V_addr_61' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_29 = load i5 %upsam_buf_V_addr_61" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 144 'load' 'upsam_buf_V_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 11 <SV = 10> <Delay = 3.07>
ST_11 : Operation 145 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_29 = load i5 %upsam_buf_V_addr_61" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 145 'load' 'upsam_buf_V_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 146 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out11, i32 %upsam_buf_V_load_29" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 146 'write' 'write_ln174' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln109 = br void %for.body9.i" [decode.cpp:109]   --->   Operation 147 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.34ns
The critical path consists of the following:
	'alloca' operation ('cona_col') [3]  (0 ns)
	'load' operation ('cona_col_load', decode.cpp:109) on local variable 'cona_col' [19]  (0 ns)
	'icmp' operation ('icmp_ln109', decode.cpp:109) [23]  (0.721 ns)
	'select' operation ('select_ln108', decode.cpp:108) [24]  (0.391 ns)
	'add' operation ('cona_col', decode.cpp:109) [129]  (0.797 ns)
	'store' operation ('store_ln109', decode.cpp:109) of variable 'cona_col', decode.cpp:109 on local variable 'cona_col' [132]  (0.427 ns)

 <State 2>: 3.08ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out10' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [37]  (1.84 ns)
	'store' operation ('store_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149 [40]  (1.24 ns)

 <State 3>: 3.08ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out10' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [42]  (1.84 ns)
	'store' operation ('store_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149 [46]  (1.24 ns)

 <State 4>: 3.08ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out10' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [48]  (1.84 ns)
	'store' operation ('store_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149 [52]  (1.24 ns)

 <State 5>: 3.08ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out10' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [54]  (1.84 ns)
	'store' operation ('store_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149 [59]  (1.24 ns)

 <State 6>: 3.08ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out10' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [61]  (1.84 ns)
	'store' operation ('store_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149 [65]  (1.24 ns)

 <State 7>: 3.08ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out10' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [67]  (1.84 ns)
	'store' operation ('store_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149 [71]  (1.24 ns)

 <State 8>: 3.08ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out10' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [73]  (1.84 ns)
	'store' operation ('store_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149 [77]  (1.24 ns)

 <State 9>: 3.08ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out10' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [79]  (1.84 ns)
	'store' operation ('store_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149 [83]  (1.24 ns)

 <State 10>: 1.84ns
The critical path consists of the following:
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [120]  (1.84 ns)

 <State 11>: 3.08ns
The critical path consists of the following:
	'load' operation ('upsam_buf_V_load_29', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on array 'upsam_buf4.V', decode.cpp:149 [127]  (1.24 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [128]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
