#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Nov  1 21:39:58 2022
# Process ID: 12488
# Current directory: C:/Users/malik/Documents/FPGA_PROJECTS/BW_HARDWARE_VERIFICATION
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11276 C:\Users\malik\Documents\FPGA_PROJECTS\BW_HARDWARE_VERIFICATION\BW_HARDWARE_VERIFICATION.xpr
# Log file: C:/Users/malik/Documents/FPGA_PROJECTS/BW_HARDWARE_VERIFICATION/vivado.log
# Journal file: C:/Users/malik/Documents/FPGA_PROJECTS/BW_HARDWARE_VERIFICATION\vivado.jou
# Running On: SHBZ, OS: Windows, CPU Frequency: 3096 MHz, CPU Physical cores: 8, Host memory: 34110 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/malik/Documents/FPGA_PROJECTS/BW_HARDWARE_VERIFICATION/BW_HARDWARE_VERIFICATION.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:targetDRCs' : Unexpected empty element
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0/component.xml. This IP will not be included in the IP Catalog.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_BW_MULTIPLIER_IP_0_0' generated file not found 'c:/Users/malik/Documents/FPGA_PROJECTS/BW_HARDWARE_VERIFICATION/BW_HARDWARE_VERIFICATION.gen/sources_1/bd/design_1/ip/design_1_BW_MULTIPLIER_IP_0_0/design_1_BW_MULTIPLIER_IP_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_BW_MULTIPLIER_IP_0_0' generated file not found 'c:/Users/malik/Documents/FPGA_PROJECTS/BW_HARDWARE_VERIFICATION/BW_HARDWARE_VERIFICATION.gen/sources_1/bd/design_1/ip/design_1_BW_MULTIPLIER_IP_0_0/design_1_BW_MULTIPLIER_IP_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_BW_MULTIPLIER_IP_0_0' generated file not found 'c:/Users/malik/Documents/FPGA_PROJECTS/BW_HARDWARE_VERIFICATION/BW_HARDWARE_VERIFICATION.gen/sources_1/bd/design_1/ip/design_1_BW_MULTIPLIER_IP_0_0/design_1_BW_MULTIPLIER_IP_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_BW_MULTIPLIER_IP_0_0' generated file not found 'c:/Users/malik/Documents/FPGA_PROJECTS/BW_HARDWARE_VERIFICATION/BW_HARDWARE_VERIFICATION.gen/sources_1/bd/design_1/ip/design_1_BW_MULTIPLIER_IP_0_0/design_1_BW_MULTIPLIER_IP_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_BW_MULTIPLIER_IP_0_0' generated file not found 'c:/Users/malik/Documents/FPGA_PROJECTS/BW_HARDWARE_VERIFICATION/BW_HARDWARE_VERIFICATION.gen/sources_1/bd/design_1/ip/design_1_BW_MULTIPLIER_IP_0_0/design_1_BW_MULTIPLIER_IP_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_auto_pc_0
design_1_ps7_0_axi_periph_0
design_1_BW_MULTIPLIER_IP_0_0

INFO: [Project 1-230] Project 'BW_HARDWARE_VERIFICATION.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1467.336 ; gain = 231.535
update_compile_order -fileset sources_1
open_bd_design {C:/Users/malik/Documents/FPGA_PROJECTS/BW_HARDWARE_VERIFICATION/BW_HARDWARE_VERIFICATION.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/malik/Documents/FPGA_PROJECTS/BW_HARDWARE_VERIFICATION/BW_HARDWARE_VERIFICATION.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:user:BW_MULTIPLIER_IP:1.0 - BW_MULTIPLIER_IP_0
Successfully read diagram <design_1> from block design file <C:/Users/malik/Documents/FPGA_PROJECTS/BW_HARDWARE_VERIFICATION/BW_HARDWARE_VERIFICATION.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1554.027 ; gain = 62.164
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  1 21:41:00 2022...
