Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sun Sep 21 01:36:49 2025
| Host         : Peter-PC_Rig running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file gpio_system_top_timing_summary_routed.rpt -pb gpio_system_top_timing_summary_routed.pb -rpx gpio_system_top_timing_summary_routed.rpx -warn_on_violation
| Design       : gpio_system_top
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  51          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (24)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (24)
-------------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.045        0.000                      0                 2252        0.020        0.000                      0                 2252        4.020        0.000                       0                  1006  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_fpga_0   {0.000 5.000}        10.000          100.000         
clk_fpga_1   {0.000 162.500}      325.000         3.077           
sys_clk_pin  {0.000 4.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.045        0.000                      0                 2252        0.020        0.000                      0                 2252        4.020        0.000                       0                  1006  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.806ns  (logic 2.878ns (36.869%)  route 4.928ns (63.131%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 13.250 - 10.000 ) 
    Source Clock Delay      (SCD):    3.693ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.732     3.693    <hidden>
    SLICE_X3Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     4.149 r  <hidden>
                         net (fo=25, routed)          0.855     5.003    <hidden>
    SLICE_X3Y47          LUT4 (Prop_lut4_I0_O)        0.152     5.155 r  <hidden>
                         net (fo=1, routed)           0.472     5.628    <hidden>
    SLICE_X2Y47          LUT4 (Prop_lut4_I3_O)        0.322     5.950 r  <hidden>
                         net (fo=2, routed)           0.563     6.513    <hidden>
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.320     6.833 r  <hidden>
                         net (fo=2, routed)           0.530     7.363    <hidden>
    SLICE_X4Y45          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758     8.121 r  <hidden>
                         net (fo=1, routed)           0.000     8.121    <hidden>
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.436 r  <hidden>
                         net (fo=1, routed)           0.489     8.925    <hidden>
    SLICE_X3Y45          LUT4 (Prop_lut4_I3_O)        0.307     9.232 r  <hidden>
                         net (fo=2, routed)           1.127    10.359    <hidden>
    SLICE_X6Y47          LUT6 (Prop_lut6_I3_O)        0.124    10.483 r  <hidden>
                         net (fo=12, routed)          0.892    11.375    <hidden>
    SLICE_X3Y46          LUT6 (Prop_lut6_I0_O)        0.124    11.499 r  <hidden>
                         net (fo=1, routed)           0.000    11.499    <hidden>
    SLICE_X3Y46          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.554    13.250    <hidden>
    SLICE_X3Y46          FDRE                                         r  <hidden>
                         clock pessimism              0.417    13.667    
                         clock uncertainty           -0.154    13.513    
    SLICE_X3Y46          FDRE (Setup_fdre_C_D)        0.031    13.544    <hidden>
  -------------------------------------------------------------------
                         required time                         13.544    
                         arrival time                         -11.499    
  -------------------------------------------------------------------
                         slack                                  2.045    

Slack (MET) :             2.047ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.802ns  (logic 2.878ns (36.887%)  route 4.924ns (63.113%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 13.250 - 10.000 ) 
    Source Clock Delay      (SCD):    3.693ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.732     3.693    <hidden>
    SLICE_X3Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     4.149 r  <hidden>
                         net (fo=25, routed)          0.855     5.003    <hidden>
    SLICE_X3Y47          LUT4 (Prop_lut4_I0_O)        0.152     5.155 r  <hidden>
                         net (fo=1, routed)           0.472     5.628    <hidden>
    SLICE_X2Y47          LUT4 (Prop_lut4_I3_O)        0.322     5.950 r  <hidden>
                         net (fo=2, routed)           0.563     6.513    <hidden>
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.320     6.833 r  <hidden>
                         net (fo=2, routed)           0.530     7.363    <hidden>
    SLICE_X4Y45          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758     8.121 r  <hidden>
                         net (fo=1, routed)           0.000     8.121    <hidden>
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.436 r  <hidden>
                         net (fo=1, routed)           0.489     8.925    <hidden>
    SLICE_X3Y45          LUT4 (Prop_lut4_I3_O)        0.307     9.232 r  <hidden>
                         net (fo=2, routed)           1.127    10.359    <hidden>
    SLICE_X6Y47          LUT6 (Prop_lut6_I3_O)        0.124    10.483 r  <hidden>
                         net (fo=12, routed)          0.888    11.371    <hidden>
    SLICE_X3Y46          LUT6 (Prop_lut6_I0_O)        0.124    11.495 r  <hidden>
                         net (fo=1, routed)           0.000    11.495    <hidden>
    SLICE_X3Y46          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.554    13.250    <hidden>
    SLICE_X3Y46          FDRE                                         r  <hidden>
                         clock pessimism              0.417    13.667    
                         clock uncertainty           -0.154    13.513    
    SLICE_X3Y46          FDRE (Setup_fdre_C_D)        0.029    13.542    <hidden>
  -------------------------------------------------------------------
                         required time                         13.542    
                         arrival time                         -11.495    
  -------------------------------------------------------------------
                         slack                                  2.047    

Slack (MET) :             2.181ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.670ns  (logic 2.878ns (37.521%)  route 4.792ns (62.479%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 13.250 - 10.000 ) 
    Source Clock Delay      (SCD):    3.693ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.732     3.693    <hidden>
    SLICE_X3Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     4.149 r  <hidden>
                         net (fo=25, routed)          0.855     5.003    <hidden>
    SLICE_X3Y47          LUT4 (Prop_lut4_I0_O)        0.152     5.155 r  <hidden>
                         net (fo=1, routed)           0.472     5.628    <hidden>
    SLICE_X2Y47          LUT4 (Prop_lut4_I3_O)        0.322     5.950 r  <hidden>
                         net (fo=2, routed)           0.563     6.513    <hidden>
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.320     6.833 r  <hidden>
                         net (fo=2, routed)           0.530     7.363    <hidden>
    SLICE_X4Y45          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758     8.121 r  <hidden>
                         net (fo=1, routed)           0.000     8.121    <hidden>
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.436 r  <hidden>
                         net (fo=1, routed)           0.489     8.925    <hidden>
    SLICE_X3Y45          LUT4 (Prop_lut4_I3_O)        0.307     9.232 r  <hidden>
                         net (fo=2, routed)           1.127    10.359    <hidden>
    SLICE_X6Y47          LUT6 (Prop_lut6_I3_O)        0.124    10.483 r  <hidden>
                         net (fo=12, routed)          0.756    11.239    <hidden>
    SLICE_X5Y44          LUT6 (Prop_lut6_I5_O)        0.124    11.363 r  <hidden>
                         net (fo=1, routed)           0.000    11.363    <hidden>
    SLICE_X5Y44          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.554    13.250    <hidden>
    SLICE_X5Y44          FDRE                                         r  <hidden>
                         clock pessimism              0.417    13.667    
                         clock uncertainty           -0.154    13.513    
    SLICE_X5Y44          FDRE (Setup_fdre_C_D)        0.031    13.544    <hidden>
  -------------------------------------------------------------------
                         required time                         13.544    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.182ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 2.878ns (37.527%)  route 4.791ns (62.473%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 13.250 - 10.000 ) 
    Source Clock Delay      (SCD):    3.693ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.732     3.693    <hidden>
    SLICE_X3Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     4.149 r  <hidden>
                         net (fo=25, routed)          0.855     5.003    <hidden>
    SLICE_X3Y47          LUT4 (Prop_lut4_I0_O)        0.152     5.155 r  <hidden>
                         net (fo=1, routed)           0.472     5.628    <hidden>
    SLICE_X2Y47          LUT4 (Prop_lut4_I3_O)        0.322     5.950 r  <hidden>
                         net (fo=2, routed)           0.563     6.513    <hidden>
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.320     6.833 r  <hidden>
                         net (fo=2, routed)           0.530     7.363    <hidden>
    SLICE_X4Y45          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758     8.121 r  <hidden>
                         net (fo=1, routed)           0.000     8.121    <hidden>
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.436 r  <hidden>
                         net (fo=1, routed)           0.489     8.925    <hidden>
    SLICE_X3Y45          LUT4 (Prop_lut4_I3_O)        0.307     9.232 r  <hidden>
                         net (fo=2, routed)           1.127    10.359    <hidden>
    SLICE_X6Y47          LUT6 (Prop_lut6_I3_O)        0.124    10.483 r  <hidden>
                         net (fo=12, routed)          0.755    11.238    <hidden>
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.124    11.362 r  <hidden>
                         net (fo=1, routed)           0.000    11.362    <hidden>
    SLICE_X3Y45          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.554    13.250    <hidden>
    SLICE_X3Y45          FDRE                                         r  <hidden>
                         clock pessimism              0.417    13.667    
                         clock uncertainty           -0.154    13.513    
    SLICE_X3Y45          FDRE (Setup_fdre_C_D)        0.031    13.544    <hidden>
  -------------------------------------------------------------------
                         required time                         13.544    
                         arrival time                         -11.362    
  -------------------------------------------------------------------
                         slack                                  2.182    

Slack (MET) :             2.288ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.561ns  (logic 2.878ns (38.062%)  route 4.683ns (61.938%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 13.250 - 10.000 ) 
    Source Clock Delay      (SCD):    3.693ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.732     3.693    <hidden>
    SLICE_X3Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     4.149 r  <hidden>
                         net (fo=25, routed)          0.855     5.003    <hidden>
    SLICE_X3Y47          LUT4 (Prop_lut4_I0_O)        0.152     5.155 r  <hidden>
                         net (fo=1, routed)           0.472     5.628    <hidden>
    SLICE_X2Y47          LUT4 (Prop_lut4_I3_O)        0.322     5.950 r  <hidden>
                         net (fo=2, routed)           0.563     6.513    <hidden>
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.320     6.833 r  <hidden>
                         net (fo=2, routed)           0.530     7.363    <hidden>
    SLICE_X4Y45          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758     8.121 r  <hidden>
                         net (fo=1, routed)           0.000     8.121    <hidden>
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.436 r  <hidden>
                         net (fo=1, routed)           0.489     8.925    <hidden>
    SLICE_X3Y45          LUT4 (Prop_lut4_I3_O)        0.307     9.232 r  <hidden>
                         net (fo=2, routed)           1.127    10.359    <hidden>
    SLICE_X6Y47          LUT6 (Prop_lut6_I3_O)        0.124    10.483 r  <hidden>
                         net (fo=12, routed)          0.647    11.130    <hidden>
    SLICE_X5Y44          LUT6 (Prop_lut6_I5_O)        0.124    11.254 r  <hidden>
                         net (fo=1, routed)           0.000    11.254    <hidden>
    SLICE_X5Y44          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.554    13.250    <hidden>
    SLICE_X5Y44          FDRE                                         r  <hidden>
                         clock pessimism              0.417    13.667    
                         clock uncertainty           -0.154    13.513    
    SLICE_X5Y44          FDRE (Setup_fdre_C_D)        0.029    13.542    <hidden>
  -------------------------------------------------------------------
                         required time                         13.542    
                         arrival time                         -11.254    
  -------------------------------------------------------------------
                         slack                                  2.288    

Slack (MET) :             2.372ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.530ns  (logic 2.878ns (38.221%)  route 4.652ns (61.779%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 13.251 - 10.000 ) 
    Source Clock Delay      (SCD):    3.693ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.732     3.693    <hidden>
    SLICE_X3Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     4.149 r  <hidden>
                         net (fo=25, routed)          0.855     5.003    <hidden>
    SLICE_X3Y47          LUT4 (Prop_lut4_I0_O)        0.152     5.155 r  <hidden>
                         net (fo=1, routed)           0.472     5.628    <hidden>
    SLICE_X2Y47          LUT4 (Prop_lut4_I3_O)        0.322     5.950 r  <hidden>
                         net (fo=2, routed)           0.563     6.513    <hidden>
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.320     6.833 r  <hidden>
                         net (fo=2, routed)           0.530     7.363    <hidden>
    SLICE_X4Y45          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758     8.121 r  <hidden>
                         net (fo=1, routed)           0.000     8.121    <hidden>
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.436 r  <hidden>
                         net (fo=1, routed)           0.489     8.925    <hidden>
    SLICE_X3Y45          LUT4 (Prop_lut4_I3_O)        0.307     9.232 r  <hidden>
                         net (fo=2, routed)           1.127    10.359    <hidden>
    SLICE_X6Y47          LUT6 (Prop_lut6_I3_O)        0.124    10.483 r  <hidden>
                         net (fo=12, routed)          0.615    11.099    <hidden>
    SLICE_X4Y48          LUT5 (Prop_lut5_I0_O)        0.124    11.223 r  <hidden>
                         net (fo=1, routed)           0.000    11.223    <hidden>
    SLICE_X4Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.555    13.251    <hidden>
    SLICE_X4Y48          FDRE                                         r  <hidden>
                         clock pessimism              0.417    13.668    
                         clock uncertainty           -0.154    13.514    
    SLICE_X4Y48          FDRE (Setup_fdre_C_D)        0.081    13.595    <hidden>
  -------------------------------------------------------------------
                         required time                         13.595    
                         arrival time                         -11.223    
  -------------------------------------------------------------------
                         slack                                  2.372    

Slack (MET) :             2.374ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.526ns  (logic 2.878ns (38.241%)  route 4.648ns (61.759%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 13.251 - 10.000 ) 
    Source Clock Delay      (SCD):    3.693ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.732     3.693    <hidden>
    SLICE_X3Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     4.149 r  <hidden>
                         net (fo=25, routed)          0.855     5.003    <hidden>
    SLICE_X3Y47          LUT4 (Prop_lut4_I0_O)        0.152     5.155 r  <hidden>
                         net (fo=1, routed)           0.472     5.628    <hidden>
    SLICE_X2Y47          LUT4 (Prop_lut4_I3_O)        0.322     5.950 r  <hidden>
                         net (fo=2, routed)           0.563     6.513    <hidden>
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.320     6.833 r  <hidden>
                         net (fo=2, routed)           0.530     7.363    <hidden>
    SLICE_X4Y45          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758     8.121 r  <hidden>
                         net (fo=1, routed)           0.000     8.121    <hidden>
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.436 r  <hidden>
                         net (fo=1, routed)           0.489     8.925    <hidden>
    SLICE_X3Y45          LUT4 (Prop_lut4_I3_O)        0.307     9.232 r  <hidden>
                         net (fo=2, routed)           1.127    10.359    <hidden>
    SLICE_X6Y47          LUT6 (Prop_lut6_I3_O)        0.124    10.483 r  <hidden>
                         net (fo=12, routed)          0.611    11.095    <hidden>
    SLICE_X4Y47          LUT6 (Prop_lut6_I5_O)        0.124    11.219 r  <hidden>
                         net (fo=1, routed)           0.000    11.219    <hidden>
    SLICE_X4Y47          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.555    13.251    <hidden>
    SLICE_X4Y47          FDRE                                         r  <hidden>
                         clock pessimism              0.417    13.668    
                         clock uncertainty           -0.154    13.514    
    SLICE_X4Y47          FDRE (Setup_fdre_C_D)        0.079    13.593    <hidden>
  -------------------------------------------------------------------
                         required time                         13.593    
                         arrival time                         -11.219    
  -------------------------------------------------------------------
                         slack                                  2.374    

Slack (MET) :             2.375ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.525ns  (logic 2.878ns (38.248%)  route 4.647ns (61.752%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 13.251 - 10.000 ) 
    Source Clock Delay      (SCD):    3.693ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.732     3.693    <hidden>
    SLICE_X3Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     4.149 r  <hidden>
                         net (fo=25, routed)          0.855     5.003    <hidden>
    SLICE_X3Y47          LUT4 (Prop_lut4_I0_O)        0.152     5.155 r  <hidden>
                         net (fo=1, routed)           0.472     5.628    <hidden>
    SLICE_X2Y47          LUT4 (Prop_lut4_I3_O)        0.322     5.950 r  <hidden>
                         net (fo=2, routed)           0.563     6.513    <hidden>
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.320     6.833 r  <hidden>
                         net (fo=2, routed)           0.530     7.363    <hidden>
    SLICE_X4Y45          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758     8.121 r  <hidden>
                         net (fo=1, routed)           0.000     8.121    <hidden>
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.436 r  <hidden>
                         net (fo=1, routed)           0.489     8.925    <hidden>
    SLICE_X3Y45          LUT4 (Prop_lut4_I3_O)        0.307     9.232 r  <hidden>
                         net (fo=2, routed)           1.127    10.359    <hidden>
    SLICE_X6Y47          LUT6 (Prop_lut6_I3_O)        0.124    10.483 r  <hidden>
                         net (fo=12, routed)          0.610    11.093    <hidden>
    SLICE_X4Y48          LUT5 (Prop_lut5_I4_O)        0.124    11.217 r  <hidden>
                         net (fo=1, routed)           0.000    11.217    <hidden>
    SLICE_X4Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.555    13.251    <hidden>
    SLICE_X4Y48          FDRE                                         r  <hidden>
                         clock pessimism              0.417    13.668    
                         clock uncertainty           -0.154    13.514    
    SLICE_X4Y48          FDRE (Setup_fdre_C_D)        0.079    13.593    <hidden>
  -------------------------------------------------------------------
                         required time                         13.593    
                         arrival time                         -11.217    
  -------------------------------------------------------------------
                         slack                                  2.375    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.519ns  (logic 2.878ns (38.277%)  route 4.641ns (61.723%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 13.251 - 10.000 ) 
    Source Clock Delay      (SCD):    3.693ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.732     3.693    <hidden>
    SLICE_X3Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     4.149 r  <hidden>
                         net (fo=25, routed)          0.855     5.003    <hidden>
    SLICE_X3Y47          LUT4 (Prop_lut4_I0_O)        0.152     5.155 r  <hidden>
                         net (fo=1, routed)           0.472     5.628    <hidden>
    SLICE_X2Y47          LUT4 (Prop_lut4_I3_O)        0.322     5.950 r  <hidden>
                         net (fo=2, routed)           0.563     6.513    <hidden>
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.320     6.833 r  <hidden>
                         net (fo=2, routed)           0.530     7.363    <hidden>
    SLICE_X4Y45          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758     8.121 r  <hidden>
                         net (fo=1, routed)           0.000     8.121    <hidden>
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.436 r  <hidden>
                         net (fo=1, routed)           0.489     8.925    <hidden>
    SLICE_X3Y45          LUT4 (Prop_lut4_I3_O)        0.307     9.232 r  <hidden>
                         net (fo=2, routed)           1.127    10.359    <hidden>
    SLICE_X6Y47          LUT6 (Prop_lut6_I3_O)        0.124    10.483 r  <hidden>
                         net (fo=12, routed)          0.604    11.088    <hidden>
    SLICE_X4Y48          LUT5 (Prop_lut5_I4_O)        0.124    11.212 r  <hidden>
                         net (fo=1, routed)           0.000    11.212    <hidden>
    SLICE_X4Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.555    13.251    <hidden>
    SLICE_X4Y48          FDRE                                         r  <hidden>
                         clock pessimism              0.417    13.668    
                         clock uncertainty           -0.154    13.514    
    SLICE_X4Y48          FDRE (Setup_fdre_C_D)        0.077    13.591    <hidden>
  -------------------------------------------------------------------
                         required time                         13.591    
                         arrival time                         -11.212    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.385ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.515ns  (logic 2.878ns (38.299%)  route 4.637ns (61.701%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 13.251 - 10.000 ) 
    Source Clock Delay      (SCD):    3.693ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.732     3.693    <hidden>
    SLICE_X3Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     4.149 r  <hidden>
                         net (fo=25, routed)          0.855     5.003    <hidden>
    SLICE_X3Y47          LUT4 (Prop_lut4_I0_O)        0.152     5.155 r  <hidden>
                         net (fo=1, routed)           0.472     5.628    <hidden>
    SLICE_X2Y47          LUT4 (Prop_lut4_I3_O)        0.322     5.950 r  <hidden>
                         net (fo=2, routed)           0.563     6.513    <hidden>
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.320     6.833 r  <hidden>
                         net (fo=2, routed)           0.530     7.363    <hidden>
    SLICE_X4Y45          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758     8.121 r  <hidden>
                         net (fo=1, routed)           0.000     8.121    <hidden>
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.436 r  <hidden>
                         net (fo=1, routed)           0.489     8.925    <hidden>
    SLICE_X3Y45          LUT4 (Prop_lut4_I3_O)        0.307     9.232 r  <hidden>
                         net (fo=2, routed)           1.127    10.359    <hidden>
    SLICE_X6Y47          LUT6 (Prop_lut6_I3_O)        0.124    10.483 r  <hidden>
                         net (fo=12, routed)          0.600    11.083    <hidden>
    SLICE_X4Y48          LUT5 (Prop_lut5_I0_O)        0.124    11.207 r  <hidden>
                         net (fo=1, routed)           0.000    11.207    <hidden>
    SLICE_X4Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.555    13.251    <hidden>
    SLICE_X4Y48          FDRE                                         r  <hidden>
                         clock pessimism              0.417    13.668    
                         clock uncertainty           -0.154    13.514    
    SLICE_X4Y48          FDRE (Setup_fdre_C_D)        0.079    13.593    <hidden>
  -------------------------------------------------------------------
                         required time                         13.593    
                         arrival time                         -11.207    
  -------------------------------------------------------------------
                         slack                                  2.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.381%)  route 0.189ns (59.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.580     1.379    <hidden>
    SLICE_X1Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.507 r  <hidden>
                         net (fo=2, routed)           0.189     1.696    <hidden>
    SLICE_X1Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.854     1.762    <hidden>
    SLICE_X1Y49          FDRE                                         r  <hidden>
                         clock pessimism             -0.108     1.654    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.023     1.677    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_positive_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.273ns (64.564%)  route 0.150ns (35.436%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.569     1.368    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X12Y48         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_positive_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.164     1.532 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_positive_reg[24]/Q
                         net (fo=1, routed)           0.150     1.682    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_1_in283_in
    SLICE_X12Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.727 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_rdata[24]_i_3/O
                         net (fo=1, routed)           0.000     1.727    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_rdata[24]_i_3_n_0
    SLICE_X12Y50         MUXF7 (Prop_muxf7_I1_O)      0.064     1.791 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_rdata_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     1.791    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_rdata_0[24]
    SLICE_X12Y50         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.832     1.740    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X12Y50         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism             -0.108     1.632    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.134     1.766    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.429%)  route 0.189ns (59.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.580     1.379    <hidden>
    SLICE_X1Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.507 r  <hidden>
                         net (fo=2, routed)           0.189     1.696    <hidden>
    SLICE_X1Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.854     1.762    <hidden>
    SLICE_X1Y49          FDRE                                         r  <hidden>
                         clock pessimism             -0.108     1.654    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.001     1.655    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_rdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.363%)  route 0.258ns (64.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.560     1.359    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X17Y50         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_rdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.141     1.500 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_rdata_reg[20]/Q
                         net (fo=1, routed)           0.258     1.758    <hidden>
    SLICE_X12Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.836     1.744    <hidden>
    SLICE_X12Y46         FDRE                                         r  <hidden>
                         clock pessimism             -0.108     1.636    
    SLICE_X12Y46         FDRE (Hold_fdre_C_D)         0.075     1.711    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/read_port_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/last_read_port_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.889%)  route 0.237ns (59.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.557     1.356    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X20Y52         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/read_port_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y52         FDRE (Prop_fdre_C_Q)         0.164     1.520 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/read_port_data_reg[23]/Q
                         net (fo=3, routed)           0.237     1.757    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in270_in
    SLICE_X21Y49         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/last_read_port_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.833     1.741    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X21Y49         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/last_read_port_data_reg[23]/C
                         clock pessimism             -0.108     1.633    
    SLICE_X21Y49         FDRE (Hold_fdre_C_D)         0.070     1.703    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/last_read_port_data_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_negative_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.202%)  route 0.248ns (63.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.569     1.368    <hidden>
    SLICE_X11Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141     1.509 r  <hidden>
                         net (fo=8, routed)           0.248     1.758    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_wdata[20]
    SLICE_X17Y51         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_negative_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.829     1.737    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X17Y51         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_negative_reg[20]/C
                         clock pessimism             -0.108     1.629    
    SLICE_X17Y51         FDRE (Hold_fdre_C_D)         0.070     1.699    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_negative_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/read_port_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/last_read_port_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.865%)  route 0.247ns (60.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.557     1.356    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X20Y52         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/read_port_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y52         FDRE (Prop_fdre_C_Q)         0.164     1.520 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/read_port_data_reg[22]/Q
                         net (fo=3, routed)           0.247     1.768    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in258_in
    SLICE_X21Y48         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/last_read_port_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.833     1.741    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X21Y48         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/last_read_port_data_reg[22]/C
                         clock pessimism             -0.108     1.633    
    SLICE_X21Y48         FDRE (Hold_fdre_C_D)         0.075     1.708    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/last_read_port_data_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/read_port_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/last_read_port_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.102%)  route 0.227ns (63.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.562     1.361    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X23Y46         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/read_port_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.128     1.489 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/read_port_data_reg[19]/Q
                         net (fo=3, routed)           0.227     1.716    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in222_in
    SLICE_X21Y48         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/last_read_port_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.833     1.741    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X21Y48         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/last_read_port_data_reg[19]/C
                         clock pessimism             -0.113     1.628    
    SLICE_X21Y48         FDRE (Hold_fdre_C_D)         0.019     1.647    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/last_read_port_data_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_positive_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.321ns (68.411%)  route 0.148ns (31.589%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.569     1.368    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X12Y48         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_positive_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.148     1.516 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_positive_reg[28]/Q
                         net (fo=1, routed)           0.148     1.665    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_1_in331_in
    SLICE_X12Y50         LUT6 (Prop_lut6_I4_O)        0.098     1.763 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_rdata[28]_i_3/O
                         net (fo=1, routed)           0.000     1.763    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_rdata[28]_i_3_n_0
    SLICE_X12Y50         MUXF7 (Prop_muxf7_I1_O)      0.075     1.838 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_rdata_reg[28]_i_1/O
                         net (fo=1, routed)           0.000     1.838    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_rdata_0[28]
    SLICE_X12Y50         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.832     1.740    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X12Y50         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism             -0.108     1.632    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.134     1.766    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/read_port_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/last_read_port_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.990%)  route 0.274ns (66.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.563     1.362    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X22Y48         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/read_port_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.141     1.503 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/read_port_data_reg[15]/Q
                         net (fo=3, routed)           0.274     1.777    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in174_in
    SLICE_X16Y44         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/last_read_port_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.833     1.741    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X16Y44         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/last_read_port_data_reg[15]/C
                         clock pessimism             -0.113     1.628    
    SLICE_X16Y44         FDRE (Hold_fdre_C_D)         0.063     1.691    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/last_read_port_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y37    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X17Y38    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X17Y38    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X17Y38    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X15Y39    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X17Y38    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y39    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y39    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y39    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y38    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y38    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y38    system/system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y38    system/system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X14Y37    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X14Y37    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X17Y38    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X17Y38    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X17Y38    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X17Y38    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y38    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y38    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y38    system/system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y38    system/system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X14Y37    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X14Y37    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X17Y38    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X17Y38    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X17Y38    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X17Y38    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system/system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system/system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.872ns  (logic 0.124ns (6.625%)  route 1.748ns (93.375%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system/system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.748     1.748    system/system_i/proc_sys_reset_0/U0/EXT_LPF/ext_reset_in
    SLICE_X20Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.872 r  system/system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     1.872    system/system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X20Y39         FDRE                                         r  system/system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.500     3.196    system/system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X20Y39         FDRE                                         r  system/system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system/system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system/system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.045ns (5.592%)  route 0.760ns (94.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system/system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.760     0.760    system/system_i/proc_sys_reset_0/U0/EXT_LPF/ext_reset_in
    SLICE_X20Y39         LUT1 (Prop_lut1_I0_O)        0.045     0.805 r  system/system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     0.805    system/system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X20Y39         FDRE                                         r  system/system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.830     1.738    system/system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X20Y39         FDRE                                         r  system/system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.898ns  (logic 0.610ns (21.052%)  route 2.288ns (78.948%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.206ns
    Source Clock Delay      (SCD):    3.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.675     3.636    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y37         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.456     4.092 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.472     5.564    <hidden>
    SLICE_X9Y41          LUT1 (Prop_lut1_I0_O)        0.154     5.718 f  <hidden>
                         net (fo=3, routed)           0.816     6.533    <hidden>
    SLICE_X9Y44          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.510     3.206    <hidden>
    SLICE_X9Y44          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.898ns  (logic 0.610ns (21.052%)  route 2.288ns (78.948%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.206ns
    Source Clock Delay      (SCD):    3.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.675     3.636    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y37         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.456     4.092 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.472     5.564    <hidden>
    SLICE_X9Y41          LUT1 (Prop_lut1_I0_O)        0.154     5.718 f  <hidden>
                         net (fo=3, routed)           0.816     6.533    <hidden>
    SLICE_X9Y44          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.510     3.206    <hidden>
    SLICE_X9Y44          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.898ns  (logic 0.610ns (21.052%)  route 2.288ns (78.948%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.206ns
    Source Clock Delay      (SCD):    3.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.675     3.636    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y37         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.456     4.092 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.472     5.564    <hidden>
    SLICE_X9Y41          LUT1 (Prop_lut1_I0_O)        0.154     5.718 f  <hidden>
                         net (fo=3, routed)           0.816     6.533    <hidden>
    SLICE_X9Y44          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.510     3.206    <hidden>
    SLICE_X9Y44          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.684ns  (logic 0.609ns (22.693%)  route 2.075ns (77.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    3.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.675     3.636    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y37         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.456     4.092 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.308     5.399    <hidden>
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.153     5.552 f  <hidden>
                         net (fo=3, routed)           0.767     6.319    <hidden>
    SLICE_X22Y46         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.498     3.194    <hidden>
    SLICE_X22Y46         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.684ns  (logic 0.609ns (22.693%)  route 2.075ns (77.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    3.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.675     3.636    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y37         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.456     4.092 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.308     5.399    <hidden>
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.153     5.552 f  <hidden>
                         net (fo=3, routed)           0.767     6.319    <hidden>
    SLICE_X22Y46         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.498     3.194    <hidden>
    SLICE_X22Y46         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.684ns  (logic 0.609ns (22.693%)  route 2.075ns (77.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    3.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.675     3.636    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y37         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.456     4.092 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.308     5.399    <hidden>
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.153     5.552 f  <hidden>
                         net (fo=3, routed)           0.767     6.319    <hidden>
    SLICE_X22Y46         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.498     3.194    <hidden>
    SLICE_X22Y46         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.674ns  (logic 0.580ns (21.691%)  route 2.094ns (78.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns
    Source Clock Delay      (SCD):    3.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.675     3.636    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y37         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.456     4.092 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.472     5.564    <hidden>
    SLICE_X9Y41          LUT1 (Prop_lut1_I0_O)        0.124     5.688 f  <hidden>
                         net (fo=3, routed)           0.622     6.310    <hidden>
    SLICE_X9Y38          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.507     3.203    <hidden>
    SLICE_X9Y38          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.674ns  (logic 0.580ns (21.691%)  route 2.094ns (78.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns
    Source Clock Delay      (SCD):    3.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.675     3.636    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y37         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.456     4.092 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.472     5.564    <hidden>
    SLICE_X9Y41          LUT1 (Prop_lut1_I0_O)        0.124     5.688 f  <hidden>
                         net (fo=3, routed)           0.622     6.310    <hidden>
    SLICE_X9Y38          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.507     3.203    <hidden>
    SLICE_X9Y38          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.674ns  (logic 0.580ns (21.691%)  route 2.094ns (78.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns
    Source Clock Delay      (SCD):    3.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.675     3.636    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y37         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.456     4.092 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.472     5.564    <hidden>
    SLICE_X9Y41          LUT1 (Prop_lut1_I0_O)        0.124     5.688 f  <hidden>
                         net (fo=3, routed)           0.622     6.310    <hidden>
    SLICE_X9Y38          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.507     3.203    <hidden>
    SLICE_X9Y38          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.583ns  (logic 0.580ns (22.453%)  route 2.003ns (77.547%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.205ns
    Source Clock Delay      (SCD):    3.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.675     3.636    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y37         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.456     4.092 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.474     5.566    <hidden>
    SLICE_X9Y41          LUT1 (Prop_lut1_I0_O)        0.124     5.690 f  <hidden>
                         net (fo=3, routed)           0.529     6.219    <hidden>
    SLICE_X9Y41          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.509     3.205    <hidden>
    SLICE_X9Y41          FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system/system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.524ns  (logic 0.187ns (35.674%)  route 0.337ns (64.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.564     1.363    system/system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y40         FDRE                                         r  system/system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.141     1.504 f  system/system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.221     1.725    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/aresetn
    SLICE_X14Y40         LUT1 (Prop_lut1_I0_O)        0.046     1.771 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_i_1/O
                         net (fo=1, routed)           0.116     1.887    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/src_in
    SLICE_X14Y39         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.831     1.739    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X14Y39         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.186ns (27.043%)  route 0.502ns (72.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.562     1.361    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y37         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.141     1.502 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.383     1.885    <hidden>
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.930 f  <hidden>
                         net (fo=3, routed)           0.119     2.049    <hidden>
    SLICE_X15Y46         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.833     1.741    <hidden>
    SLICE_X15Y46         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.186ns (27.043%)  route 0.502ns (72.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.562     1.361    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y37         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.141     1.502 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.383     1.885    <hidden>
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.930 f  <hidden>
                         net (fo=3, routed)           0.119     2.049    <hidden>
    SLICE_X15Y46         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.833     1.741    <hidden>
    SLICE_X15Y46         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.186ns (27.043%)  route 0.502ns (72.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.562     1.361    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y37         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.141     1.502 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.383     1.885    <hidden>
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.930 f  <hidden>
                         net (fo=3, routed)           0.119     2.049    <hidden>
    SLICE_X15Y46         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.833     1.741    <hidden>
    SLICE_X15Y46         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.186ns (22.028%)  route 0.658ns (77.972%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.562     1.361    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y37         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.141     1.502 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.483     1.986    <hidden>
    SLICE_X11Y38         LUT1 (Prop_lut1_I0_O)        0.045     2.031 f  <hidden>
                         net (fo=3, routed)           0.175     2.206    <hidden>
    SLICE_X11Y37         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.832     1.740    <hidden>
    SLICE_X11Y37         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.186ns (22.028%)  route 0.658ns (77.972%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.562     1.361    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y37         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.141     1.502 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.483     1.986    <hidden>
    SLICE_X11Y38         LUT1 (Prop_lut1_I0_O)        0.045     2.031 f  <hidden>
                         net (fo=3, routed)           0.175     2.206    <hidden>
    SLICE_X11Y37         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.832     1.740    <hidden>
    SLICE_X11Y37         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.186ns (22.028%)  route 0.658ns (77.972%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.562     1.361    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y37         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.141     1.502 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.483     1.986    <hidden>
    SLICE_X11Y38         LUT1 (Prop_lut1_I0_O)        0.045     2.031 f  <hidden>
                         net (fo=3, routed)           0.175     2.206    <hidden>
    SLICE_X11Y37         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.832     1.740    <hidden>
    SLICE_X11Y37         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.864ns  (logic 0.186ns (21.530%)  route 0.678ns (78.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.562     1.361    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y37         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.141     1.502 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.499     2.001    <hidden>
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.046 f  <hidden>
                         net (fo=3, routed)           0.179     2.225    <hidden>
    SLICE_X16Y46         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.833     1.741    <hidden>
    SLICE_X16Y46         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.864ns  (logic 0.186ns (21.530%)  route 0.678ns (78.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.562     1.361    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y37         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.141     1.502 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.499     2.001    <hidden>
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.046 f  <hidden>
                         net (fo=3, routed)           0.179     2.225    <hidden>
    SLICE_X16Y46         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.833     1.741    <hidden>
    SLICE_X16Y46         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.864ns  (logic 0.186ns (21.530%)  route 0.678ns (78.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.562     1.361    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y37         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.141     1.502 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.499     2.001    <hidden>
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.046 f  <hidden>
                         net (fo=3, routed)           0.179     2.225    <hidden>
    SLICE_X16Y46         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.833     1.741    <hidden>
    SLICE_X16Y46         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.807ns  (logic 4.359ns (40.335%)  route 6.448ns (59.665%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.676     3.637    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X17Y41         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.456     4.093 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_status_reg[1]/Q
                         net (fo=3, routed)           0.970     5.063    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_status_reg_n_0_[1]
    SLICE_X17Y42         LUT4 (Prop_lut4_I0_O)        0.124     5.187 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/intr_INST_0_i_6/O
                         net (fo=1, routed)           0.988     6.175    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/intr_INST_0_i_6_n_0
    SLICE_X15Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.299 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/intr_INST_0_i_2/O
                         net (fo=1, routed)           0.644     6.943    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/intr_INST_0_i_2_n_0
    SLICE_X15Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.067 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/intr_INST_0/O
                         net (fo=2, routed)           3.846    10.912    RGB0_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         3.531    14.443 r  RGB0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.443    RGB0[1]
    W16                                                               r  RGB0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.626ns  (logic 4.250ns (44.148%)  route 5.376ns (55.852%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.684     3.645    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X13Y43         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.419     4.064 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[4]/Q
                         net (fo=2, routed)           1.395     5.459    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_12_in
    SLICE_X16Y43         LUT3 (Prop_lut3_I1_O)        0.299     5.758 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_oe[4]_INST_0/O
                         net (fo=1, routed)           3.981     9.739    GPIO_IOBUF[4]_inst/T
    E18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.532    13.271 r  GPIO_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.271    GPIO[4]
    E18                                                               r  GPIO[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.390ns  (logic 4.241ns (45.171%)  route 5.148ns (54.829%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.684     3.645    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X13Y43         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.419     4.064 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[6]/Q
                         net (fo=2, routed)           1.091     5.155    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_18_in
    SLICE_X15Y43         LUT3 (Prop_lut3_I1_O)        0.297     5.452 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_oe[6]_INST_0/O
                         net (fo=1, routed)           4.057     9.509    GPIO_IOBUF[6]_inst/T
    E17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.525    13.034 r  GPIO_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.034    GPIO[6]
    E17                                                               r  GPIO[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.319ns  (logic 4.261ns (45.718%)  route 5.059ns (54.282%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.684     3.645    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X13Y43         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.419     4.064 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[5]/Q
                         net (fo=2, routed)           1.082     5.146    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_15_in
    SLICE_X15Y44         LUT3 (Prop_lut3_I1_O)        0.296     5.442 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_oe[5]_INST_0/O
                         net (fo=1, routed)           3.976     9.418    GPIO_IOBUF[5]_inst/T
    E19                  OBUFT (TriStatE_obuft_T_O)
                                                      3.546    12.964 r  GPIO_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.964    GPIO[5]
    E19                                                               r  GPIO[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.283ns  (logic 4.243ns (45.711%)  route 5.039ns (54.289%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.684     3.645    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X13Y43         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.419     4.064 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[7]/Q
                         net (fo=2, routed)           0.864     4.928    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_21_in
    SLICE_X14Y44         LUT3 (Prop_lut3_I1_O)        0.299     5.227 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_oe[7]_INST_0/O
                         net (fo=1, routed)           4.175     9.402    GPIO_IOBUF[7]_inst/T
    D18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.525    12.927 r  GPIO_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.927    GPIO[7]
    D18                                                               r  GPIO[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.208ns  (logic 4.125ns (44.801%)  route 5.083ns (55.199%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.677     3.638    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X19Y46         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.456     4.094 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out_reg[12]/Q
                         net (fo=2, routed)           0.957     5.050    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_38_in
    SLICE_X21Y46         LUT3 (Prop_lut3_I2_O)        0.124     5.174 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_oe[12]_INST_0/O
                         net (fo=1, routed)           4.126     9.301    GPIO_IOBUF[12]_inst/T
    C20                  OBUFT (TriStatE_obuft_T_O)
                                                      3.545    12.846 r  GPIO_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.846    GPIO[12]
    C20                                                               r  GPIO[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.122ns  (logic 4.109ns (45.048%)  route 5.013ns (54.952%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.679     3.640    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X14Y44         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.456     4.096 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[0]/Q
                         net (fo=2, routed)           1.187     5.282    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_out[0]
    SLICE_X17Y43         LUT3 (Prop_lut3_I0_O)        0.124     5.406 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_oe[0]_INST_0/O
                         net (fo=1, routed)           3.826     9.233    GPIO_IOBUF[0]_inst/T
    F16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.529    12.762 r  GPIO_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.762    GPIO[0]
    F16                                                               r  GPIO[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.111ns  (logic 4.269ns (46.855%)  route 4.842ns (53.145%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.677     3.638    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X19Y46         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.419     4.057 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out_reg[15]/Q
                         net (fo=2, routed)           0.825     4.881    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_47_in
    SLICE_X21Y46         LUT3 (Prop_lut3_I2_O)        0.296     5.177 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_oe[15]_INST_0/O
                         net (fo=1, routed)           4.017     9.195    GPIO_IOBUF[15]_inst/T
    A20                  OBUFT (TriStatE_obuft_T_O)
                                                      3.554    12.748 r  GPIO_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.748    GPIO[15]
    A20                                                               r  GPIO[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.061ns  (logic 4.143ns (45.720%)  route 4.918ns (54.280%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.677     3.638    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X20Y49         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.518     4.156 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[21]/Q
                         net (fo=2, routed)           0.963     5.119    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_63_in
    SLICE_X20Y50         LUT3 (Prop_lut3_I1_O)        0.124     5.243 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_oe[21]_INST_0/O
                         net (fo=1, routed)           3.955     9.198    GPIO_IOBUF[21]_inst/T
    G14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.501    12.699 r  GPIO_IOBUF[21]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.699    GPIO[21]
    G14                                                               r  GPIO[21] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.032ns  (logic 4.321ns (47.841%)  route 4.711ns (52.159%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.676     3.637    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X20Y46         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.478     4.115 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[8]/Q
                         net (fo=2, routed)           0.689     4.804    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_24_in
    SLICE_X20Y46         LUT3 (Prop_lut3_I1_O)        0.296     5.100 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_oe[8]_INST_0/O
                         net (fo=1, routed)           4.022     9.122    GPIO_IOBUF[8]_inst/T
    D19                  OBUFT (TriStatE_obuft_T_O)
                                                      3.547    12.669 r  GPIO_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.669    GPIO[8]
    D19                                                               r  GPIO[8] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.033ns (44.244%)  route 1.302ns (55.756%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.563     1.362    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X20Y47         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.164     1.526 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[16]/Q
                         net (fo=2, routed)           0.154     1.680    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_out[16]
    SLICE_X20Y48         LUT3 (Prop_lut3_I0_O)        0.045     1.725 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_oe[16]_INST_0/O
                         net (fo=1, routed)           1.148     2.873    GPIO_IOBUF[16]_inst/T
    V15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.697 r  GPIO_IOBUF[16]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.697    GPIO[16]
    V15                                                               r  GPIO[16] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.376ns  (logic 1.364ns (57.409%)  route 1.012ns (42.591%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.562     1.361    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X21Y46         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.502 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[11]/Q
                         net (fo=2, routed)           1.012     2.514    GPIO_IOBUF[11]_inst/I
    F20                  OBUFT (Prop_obuft_I_O)       1.223     3.737 r  GPIO_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.737    GPIO[11]
    F20                                                               r  GPIO[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.407ns  (logic 1.364ns (56.682%)  route 1.042ns (43.318%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.562     1.361    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X21Y46         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.502 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[10]/Q
                         net (fo=2, routed)           1.042     2.545    GPIO_IOBUF[10]_inst/I
    F19                  OBUFT (Prop_obuft_I_O)       1.223     3.768 r  GPIO_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.768    GPIO[10]
    F19                                                               r  GPIO[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.441ns  (logic 1.447ns (59.293%)  route 0.994ns (40.707%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.563     1.362    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X20Y47         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.164     1.526 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[19]/Q
                         net (fo=2, routed)           0.994     2.520    GPIO_IOBUF[19]_inst/I
    T16                  OBUFT (Prop_obuft_I_O)       1.283     3.803 r  GPIO_IOBUF[19]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.803    GPIO[19]
    T16                                                               r  GPIO[19] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.477ns  (logic 1.010ns (40.781%)  route 1.467ns (59.219%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.566     1.365    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X19Y47         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.141     1.506 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[17]/Q
                         net (fo=2, routed)           0.168     1.675    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_51_in
    SLICE_X19Y47         LUT3 (Prop_lut3_I1_O)        0.045     1.720 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_oe[17]_INST_0/O
                         net (fo=1, routed)           1.298     3.018    GPIO_IOBUF[17]_inst/T
    W15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.842 r  GPIO_IOBUF[17]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.842    GPIO[17]
    W15                                                               r  GPIO[17] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.492ns  (logic 1.362ns (54.664%)  route 1.130ns (45.336%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.565     1.364    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X15Y44         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141     1.505 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[3]/Q
                         net (fo=2, routed)           1.130     2.635    GPIO_IOBUF[3]_inst/I
    G20                  OBUFT (Prop_obuft_I_O)       1.221     3.856 r  GPIO_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.856    GPIO[3]
    G20                                                               r  GPIO[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.528ns  (logic 1.033ns (40.856%)  route 1.495ns (59.144%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.565     1.364    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X16Y43         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDRE (Prop_fdre_C_Q)         0.164     1.528 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out_reg[2]/Q
                         net (fo=2, routed)           0.157     1.685    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_8_in
    SLICE_X18Y43         LUT3 (Prop_lut3_I2_O)        0.045     1.730 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_oe[2]_INST_0/O
                         net (fo=1, routed)           1.338     3.069    GPIO_IOBUF[2]_inst/T
    G19                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.893 r  GPIO_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.893    GPIO[2]
    G19                                                               r  GPIO[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.655ns  (logic 1.391ns (52.376%)  route 1.265ns (47.624%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.563     1.362    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X20Y47         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.164     1.526 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[18]/Q
                         net (fo=2, routed)           1.265     2.791    GPIO_IOBUF[18]_inst/I
    V16                  OBUFT (Prop_obuft_I_O)       1.227     4.018 r  GPIO_IOBUF[18]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.018    GPIO[18]
    V16                                                               r  GPIO[18] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.705ns  (logic 1.033ns (38.189%)  route 1.672ns (61.811%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.563     1.362    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X20Y49         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.164     1.526 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[20]/Q
                         net (fo=2, routed)           0.155     1.682    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_60_in
    SLICE_X20Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.727 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_oe[20]_INST_0/O
                         net (fo=1, routed)           1.516     3.243    GPIO_IOBUF[20]_inst/T
    M19                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.067 r  GPIO_IOBUF[20]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.067    GPIO[20]
    M19                                                               r  GPIO[20] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.742ns  (logic 1.412ns (51.486%)  route 1.330ns (48.514%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.562     1.361    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X21Y46         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.128     1.489 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[9]/Q
                         net (fo=2, routed)           1.330     2.820    GPIO_IOBUF[9]_inst/I
    D20                  OBUFT (Prop_obuft_I_O)       1.284     4.103 r  GPIO_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.103    GPIO[9]
    D20                                                               r  GPIO[9] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GPIO[4]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.924ns  (logic 1.462ns (29.682%)  route 3.463ns (70.318%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.205ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 r  GPIO[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[4]_inst/IO
    E18                  IBUF (Prop_ibuf_I_O)         1.462     1.462 r  GPIO_IOBUF[4]_inst/IBUF/O
                         net (fo=1, routed)           3.463     4.924    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[4]
    SLICE_X10Y41         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.509     3.205    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X10Y41         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[4]/C

Slack:                    inf
  Source:                 GPIO[12]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.848ns  (logic 1.475ns (30.430%)  route 3.373ns (69.570%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.198ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C20                                               0.000     0.000 r  GPIO[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[12]_inst/IO
    C20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  GPIO_IOBUF[12]_inst/IBUF/O
                         net (fo=1, routed)           3.373     4.848    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[12]
    SLICE_X21Y43         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.502     3.198    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X21Y43         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[12]/C

Slack:                    inf
  Source:                 GPIO[7]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.729ns  (logic 1.455ns (30.766%)  route 3.274ns (69.234%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  GPIO[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[7]_inst/IO
    D18                  IBUF (Prop_ibuf_I_O)         1.455     1.455 r  GPIO_IOBUF[7]_inst/IBUF/O
                         net (fo=1, routed)           3.274     4.729    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[7]
    SLICE_X17Y40         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.501     3.197    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X17Y40         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[7]/C

Slack:                    inf
  Source:                 GPIO[8]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.584ns  (logic 1.477ns (32.225%)  route 3.107ns (67.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  GPIO[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[8]_inst/IO
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  GPIO_IOBUF[8]_inst/IBUF/O
                         net (fo=1, routed)           3.107     4.584    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[8]
    SLICE_X23Y44         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.498     3.194    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X23Y44         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[8]/C

Slack:                    inf
  Source:                 GPIO[6]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.550ns  (logic 1.455ns (31.984%)  route 3.095ns (68.016%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  GPIO[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[6]_inst/IO
    E17                  IBUF (Prop_ibuf_I_O)         1.455     1.455 r  GPIO_IOBUF[6]_inst/IBUF/O
                         net (fo=1, routed)           3.095     4.550    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[6]
    SLICE_X17Y39         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.501     3.197    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X17Y39         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[6]/C

Slack:                    inf
  Source:                 GPIO[13]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.516ns  (logic 1.477ns (32.711%)  route 3.039ns (67.289%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B20                                               0.000     0.000 r  GPIO[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[13]_inst/IO
    B20                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  GPIO_IOBUF[13]_inst/IBUF/O
                         net (fo=1, routed)           3.039     4.516    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[13]
    SLICE_X23Y46         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.498     3.194    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X23Y46         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[13]/C

Slack:                    inf
  Source:                 GPIO[0]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.466ns  (logic 1.459ns (32.677%)  route 3.007ns (67.323%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  GPIO[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[0]_inst/IO
    F16                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  GPIO_IOBUF[0]_inst/IBUF/O
                         net (fo=1, routed)           3.007     4.466    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[0]
    SLICE_X21Y41         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.501     3.197    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X21Y41         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[0]/C

Slack:                    inf
  Source:                 GPIO[5]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.465ns  (logic 1.475ns (33.047%)  route 2.989ns (66.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E19                                               0.000     0.000 r  GPIO[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[5]_inst/IO
    E19                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  GPIO_IOBUF[5]_inst/IBUF/O
                         net (fo=1, routed)           2.989     4.465    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[5]
    SLICE_X21Y41         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.501     3.197    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X21Y41         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[5]/C

Slack:                    inf
  Source:                 GPIO[1]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.428ns  (logic 1.456ns (32.888%)  route 2.972ns (67.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 r  GPIO[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[1]_inst/IO
    F17                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  GPIO_IOBUF[1]_inst/IBUF/O
                         net (fo=1, routed)           2.972     4.428    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[1]
    SLICE_X21Y41         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.501     3.197    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X21Y41         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[1]/C

Slack:                    inf
  Source:                 GPIO[21]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.401ns  (logic 1.431ns (32.508%)  route 2.970ns (67.492%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.182ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G14                                               0.000     0.000 r  GPIO[21] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[21]_inst/IO
    G14                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  GPIO_IOBUF[21]_inst/IBUF/O
                         net (fo=1, routed)           2.970     4.401    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[21]
    SLICE_X21Y52         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.487     3.182    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X21Y52         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GPIO[23]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.220ns (20.934%)  route 0.833ns (79.066%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  GPIO[23] (INOUT)
                         net (fo=0)                   0.000     0.000    GPIO[23]
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  GPIO_IBUF[23]_inst/O
                         net (fo=1, routed)           0.833     1.053    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[23]
    SLICE_X21Y52         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.828     1.736    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X21Y52         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[23]/C

Slack:                    inf
  Source:                 GPIO[19]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.196ns  (logic 0.296ns (24.703%)  route 0.901ns (75.297%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  GPIO[19] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[19]_inst/IO
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  GPIO_IOBUF[19]_inst/IBUF/O
                         net (fo=1, routed)           0.901     1.196    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[19]
    SLICE_X23Y46         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.830     1.738    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X23Y46         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[19]/C

Slack:                    inf
  Source:                 GPIO[22]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.230ns  (logic 0.239ns (19.449%)  route 0.991ns (80.551%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  GPIO[22] (INOUT)
                         net (fo=0)                   0.000     0.000    GPIO[22]
    G17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  GPIO_IBUF[22]_inst/O
                         net (fo=1, routed)           0.991     1.230    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[22]
    SLICE_X21Y52         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.828     1.736    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X21Y52         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[22]/C

Slack:                    inf
  Source:                 GPIO[3]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.248ns  (logic 0.233ns (18.686%)  route 1.015ns (81.314%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G20                                               0.000     0.000 r  GPIO[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[3]_inst/IO
    G20                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  GPIO_IOBUF[3]_inst/IBUF/O
                         net (fo=1, routed)           1.015     1.248    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[3]
    SLICE_X21Y41         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.831     1.739    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X21Y41         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[3]/C

Slack:                    inf
  Source:                 GPIO[16]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.336ns (25.645%)  route 0.974ns (74.355%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  GPIO[16] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[16]_inst/IO
    V15                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  GPIO_IOBUF[16]_inst/IBUF/O
                         net (fo=1, routed)           0.974     1.310    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[16]
    SLICE_X23Y48         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.831     1.739    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X23Y48         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[16]/C

Slack:                    inf
  Source:                 GPIO[17]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.313ns  (logic 0.330ns (25.112%)  route 0.983ns (74.888%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  GPIO[17] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[17]_inst/IO
    W15                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  GPIO_IOBUF[17]_inst/IBUF/O
                         net (fo=1, routed)           0.983     1.313    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[17]
    SLICE_X22Y48         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.831     1.739    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X22Y48         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[17]/C

Slack:                    inf
  Source:                 GPIO[11]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.322ns  (logic 0.235ns (17.778%)  route 1.087ns (82.222%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  GPIO[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[11]_inst/IO
    F20                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  GPIO_IOBUF[11]_inst/IBUF/O
                         net (fo=1, routed)           1.087     1.322    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[11]
    SLICE_X23Y44         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.830     1.738    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X23Y44         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[11]/C

Slack:                    inf
  Source:                 GPIO[10]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.336ns  (logic 0.235ns (17.618%)  route 1.100ns (82.382%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F19                                               0.000     0.000 r  GPIO[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[10]_inst/IO
    F19                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  GPIO_IOBUF[10]_inst/IBUF/O
                         net (fo=1, routed)           1.100     1.336    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[10]
    SLICE_X23Y44         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.830     1.738    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X23Y44         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[10]/C

Slack:                    inf
  Source:                 GPIO[18]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.371ns  (logic 0.239ns (17.433%)  route 1.132ns (82.567%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  GPIO[18] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[18]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  GPIO_IOBUF[18]_inst/IBUF/O
                         net (fo=1, routed)           1.132     1.371    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[18]
    SLICE_X23Y46         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.830     1.738    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X23Y46         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[18]/C

Slack:                    inf
  Source:                 GPIO[2]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.392ns  (logic 0.236ns (16.969%)  route 1.156ns (83.031%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 r  GPIO[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[2]_inst/IO
    G19                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  GPIO_IOBUF[2]_inst/IBUF/O
                         net (fo=1, routed)           1.156     1.392    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[2]
    SLICE_X19Y39         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.831     1.739    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X19Y39         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[2]/C





