part=xcvu9p-flga2104-2-i

[hls]
clock=5
flow_target=vitis
syn.file=test.cpp
syn.top=top
tb.file=test_tb.cpp
package.output.format=xo
package.output.syn=false

