Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Jun 20 14:57:28 2024
| Host         : o9020-hfd running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -file reports/viv.fsm.rpt
| Design       : studentenleben
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 r_reg[output][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.057ns  (logic 3.244ns (64.144%)  route 1.813ns (35.856%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE                         0.000     0.000 r  r_reg[output][1]/C
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  r_reg[output][1]/Q
                         net (fo=1, routed)           1.813     2.232    output_OBUF[1]
    T13                  OBUF (Prop_obuf_I_O)         2.825     5.057 r  output[1]_INST_0/O
                         net (fo=0)                   0.000     5.057    output[1]
    T13                                                               r  output[1] (OUT)
  -------------------------------------------------------------------    -------------------




