

================================================================
== Vivado HLS Report for 'dateport_C1_conv'
================================================================
* Date:           Tue May 09 23:54:51 2017

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        final_le
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     14.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  522160|  522160|  522160|  522160|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |                      |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |       Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |- L_L_C1_conv_label3  |    4705|    4705|         3|          1|          1|   4704|    yes   |
        |- L_L_C1_conv_label0  |  517452|  517452|        35|         22|          1|  23520|    yes   |
        +----------------------+--------+--------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 22, depth = 35


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 40
* Pipeline: 2
  Pipeline-0: II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1: II = 22, D = 35, States = { 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	40  / (exitcond_flatten8)
	6  / (!exitcond_flatten8)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	5  / true
40 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_41 [1/1] 1.57ns
:0  br label %.preheader11


 <State 2>: 3.75ns
ST_2: indvar_flatten4 [1/1] 0.00ns
.preheader11:0  %indvar_flatten4 = phi i13 [ 0, %0 ], [ %indvar_flatten_next4, %.preheader12.preheader ]

ST_2: i [1/1] 0.00ns
.preheader11:1  %i = phi i3 [ 0, %0 ], [ %i_mid2, %.preheader12.preheader ]

ST_2: indvar_flatten [1/1] 0.00ns
.preheader11:2  %indvar_flatten = phi i10 [ 0, %0 ], [ %indvar_flatten_next, %.preheader12.preheader ]

ST_2: j [1/1] 0.00ns
.preheader11:3  %j = phi i5 [ 0, %0 ], [ %j_mid2, %.preheader12.preheader ]

ST_2: k [1/1] 0.00ns
.preheader11:4  %k = phi i5 [ 0, %0 ], [ %k_2, %.preheader12.preheader ]

ST_2: exitcond_flatten [1/1] 2.18ns
.preheader11:5  %exitcond_flatten = icmp eq i13 %indvar_flatten4, -3488

ST_2: indvar_flatten_next4 [1/1] 1.96ns
.preheader11:6  %indvar_flatten_next4 = add i13 %indvar_flatten4, 1

ST_2: stg_49 [1/1] 1.57ns
.preheader11:7  br i1 %exitcond_flatten, label %.preheader, label %.preheader12.preheader

ST_2: exitcond_flatten9 [1/1] 2.07ns
.preheader12.preheader:2  %exitcond_flatten9 = icmp eq i10 %indvar_flatten, -240

ST_2: indvar_flatten_op [1/1] 1.84ns
.preheader12.preheader:37  %indvar_flatten_op = add i10 %indvar_flatten, 1

ST_2: indvar_flatten_next [1/1] 1.37ns
.preheader12.preheader:38  %indvar_flatten_next = select i1 %exitcond_flatten9, i10 1, i10 %indvar_flatten_op


 <State 3>: 7.74ns
ST_3: j_mid [1/1] 1.37ns
.preheader12.preheader:3  %j_mid = select i1 %exitcond_flatten9, i5 0, i5 %j

ST_3: not_exitcond_flatten [1/1] 1.37ns
.preheader12.preheader:4  %not_exitcond_flatten = xor i1 %exitcond_flatten9, true

ST_3: exitcond [1/1] 1.91ns
.preheader12.preheader:5  %exitcond = icmp eq i5 %k, -4

ST_3: exitcond5_mid [1/1] 1.37ns
.preheader12.preheader:6  %exitcond5_mid = and i1 %exitcond, %not_exitcond_flatten

ST_3: i_s [1/1] 0.80ns
.preheader12.preheader:7  %i_s = add i3 %i, 1

ST_3: i_mid2 [1/1] 1.37ns
.preheader12.preheader:8  %i_mid2 = select i1 %exitcond_flatten9, i3 %i_s, i3 %i

ST_3: j_2 [1/1] 1.72ns
.preheader12.preheader:9  %j_2 = add i5 %j_mid, 1

ST_3: tmp [1/1] 1.37ns
.preheader12.preheader:11  %tmp = or i1 %exitcond5_mid, %exitcond_flatten9

ST_3: k_mid2 [1/1] 1.37ns
.preheader12.preheader:12  %k_mid2 = select i1 %tmp, i5 0, i5 %k

ST_3: j_mid2 [1/1] 1.37ns
.preheader12.preheader:13  %j_mid2 = select i1 %exitcond5_mid, i5 %j_2, i5 %j_mid

ST_3: tmp_14_trn_cast [1/1] 0.00ns
.preheader12.preheader:17  %tmp_14_trn_cast = zext i5 %j_mid2 to i10

ST_3: tmp_316 [1/1] 0.00ns
.preheader12.preheader:18  %tmp_316 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %i_mid2, i5 0)

ST_3: p_shl75_cast [1/1] 0.00ns
.preheader12.preheader:19  %p_shl75_cast = zext i8 %tmp_316 to i9

ST_3: tmp_317 [1/1] 0.00ns
.preheader12.preheader:20  %tmp_317 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_mid2, i2 0)

ST_3: p_shl76_cast [1/1] 0.00ns
.preheader12.preheader:21  %p_shl76_cast = zext i5 %tmp_317 to i9

ST_3: C1_v_addr8 [1/1] 1.72ns
.preheader12.preheader:22  %C1_v_addr8 = sub i9 %p_shl75_cast, %p_shl76_cast

ST_3: C1_v_addr8_cast [1/1] 0.00ns
.preheader12.preheader:23  %C1_v_addr8_cast = sext i9 %C1_v_addr8 to i10

ST_3: C1_v_addr9 [1/1] 1.84ns
.preheader12.preheader:24  %C1_v_addr9 = add i10 %C1_v_addr8_cast, %tmp_14_trn_cast

ST_3: k_2 [1/1] 1.72ns
.preheader12.preheader:36  %k_2 = add i5 %k_mid2, 1


 <State 4>: 6.17ns
ST_4: stg_72 [1/1] 0.00ns
.preheader12.preheader:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @L_L_C1_conv_label3_str)

ST_4: empty [1/1] 0.00ns
.preheader12.preheader:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4704, i64 4704, i64 4704)

ST_4: stg_74 [1/1] 0.00ns
.preheader12.preheader:10  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @L_C1_conv_label3_str)

ST_4: stg_75 [1/1] 0.00ns
.preheader12.preheader:14  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str2) nounwind

ST_4: tmp_69 [1/1] 0.00ns
.preheader12.preheader:15  %tmp_69 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str2)

ST_4: stg_77 [1/1] 0.00ns
.preheader12.preheader:16  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_4: tmp_17_trn [1/1] 0.00ns
.preheader12.preheader:25  %tmp_17_trn = zext i5 %k_mid2 to i32

ST_4: tmp_145 [1/1] 0.00ns
.preheader12.preheader:26  %tmp_145 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %C1_v_addr9, i5 0)

ST_4: p_shl [1/1] 0.00ns
.preheader12.preheader:27  %p_shl = sext i15 %tmp_145 to i32

ST_4: tmp_146 [1/1] 0.00ns
.preheader12.preheader:28  %tmp_146 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %C1_v_addr9, i2 0)

ST_4: p_shl50 [1/1] 0.00ns
.preheader12.preheader:29  %p_shl50 = sext i12 %tmp_146 to i32

ST_4: C1_v_addr4 [1/1] 1.73ns
.preheader12.preheader:30  %C1_v_addr4 = sub i32 %p_shl, %p_shl50

ST_4: C1_v_addr5 [1/1] 1.73ns
.preheader12.preheader:31  %C1_v_addr5 = add i32 %C1_v_addr4, %tmp_17_trn

ST_4: tmp_318 [1/1] 0.00ns
.preheader12.preheader:32  %tmp_318 = zext i32 %C1_v_addr5 to i64

ST_4: C1_v_addr [1/1] 0.00ns
.preheader12.preheader:33  %C1_v_addr = getelementptr [4704 x float]* @C1_v, i64 0, i64 %tmp_318

ST_4: stg_87 [1/1] 2.71ns
.preheader12.preheader:34  store float 0.000000e+00, float* %C1_v_addr, align 4

ST_4: empty_97 [1/1] 0.00ns
.preheader12.preheader:35  %empty_97 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str2, i32 %tmp_69)

ST_4: stg_89 [1/1] 0.00ns
.preheader12.preheader:39  br label %.preheader11


 <State 5>: 7.66ns
ST_5: indvar_flatten5 [1/1] 0.00ns
.preheader:0  %indvar_flatten5 = phi i15 [ %indvar_flatten_next5, %ifFalse ], [ 0, %.preheader11 ]

ST_5: i_1 [1/1] 0.00ns
.preheader:1  %i_1 = phi i3 [ %i_1_mid2, %ifFalse ], [ 0, %.preheader11 ]

ST_5: indvar_flatten6 [1/1] 0.00ns
.preheader:2  %indvar_flatten6 = phi i13 [ %indvar_flatten_next7, %ifFalse ], [ 0, %.preheader11 ]

ST_5: j_1 [1/1] 0.00ns
.preheader:3  %j_1 = phi i5 [ %j_1_mid2, %ifFalse ], [ 0, %.preheader11 ]

ST_5: indvar_flatten7 [1/1] 0.00ns
.preheader:4  %indvar_flatten7 = phi i8 [ %indvar_flatten_next6, %ifFalse ], [ 0, %.preheader11 ]

ST_5: k_1 [1/1] 0.00ns
.preheader:5  %k_1 = phi i5 [ %k_1_mid2, %ifFalse ], [ 0, %.preheader11 ]

ST_5: m [1/1] 0.00ns
.preheader:6  %m = phi i3 [ %m_1, %ifFalse ], [ 0, %.preheader11 ]

ST_5: exitcond_flatten8 [1/1] 2.25ns
.preheader:7  %exitcond_flatten8 = icmp eq i15 %indvar_flatten5, -9248

ST_5: indvar_flatten_next5 [1/1] 1.96ns
.preheader:8  %indvar_flatten_next5 = add i15 %indvar_flatten5, 1

ST_5: stg_99 [1/1] 0.00ns
.preheader:9  br i1 %exitcond_flatten8, label %1, label %.preheader10

ST_5: exitcond_flatten10 [1/1] 2.18ns
.preheader10:2  %exitcond_flatten10 = icmp eq i13 %indvar_flatten6, 3920

ST_5: j_1_mid [1/1] 1.37ns
.preheader10:3  %j_1_mid = select i1 %exitcond_flatten10, i5 0, i5 %j_1

ST_5: not_exitcond_flatten1 [1/1] 1.37ns
.preheader10:4  %not_exitcond_flatten1 = xor i1 %exitcond_flatten10, true

ST_5: exitcond19 [1/1] 1.62ns
.preheader10:5  %exitcond19 = icmp eq i3 %m, -3

ST_5: exitcond1_mid [1/1] 1.37ns
.preheader10:6  %exitcond1_mid = and i1 %exitcond19, %not_exitcond_flatten1

ST_5: exitcond_flatten11 [1/1] 2.00ns
.preheader10:7  %exitcond_flatten11 = icmp eq i8 %indvar_flatten7, -116

ST_5: exitcond_flatten23_mid [1/1] 1.37ns
.preheader10:8  %exitcond_flatten23_mid = and i1 %exitcond_flatten11, %not_exitcond_flatten1

ST_5: tmp_319 [1/1] 1.37ns
.preheader10:14  %tmp_319 = or i1 %exitcond_flatten23_mid, %exitcond_flatten10

ST_5: k_1_mid [1/1] 1.37ns
.preheader10:15  %k_1_mid = select i1 %tmp_319, i5 0, i5 %k_1

ST_5: exitcond_flatten23_not [1/1] 1.37ns
.preheader10:16  %exitcond_flatten23_not = xor i1 %exitcond_flatten11, true

ST_5: not_exitcond_flatten23_mid [1/1] 1.37ns
.preheader10:17  %not_exitcond_flatten23_mid = or i1 %exitcond_flatten10, %exitcond_flatten23_not

ST_5: exitcond1_mid3 [1/1] 1.37ns
.preheader10:18  %exitcond1_mid3 = and i1 %exitcond1_mid, %not_exitcond_flatten23_mid

ST_5: indvar_flatten21_op [1/1] 1.72ns
ifFalse:0  %indvar_flatten21_op = add i8 %indvar_flatten7, 1

ST_5: indvar_flatten_next6 [1/1] 1.37ns
ifFalse:1  %indvar_flatten_next6 = select i1 %tmp_319, i8 1, i8 %indvar_flatten21_op

ST_5: indvar_flatten33_op [1/1] 1.96ns
ifFalse:2  %indvar_flatten33_op = add i13 %indvar_flatten6, 1

ST_5: indvar_flatten_next7 [1/1] 1.37ns
ifFalse:3  %indvar_flatten_next7 = select i1 %exitcond_flatten10, i13 1, i13 %indvar_flatten33_op

ST_5: stg_116 [1/1] 0.00ns
ifFalse:4  br label %.preheader


 <State 6>: 8.54ns
ST_6: i_10 [1/1] 0.80ns
.preheader10:9  %i_10 = add i3 %i_1, 1

ST_6: i_1_mid2 [1/1] 1.37ns
.preheader10:10  %i_1_mid2 = select i1 %exitcond_flatten10, i3 %i_10, i3 %i_1

ST_6: j_3 [1/1] 1.72ns
.preheader10:12  %j_3 = add i5 %j_1_mid, 1

ST_6: j_1_mid2 [1/1] 1.37ns
.preheader10:19  %j_1_mid2 = select i1 %exitcond_flatten23_mid, i5 %j_3, i5 %j_1_mid

ST_6: k_3 [1/1] 1.72ns
.preheader10:20  %k_3 = add i5 %k_1_mid, 1

ST_6: tmp_320 [1/1] 1.37ns
.preheader10:22  %tmp_320 = or i1 %exitcond1_mid3, %exitcond_flatten23_mid

ST_6: tmp_147 [1/1] 1.37ns
.preheader10:23  %tmp_147 = or i1 %tmp_320, %exitcond_flatten10

ST_6: m_mid2 [1/1] 1.37ns
.preheader10:24  %m_mid2 = select i1 %tmp_147, i3 0, i3 %m

ST_6: k_1_mid2 [1/1] 1.37ns
.preheader10:25  %k_1_mid2 = select i1 %exitcond1_mid3, i5 %k_3, i5 %k_1_mid

ST_6: tmp_27_1 [1/1] 1.72ns
.preheader10:26  %tmp_27_1 = add i5 %k_1_mid2, 1

ST_6: tmp_21_cast1 [1/1] 0.00ns
.preheader10:34  %tmp_21_cast1 = zext i3 %m_mid2 to i5

ST_6: tmp_22 [1/1] 1.72ns
.preheader10:35  %tmp_22 = add i5 %tmp_21_cast1, %j_1_mid2

ST_6: tmp_24 [1/1] 0.80ns
.preheader10:36  %tmp_24 = sub i3 -4, %m_mid2

ST_6: tmp_trn_cast [1/1] 0.00ns
.preheader10:37  %tmp_trn_cast = zext i3 %i_1_mid2 to i6

ST_6: tmp_322 [1/1] 0.00ns
.preheader10:41  %tmp_322 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_1_mid2, i2 0)

ST_6: p_shl82_cast1 [1/1] 0.00ns
.preheader10:42  %p_shl82_cast1 = zext i5 %tmp_322 to i6

ST_6: tmp_324 [1/1] 0.00ns
.preheader10:57  %tmp_324 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_22, i5 %k_1_mid2)

ST_6: tmp_325 [1/1] 0.00ns
.preheader10:58  %tmp_325 = zext i10 %tmp_324 to i64

ST_6: inputimg_addr [1/1] 0.00ns
.preheader10:59  %inputimg_addr = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_325

ST_6: inputimg_load [2/2] 2.71ns
.preheader10:60  %inputimg_load = load float* %inputimg_addr, align 4

ST_6: tmp_25_trn_cast [1/1] 0.00ns
.preheader10:61  %tmp_25_trn_cast = zext i3 %tmp_24 to i6

ST_6: C1_mapData_addr5 [1/1] 1.31ns
.preheader10:62  %C1_mapData_addr5 = add i6 %tmp_trn_cast, %p_shl82_cast1

ST_6: C1_mapData_addr6 [1/1] 1.31ns
.preheader10:63  %C1_mapData_addr6 = add i6 %C1_mapData_addr5, %tmp_25_trn_cast

ST_6: tmp_327 [1/1] 0.00ns
.preheader10:74  %tmp_327 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_22, i5 %tmp_27_1)

ST_6: tmp_328 [1/1] 0.00ns
.preheader10:75  %tmp_328 = zext i10 %tmp_327 to i64

ST_6: inputimg_addr_28 [1/1] 0.00ns
.preheader10:76  %inputimg_addr_28 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_328

ST_6: inputimg_load_1 [2/2] 2.71ns
.preheader10:77  %inputimg_load_1 = load float* %inputimg_addr_28, align 4

ST_6: m_1 [1/1] 0.80ns
.preheader10:115  %m_1 = add i3 %m_mid2, 1

ST_6: ifzero [1/1] 1.62ns
.preheader10:116  %ifzero = icmp eq i3 %m_1, -3

ST_6: stg_146 [1/1] 0.00ns
.preheader10:117  br i1 %ifzero, label %ifTrue, label %ifFalse


 <State 7>: 6.27ns
ST_7: tmp_27_2 [1/1] 1.72ns
.preheader10:27  %tmp_27_2 = add i5 %k_1_mid2, 2

ST_7: tmp_27_3 [1/1] 1.72ns
.preheader10:28  %tmp_27_3 = add i5 %k_1_mid2, 3

ST_7: inputimg_load [1/2] 2.71ns
.preheader10:60  %inputimg_load = load float* %inputimg_addr, align 4

ST_7: C1_mapData_addr6_cast [1/1] 0.00ns
.preheader10:64  %C1_mapData_addr6_cast = zext i6 %C1_mapData_addr6 to i32

ST_7: tmp_150 [1/1] 0.00ns
.preheader10:65  %tmp_150 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %C1_mapData_addr6, i2 0)

ST_7: p_shl53 [1/1] 0.00ns
.preheader10:66  %p_shl53 = zext i8 %tmp_150 to i32

ST_7: C1_mapData_addr7 [1/1] 1.72ns
.preheader10:67  %C1_mapData_addr7 = add i32 %C1_mapData_addr6_cast, %p_shl53

ST_7: C1_mapData_addr8 [1/1] 1.84ns
.preheader10:68  %C1_mapData_addr8 = add i32 %C1_mapData_addr7, 4

ST_7: tmp_326 [1/1] 0.00ns
.preheader10:69  %tmp_326 = zext i32 %C1_mapData_addr8 to i64

ST_7: C1_mapData_addr [1/1] 0.00ns
.preheader10:70  %C1_mapData_addr = getelementptr [150 x float]* @C1_mapData, i64 0, i64 %tmp_326

ST_7: C1_mapData_load [2/2] 2.71ns
.preheader10:71  %C1_mapData_load = load float* %C1_mapData_addr, align 4

ST_7: inputimg_load_1 [1/2] 2.71ns
.preheader10:77  %inputimg_load_1 = load float* %inputimg_addr_28, align 4

ST_7: C1_mapData_addr9 [1/1] 1.84ns
.preheader10:78  %C1_mapData_addr9 = add i32 %C1_mapData_addr7, 3

ST_7: tmp_329 [1/1] 0.00ns
.preheader10:79  %tmp_329 = zext i32 %C1_mapData_addr9 to i64

ST_7: C1_mapData_addr_1 [1/1] 0.00ns
.preheader10:80  %C1_mapData_addr_1 = getelementptr [150 x float]* @C1_mapData, i64 0, i64 %tmp_329

ST_7: C1_mapData_load_1 [2/2] 2.71ns
.preheader10:81  %C1_mapData_load_1 = load float* %C1_mapData_addr_1, align 4

ST_7: tmp_330 [1/1] 0.00ns
.preheader10:84  %tmp_330 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_22, i5 %tmp_27_2)

ST_7: tmp_331 [1/1] 0.00ns
.preheader10:85  %tmp_331 = zext i10 %tmp_330 to i64

ST_7: inputimg_addr_29 [1/1] 0.00ns
.preheader10:86  %inputimg_addr_29 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_331

ST_7: inputimg_load_2 [2/2] 2.71ns
.preheader10:87  %inputimg_load_2 = load float* %inputimg_addr_29, align 4

ST_7: tmp_333 [1/1] 0.00ns
.preheader10:94  %tmp_333 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_22, i5 %tmp_27_3)

ST_7: tmp_334 [1/1] 0.00ns
.preheader10:95  %tmp_334 = zext i10 %tmp_333 to i64

ST_7: inputimg_addr_30 [1/1] 0.00ns
.preheader10:96  %inputimg_addr_30 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_334

ST_7: inputimg_load_3 [2/2] 2.71ns
.preheader10:97  %inputimg_load_3 = load float* %inputimg_addr_30, align 4


 <State 8>: 8.41ns
ST_8: tmp_27_4 [1/1] 1.72ns
.preheader10:29  %tmp_27_4 = add i5 %k_1_mid2, 4

ST_8: C1_mapData_load [1/2] 2.71ns
.preheader10:71  %C1_mapData_load = load float* %C1_mapData_addr, align 4

ST_8: tmp_31 [4/4] 5.70ns
.preheader10:72  %tmp_31 = fmul float %inputimg_load, %C1_mapData_load

ST_8: C1_mapData_load_1 [1/2] 2.71ns
.preheader10:81  %C1_mapData_load_1 = load float* %C1_mapData_addr_1, align 4

ST_8: inputimg_load_2 [1/2] 2.71ns
.preheader10:87  %inputimg_load_2 = load float* %inputimg_addr_29, align 4

ST_8: C1_mapData_addr2 [1/1] 1.84ns
.preheader10:88  %C1_mapData_addr2 = add i32 %C1_mapData_addr7, 2

ST_8: tmp_332 [1/1] 0.00ns
.preheader10:89  %tmp_332 = zext i32 %C1_mapData_addr2 to i64

ST_8: C1_mapData_addr_2 [1/1] 0.00ns
.preheader10:90  %C1_mapData_addr_2 = getelementptr [150 x float]* @C1_mapData, i64 0, i64 %tmp_332

ST_8: C1_mapData_load_2 [2/2] 2.71ns
.preheader10:91  %C1_mapData_load_2 = load float* %C1_mapData_addr_2, align 4

ST_8: inputimg_load_3 [1/2] 2.71ns
.preheader10:97  %inputimg_load_3 = load float* %inputimg_addr_30, align 4

ST_8: C1_mapData_addr3 [1/1] 1.84ns
.preheader10:98  %C1_mapData_addr3 = add i32 %C1_mapData_addr7, 1

ST_8: tmp_335 [1/1] 0.00ns
.preheader10:99  %tmp_335 = zext i32 %C1_mapData_addr3 to i64

ST_8: C1_mapData_addr_3 [1/1] 0.00ns
.preheader10:100  %C1_mapData_addr_3 = getelementptr [150 x float]* @C1_mapData, i64 0, i64 %tmp_335

ST_8: C1_mapData_load_3 [2/2] 2.71ns
.preheader10:101  %C1_mapData_load_3 = load float* %C1_mapData_addr_3, align 4

ST_8: tmp_336 [1/1] 0.00ns
.preheader10:104  %tmp_336 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_22, i5 %tmp_27_4)

ST_8: tmp_337 [1/1] 0.00ns
.preheader10:105  %tmp_337 = zext i10 %tmp_336 to i64

ST_8: inputimg_addr_31 [1/1] 0.00ns
.preheader10:106  %inputimg_addr_31 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_337

ST_8: inputimg_load_4 [2/2] 2.71ns
.preheader10:107  %inputimg_load_4 = load float* %inputimg_addr_31, align 4


 <State 9>: 5.70ns
ST_9: tmp_31 [3/4] 5.70ns
.preheader10:72  %tmp_31 = fmul float %inputimg_load, %C1_mapData_load

ST_9: tmp_31_1 [4/4] 5.70ns
.preheader10:82  %tmp_31_1 = fmul float %inputimg_load_1, %C1_mapData_load_1

ST_9: C1_mapData_load_2 [1/2] 2.71ns
.preheader10:91  %C1_mapData_load_2 = load float* %C1_mapData_addr_2, align 4

ST_9: C1_mapData_load_3 [1/2] 2.71ns
.preheader10:101  %C1_mapData_load_3 = load float* %C1_mapData_addr_3, align 4

ST_9: inputimg_load_4 [1/2] 2.71ns
.preheader10:107  %inputimg_load_4 = load float* %inputimg_addr_31, align 4

ST_9: tmp_338 [1/1] 0.00ns
.preheader10:108  %tmp_338 = zext i32 %C1_mapData_addr7 to i64

ST_9: C1_mapData_addr_4 [1/1] 0.00ns
.preheader10:109  %C1_mapData_addr_4 = getelementptr [150 x float]* @C1_mapData, i64 0, i64 %tmp_338

ST_9: C1_mapData_load_4 [2/2] 2.71ns
.preheader10:110  %C1_mapData_load_4 = load float* %C1_mapData_addr_4, align 4


 <State 10>: 5.70ns
ST_10: tmp_15_trn_cast [1/1] 0.00ns
.preheader10:38  %tmp_15_trn_cast = zext i5 %j_1_mid2 to i10

ST_10: tmp_321 [1/1] 0.00ns
.preheader10:39  %tmp_321 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %i_1_mid2, i5 0)

ST_10: p_shl81_cast [1/1] 0.00ns
.preheader10:40  %p_shl81_cast = zext i8 %tmp_321 to i9

ST_10: p_shl82_cast [1/1] 0.00ns
.preheader10:43  %p_shl82_cast = zext i5 %tmp_322 to i9

ST_10: C1_v_addr6 [1/1] 1.72ns
.preheader10:44  %C1_v_addr6 = sub i9 %p_shl81_cast, %p_shl82_cast

ST_10: C1_v_addr12_cast [1/1] 0.00ns
.preheader10:45  %C1_v_addr12_cast = sext i9 %C1_v_addr6 to i10

ST_10: C1_v_addr7 [1/1] 1.84ns
.preheader10:46  %C1_v_addr7 = add i10 %C1_v_addr12_cast, %tmp_15_trn_cast

ST_10: tmp_31 [2/4] 5.70ns
.preheader10:72  %tmp_31 = fmul float %inputimg_load, %C1_mapData_load

ST_10: tmp_31_1 [3/4] 5.70ns
.preheader10:82  %tmp_31_1 = fmul float %inputimg_load_1, %C1_mapData_load_1

ST_10: tmp_31_2 [4/4] 5.70ns
.preheader10:92  %tmp_31_2 = fmul float %inputimg_load_2, %C1_mapData_load_2

ST_10: C1_mapData_load_4 [1/2] 2.71ns
.preheader10:110  %C1_mapData_load_4 = load float* %C1_mapData_addr_4, align 4


 <State 11>: 6.17ns
ST_11: tmp_18_trn [1/1] 0.00ns
.preheader10:47  %tmp_18_trn = zext i5 %k_1_mid2 to i32

ST_11: tmp_148 [1/1] 0.00ns
.preheader10:48  %tmp_148 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %C1_v_addr7, i5 0)

ST_11: p_shl51 [1/1] 0.00ns
.preheader10:49  %p_shl51 = sext i15 %tmp_148 to i32

ST_11: tmp_149 [1/1] 0.00ns
.preheader10:50  %tmp_149 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %C1_v_addr7, i2 0)

ST_11: p_shl52 [1/1] 0.00ns
.preheader10:51  %p_shl52 = sext i12 %tmp_149 to i32

ST_11: C1_v_addr10 [1/1] 1.73ns
.preheader10:52  %C1_v_addr10 = sub i32 %p_shl51, %p_shl52

ST_11: C1_v_addr11 [1/1] 1.73ns
.preheader10:53  %C1_v_addr11 = add i32 %C1_v_addr10, %tmp_18_trn

ST_11: tmp_323 [1/1] 0.00ns
.preheader10:54  %tmp_323 = zext i32 %C1_v_addr11 to i64

ST_11: C1_v_addr_12 [1/1] 0.00ns
.preheader10:55  %C1_v_addr_12 = getelementptr [4704 x float]* @C1_v, i64 0, i64 %tmp_323

ST_11: C1_v_load [2/2] 2.71ns
.preheader10:56  %C1_v_load = load float* %C1_v_addr_12, align 4

ST_11: tmp_31 [1/4] 5.70ns
.preheader10:72  %tmp_31 = fmul float %inputimg_load, %C1_mapData_load

ST_11: tmp_31_1 [2/4] 5.70ns
.preheader10:82  %tmp_31_1 = fmul float %inputimg_load_1, %C1_mapData_load_1

ST_11: tmp_31_2 [3/4] 5.70ns
.preheader10:92  %tmp_31_2 = fmul float %inputimg_load_2, %C1_mapData_load_2

ST_11: tmp_31_3 [4/4] 5.70ns
.preheader10:102  %tmp_31_3 = fmul float %inputimg_load_3, %C1_mapData_load_3


 <State 12>: 9.97ns
ST_12: C1_v_load [1/2] 2.71ns
.preheader10:56  %C1_v_load = load float* %C1_v_addr_12, align 4

ST_12: tmp_32 [5/5] 7.26ns
.preheader10:73  %tmp_32 = fadd float %C1_v_load, %tmp_31

ST_12: tmp_31_1 [1/4] 5.70ns
.preheader10:82  %tmp_31_1 = fmul float %inputimg_load_1, %C1_mapData_load_1

ST_12: tmp_31_2 [2/4] 5.70ns
.preheader10:92  %tmp_31_2 = fmul float %inputimg_load_2, %C1_mapData_load_2

ST_12: tmp_31_3 [3/4] 5.70ns
.preheader10:102  %tmp_31_3 = fmul float %inputimg_load_3, %C1_mapData_load_3

ST_12: tmp_31_4 [4/4] 5.70ns
.preheader10:111  %tmp_31_4 = fmul float %inputimg_load_4, %C1_mapData_load_4


 <State 13>: 7.26ns
ST_13: tmp_32 [4/5] 7.26ns
.preheader10:73  %tmp_32 = fadd float %C1_v_load, %tmp_31

ST_13: tmp_31_2 [1/4] 5.70ns
.preheader10:92  %tmp_31_2 = fmul float %inputimg_load_2, %C1_mapData_load_2

ST_13: tmp_31_3 [2/4] 5.70ns
.preheader10:102  %tmp_31_3 = fmul float %inputimg_load_3, %C1_mapData_load_3

ST_13: tmp_31_4 [3/4] 5.70ns
.preheader10:111  %tmp_31_4 = fmul float %inputimg_load_4, %C1_mapData_load_4


 <State 14>: 7.26ns
ST_14: tmp_32 [3/5] 7.26ns
.preheader10:73  %tmp_32 = fadd float %C1_v_load, %tmp_31

ST_14: tmp_31_3 [1/4] 5.70ns
.preheader10:102  %tmp_31_3 = fmul float %inputimg_load_3, %C1_mapData_load_3

ST_14: tmp_31_4 [2/4] 5.70ns
.preheader10:111  %tmp_31_4 = fmul float %inputimg_load_4, %C1_mapData_load_4


 <State 15>: 7.26ns
ST_15: tmp_32 [2/5] 7.26ns
.preheader10:73  %tmp_32 = fadd float %C1_v_load, %tmp_31

ST_15: tmp_31_4 [1/4] 5.70ns
.preheader10:111  %tmp_31_4 = fmul float %inputimg_load_4, %C1_mapData_load_4


 <State 16>: 14.51ns
ST_16: tmp_32 [1/5] 7.26ns
.preheader10:73  %tmp_32 = fadd float %C1_v_load, %tmp_31

ST_16: tmp_32_1 [5/5] 7.26ns
.preheader10:83  %tmp_32_1 = fadd float %tmp_32, %tmp_31_1


 <State 17>: 7.26ns
ST_17: tmp_32_1 [4/5] 7.26ns
.preheader10:83  %tmp_32_1 = fadd float %tmp_32, %tmp_31_1


 <State 18>: 7.26ns
ST_18: tmp_32_1 [3/5] 7.26ns
.preheader10:83  %tmp_32_1 = fadd float %tmp_32, %tmp_31_1


 <State 19>: 7.26ns
ST_19: tmp_32_1 [2/5] 7.26ns
.preheader10:83  %tmp_32_1 = fadd float %tmp_32, %tmp_31_1


 <State 20>: 14.51ns
ST_20: tmp_32_1 [1/5] 7.26ns
.preheader10:83  %tmp_32_1 = fadd float %tmp_32, %tmp_31_1

ST_20: tmp_32_2 [5/5] 7.26ns
.preheader10:93  %tmp_32_2 = fadd float %tmp_32_1, %tmp_31_2


 <State 21>: 7.26ns
ST_21: tmp_32_2 [4/5] 7.26ns
.preheader10:93  %tmp_32_2 = fadd float %tmp_32_1, %tmp_31_2


 <State 22>: 7.26ns
ST_22: tmp_32_2 [3/5] 7.26ns
.preheader10:93  %tmp_32_2 = fadd float %tmp_32_1, %tmp_31_2


 <State 23>: 7.26ns
ST_23: tmp_32_2 [2/5] 7.26ns
.preheader10:93  %tmp_32_2 = fadd float %tmp_32_1, %tmp_31_2


 <State 24>: 14.51ns
ST_24: tmp_32_2 [1/5] 7.26ns
.preheader10:93  %tmp_32_2 = fadd float %tmp_32_1, %tmp_31_2

ST_24: tmp_32_3 [5/5] 7.26ns
.preheader10:103  %tmp_32_3 = fadd float %tmp_32_2, %tmp_31_3


 <State 25>: 7.26ns
ST_25: tmp_32_3 [4/5] 7.26ns
.preheader10:103  %tmp_32_3 = fadd float %tmp_32_2, %tmp_31_3


 <State 26>: 7.26ns
ST_26: tmp_32_3 [3/5] 7.26ns
.preheader10:103  %tmp_32_3 = fadd float %tmp_32_2, %tmp_31_3


 <State 27>: 7.26ns
ST_27: tmp_32_3 [2/5] 7.26ns
.preheader10:103  %tmp_32_3 = fadd float %tmp_32_2, %tmp_31_3


 <State 28>: 14.51ns
ST_28: tmp_32_3 [1/5] 7.26ns
.preheader10:103  %tmp_32_3 = fadd float %tmp_32_2, %tmp_31_3

ST_28: tmp_32_4 [5/5] 7.26ns
.preheader10:112  %tmp_32_4 = fadd float %tmp_32_3, %tmp_31_4


 <State 29>: 7.26ns
ST_29: tmp_32_4 [4/5] 7.26ns
.preheader10:112  %tmp_32_4 = fadd float %tmp_32_3, %tmp_31_4


 <State 30>: 7.26ns
ST_30: tmp_32_4 [3/5] 7.26ns
.preheader10:112  %tmp_32_4 = fadd float %tmp_32_3, %tmp_31_4


 <State 31>: 7.26ns
ST_31: tmp_s [1/1] 0.00ns
.preheader10:11  %tmp_s = zext i3 %i_1_mid2 to i64

ST_31: tmp_32_4 [2/5] 7.26ns
.preheader10:112  %tmp_32_4 = fadd float %tmp_32_3, %tmp_31_4

ST_31: C1_bias_addr [1/1] 0.00ns
ifTrue:0  %C1_bias_addr = getelementptr [6 x float]* @C1_bias, i64 0, i64 %tmp_s

ST_31: C1_bias_load [2/2] 2.39ns
ifTrue:1  %C1_bias_load = load float* %C1_bias_addr, align 4


 <State 32>: 9.97ns
ST_32: tmp_32_4 [1/5] 7.26ns
.preheader10:112  %tmp_32_4 = fadd float %tmp_32_3, %tmp_31_4

ST_32: stg_261 [1/1] 2.71ns
.preheader10:113  store float %tmp_32_4, float* %C1_v_addr_12, align 4

ST_32: C1_bias_load [1/2] 2.39ns
ifTrue:1  %C1_bias_load = load float* %C1_bias_addr, align 4


 <State 33>: 7.26ns
ST_33: temp [5/5] 7.26ns
ifTrue:2  %temp = fadd float %tmp_32_4, %C1_bias_load


 <State 34>: 7.26ns
ST_34: temp [4/5] 7.26ns
ifTrue:2  %temp = fadd float %tmp_32_4, %C1_bias_load


 <State 35>: 7.26ns
ST_35: temp [3/5] 7.26ns
ifTrue:2  %temp = fadd float %tmp_32_4, %C1_bias_load


 <State 36>: 7.26ns
ST_36: temp [2/5] 7.26ns
ifTrue:2  %temp = fadd float %tmp_32_4, %C1_bias_load


 <State 37>: 7.26ns
ST_37: temp [1/5] 7.26ns
ifTrue:2  %temp = fadd float %tmp_32_4, %C1_bias_load


 <State 38>: 8.16ns
ST_38: temp_to_int [1/1] 0.00ns
ifTrue:3  %temp_to_int = bitcast float %temp to i32

ST_38: tmp_80 [1/1] 0.00ns
ifTrue:4  %tmp_80 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_to_int, i32 23, i32 30)

ST_38: tmp_151 [1/1] 0.00ns
ifTrue:5  %tmp_151 = trunc i32 %temp_to_int to i23

ST_38: notlhs [1/1] 2.00ns
ifTrue:6  %notlhs = icmp ne i8 %tmp_80, -1

ST_38: notrhs [1/1] 2.39ns
ifTrue:7  %notrhs = icmp eq i23 %tmp_151, 0

ST_38: tmp_82 [1/1] 1.37ns
ifTrue:8  %tmp_82 = or i1 %notrhs, %notlhs

ST_38: tmp_83 [1/1] 6.79ns
ifTrue:9  %tmp_83 = fcmp ogt float %temp, 0.000000e+00

ST_38: tmp_84 [1/1] 1.37ns
ifTrue:10  %tmp_84 = and i1 %tmp_82, %tmp_83


 <State 39>: 4.08ns
ST_39: stg_276 [1/1] 0.00ns
.preheader10:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @L_L_C1_conv_label0_str)

ST_39: empty_98 [1/1] 0.00ns
.preheader10:1  %empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 23520, i64 23520, i64 23520)

ST_39: stg_278 [1/1] 0.00ns
.preheader10:13  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @L_L_C1_conv_label0_str)

ST_39: stg_279 [1/1] 0.00ns
.preheader10:21  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @L_C1_conv_label0_str)

ST_39: stg_280 [1/1] 0.00ns
.preheader10:30  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str3) nounwind

ST_39: tmp_70 [1/1] 0.00ns
.preheader10:31  %tmp_70 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str3)

ST_39: stg_282 [1/1] 0.00ns
.preheader10:32  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_39: stg_283 [1/1] 0.00ns
.preheader10:33  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_39: empty_99 [1/1] 0.00ns
.preheader10:114  %empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str3, i32 %tmp_70)

ST_39: temp_9 [1/1] 1.37ns
ifTrue:11  %temp_9 = select i1 %tmp_84, float %temp, float 0.000000e+00

ST_39: C1_y_addr [1/1] 0.00ns
ifTrue:12  %C1_y_addr = getelementptr [4704 x float]* @C1_y, i64 0, i64 %tmp_323

ST_39: stg_287 [1/1] 2.71ns
ifTrue:13  store float %temp_9, float* %C1_y_addr, align 4

ST_39: stg_288 [1/1] 0.00ns
ifTrue:14  br label %ifFalse


 <State 40>: 0.00ns
ST_40: stg_289 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
