<profile>

<section name = "Vitis HLS Report for 'systolic_array_kernel'" level="0">
<item name = "Date">Thu Feb 12 07:52:11 2026
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">sys_component</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">272, 272, 2.720 us, 2.720 us, 273, 273, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_systolic_array_kernel_Pipeline_CYCLE_fu_358">systolic_array_kernel_Pipeline_CYCLE, 196, 196, 1.960 us, 1.960 us, 184, 184, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_systolic_array_kernel_Pipeline_EXTRACT_I_EXTRACT_J_fu_434">systolic_array_kernel_Pipeline_EXTRACT_I_EXTRACT_J, 68, 68, 0.680 us, 0.680 us, 65, 65, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>
</profile>
