------------------------------------------------------------
Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 1100mV 100C Model Setup 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 1.574
TNS   : 0.000

Type  : Slow 1100mV 100C Model Setup 'u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 3.330
TNS   : 0.000

Type  : Slow 1100mV 100C Model Setup 'FPGA_CLK1_50'
Slack : 6.791
TNS   : 0.000

Type  : Slow 1100mV 100C Model Setup 'altera_reserved_tck'
Slack : 9.588
TNS   : 0.000

Type  : Slow 1100mV 100C Model Setup 'u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 94.821
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.164
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'FPGA_CLK1_50'
Slack : 0.281
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'altera_reserved_tck'
Slack : 0.323
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.338
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.417
TNS   : 0.000

Type  : Slow 1100mV 100C Model Recovery 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.040
TNS   : 0.000

Type  : Slow 1100mV 100C Model Recovery 'FPGA_CLK1_50'
Slack : 12.875
TNS   : 0.000

Type  : Slow 1100mV 100C Model Recovery 'altera_reserved_tck'
Slack : 17.506
TNS   : 0.000

Type  : Slow 1100mV 100C Model Removal 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.562
TNS   : 0.000

Type  : Slow 1100mV 100C Model Removal 'FPGA_CLK1_50'
Slack : 0.896
TNS   : 0.000

Type  : Slow 1100mV 100C Model Removal 'altera_reserved_tck'
Slack : 0.975
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.523
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.540
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'u0|pll_sys|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.666
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.837
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 18.669
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 49.270
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 499.266
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 1.573
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 2.929
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'FPGA_CLK1_50'
Slack : 6.985
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'altera_reserved_tck'
Slack : 9.721
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 94.972
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.216
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'FPGA_CLK1_50'
Slack : 0.269
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.326
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'altera_reserved_tck'
Slack : 0.339
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.441
TNS   : 0.000

Type  : Slow 1100mV -40C Model Recovery 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.130
TNS   : 0.000

Type  : Slow 1100mV -40C Model Recovery 'FPGA_CLK1_50'
Slack : 13.317
TNS   : 0.000

Type  : Slow 1100mV -40C Model Recovery 'altera_reserved_tck'
Slack : 17.742
TNS   : 0.000

Type  : Slow 1100mV -40C Model Removal 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.590
TNS   : 0.000

Type  : Slow 1100mV -40C Model Removal 'FPGA_CLK1_50'
Slack : 0.774
TNS   : 0.000

Type  : Slow 1100mV -40C Model Removal 'altera_reserved_tck'
Slack : 0.881
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.525
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.546
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'u0|pll_sys|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.666
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.791
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 18.660
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 49.194
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 499.189
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 2.113
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 10.512
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'FPGA_CLK1_50'
Slack : 11.309
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'altera_reserved_tck'
Slack : 12.295
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 97.216
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.083
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'altera_reserved_tck'
Slack : 0.114
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'FPGA_CLK1_50'
Slack : 0.150
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.178
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.180
TNS   : 0.000

Type  : Fast 1100mV 100C Model Recovery 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.731
TNS   : 0.000

Type  : Fast 1100mV 100C Model Recovery 'FPGA_CLK1_50'
Slack : 15.299
TNS   : 0.000

Type  : Fast 1100mV 100C Model Recovery 'altera_reserved_tck'
Slack : 18.976
TNS   : 0.000

Type  : Fast 1100mV 100C Model Removal 'altera_reserved_tck'
Slack : 0.393
TNS   : 0.000

Type  : Fast 1100mV 100C Model Removal 'FPGA_CLK1_50'
Slack : 0.449
TNS   : 0.000

Type  : Fast 1100mV 100C Model Removal 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.497
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.883
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.891
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'u0|pll_sys|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.666
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.504
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 18.656
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 49.554
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 499.552
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 2.113
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 12.521
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'altera_reserved_tck'
Slack : 12.676
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'FPGA_CLK1_50'
Slack : 12.988
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 97.658
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.076
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'altera_reserved_tck'
Slack : 0.098
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'FPGA_CLK1_50'
Slack : 0.128
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.161
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.163
TNS   : 0.000

Type  : Fast 1100mV -40C Model Recovery 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.843
TNS   : 0.000

Type  : Fast 1100mV -40C Model Recovery 'FPGA_CLK1_50'
Slack : 16.246
TNS   : 0.000

Type  : Fast 1100mV -40C Model Recovery 'altera_reserved_tck'
Slack : 19.312
TNS   : 0.000

Type  : Fast 1100mV -40C Model Removal 'altera_reserved_tck'
Slack : 0.312
TNS   : 0.000

Type  : Fast 1100mV -40C Model Removal 'FPGA_CLK1_50'
Slack : 0.379
TNS   : 0.000

Type  : Fast 1100mV -40C Model Removal 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.463
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.887
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.895
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'u0|pll_sys|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.666
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.425
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 18.651
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 49.545
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 499.542
TNS   : 0.000

------------------------------------------------------------
Info: see the "DDR report" for DDR timing results
------------------------------------------------------------
------------------------------------------------------------
