
"C:/Radiant/tcltk/windows/bin/tclsh" "OpenHT_impl_1_synthesize.tcl"

cpe -f OpenHT_impl_1.cprj pll_osc.cprj pll_samp.cprj ddr_rx.cprj ddr_tx.cprj fifo.cprj -a LIFCL -o OpenHT_impl_1_cpe.ldc
Top module name (Verilog): pll_osc
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/pll_osc/rtl/pll_osc.v(11): compiling module pll_osc. VERI-1018
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/pll_osc/rtl/pll_osc.v(200): compiling module pll_osc_ipgen_lscc_pll(FVCO=1216.0,CLKI_FREQ=26.0,CLKOP_FREQ_ACTUAL=152.0,CLKOS_FREQ_ACTUAL=64.0,CLKOS2_FREQ_ACTUAL=38.0,CLKOS_EN=1,CLKOS2_EN=1,FRAC_N_EN=1,PLL_RST=1,LOCK_EN=1,FBK_MODE=&quot;INTCLKOP&quot;,FBCLK_DIVIDER_ACTUAL_STR=&quot;46&quot;,DIVOP_ACTUAL_STR=&quot;7&quot;,DIVOS_ACTUAL_STR=&quot;18&quot;,DIVOS2_ACTUAL_STR=&quot;31&quot;,DIVOS3_ACTUAL_STR=&quot;7&quot;,DIVOS4_ACTU   ....   001001111000&quot;,DELA=&quot;7&quot;,DELB=&quot;18&quot;,DELC=&quot;31&quot;,DELD=&quot;7&quot;,DELE=&quot;7&quot;,DELF=&quot;7&quot;,IPI_CMP=&quot;0b1100&quot;,CSET=&quot;8P&quot;,CRIPPLE=&quot;1P&quot;,IPP_CTRL=&quot;0b0110&quot;,BW_CTL_BIAS=&quot;0b1111&quot;,V2I_PP_RES=&quot;9K&quot;). VERI-1018
INFO - C:/Radiant/ispfpga/../cae_library/synthesis/verilog/lifcl.v(10022): compiling module PLL(BW_CTL_BIAS=&quot;0b1111&quot;,CRIPPLE=&quot;1P&quot;,CSET=&quot;8P&quot;,DELA=&quot;7&quot;,DELB=&quot;18&quot;,DELC=&quot;31&quot;,DELD=&quot;7&quot;,DELE=&quot;7&quot;,DELF=&quot;7&quot;,DIVA=&quot;7&quot;,DIVB=&quot;18&quot;,DIVC=&quot;31&quot;,DIVD=&quot;7&quot;,DIVE=&quot;7&quot;,DIVF=&quot;7&quot;,ENCLK_CLKOP=&quot;ENABLED&quot;,ENCLK_CLKOS=&quot;ENABLED&quot;,ENCLK_CLKOS2=&quot;ENABLED&quot;,V2I_1V_EN=&quot;ENABLED&quot;,FBK_MASK=&quot;0b00010000&quot;,FBK_MMD_DIG=&quot;46&quot;,FBK_MMD_PULS_CTL=&quot;0b0110&quot;,IPI_CMP=&quot;0b11   ....   I_KVCO_SEL=&quot;60&quot;,V2I_PP_ICTRL=&quot;0b11111&quot;,V2I_PP_RES=&quot;9K&quot;,DIV_DEL=72&apos;b01100000110001000110000001100000011000000110000001100010011000100110001,SIM_FLOAT_PRECISION=&quot;0.1&quot;). VERI-1018
Last elaborated design is pll_osc()
Source compile complete.
SDC Initialization for pll_osc finished.
SDC Distribution for pll_osc finished.
Top module name (Verilog): pll_samp
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/pll_samp/rtl/pll_samp.v(11): compiling module pll_samp. VERI-1018
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/pll_samp/rtl/pll_samp.v(196): compiling module pll_samp_ipgen_lscc_pll(FVCO=921.6,CLKI_FREQ=28.0,CLKOP_FREQ_ACTUAL=7.2,FRAC_N_EN=1,PLL_RST=1,LOCK_EN=1,FBK_MODE=&quot;INTCLKOP&quot;,FBCLK_DIVIDER_ACTUAL_STR=&quot;32&quot;,DIVOP_ACTUAL_STR=&quot;127&quot;,DIVOS_ACTUAL_STR=&quot;7&quot;,DIVOS2_ACTUAL_STR=&quot;7&quot;,DIVOS3_ACTUAL_STR=&quot;7&quot;,DIVOS4_ACTUAL_STR=&quot;7&quot;,DIVOS5_ACTUAL_STR=&quot;7&quot;,SSC_N_CODE_STR=&quot;0b000100000&quot;,SSC_F_CODE   ....   010100001000&quot;,DELA=&quot;127&quot;,DELB=&quot;7&quot;,DELC=&quot;7&quot;,DELD=&quot;7&quot;,DELE=&quot;7&quot;,DELF=&quot;7&quot;,IPI_CMP=&quot;0b1100&quot;,CSET=&quot;8P&quot;,CRIPPLE=&quot;1P&quot;,IPP_CTRL=&quot;0b0110&quot;,BW_CTL_BIAS=&quot;0b1111&quot;,V2I_PP_RES=&quot;9K&quot;). VERI-1018
INFO - C:/Radiant/ispfpga/../cae_library/synthesis/verilog/lifcl.v(10022): compiling module PLL(BW_CTL_BIAS=&quot;0b1111&quot;,CRIPPLE=&quot;1P&quot;,CSET=&quot;8P&quot;,DELA=&quot;127&quot;,DELB=&quot;7&quot;,DELC=&quot;7&quot;,DELD=&quot;7&quot;,DELE=&quot;7&quot;,DELF=&quot;7&quot;,DIVA=&quot;127&quot;,DIVB=&quot;7&quot;,DIVC=&quot;7&quot;,DIVD=&quot;7&quot;,DIVE=&quot;7&quot;,DIVF=&quot;7&quot;,ENCLK_CLKOP=&quot;ENABLED&quot;,V2I_1V_EN=&quot;ENABLED&quot;,FBK_MASK=&quot;0b00010000&quot;,FBK_MMD_DIG=&quot;32&quot;,FBK_MMD_PULS_CTL=&quot;0b0110&quot;,IPI_CMP=&quot;0b1100&quot;,IPP_CTRL=&quot;0b0110&quot;,KP_VCO=&quot;0b00011&quot;,LDT_LO   ....   I_KVCO_SEL=&quot;60&quot;,V2I_PP_ICTRL=&quot;0b11111&quot;,V2I_PP_RES=&quot;9K&quot;,DIV_DEL=72&apos;b01100000110001000110001001100010011000100110001001100010011000100110001,SIM_FLOAT_PRECISION=&quot;0.1&quot;). VERI-1018
Last elaborated design is pll_samp()
Source compile complete.
SDC Initialization for pll_samp finished.
SDC Distribution for pll_samp finished.
Top module name (Verilog): ddr_rx
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_rx/rtl/ddr_rx.v(11): compiling module ddr_rx. VERI-1018
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_rx/rtl/ddr_rx.v(9449): compiling module ddr_rx_ipgen_lscc_gddr(INTERFACE_TYPE=&quot;RECEIVE&quot;,IO_TYPE=&quot;LVDS&quot;,BUS_WIDTH=1,GEARING=1,OUT_WIDTH=1,CLK_FREQ=100.0,DATA_PATH_DELAY=&quot;BYPASS&quot;,CLOCK_PATH_DELAY=&quot;FIXED&quot;,DATA_DELAY_ADJUSTMENT=&quot;DEFAULT&quot;,DATA_FINE_DELAY_VALUE=&quot;0&quot;,DATA_COARSE_DELAY_VALUE=&quot;0NS&quot;,CLOCK_DATA_RELATION=&quot;CENTERED&quot;,FVCO=900.0,CLKI_FREQ=25.0,CLKOP_FREQ_ACTUAL=   ....   =&quot;0b000000110&quot;,DELA=&quot;5&quot;,DELB=&quot;7&quot;,DELC=&quot;7&quot;,DELD=&quot;7&quot;,DELE=&quot;7&quot;,DELF=&quot;7&quot;,IPI_CMP=&quot;0b0100&quot;,CSET=&quot;24P&quot;,CRIPPLE=&quot;3P&quot;,IPP_CTRL=&quot;0b0100&quot;,BW_CTL_BIAS=&quot;0b1111&quot;,V2I_PP_RES=&quot;9K&quot;). VERI-1018
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_rx/rtl/ddr_rx.v(526): compiling module ddr_rx_ipgen_lscc_gddr_rx_sclk_centered_static_bypass(BUS_WIDTH=1). VERI-1018
INFO - C:/Radiant/ispfpga/../cae_library/synthesis/verilog/lifcl.v(1553): compiling module DELAYB(DEL_MODE=&quot;SCLK_CENTERED&quot;). VERI-1018
INFO - C:/Radiant/ispfpga/../cae_library/synthesis/verilog/lifcl.v(4042): compiling module IDDRX1(GSR=&quot;DISABLED&quot;). VERI-1018
Last elaborated design is ddr_rx()
Source compile complete.
SDC Initialization for ddr_rx finished.
SDC Distribution for ddr_rx finished.
Top module name (Verilog): ddr_tx
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_tx/rtl/ddr_tx.v(11): compiling module ddr_tx. VERI-1018
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_tx/rtl/ddr_tx.v(9449): compiling module ddr_tx_ipgen_lscc_gddr(INTERFACE_TYPE=&quot;TRANSMIT&quot;,IO_TYPE=&quot;LVDS&quot;,BUS_WIDTH=1,GEARING=1,IN_WIDTH=1,CLK_FREQ=100.0,DATA_PATH_DELAY=&quot;BYPASS&quot;,CLOCK_PATH_DELAY=&quot;FIXED&quot;,DATA_DELAY_ADJUSTMENT=&quot;DEFAULT&quot;,DATA_FINE_DELAY_VALUE=&quot;0&quot;,DATA_COARSE_DELAY_VALUE=&quot;0NS&quot;,CLOCK_DATA_RELATION=&quot;ALIGNED&quot;,FVCO=900.0,CLKI_FREQ=25.0,CLKOP_FREQ_ACTUAL=1   ....   =&quot;0b000000110&quot;,DELA=&quot;5&quot;,DELB=&quot;7&quot;,DELC=&quot;7&quot;,DELD=&quot;7&quot;,DELE=&quot;7&quot;,DELF=&quot;7&quot;,IPI_CMP=&quot;0b0100&quot;,CSET=&quot;24P&quot;,CRIPPLE=&quot;3P&quot;,IPP_CTRL=&quot;0b0100&quot;,BW_CTL_BIAS=&quot;0b1111&quot;,V2I_PP_RES=&quot;9K&quot;). VERI-1018
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_tx/rtl/ddr_tx.v(3718): compiling module ddr_tx_ipgen_lscc_gddr_tx_sclk_aligned_static_bypass(BUS_WIDTH=1). VERI-1018
INFO - C:/Radiant/ispfpga/../cae_library/synthesis/verilog/lifcl.v(5893): compiling module ODDRX1. VERI-1018
Last elaborated design is ddr_tx()
Source compile complete.
SDC Initialization for ddr_tx finished.
SDC Distribution for ddr_tx finished.
Top module name (Verilog): fifo
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/fifo/rtl/fifo.v(11): compiling module fifo. VERI-1018
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/fifo/rtl/fifo.v(130): compiling module fifo_ipgen_lscc_fifo_dc(WADDR_DEPTH=32,WADDR_WIDTH=5,WDATA_WIDTH=16,RADDR_DEPTH=32,RADDR_WIDTH=5,RDATA_WIDTH=16,REGMODE=&quot;noreg&quot;,ENABLE_ALMOST_FULL_FLAG=&quot;FALSE&quot;,ALMOST_FULL_ASSERT_LVL=31,ALMOST_FULL_DEASSERT_LVL=30,ALMOST_EMPTY_ASSERTION=&quot;static-single&quot;,ALMOST_EMPTY_ASSERT_LVL=15,ALMOST_EMPTY_DEASSERT_LVL=16). VERI-1018
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/fifo/rtl/fifo.v(300): compiling module fifo_ipgen_lscc_fifo_dc_main(WADDR_DEPTH=32,WADDR_WIDTH=5,WDATA_WIDTH=16,RADDR_DEPTH=32,RADDR_WIDTH=5,RDATA_WIDTH=16,REGMODE=&quot;noreg&quot;,ENABLE_ALMOST_FULL_FLAG=&quot;FALSE&quot;,ALMOST_FULL_ASSERT_LVL=31,ALMOST_FULL_DEASSERT_LVL=30,ALMOST_EMPTY_ASSERTION=&quot;static-single&quot;,ALMOST_EMPTY_ASSERT_LVL=15,ALMOST_EMPTY_DEASSERT_LVL=16). VERI-1018
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/fifo/rtl/fifo.v(2761): compiling module fifo_ipgen_lscc_soft_fifo_dc(WADDR_DEPTH=32,WADDR_WIDTH=5,WDATA_WIDTH=16,RADDR_DEPTH=32,RADDR_WIDTH=5,RDATA_WIDTH=16,REGMODE=&quot;noreg&quot;,ENABLE_ALMOST_FULL_FLAG=&quot;FALSE&quot;,ALMOST_FULL_ASSERT_LVL=31,ALMOST_FULL_DEASSERT_LVL=30,ALMOST_EMPTY_ASSERTION=&quot;static-single&quot;,ALMOST_EMPTY_ASSERT_LVL=15,ALMOST_EMPTY_DEASSERT_LVL=16). VERI-1018
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/fifo/rtl/fifo.v(3724): compiling module fifo_ipgen_lscc_fifo_mem(FAMILY=&quot;LIFCL&quot;,WADDR_DEPTH=32,WADDR_WIDTH=5,WDATA_WIDTH=16,RADDR_DEPTH=32,RADDR_WIDTH=5,RDATA_WIDTH=16,REGMODE=&quot;noreg&quot;,RESETMODE=&quot;async&quot;,BYTE_ENABLE=0,BYTE_WIDTH=1). VERI-1018
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/fifo/rtl/fifo.v(4126): compiling module fifo_ipgen_lscc_fifo_mem_main(FAMILY=&quot;LIFCL&quot;,WADDR_DEPTH=32,WADDR_WIDTH=5,WDATA_WIDTH=16,RADDR_DEPTH=32,RADDR_WIDTH=5,RDATA_WIDTH=16,REGMODE=&quot;noreg&quot;,RESETMODE=&quot;async&quot;,BYTE_ENABLE=0,BYTE_SIZE=9,BYTE_WIDTH=1). VERI-1018
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/fifo/rtl/fifo.v(7446): compiling module fifo_ipgen_lscc_fifo_mem_core(MEM_SIZE=&quot;18,1024&quot;,FAMILY=&quot;LIFCL&quot;,DATA_WIDTH_W=32&apos;b010010,DATA_WIDTH_R=32&apos;b010010,REGMODE=&quot;noreg&quot;,RESETMODE=&quot;async&quot;,BYTE_ENABLE=1&apos;b0,POSx=32&apos;b0,POSy=32&apos;b0). VERI-1018
INFO - C:/Radiant/ispfpga/../cae_library/synthesis/verilog/lifcl.v(9091): compiling module PDP16K(DATA_WIDTH_W=&quot;X18&quot;,DATA_WIDTH_R=&quot;X18&quot;,RESETMODE=&quot;ASYNC&quot;,INIT_DATA=&quot;DYNAMIC&quot;). VERI-1018
Last elaborated design is fifo()
Source compile complete.
SDC Initialization for fifo finished.
SDC Distribution for fifo finished.
INFO - Setting main_all as top module.
Analyzing Verilog file c:/radiant/ip/pmi/pmi_lifcl.v. VERI-1482
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(1): analyzing included file c:/radiant/ip/pmi/pmi_addsub.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_addsub.v(40): analyzing included file c:/radiant/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(2): analyzing included file c:/radiant/ip/pmi/pmi_add.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_add.v(50): analyzing included file c:/radiant/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(3): analyzing included file c:/radiant/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/radiant/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(4): analyzing included file c:/radiant/ip/pmi/pmi_counter.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_counter.v(39): analyzing included file c:/radiant/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(5): analyzing included file c:/radiant/ip/pmi/pmi_distributed_dpram.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_distributed_dpram.v(43): analyzing included file c:/radiant/ip/pmi/../common/distributed_dpram/rtl/lscc_distributed_dpram.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(6): analyzing included file c:/radiant/ip/pmi/pmi_distributed_spram.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_distributed_spram.v(42): analyzing included file c:/radiant/ip/pmi/../common/distributed_spram/rtl/lscc_distributed_spram.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(7): analyzing included file c:/radiant/ip/pmi/pmi_distributed_rom.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_distributed_rom.v(42): analyzing included file c:/radiant/ip/pmi/../common/distributed_rom/rtl/lscc_distributed_rom.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(8): analyzing included file c:/radiant/ip/pmi/pmi_distributed_shift_reg.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_distributed_shift_reg.v(41): analyzing included file c:/radiant/ip/pmi/../common/ram_shift_reg/rtl/lscc_shift_register.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(9): analyzing included file c:/radiant/ip/pmi/pmi_fifo.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_fifo.v(44): analyzing included file c:/radiant/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(10): analyzing included file c:/radiant/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/radiant/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(11): analyzing included file c:/radiant/ip/pmi/pmi_mac.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_mac.v(52): analyzing included file c:/radiant/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(12): analyzing included file c:/radiant/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/radiant/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(13): analyzing included file c:/radiant/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/radiant/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(14): analyzing included file c:/radiant/ip/pmi/pmi_mult.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_mult.v(51): analyzing included file c:/radiant/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(15): analyzing included file c:/radiant/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/radiant/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(16): analyzing included file c:/radiant/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/radiant/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(17): analyzing included file c:/radiant/ip/pmi/pmi_ram_dp_true.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_ram_dp_true.v(49): analyzing included file c:/radiant/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(18): analyzing included file c:/radiant/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/radiant/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(19): analyzing included file c:/radiant/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/radiant/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(20): analyzing included file c:/radiant/ip/pmi/pmi_rom.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_rom.v(45): analyzing included file c:/radiant/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(21): analyzing included file c:/radiant/ip/pmi/pmi_sub.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_sub.v(50): analyzing included file c:/radiant/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
Analyzing Verilog file pll_osc.v. VERI-1482
Analyzing Verilog file pll_samp.v. VERI-1482
Analyzing Verilog file ddr_rx.v. VERI-1482
Analyzing Verilog file ddr_tx.v. VERI-1482
Analyzing Verilog file fifo.v. VERI-1482
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/regs_pkg.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/regs_pkg.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/regs_pkg.vhd(12): analyzing package regs_pkg. VHDL-1014
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/regs_pkg.vhd(46): analyzing package body regs_pkg. VHDL-1013
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/main.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/main.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/main.vhd(14): analyzing entity main_all. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/main.vhd(42): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/spi_slave.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/spi_slave.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/spi_slave.vhd(12): analyzing entity spi_slave. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/spi_slave.vhd(32): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/add_const.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/add_const.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/add_const.vhd(15): analyzing entity add_const. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/add_const.vhd(25): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/complex_mul.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/complex_mul.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/complex_mul.vhd(12): analyzing entity complex_mul. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/complex_mul.vhd(19): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/decim.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/decim.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/decim.vhd(12): analyzing entity decim. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/decim.vhd(26): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/rssi_est.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/rssi_est.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/rssi_est.vhd(13): analyzing entity rssi_est. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/rssi_est.vhd(25): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_channel.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_channel.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_channel.vhd(13): analyzing entity fir_channel_6_25. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_channel.vhd(27): analyzing architecture magic. VHDL-1010
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_channel.vhd(107): analyzing entity fir_channel_12_5. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_channel.vhd(121): analyzing architecture magic. VHDL-1010
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_channel.vhd(201): analyzing entity fir_channel_25. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_channel.vhd(215): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_hilbert.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_hilbert.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_hilbert.vhd(12): analyzing entity fir_hilbert. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_hilbert.vhd(25): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_rrc.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_rrc.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_rrc.vhd(12): analyzing entity fir_rrc. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_rrc.vhd(25): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_rssi.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_rssi.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_rssi.vhd(12): analyzing entity fir_rssi. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_rssi.vhd(25): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_halfband.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_halfband.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_halfband.vhd(13): analyzing entity fir_halfband. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_halfband.vhd(27): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/channel_filter.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/channel_filter.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/channel_filter.vhd(13): analyzing entity channel_filter. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/channel_filter.vhd(29): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/freq_demod.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/freq_demod.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/freq_demod.vhd(12): analyzing entity freq_demod. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/freq_demod.vhd(20): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_deserializer.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_deserializer.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_deserializer.vhd(12): analyzing entity iq_des. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_deserializer.vhd(23): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/local_osc.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/local_osc.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/local_osc.vhd(15): analyzing entity local_osc. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/local_osc.vhd(27): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mag_est.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mag_est.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mag_est.vhd(14): analyzing entity mag_est. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mag_est.vhd(24): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/am_modulator.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/am_modulator.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/am_modulator.vhd(12): analyzing entity am_modulator. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/am_modulator.vhd(20): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd(12): analyzing entity fm_modulator. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd(27): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/pm_modulator.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/pm_modulator.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/pm_modulator.vhd(12): analyzing entity pm_modulator. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/pm_modulator.vhd(20): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/ctcss_encoder.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/ctcss_encoder.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/ctcss_encoder.vhd(12): analyzing entity ctcss_encoder. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/ctcss_encoder.vhd(22): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/ctrl_regs.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/ctrl_regs.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/ctrl_regs.vhd(28): analyzing entity ctrl_regs. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/ctrl_regs.vhd(43): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_adder.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_adder.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_adder.vhd(12): analyzing entity dither_adder. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_adder.vhd(20): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_source.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_source.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_source.vhd(19): analyzing entity dither_source. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_source.vhd(28): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_balancer.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_balancer.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_balancer.vhd(14): analyzing entity iq_balancer_16. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_balancer.vhd(25): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_offset.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_offset.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_offset.vhd(12): analyzing entity iq_offset. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_offset.vhd(23): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mod_sel.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mod_sel.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mod_sel.vhd(12): analyzing entity mod_sel. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mod_sel.vhd(26): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sincos.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sincos.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sincos.vhd(12): analyzing entity sincos_16. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sincos.vhd(20): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/unpack.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/unpack.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/unpack.vhd(13): analyzing entity unpack. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/unpack.vhd(23): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/zero_insert.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/zero_insert.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/zero_insert.vhd(12): analyzing entity zero_insert. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/zero_insert.vhd(20): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dpd.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dpd.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dpd.vhd(12): analyzing entity dpd. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dpd.vhd(26): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/c_16qam_map.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/c_16qam_map.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/c_16qam_map.vhd(12): analyzing entity qam_16. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/c_16qam_map.vhd(19): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/clk_div.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/clk_div.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/clk_div.vhd(12): analyzing entity clk_div_block. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/clk_div.vhd(22): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/delay_block.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/delay_block.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/delay_block.vhd(12): analyzing entity delay_block. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/delay_block.vhd(24): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sideband_selector.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sideband_selector.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sideband_selector.vhd(12): analyzing entity sideband_sel. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sideband_selector.vhd(20): analyzing architecture magic. VHDL-1010
INFO - The default VHDL library search path is now "C:/Users/SP5WWP/Documents/Radiant/OpenHT/impl_1". VHDL-1504
Top module language type = VHDL.
Top module name (VHDL, mixed language): main_all
Source compile complete.
SDC Initialization for main_all finished.
SDC Distribution for main_all finished.
Starting IP constraint check for ddr_rx.
Starting IP constraint check for ##=================================================================================================================##.
Starting IP constraint check for ##=================================================================================================================##.
Starting IP constraint check for ldc_set_port -iobuf {IO_TYPE=LVDS} [get_ports clk_i].
Starting IP constraint check for ldc_set_port -iobuf {IO_TYPE=LVDS} [get_ports {data_i[0]}].
WARNING - Constraint create_clock -name {clk_i} -period 10 [get_ports clk_i] was removed because it is defined at a clock input pin of the IP. User constraints should ensure the corresponding top-level port is correctly constraint at the top-level. If kept, it may cause incorrect slack calculation..
Starting IP constraint check for ##=================================================================================================================##.
Starting IP constraint check for ##=================================================================================================================##.
Starting IP constraint check for ldc_set_port -iobuf {IO_TYPE=LVDS} [get_ports clk_i].
Starting IP constraint check for ldc_set_port -iobuf {IO_TYPE=LVDS} [get_ports {data_i[0]}].
WARNING - Constraint create_clock -name {clk_i} -period 10 [get_ports clk_i] was removed because it is defined at a clock input pin of the IP. User constraints should ensure the corresponding top-level port is correctly constraint at the top-level. If kept, it may cause incorrect slack calculation..
Starting IP constraint check for ddr_tx.
Starting IP constraint check for ##=================================================================================================================##.
Starting IP constraint check for ##=================================================================================================================##.
Starting IP constraint check for ldc_set_port -iobuf {IO_TYPE=LVDS} [get_ports clk_o].
Starting IP constraint check for ldc_set_port -iobuf {IO_TYPE=LVDS} [get_ports {data_o[0]}].
WARNING - Constraint create_clock -name {clk_i} -period 10 [get_ports clk_i] was removed because it is defined at a clock input pin of the IP. User constraints should ensure the corresponding top-level port is correctly constraint at the top-level. If kept, it may cause incorrect slack calculation..
Starting IP constraint check for fifo.
WARNING - IP Module fifo not found in top. Skipping Constraint Propagation...
Starting IP constraint check for pll_osc.
WARNING - Constraint create_clock -name {clki_i} -period 38.462 [get_ports clki_i] was removed because it is defined at a clock input pin of the IP. User constraints should ensure the corresponding top-level port is correctly constraint at the top-level. If kept, it may cause incorrect slack calculation..
Starting IP constraint check for pll_samp.
WARNING - IP Module pll_samp not found in top. Skipping Constraint Propagation...
WARNING - An error occurred during IP constraint checking.
Writing output files.
CPE Completed. OpenHT_impl_1_cpe.ldc and CPEReport.txt produced.


synthesis -f OpenHT_impl_1_lattice.synproj
synthesis:  version Radiant Software (64-bit) 2022.1.1.289.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.
Tue Jun 20 11:07:47 2023


Command Line:  C:\Radiant\ispfpga\bin\nt64\synthesis.exe -f OpenHT_impl_1_lattice.synproj -gui -msgset C:/Users/SP5WWP/Documents/Radiant/OpenHT/promote.xml 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is LIFCL.
The -t option is QFN72.
The -sp option is 9_High-Performance_1.0V.
The -p option is LIFCL-40.
                                                          


##########################################################


### Lattice Family     : LIFCL


### Device             : LIFCL-40


### Package            : QFN72


### Performance Grade  : 9_High-Performance_1.0V


                                                         


INFO - User-Selected Strategy Settings
Optimization goal = Timing
Top-level module name = main_all.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = yes
Output HDL file name = OpenHT_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-sdc option: SDC file input is OpenHT_impl_1_cpe.ldc.
Hardtimer checking is enabled (default). The -dt option is not used.
-vh2008

-path C:/Radiant/ispfpga/je5d00/data (searchpath added)
-path C:/Users/SP5WWP/Documents/Radiant/OpenHT (searchpath added)
-path C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_rx (searchpath added)
-path C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_tx (searchpath added)
-path C:/Users/SP5WWP/Documents/Radiant/OpenHT/fifo (searchpath added)
-path C:/Users/SP5WWP/Documents/Radiant/OpenHT/impl_1 (searchpath added)
-path C:/Users/SP5WWP/Documents/Radiant/OpenHT/pll_osc (searchpath added)
-path C:/Users/SP5WWP/Documents/Radiant/OpenHT/pll_samp (searchpath added)
Mixed language design
Verilog design file = C:/Radiant/ip/pmi/pmi_lifcl.v
Verilog design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/pll_osc/rtl/pll_osc.v
Verilog design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/pll_samp/rtl/pll_samp.v
Verilog design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_rx/rtl/ddr_rx.v
Verilog design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_tx/rtl/ddr_tx.v
Verilog design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/fifo/rtl/fifo.v
VHDL library = pmi
VHDL design file = C:/Radiant/ip/pmi/pmi_lifcl.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/main.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/spi_slave.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/add_const.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/complex_mul.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/decim.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/rssi_est.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/fir_channel.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/fir_hilbert.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/fir_rrc.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/fir_rssi.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/fir_halfband.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/channel_filter.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/freq_demod.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/iq_deserializer.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/local_osc.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/mag_est.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/AM_modulator.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/FM_modulator.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/PM_modulator.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/CTCSS_encoder.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/ctrl_regs.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/dither_adder.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/dither_source.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/iq_balancer.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/iq_offset.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/mod_sel.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/sincos.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/unpack.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/zero_insert.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/dpd.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/regs_pkg.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/c_16qam_map.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/clk_div.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/delay_block.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/sideband_selector.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Compile design.
Compile Design Begin
Analyzing Verilog file c:/radiant/ip/pmi/pmi_lifcl.v. VERI-1482
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(1): analyzing included file c:/radiant/ip/pmi/pmi_addsub.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_addsub.v(40): analyzing included file c:/radiant/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(2): analyzing included file c:/radiant/ip/pmi/pmi_add.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_add.v(50): analyzing included file c:/radiant/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(3): analyzing included file c:/radiant/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/radiant/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(4): analyzing included file c:/radiant/ip/pmi/pmi_counter.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_counter.v(39): analyzing included file c:/radiant/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(5): analyzing included file c:/radiant/ip/pmi/pmi_distributed_dpram.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_distributed_dpram.v(43): analyzing included file c:/radiant/ip/pmi/../common/distributed_dpram/rtl/lscc_distributed_dpram.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(6): analyzing included file c:/radiant/ip/pmi/pmi_distributed_spram.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_distributed_spram.v(42): analyzing included file c:/radiant/ip/pmi/../common/distributed_spram/rtl/lscc_distributed_spram.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(7): analyzing included file c:/radiant/ip/pmi/pmi_distributed_rom.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_distributed_rom.v(42): analyzing included file c:/radiant/ip/pmi/../common/distributed_rom/rtl/lscc_distributed_rom.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(8): analyzing included file c:/radiant/ip/pmi/pmi_distributed_shift_reg.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_distributed_shift_reg.v(41): analyzing included file c:/radiant/ip/pmi/../common/ram_shift_reg/rtl/lscc_shift_register.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(9): analyzing included file c:/radiant/ip/pmi/pmi_fifo.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_fifo.v(44): analyzing included file c:/radiant/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(10): analyzing included file c:/radiant/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/radiant/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(11): analyzing included file c:/radiant/ip/pmi/pmi_mac.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_mac.v(52): analyzing included file c:/radiant/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(12): analyzing included file c:/radiant/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/radiant/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(13): analyzing included file c:/radiant/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/radiant/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(14): analyzing included file c:/radiant/ip/pmi/pmi_mult.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_mult.v(51): analyzing included file c:/radiant/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(15): analyzing included file c:/radiant/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/radiant/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(16): analyzing included file c:/radiant/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/radiant/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(17): analyzing included file c:/radiant/ip/pmi/pmi_ram_dp_true.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_ram_dp_true.v(49): analyzing included file c:/radiant/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(18): analyzing included file c:/radiant/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/radiant/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(19): analyzing included file c:/radiant/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/radiant/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(20): analyzing included file c:/radiant/ip/pmi/pmi_rom.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_rom.v(45): analyzing included file c:/radiant/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(21): analyzing included file c:/radiant/ip/pmi/pmi_sub.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_sub.v(50): analyzing included file c:/radiant/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
Analyzing Verilog file c:/users/sp5wwp/documents/radiant/openht/pll_osc/rtl/pll_osc.v. VERI-1482
Analyzing Verilog file c:/users/sp5wwp/documents/radiant/openht/pll_samp/rtl/pll_samp.v. VERI-1482
Analyzing Verilog file c:/users/sp5wwp/documents/radiant/openht/ddr_rx/rtl/ddr_rx.v. VERI-1482
Analyzing Verilog file c:/users/sp5wwp/documents/radiant/openht/ddr_tx/rtl/ddr_tx.v. VERI-1482
Analyzing Verilog file c:/users/sp5wwp/documents/radiant/openht/fifo/rtl/fifo.v. VERI-1482
Analyzing VHDL file c:/radiant/ip/pmi/pmi_lifcl.vhd. VHDL-1481
Analyzing VHDL file c:/radiant/ip/pmi/pmi_lifcl.vhd

INFO - c:/radiant/ip/pmi/pmi_lifcl.vhd(4): analyzing package components. VHDL-1014
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/regs_pkg.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/regs_pkg.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/regs_pkg.vhd(12): analyzing package regs_pkg. VHDL-1014
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/regs_pkg.vhd(46): analyzing package body regs_pkg. VHDL-1013
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/main.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/main.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/main.vhd(14): analyzing entity main_all. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/main.vhd(42): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/spi_slave.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/spi_slave.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/spi_slave.vhd(12): analyzing entity spi_slave. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/spi_slave.vhd(32): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/add_const.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/add_const.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/add_const.vhd(15): analyzing entity add_const. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/add_const.vhd(25): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/complex_mul.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/complex_mul.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/complex_mul.vhd(12): analyzing entity complex_mul. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/complex_mul.vhd(19): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/decim.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/decim.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/decim.vhd(12): analyzing entity decim. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/decim.vhd(26): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/rssi_est.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/rssi_est.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/rssi_est.vhd(13): analyzing entity rssi_est. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/rssi_est.vhd(25): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_channel.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_channel.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_channel.vhd(13): analyzing entity fir_channel_6_25. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_channel.vhd(27): analyzing architecture magic. VHDL-1010
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_channel.vhd(107): analyzing entity fir_channel_12_5. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_channel.vhd(121): analyzing architecture magic. VHDL-1010
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_channel.vhd(201): analyzing entity fir_channel_25. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_channel.vhd(215): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_hilbert.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_hilbert.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_hilbert.vhd(12): analyzing entity fir_hilbert. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_hilbert.vhd(25): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_rrc.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_rrc.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_rrc.vhd(12): analyzing entity fir_rrc. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_rrc.vhd(25): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_rssi.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_rssi.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_rssi.vhd(12): analyzing entity fir_rssi. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_rssi.vhd(25): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_halfband.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_halfband.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_halfband.vhd(13): analyzing entity fir_halfband. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_halfband.vhd(27): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/channel_filter.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/channel_filter.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/channel_filter.vhd(13): analyzing entity channel_filter. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/channel_filter.vhd(29): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/freq_demod.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/freq_demod.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/freq_demod.vhd(12): analyzing entity freq_demod. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/freq_demod.vhd(20): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_deserializer.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_deserializer.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_deserializer.vhd(12): analyzing entity iq_des. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_deserializer.vhd(23): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/local_osc.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/local_osc.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/local_osc.vhd(15): analyzing entity local_osc. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/local_osc.vhd(27): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mag_est.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mag_est.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mag_est.vhd(14): analyzing entity mag_est. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mag_est.vhd(24): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/am_modulator.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/am_modulator.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/am_modulator.vhd(12): analyzing entity am_modulator. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/am_modulator.vhd(20): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd(12): analyzing entity fm_modulator. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd(27): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/pm_modulator.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/pm_modulator.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/pm_modulator.vhd(12): analyzing entity pm_modulator. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/pm_modulator.vhd(20): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/ctcss_encoder.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/ctcss_encoder.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/ctcss_encoder.vhd(12): analyzing entity ctcss_encoder. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/ctcss_encoder.vhd(22): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/ctrl_regs.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/ctrl_regs.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/ctrl_regs.vhd(28): analyzing entity ctrl_regs. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/ctrl_regs.vhd(43): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_adder.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_adder.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_adder.vhd(12): analyzing entity dither_adder. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_adder.vhd(20): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_source.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_source.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_source.vhd(19): analyzing entity dither_source. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_source.vhd(28): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_balancer.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_balancer.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_balancer.vhd(14): analyzing entity iq_balancer_16. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_balancer.vhd(25): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_offset.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_offset.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_offset.vhd(12): analyzing entity iq_offset. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_offset.vhd(23): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mod_sel.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mod_sel.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mod_sel.vhd(12): analyzing entity mod_sel. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mod_sel.vhd(26): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sincos.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sincos.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sincos.vhd(12): analyzing entity sincos_16. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sincos.vhd(20): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/unpack.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/unpack.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/unpack.vhd(13): analyzing entity unpack. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/unpack.vhd(23): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/zero_insert.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/zero_insert.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/zero_insert.vhd(12): analyzing entity zero_insert. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/zero_insert.vhd(20): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dpd.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dpd.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dpd.vhd(12): analyzing entity dpd. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dpd.vhd(26): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/c_16qam_map.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/c_16qam_map.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/c_16qam_map.vhd(12): analyzing entity qam_16. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/c_16qam_map.vhd(19): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/clk_div.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/clk_div.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/clk_div.vhd(12): analyzing entity clk_div_block. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/clk_div.vhd(22): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/delay_block.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/delay_block.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/delay_block.vhd(12): analyzing entity delay_block. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/delay_block.vhd(24): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sideband_selector.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sideband_selector.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sideband_selector.vhd(12): analyzing entity sideband_sel. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sideband_selector.vhd(20): analyzing architecture magic. VHDL-1010
INFO - The default VHDL library search path is now "C:/Users/SP5WWP/Documents/Radiant/OpenHT/impl_1". VHDL-1504
Top module language type = VHDL.
Top module name (VHDL, mixed language): main_all
Net \ddr_rx0/sclk_o is trimmed from netlist.


Net \ddr_rx1/sclk_o is trimmed from netlist.


                                                         


### Number of Logic Cells: 32256


### Number of RAM Blocks: 84


### Number of DSP Blocks: 462


### Number of PLLs: 3


### Number of IO Pins: 185


##########################################################


                                                         


WARNING - Initial value found on net gnd will be ignored due to unrecognized driver type
WARNING - Initial value found on net pwr will be ignored due to unrecognized driver type
WARNING - Initial value found on net clk_64 will be ignored due to unrecognized driver type
WARNING - Initial value found on net data_tx_r[1] will be ignored due to unrecognized driver type
WARNING - Initial value found on net data_tx_r[0] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_rw will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_rx_r[15] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_rx_r[14] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_rx_r[13] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_rx_r[12] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_rx_r[11] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_rx_r[10] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_rx_r[9] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_rx_r[8] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_rx_r[7] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_rx_r[6] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_rx_r[5] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_rx_r[4] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_rx_r[3] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_rx_r[2] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_rx_r[1] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_rx_r[0] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_tx_r[15] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_tx_r[14] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_tx_r[13] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_tx_r[12] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_tx_r[11] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_tx_r[10] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_tx_r[9] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_tx_r[8] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_tx_r[7] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_tx_r[6] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_tx_r[5] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_tx_r[4] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_tx_r[3] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_tx_r[2] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_tx_r[1] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_tx_r[0] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_addr_r[13] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_addr_r[12] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_addr_r[11] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_addr_r[10] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_addr_r[9] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_addr_r[8] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_addr_r[7] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_addr_r[6] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_addr_r[5] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_addr_r[4] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_addr_r[3] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_addr_r[2] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_addr_r[1] will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_addr_r[0] will be ignored due to unrecognized driver type
WARNING - Initial value found on net zero_word will be ignored due to unrecognized driver type
WARNING - Initial value found on net i_fm_tx[15] will be ignored due to unrecognized driver type
WARNING - Initial value found on net i_fm_tx[14] will be ignored due to unrecognized driver type
WARNING - Initial value found on net i_fm_tx[13] will be ignored due to unrecognized driver type
WARNING - Initial value found on net i_fm_tx[12] will be ignored due to unrecognized driver type
WARNING - Initial value found on net i_fm_tx[11] will be ignored due to unrecognized driver type
WARNING - Initial value found on net i_fm_tx[10] will be ignored due to unrecognized driver type
WARNING - Initial value found on net i_fm_tx[9] will be ignored due to unrecognized driver type
WARNING - Initial value found on net i_fm_tx[8] will be ignored due to unrecognized driver type
WARNING - Initial value found on net i_fm_tx[7] will be ignored due to unrecognized driver type
WARNING - Initial value found on net i_fm_tx[6] will be ignored due to unrecognized driver type
WARNING - Initial value found on net i_fm_tx[5] will be ignored due to unrecognized driver type
WARNING - Initial value found on net i_fm_tx[4] will be ignored due to unrecognized driver type
WARNING - Initial value found on net i_fm_tx[3] will be ignored due to unrecognized driver type
WARNING - Initial value found on net i_fm_tx[2] will be ignored due to unrecognized driver type
WARNING - Initial value found on net i_fm_tx[1] will be ignored due to unrecognized driver type
WARNING - Initial value found on net i_fm_tx[0] will be ignored due to unrecognized driver type
WARNING - Initial value found on net q_fm_tx[15] will be ignored due to unrecognized driver type
WARNING - Initial value found on net q_fm_tx[14] will be ignored due to unrecognized driver type
WARNING - Initial value found on net q_fm_tx[13] will be ignored due to unrecognized driver type
WARNING - Initial value found on net q_fm_tx[12] will be ignored due to unrecognized driver type
WARNING - Initial value found on net q_fm_tx[11] will be ignored due to unrecognized driver type
WARNING - Initial value found on net q_fm_tx[10] will be ignored due to unrecognized driver type
WARNING - Initial value found on net q_fm_tx[9] will be ignored due to unrecognized driver type
WARNING - Initial value found on net q_fm_tx[8] will be ignored due to unrecognized driver type
WARNING - Initial value found on net q_fm_tx[7] will be ignored due to unrecognized driver type
WARNING - Initial value found on net q_fm_tx[6] will be ignored due to unrecognized driver type
WARNING - Initial value found on net q_fm_tx[5] will be ignored due to unrecognized driver type
WARNING - Initial value found on net q_fm_tx[4] will be ignored due to unrecognized driver type
WARNING - Initial value found on net q_fm_tx[3] will be ignored due to unrecognized driver type
WARNING - Initial value found on net q_fm_tx[2] will be ignored due to unrecognized driver type
WARNING - Initial value found on net q_fm_tx[1] will be ignored due to unrecognized driver type
WARNING - Initial value found on net q_fm_tx[0] will be ignored due to unrecognized driver type
WARNING - Initial value found on net ctcss_r[15] will be ignored due to unrecognized driver type
WARNING - Initial value found on net ctcss_r[14] will be ignored due to unrecognized driver type
WARNING - Initial value found on net ctcss_r[13] will be ignored due to unrecognized driver type
WARNING - Initial value found on net ctcss_r[12] will be ignored due to unrecognized driver type
WARNING - Initial value found on net ctcss_r[11] will be ignored due to unrecognized driver type
WARNING - Initial value found on net ctcss_r[10] will be ignored due to unrecognized driver type
WARNING - Initial value found on net ctcss_r[9] will be ignored due to unrecognized driver type
WARNING - Initial value found on net ctcss_r[8] will be ignored due to unrecognized driver type
WARNING - Initial value found on net ctcss_r[7] will be ignored due to unrecognized driver type
WARNING - Initial value found on net ctcss_r[6] will be ignored due to unrecognized driver type
WARNING - Initial value found on net ctcss_r[5] will be ignored due to unrecognized driver type
WARNING - Initial value found on net ctcss_r[4] will be ignored due to unrecognized driver type
WARNING - Initial value found on net ctcss_r[3] will be ignored due to unrecognized driver type
WARNING - Initial value found on net ctcss_r[2] will be ignored due to unrecognized driver type
WARNING - Initial value found on net ctcss_r[1] will be ignored due to unrecognized driver type
WARNING - Initial value found on net ctcss_r[0] will be ignored due to unrecognized driver type
WARNING - Initial value found on net ctcss_fm_tx[15] will be ignored due to unrecognized driver type
WARNING - Initial value found on net ctcss_fm_tx[14] will be ignored due to unrecognized driver type
WARNING - Initial value found on net ctcss_fm_tx[13] will be ignored due to unrecognized driver type
WARNING - Initial value found on net ctcss_fm_tx[12] will be ignored due to unrecognized driver type
WARNING - Initial value found on net ctcss_fm_tx[11] will be ignored due to unrecognized driver type
WARNING - Initial value found on net ctcss_fm_tx[10] will be ignored due to unrecognized driver type
WARNING - Initial value found on net ctcss_fm_tx[9] will be ignored due to unrecognized driver type
WARNING - Initial value found on net ctcss_fm_tx[8] will be ignored due to unrecognized driver type
WARNING - Initial value found on net ctcss_fm_tx[7] will be ignored due to unrecognized driver type
WARNING - Initial value found on net ctcss_fm_tx[6] will be ignored due to unrecognized driver type
WARNING - Initial value found on net ctcss_fm_tx[5] will be ignored due to unrecognized driver type
WARNING - Initial value found on net ctcss_fm_tx[4] will be ignored due to unrecognized driver type
WARNING - Initial value found on net ctcss_fm_tx[3] will be ignored due to unrecognized driver type
WARNING - Initial value found on net ctcss_fm_tx[2] will be ignored due to unrecognized driver type
WARNING - Initial value found on net ctcss_fm_tx[1] will be ignored due to unrecognized driver type
WARNING - Initial value found on net ctcss_fm_tx[0] will be ignored due to unrecognized driver type
WARNING - Initial value found on net i_raw_tx[15] will be ignored due to unrecognized driver type
WARNING - Initial value found on net i_raw_tx[14] will be ignored due to unrecognized driver type
WARNING - Initial value found on net i_raw_tx[13] will be ignored due to unrecognized driver type
WARNING - Initial value found on net i_raw_tx[12] will be ignored due to unrecognized driver type
WARNING - Initial value found on net i_raw_tx[11] will be ignored due to unrecognized driver type
WARNING - Initial value found on net i_raw_tx[10] will be ignored due to unrecognized driver type
WARNING - Initial value found on net i_raw_tx[9] will be ignored due to unrecognized driver type
WARNING - Initial value found on net i_raw_tx[8] will be ignored due to unrecognized driver type
WARNING - Initial value found on net i_raw_tx[7] will be ignored due to unrecognized driver type
WARNING - Initial value found on net i_raw_tx[6] will be ignored due to unrecognized driver type
WARNING - Initial value found on net i_raw_tx[5] will be ignored due to unrecognized driver type
WARNING - Initial value found on net i_raw_tx[4] will be ignored due to unrecognized driver type
WARNING - Initial value found on net i_raw_tx[3] will be ignored due to unrecognized driver type
WARNING - Initial value found on net i_raw_tx[2] will be ignored due to unrecognized driver type
WARNING - Initial value found on net i_raw_tx[1] will be ignored due to unrecognized driver type
WARNING - Initial value found on net i_raw_tx[0] will be ignored due to unrecognized driver type
WARNING - Initial value found on net q_raw_tx[15] will be ignored due to unrecognized driver type
WARNING - Initial value found on net q_raw_tx[14] will be ignored due to unrecognized driver type
WARNING - Initial value found on net q_raw_tx[13] will be ignored due to unrecognized driver type
WARNING - Initial value found on net q_raw_tx[12] will be ignored due to unrecognized driver type
WARNING - Initial value found on net q_raw_tx[11] will be ignored due to unrecognized driver type
WARNING - Initial value found on net q_raw_tx[10] will be ignored due to unrecognized driver type
WARNING - Initial value found on net q_raw_tx[9] will be ignored due to unrecognized driver type
WARNING - Initial value found on net q_raw_tx[8] will be ignored due to unrecognized driver type
WARNING - Initial value found on net q_raw_tx[7] will be ignored due to unrecognized driver type
WARNING - Initial value found on net q_raw_tx[6] will be ignored due to unrecognized driver type
WARNING - Initial value found on net q_raw_tx[5] will be ignored due to unrecognized driver type
WARNING - Initial value found on net q_raw_tx[4] will be ignored due to unrecognized driver type
WARNING - Initial value found on net q_raw_tx[3] will be ignored due to unrecognized driver type
WARNING - Initial value found on net q_raw_tx[2] will be ignored due to unrecognized driver type
WARNING - Initial value found on net q_raw_tx[1] will be ignored due to unrecognized driver type
WARNING - Initial value found on net q_raw_tx[0] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[0][15] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[0][14] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[0][13] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[0][12] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[0][11] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[0][10] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[0][9] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[0][8] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[0][7] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[0][6] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[0][5] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[0][4] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[0][3] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[0][2] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[0][1] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[0][0] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[1][15] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[1][14] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[1][13] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[1][12] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[1][11] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[1][10] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[1][9] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[1][8] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[1][7] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[1][6] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[1][5] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[1][4] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[1][3] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[1][2] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[1][1] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[1][0] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[2][15] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[2][14] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[2][13] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[2][12] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[2][11] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[2][10] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[2][9] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[2][8] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[2][7] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[2][6] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[2][5] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[2][4] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[2][3] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[2][2] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[2][1] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[2][0] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[3][15] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[3][14] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[3][13] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[3][12] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[3][11] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[3][10] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[3][9] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[3][8] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[3][7] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[3][6] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[3][5] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[3][4] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[3][3] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[3][2] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[3][1] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[3][0] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[4][15] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[4][14] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[4][13] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[4][12] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[4][11] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[4][10] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[4][9] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[4][8] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[4][7] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[4][6] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[4][5] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[4][4] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[4][3] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[4][2] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[4][1] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[4][0] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[5][15] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[5][14] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[5][13] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[5][12] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[5][11] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[5][10] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[5][9] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[5][8] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[5][7] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[5][6] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[5][5] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[5][4] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[5][3] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[5][2] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[5][1] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[5][0] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[6][15] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[6][14] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[6][13] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[6][12] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[6][11] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[6][10] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[6][9] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[6][8] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[6][7] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[6][6] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[6][5] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[6][4] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[6][3] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[6][2] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[6][1] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[6][0] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[7][15] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[7][14] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[7][13] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[7][12] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[7][11] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[7][10] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[7][9] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[7][8] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[7][7] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[7][6] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[7][5] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[7][4] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[7][3] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[7][2] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[7][1] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[7][0] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[8][15] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[8][14] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[8][13] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[8][12] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[8][11] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[8][10] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[8][9] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[8][8] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[8][7] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[8][6] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[8][5] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[8][4] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[8][3] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[8][2] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[8][1] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[8][0] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[9][15] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[9][14] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[9][13] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[9][12] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[9][11] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[9][10] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[9][9] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[9][8] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[9][7] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[9][6] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[9][5] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[9][4] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[9][3] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[9][2] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[9][1] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[9][0] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[10][15] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[10][14] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[10][13] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[10][12] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[10][11] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[10][10] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[10][9] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[10][8] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[10][7] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[10][6] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[10][5] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[10][4] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[10][3] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[10][2] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[10][1] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[10][0] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[11][15] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[11][14] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[11][13] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[11][12] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[11][11] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[11][10] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[11][9] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[11][8] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[11][7] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[11][6] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[11][5] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[11][4] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[11][3] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[11][2] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[11][1] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[11][0] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[12][15] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[12][14] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[12][13] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[12][12] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[12][11] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[12][10] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[12][9] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[12][8] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[12][7] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[12][6] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[12][5] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[12][4] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[12][3] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[12][2] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[12][1] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_rw[12][0] will be ignored due to unrecognized driver type
Net regs_r[1][15] is trimmed from netlist.


Net regs_r[1][14] is trimmed from netlist.


Net regs_r[1][13] is trimmed from netlist.


Net regs_r[1][12] is trimmed from netlist.


Net regs_r[1][11] is trimmed from netlist.


Net regs_r[1][10] is trimmed from netlist.


Net regs_r[1][9] is trimmed from netlist.


Net regs_r[1][8] is trimmed from netlist.


Net regs_r[1][7] is trimmed from netlist.


Net regs_r[1][6] is trimmed from netlist.


Net regs_r[1][5] is trimmed from netlist.


Net regs_r[1][4] is trimmed from netlist.


Net regs_r[1][3] is trimmed from netlist.


Net regs_r[1][2] is trimmed from netlist.


Net regs_r[1][1] is trimmed from netlist.


WARNING - Initial value found on net regs_r[1][0] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_r[2][15] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_r[2][14] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_r[2][13] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_r[2][12] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_r[2][11] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_r[2][10] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_r[2][9] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_r[2][8] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_r[2][7] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_r[2][6] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_r[2][5] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_r[2][4] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_r[2][3] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_r[2][2] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_r[2][1] will be ignored due to unrecognized driver type
WARNING - Initial value found on net regs_r[2][0] will be ignored due to unrecognized driver type
Net regs_r[3][15] is trimmed from netlist.


Net regs_r[3][14] is trimmed from netlist.


Net regs_r[3][13] is trimmed from netlist.


Net regs_r[3][12] is trimmed from netlist.


Net regs_r[3][11] is trimmed from netlist.


Net regs_r[3][10] is trimmed from netlist.


Net regs_r[3][9] is trimmed from netlist.


Net regs_r[3][8] is trimmed from netlist.


Net regs_r[3][7] is trimmed from netlist.


Net regs_r[3][6] is trimmed from netlist.


Net regs_r[3][5] is trimmed from netlist.


Net regs_r[3][4] is trimmed from netlist.


Net regs_r[3][3] is trimmed from netlist.


Net regs_r[3][2] is trimmed from netlist.


Net regs_r[3][1] is trimmed from netlist.


Net regs_r[3][0] is trimmed from netlist.


WARNING - Initial value found on net regs_latch will be ignored due to unrecognized driver type
WARNING - Initial value found on net gnd_2 will be ignored due to unrecognized driver type
Net gnd_2 is trimmed from netlist.


WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/main.vhd(548): Removing unused instance ddr_rx0. VDB-5034
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/main.vhd(557): Removing unused instance ddr_rx1. VDB-5034
WARNING - Initial value found on net raw_r[15] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_r[14] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_r[13] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_r[12] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_r[11] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_r[10] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_r[9] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_r[8] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_r[7] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_r[6] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_r[5] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_r[4] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_i[15] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_i[14] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_i[13] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_i[12] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_i[11] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_i[10] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_i[9] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_i[8] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_i[7] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_i[6] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_i[5] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_i[4] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_i[3] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_i[2] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_i[1] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_i[0] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_q[15] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_q[14] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_q[13] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_q[12] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_q[11] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_q[10] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_q[9] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_q[8] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_q[7] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_q[6] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_q[5] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_q[4] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_q[3] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_q[2] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_q[1] will be ignored due to unrecognized driver type
WARNING - Initial value found on net raw_q[0] will be ignored due to unrecognized driver type
WARNING - Initial value found on net phased[20] will be ignored due to unrecognized driver type
WARNING - Initial value found on net phased[19] will be ignored due to unrecognized driver type
WARNING - Initial value found on net phased[18] will be ignored due to unrecognized driver type
WARNING - Initial value found on net phased[17] will be ignored due to unrecognized driver type
WARNING - Initial value found on net phased[16] will be ignored due to unrecognized driver type
WARNING - Initial value found on net phased[15] will be ignored due to unrecognized driver type
WARNING - Initial value found on net phased[14] will be ignored due to unrecognized driver type
WARNING - Initial value found on net phased[13] will be ignored due to unrecognized driver type
WARNING - Initial value found on net phased[12] will be ignored due to unrecognized driver type
WARNING - Initial value found on net phased[11] will be ignored due to unrecognized driver type
WARNING - Initial value found on net phase_o[20] will be ignored due to unrecognized driver type
WARNING - Initial value found on net phase_o[19] will be ignored due to unrecognized driver type
WARNING - Initial value found on net phase_o[18] will be ignored due to unrecognized driver type
WARNING - Initial value found on net phase_o[17] will be ignored due to unrecognized driver type
WARNING - Initial value found on net phase_o[16] will be ignored due to unrecognized driver type
WARNING - Initial value found on net phase_o[15] will be ignored due to unrecognized driver type
WARNING - Initial value found on net phase_o[14] will be ignored due to unrecognized driver type
WARNING - Initial value found on net phase_o[13] will be ignored due to unrecognized driver type
WARNING - Initial value found on net phase_o[12] will be ignored due to unrecognized driver type
WARNING - Initial value found on net phase_o[11] will be ignored due to unrecognized driver type
WARNING - Initial value found on net phase_o[10] will be ignored due to unrecognized driver type
WARNING - Initial value found on net phase_o[9] will be ignored due to unrecognized driver type
WARNING - Initial value found on net phase_o[8] will be ignored due to unrecognized driver type
WARNING - Initial value found on net phase_o[7] will be ignored due to unrecognized driver type
WARNING - Initial value found on net phase_o[6] will be ignored due to unrecognized driver type
WARNING - Initial value found on net phase_o[5] will be ignored due to unrecognized driver type
WARNING - Initial value found on net phase_o[4] will be ignored due to unrecognized driver type
WARNING - Initial value found on net phase_o[3] will be ignored due to unrecognized driver type
WARNING - Initial value found on net phase_o[2] will be ignored due to unrecognized driver type
WARNING - Initial value found on net phase_o[1] will be ignored due to unrecognized driver type
WARNING - Initial value found on net phase_o[0] will be ignored due to unrecognized driver type
WARNING - Initial value found on net miso_o will be ignored due to unrecognized driver type
WARNING - I/O Port clk_rx_i 's net has no driver and is unused.
WARNING - I/O Port data_rx09_i 's net has no driver and is unused.
WARNING - I/O Port data_rx24_i 's net has no driver and is unused.
WARNING - I/O Port io0 's net has no driver and is unused.
WARNING - I/O Port io1 's net has no driver and is unused.
WARNING - I/O Port io2 's net has no driver and is unused.
WARNING - I/O Port io4 's net has no driver and is unused.
WARNING - I/O Port io5 's net has no driver and is unused.
Net i_raw_tx[2] is trimmed from netlist.


Net i_raw_tx[1] is trimmed from netlist.


Net i_raw_tx[0] is trimmed from netlist.


Net q_raw_tx[2] is trimmed from netlist.


Net q_raw_tx[1] is trimmed from netlist.


Net q_raw_tx[0] is trimmed from netlist.


Net \pll0/lscc_pll_inst/apb_prdata_o[0] is trimmed from netlist.


Net \pll0/lscc_pll_inst/apb_prdata_o[1] is trimmed from netlist.


Net \pll0/lscc_pll_inst/apb_prdata_o[2] is trimmed from netlist.


Net \pll0/lscc_pll_inst/apb_prdata_o[3] is trimmed from netlist.


Net \pll0/lscc_pll_inst/apb_prdata_o[4] is trimmed from netlist.


Net \pll0/lscc_pll_inst/apb_prdata_o[5] is trimmed from netlist.


Net \pll0/lscc_pll_inst/apb_prdata_o[6] is trimmed from netlist.


Net \pll0/lscc_pll_inst/apb_prdata_o[7] is trimmed from netlist.


Net \pll0/lscc_pll_inst/apb_pslverr_o is trimmed from netlist.


Net \pll0/lscc_pll_inst/apb_pready_o is trimmed from netlist.


Net \pll0/lscc_pll_inst/lmmi_rdata_o[0] is trimmed from netlist.


Net \pll0/lscc_pll_inst/lmmi_rdata_o[1] is trimmed from netlist.


Net \pll0/lscc_pll_inst/lmmi_rdata_o[2] is trimmed from netlist.


Net \pll0/lscc_pll_inst/lmmi_rdata_o[3] is trimmed from netlist.


Net \pll0/lscc_pll_inst/lmmi_rdata_o[4] is trimmed from netlist.


Net \pll0/lscc_pll_inst/lmmi_rdata_o[5] is trimmed from netlist.


Net \pll0/lscc_pll_inst/lmmi_rdata_o[6] is trimmed from netlist.


Net \pll0/lscc_pll_inst/lmmi_rdata_o[7] is trimmed from netlist.


Net \pll0/lscc_pll_inst/lmmi_rdata_valid_o is trimmed from netlist.


Net \pll0/lscc_pll_inst/lmmi_ready_o is trimmed from netlist.


Net \pll0/lscc_pll_inst/refdetlos is trimmed from netlist.


Net \pll0/clkos2_o is trimmed from netlist.


Net \pll0/clkop_o is trimmed from netlist.


Net \pll0/lscc_pll_inst/clkos3_o is trimmed from netlist.


Net \pll0/lscc_pll_inst/clkos5_o is trimmed from netlist.


Net \pll0/lscc_pll_inst/clkos4_o is trimmed from netlist.


Net \ddr_tx0/gnd is trimmed from netlist.


Net \ddr_tx0/pwr is trimmed from netlist.


Net \freq_mod0/phase_dither0/phase_o[10] is trimmed from netlist.


Net \freq_mod0/phase_dither0/phase_o[9] is trimmed from netlist.


Net \freq_mod0/phase_dither0/phase_o[8] is trimmed from netlist.


Net \freq_mod0/phase_dither0/phase_o[7] is trimmed from netlist.


Net \freq_mod0/phase_dither0/phase_o[6] is trimmed from netlist.


Net \freq_mod0/phase_dither0/phase_o[5] is trimmed from netlist.


Net \freq_mod0/phase_dither0/phase_o[4] is trimmed from netlist.


Net \freq_mod0/phase_dither0/phase_o[3] is trimmed from netlist.


Net \freq_mod0/phase_dither0/phase_o[2] is trimmed from netlist.


Net \freq_mod0/phase_dither0/phase_o[1] is trimmed from netlist.


Net \freq_mod0/phase_dither0/phase_o[0] is trimmed from netlist.


Net \ddr_tx0/lscc_gddr_inst/sclk_o is trimmed from netlist.


Net \ddr_tx0/lscc_gddr_inst/clk_cflag_o is trimmed from netlist.


Net \ddr_tx0/lscc_gddr_inst/ready_o is trimmed from netlist.


Net \ddr_tx0/lscc_gddr_inst/data_cflag_o[0] is trimmed from netlist.


Net \ddr_tx0/lscc_gddr_inst/dcntl_o[8] is trimmed from netlist.


Net \ddr_tx0/lscc_gddr_inst/dcntl_o[7] is trimmed from netlist.


Net \ddr_tx0/lscc_gddr_inst/dcntl_o[6] is trimmed from netlist.


Net \ddr_tx0/lscc_gddr_inst/dcntl_o[5] is trimmed from netlist.


Net \ddr_tx0/lscc_gddr_inst/dcntl_o[4] is trimmed from netlist.


Net \ddr_tx0/lscc_gddr_inst/dcntl_o[3] is trimmed from netlist.


Net \ddr_tx0/lscc_gddr_inst/dcntl_o[2] is trimmed from netlist.


Net \ddr_tx0/lscc_gddr_inst/dcntl_o[1] is trimmed from netlist.


Net \ddr_tx0/lscc_gddr_inst/dcntl_o[0] is trimmed from netlist.


Net \ddr_tx0/lscc_gddr_inst/lmmi_ready_o is trimmed from netlist.


Net \ddr_tx0/lscc_gddr_inst/lmmi_rdata_valid_o is trimmed from netlist.


Net \ddr_tx0/lscc_gddr_inst/lmmi_rdata_o[7] is trimmed from netlist.


Net \ddr_tx0/lscc_gddr_inst/lmmi_rdata_o[6] is trimmed from netlist.


Net \ddr_tx0/lscc_gddr_inst/lmmi_rdata_o[5] is trimmed from netlist.


Net \ddr_tx0/lscc_gddr_inst/lmmi_rdata_o[4] is trimmed from netlist.


Net \ddr_tx0/lscc_gddr_inst/lmmi_rdata_o[3] is trimmed from netlist.


Net \ddr_tx0/lscc_gddr_inst/lmmi_rdata_o[2] is trimmed from netlist.


Net \ddr_tx0/lscc_gddr_inst/lmmi_rdata_o[1] is trimmed from netlist.


Net \ddr_tx0/lscc_gddr_inst/lmmi_rdata_o[0] is trimmed from netlist.


Net \ddr_tx0/lscc_gddr_inst/apb_pready_o is trimmed from netlist.


Net \ddr_tx0/lscc_gddr_inst/apb_pslverr_o is trimmed from netlist.


Net \ddr_tx0/lscc_gddr_inst/apb_prdata_o[7] is trimmed from netlist.


Net \ddr_tx0/lscc_gddr_inst/apb_prdata_o[6] is trimmed from netlist.


Net \ddr_tx0/lscc_gddr_inst/apb_prdata_o[5] is trimmed from netlist.


Net \ddr_tx0/lscc_gddr_inst/apb_prdata_o[4] is trimmed from netlist.


Net \ddr_tx0/lscc_gddr_inst/apb_prdata_o[3] is trimmed from netlist.


Net \ddr_tx0/lscc_gddr_inst/apb_prdata_o[2] is trimmed from netlist.


Net \ddr_tx0/lscc_gddr_inst/apb_prdata_o[1] is trimmed from netlist.


Net \ddr_tx0/lscc_gddr_inst/apb_prdata_o[0] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o[3] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o[2] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o[1] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o[0] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o[15] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o[14] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o[13] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o[12] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o[11] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o[10] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o[9] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o[8] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o[7] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o[6] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o[5] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o[4] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o[3] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o[2] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o[1] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o[0] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_112[15] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_112[14] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_112[13] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_112[12] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_112[11] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_112[10] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_112[9] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_112[8] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_112[7] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_112[6] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_112[5] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_112[4] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_112[3] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_112[2] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_112[1] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_112[0] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_202[15] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_202[14] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_202[13] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_202[12] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_202[11] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_202[10] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_202[9] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_202[8] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_202[7] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_202[6] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_202[5] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_202[4] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_202[3] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_202[2] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_202[1] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_202[0] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_186[15] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_186[14] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_186[13] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_186[12] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_186[11] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_186[10] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_186[9] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_186[8] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_186[7] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_186[6] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_186[5] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_186[4] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_186[3] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_186[2] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_186[1] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_186[0] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_128[15] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_128[14] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_128[13] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_128[12] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_128[11] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_128[10] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_128[9] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_128[8] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_128[7] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_128[6] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_128[5] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_128[4] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_128[3] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_128[2] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_128[1] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_128[0] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_144[8] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_144[7] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_144[6] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_144[5] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_144[4] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_144[3] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_144[2] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_144[1] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/cosine_o_15__N_144[0] is trimmed from netlist.


Net \pll0/gnd is trimmed from netlist.


Net \pll0/pwr is trimmed from netlist.


######## Missing driver on net io4. Patching with GND.
Net io4 is trimmed from netlist.


######## Missing driver on net io5. Patching with GND.
Net io5 is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_501[0] is trimmed from netlist.


Net \spi_slave0/cnt_5__N_549[0] is trimmed from netlist.


Net \spi_slave0/ld_N_670 is trimmed from netlist.


Net \spi_slave0/rw_N_641 is trimmed from netlist.


Net \spi_slave0/addr_o_13__N_487[0] is trimmed from netlist.


Net \spi_slave0/data_tx_15__N_533[0] is trimmed from netlist.


Net \spi_slave0/data_o_15__N_471[0] is trimmed from netlist.


Net \spi_slave0/addr_inc_N_689 is trimmed from netlist.


Net \spi_slave0/miso_o_N_708 is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_501[1] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_501[2] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_501[3] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_501[4] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_501[5] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_501[6] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_501[7] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_501[8] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_501[9] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_501[10] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_501[11] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_501[12] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_501[13] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_501[14] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_501[15] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_501[16] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_501[17] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_501[18] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_501[19] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_501[20] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_501[21] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_501[22] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_501[23] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_501[24] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_501[25] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_501[26] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_501[27] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_501[28] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_501[29] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_501[30] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_501[31] is trimmed from netlist.


Net \spi_slave0/cnt_5__N_549[1] is trimmed from netlist.


Net \spi_slave0/cnt_5__N_549[2] is trimmed from netlist.


Net \spi_slave0/cnt_5__N_549[3] is trimmed from netlist.


Net \spi_slave0/cnt_5__N_549[4] is trimmed from netlist.


Net \spi_slave0/cnt_5__N_549[5] is trimmed from netlist.


Net \spi_slave0/addr_o_13__N_487[1] is trimmed from netlist.


Net \spi_slave0/addr_o_13__N_487[2] is trimmed from netlist.


Net \spi_slave0/addr_o_13__N_487[3] is trimmed from netlist.


Net \spi_slave0/addr_o_13__N_487[4] is trimmed from netlist.


Net \spi_slave0/addr_o_13__N_487[5] is trimmed from netlist.


Net \spi_slave0/addr_o_13__N_487[6] is trimmed from netlist.


Net \spi_slave0/addr_o_13__N_487[7] is trimmed from netlist.


Net \spi_slave0/addr_o_13__N_487[8] is trimmed from netlist.


Net \spi_slave0/addr_o_13__N_487[9] is trimmed from netlist.


Net \spi_slave0/addr_o_13__N_487[10] is trimmed from netlist.


Net \spi_slave0/addr_o_13__N_487[11] is trimmed from netlist.


Net \spi_slave0/addr_o_13__N_487[12] is trimmed from netlist.


Net \spi_slave0/addr_o_13__N_487[13] is trimmed from netlist.


Net \spi_slave0/data_tx_15__N_533[1] is trimmed from netlist.


Net \spi_slave0/data_tx_15__N_533[2] is trimmed from netlist.


Net \spi_slave0/data_tx_15__N_533[3] is trimmed from netlist.


Net \spi_slave0/data_tx_15__N_533[4] is trimmed from netlist.


Net \spi_slave0/data_tx_15__N_533[5] is trimmed from netlist.


Net \spi_slave0/data_tx_15__N_533[6] is trimmed from netlist.


Net \spi_slave0/data_tx_15__N_533[7] is trimmed from netlist.


Net \spi_slave0/data_tx_15__N_533[8] is trimmed from netlist.


Net \spi_slave0/data_tx_15__N_533[9] is trimmed from netlist.


Net \spi_slave0/data_tx_15__N_533[10] is trimmed from netlist.


Net \spi_slave0/data_tx_15__N_533[11] is trimmed from netlist.


Net \spi_slave0/data_tx_15__N_533[12] is trimmed from netlist.


Net \spi_slave0/data_tx_15__N_533[13] is trimmed from netlist.


Net \spi_slave0/data_tx_15__N_533[14] is trimmed from netlist.


Net \spi_slave0/data_tx_15__N_533[15] is trimmed from netlist.


Net \spi_slave0/data_o_15__N_471[1] is trimmed from netlist.


Net \spi_slave0/data_o_15__N_471[2] is trimmed from netlist.


Net \spi_slave0/data_o_15__N_471[3] is trimmed from netlist.


Net \spi_slave0/data_o_15__N_471[4] is trimmed from netlist.


Net \spi_slave0/data_o_15__N_471[5] is trimmed from netlist.


Net \spi_slave0/data_o_15__N_471[6] is trimmed from netlist.


Net \spi_slave0/data_o_15__N_471[7] is trimmed from netlist.


Net \spi_slave0/data_o_15__N_471[8] is trimmed from netlist.


Net \spi_slave0/data_o_15__N_471[9] is trimmed from netlist.


Net \spi_slave0/data_o_15__N_471[10] is trimmed from netlist.


Net \spi_slave0/data_o_15__N_471[11] is trimmed from netlist.


Net \spi_slave0/data_o_15__N_471[12] is trimmed from netlist.


Net \spi_slave0/data_o_15__N_471[13] is trimmed from netlist.


Net \spi_slave0/data_o_15__N_471[14] is trimmed from netlist.


Net \spi_slave0/data_o_15__N_471[15] is trimmed from netlist.


Net \tx_mod_sel0/i_o_15__N_340[2] is trimmed from netlist.


Net \tx_mod_sel0/i_o_15__N_340[1] is trimmed from netlist.


Net \tx_mod_sel0/i_o_15__N_340[0] is trimmed from netlist.


Net \tx_mod_sel0/q_o_15__N_356[2] is trimmed from netlist.


Net \tx_mod_sel0/q_o_15__N_356[1] is trimmed from netlist.


Net \tx_mod_sel0/q_o_15__N_356[0] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o_15__N_169[3] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o_15__N_169[2] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o_15__N_169[1] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o_15__N_169[0] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o_15__N_153[3] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o_15__N_153[2] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o_15__N_153[1] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o_15__N_153[0] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o_15__N_79[3] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o_15__N_79[2] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o_15__N_79[1] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o_15__N_79[0] is trimmed from netlist.


Net \zero_insert0/runup_i_N_392 is trimmed from netlist.


Net \spi_slave0/nrst_N_650 is trimmed from netlist.


Net \ctrl_regs0/rw_i_N_1173 is trimmed from netlist.





Net \spi_slave0/miso_o_N_706 is trimmed from netlist.


Net \ctcss_enc0/ctcss_o_15__N_63[15] is trimmed from netlist.


Net \ctcss_enc0/ctcss_o_15__N_63[14] is trimmed from netlist.


Net \ctcss_enc0/ctcss_o_15__N_63[13] is trimmed from netlist.


Net \ctcss_enc0/ctcss_o_15__N_63[12] is trimmed from netlist.


Net \ctcss_enc0/ctcss_o_15__N_63[11] is trimmed from netlist.


Net \ctcss_enc0/ctcss_o_15__N_63[10] is trimmed from netlist.


Net \ctcss_enc0/ctcss_o_15__N_63[9] is trimmed from netlist.


Net \ctcss_enc0/ctcss_o_15__N_63[8] is trimmed from netlist.


Net \ctcss_enc0/ctcss_o_15__N_63[7] is trimmed from netlist.


Net \ctcss_enc0/ctcss_o_15__N_63[6] is trimmed from netlist.


Net \ctcss_enc0/ctcss_o_15__N_63[5] is trimmed from netlist.


Net \ctcss_enc0/ctcss_o_15__N_63[4] is trimmed from netlist.


Net \ctcss_enc0/ctcss_o_15__N_63[3] is trimmed from netlist.


Net \ctcss_enc0/ctcss_o_15__N_63[2] is trimmed from netlist.


Net \ctcss_enc0/ctcss_o_15__N_63[1] is trimmed from netlist.


Net \ctcss_enc0/ctcss_o_15__N_63[0] is trimmed from netlist.


Net \freq_mod0/counter_7__N_300[7] is trimmed from netlist.


Net \freq_mod0/counter_7__N_300[6] is trimmed from netlist.


Net \freq_mod0/counter_7__N_300[5] is trimmed from netlist.


Net \freq_mod0/counter_7__N_300[4] is trimmed from netlist.


Net \freq_mod0/counter_7__N_300[3] is trimmed from netlist.


Net \freq_mod0/counter_7__N_300[2] is trimmed from netlist.


Net \freq_mod0/counter_7__N_300[1] is trimmed from netlist.


Net \freq_mod0/counter_7__N_300[0] is trimmed from netlist.


Net \freq_mod0/i_o_15__N_308[15] is trimmed from netlist.


Net \freq_mod0/i_o_15__N_308[14] is trimmed from netlist.


Net \freq_mod0/i_o_15__N_308[13] is trimmed from netlist.


Net \freq_mod0/i_o_15__N_308[12] is trimmed from netlist.


Net \freq_mod0/i_o_15__N_308[11] is trimmed from netlist.


Net \freq_mod0/i_o_15__N_308[10] is trimmed from netlist.


Net \freq_mod0/i_o_15__N_308[9] is trimmed from netlist.


Net \freq_mod0/i_o_15__N_308[8] is trimmed from netlist.


Net \freq_mod0/i_o_15__N_308[7] is trimmed from netlist.


Net \freq_mod0/i_o_15__N_308[6] is trimmed from netlist.


Net \freq_mod0/i_o_15__N_308[5] is trimmed from netlist.


Net \freq_mod0/i_o_15__N_308[4] is trimmed from netlist.


Net \freq_mod0/i_o_15__N_308[3] is trimmed from netlist.


Net \freq_mod0/i_o_15__N_308[2] is trimmed from netlist.


Net \freq_mod0/i_o_15__N_308[1] is trimmed from netlist.


Net \freq_mod0/i_o_15__N_308[0] is trimmed from netlist.


Net \freq_mod0/q_o_15__N_324[15] is trimmed from netlist.


Net \freq_mod0/q_o_15__N_324[14] is trimmed from netlist.


Net \freq_mod0/q_o_15__N_324[13] is trimmed from netlist.


Net \freq_mod0/q_o_15__N_324[12] is trimmed from netlist.


Net \freq_mod0/q_o_15__N_324[11] is trimmed from netlist.


Net \freq_mod0/q_o_15__N_324[10] is trimmed from netlist.


Net \freq_mod0/q_o_15__N_324[9] is trimmed from netlist.


Net \freq_mod0/q_o_15__N_324[8] is trimmed from netlist.


Net \freq_mod0/q_o_15__N_324[7] is trimmed from netlist.


Net \freq_mod0/q_o_15__N_324[6] is trimmed from netlist.


Net \freq_mod0/q_o_15__N_324[5] is trimmed from netlist.


Net \freq_mod0/q_o_15__N_324[4] is trimmed from netlist.


Net \freq_mod0/q_o_15__N_324[3] is trimmed from netlist.


Net \freq_mod0/q_o_15__N_324[2] is trimmed from netlist.


Net \freq_mod0/q_o_15__N_324[1] is trimmed from netlist.


Net \freq_mod0/q_o_15__N_324[0] is trimmed from netlist.


Net \ctrl_regs0/data_o_15__N_945[15] is trimmed from netlist.


Net \ctrl_regs0/data_o_15__N_945[14] is trimmed from netlist.


Net \ctrl_regs0/data_o_15__N_945[13] is trimmed from netlist.


Net \ctrl_regs0/data_o_15__N_945[12] is trimmed from netlist.


Net \ctrl_regs0/data_o_15__N_945[11] is trimmed from netlist.


Net \ctrl_regs0/data_o_15__N_945[10] is trimmed from netlist.


Net \ctrl_regs0/data_o_15__N_945[9] is trimmed from netlist.


Net \ctrl_regs0/data_o_15__N_945[8] is trimmed from netlist.


Net \ctrl_regs0/data_o_15__N_945[7] is trimmed from netlist.


Net \ctrl_regs0/data_o_15__N_945[6] is trimmed from netlist.


Net \ctrl_regs0/data_o_15__N_945[5] is trimmed from netlist.


Net \ctrl_regs0/data_o_15__N_945[4] is trimmed from netlist.


Net \ctrl_regs0/data_o_15__N_945[3] is trimmed from netlist.


Net \ctrl_regs0/data_o_15__N_945[2] is trimmed from netlist.


Net \ctrl_regs0/data_o_15__N_945[1] is trimmed from netlist.


Net \ctrl_regs0/data_o_15__N_945[0] is trimmed from netlist.


Net \freq_mod0/raw_i[15] is trimmed from netlist.


Net \freq_mod0/raw_i[14] is trimmed from netlist.


Net \freq_mod0/raw_i[13] is trimmed from netlist.


Net \freq_mod0/raw_i[12] is trimmed from netlist.


Net \freq_mod0/raw_i[11] is trimmed from netlist.


Net \freq_mod0/raw_i[10] is trimmed from netlist.


Net \freq_mod0/raw_i[9] is trimmed from netlist.


Net \freq_mod0/raw_i[8] is trimmed from netlist.


Net \freq_mod0/raw_i[7] is trimmed from netlist.


Net \freq_mod0/raw_i[6] is trimmed from netlist.


Net \freq_mod0/raw_i[5] is trimmed from netlist.


Net \freq_mod0/raw_i[4] is trimmed from netlist.


Net \freq_mod0/raw_i[3] is trimmed from netlist.


Net \freq_mod0/raw_i[2] is trimmed from netlist.


Net \freq_mod0/raw_i[1] is trimmed from netlist.


Net \freq_mod0/raw_i[0] is trimmed from netlist.


Net \freq_mod0/phase_20__N_279[20] is trimmed from netlist.


Net \freq_mod0/phase_20__N_279[19] is trimmed from netlist.


Net \freq_mod0/phase_20__N_279[18] is trimmed from netlist.


Net \freq_mod0/phase_20__N_279[17] is trimmed from netlist.


Net \freq_mod0/phase_20__N_279[16] is trimmed from netlist.


Net \freq_mod0/phase_20__N_279[15] is trimmed from netlist.


Net \freq_mod0/phase_20__N_279[14] is trimmed from netlist.


Net \freq_mod0/phase_20__N_279[13] is trimmed from netlist.


Net \freq_mod0/phase_20__N_279[12] is trimmed from netlist.


Net \freq_mod0/phase_20__N_279[11] is trimmed from netlist.


Net \freq_mod0/phase_20__N_279[10] is trimmed from netlist.


Net \freq_mod0/phase_20__N_279[9] is trimmed from netlist.


Net \freq_mod0/phase_20__N_279[8] is trimmed from netlist.


Net \freq_mod0/phase_20__N_279[7] is trimmed from netlist.


Net \freq_mod0/phase_20__N_279[6] is trimmed from netlist.


Net \freq_mod0/phase_20__N_279[5] is trimmed from netlist.


Net \freq_mod0/phase_20__N_279[4] is trimmed from netlist.


Net \freq_mod0/phase_20__N_279[3] is trimmed from netlist.


Net \freq_mod0/phase_20__N_279[2] is trimmed from netlist.


Net \freq_mod0/phase_20__N_279[1] is trimmed from netlist.


Net \freq_mod0/phase_20__N_279[0] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_112[15] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_112[14] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_112[13] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_112[12] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_112[11] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_112[10] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_112[9] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_112[8] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_112[7] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_112[6] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_112[5] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_112[4] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_112[3] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_112[2] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_112[1] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_112[0] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_186[15] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_186[14] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_186[13] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_186[12] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_186[11] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_186[10] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_186[9] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_186[8] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_186[7] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_186[6] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_186[5] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_186[4] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_186[3] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_186[2] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_186[1] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_186[0] is trimmed from netlist.


Net \unpack0/tx_reg_31__N_432[0] is trimmed from netlist.


Net \unpack0/tx_reg_31__N_432[15] is trimmed from netlist.


Net \unpack0/tx_reg_31__N_432[16] is trimmed from netlist.


Net \unpack0/tx_reg_31__N_432[30] is trimmed from netlist.


Net \unpack0/bit_cnt_5__N_465[0] is trimmed from netlist.


Net \unpack0/tx_reg_31__N_394[0] is trimmed from netlist.


WARNING - Bit 0 of Register \unpack0/tx_reg is stuck at Zero
Net \unpack0/tx_reg[0] is trimmed from netlist.


Net \freq_mod0/phase[11] is trimmed from netlist.


Net \freq_mod0/phase[12] is trimmed from netlist.


Net \freq_mod0/phase[13] is trimmed from netlist.


Net \freq_mod0/phase[14] is trimmed from netlist.


Net \freq_mod0/phase[15] is trimmed from netlist.


Net \freq_mod0/phase[16] is trimmed from netlist.


Net \freq_mod0/phase[17] is trimmed from netlist.


Net \freq_mod0/phase[18] is trimmed from netlist.


Net \freq_mod0/phase[19] is trimmed from netlist.


Net \freq_mod0/phased[20] is trimmed from netlist.


Net mod_in_r[15] is trimmed from netlist.


Net mod_in_r[14] is trimmed from netlist.


Net mod_in_r[13] is trimmed from netlist.


Net mod_in_r[12] is trimmed from netlist.


Net mod_in_r[11] is trimmed from netlist.


Net mod_in_r[10] is trimmed from netlist.


Net mod_in_r[9] is trimmed from netlist.


Net mod_in_r[8] is trimmed from netlist.


Net mod_in_r[7] is trimmed from netlist.


Net mod_in_r[6] is trimmed from netlist.


Net mod_in_r[5] is trimmed from netlist.


Net mod_in_r[4] is trimmed from netlist.


Net mod_in_r[3] is trimmed from netlist.


Net mod_in_r[2] is trimmed from netlist.


Net mod_in_r[1] is trimmed from netlist.


Net mod_in_r[0] is trimmed from netlist.


Net ctcss_r[15] is trimmed from netlist.


Net ctcss_r[14] is trimmed from netlist.


Net ctcss_r[13] is trimmed from netlist.


Net ctcss_r[12] is trimmed from netlist.


Net ctcss_r[11] is trimmed from netlist.


Net ctcss_r[10] is trimmed from netlist.


Net ctcss_r[9] is trimmed from netlist.


Net ctcss_r[8] is trimmed from netlist.


Net ctcss_r[7] is trimmed from netlist.


Net ctcss_r[6] is trimmed from netlist.


Net ctcss_r[5] is trimmed from netlist.


Net ctcss_r[4] is trimmed from netlist.


Net ctcss_r[3] is trimmed from netlist.


Net ctcss_r[2] is trimmed from netlist.


Net ctcss_r[1] is trimmed from netlist.


Net ctcss_r[0] is trimmed from netlist.


Net \ctcss_enc0/ctcss_o_15__N_5[15] is trimmed from netlist.


Net \ctcss_enc0/ctcss_o_15__N_5[14] is trimmed from netlist.


Net \ctcss_enc0/ctcss_o_15__N_5[13] is trimmed from netlist.


Net \ctcss_enc0/ctcss_o_15__N_5[12] is trimmed from netlist.


Net \ctcss_enc0/ctcss_o_15__N_5[11] is trimmed from netlist.


Net \ctcss_enc0/ctcss_o_15__N_5[10] is trimmed from netlist.


Net \ctcss_enc0/ctcss_o_15__N_5[9] is trimmed from netlist.


Net \ctcss_enc0/ctcss_o_15__N_5[8] is trimmed from netlist.


Net \ctcss_enc0/ctcss_o_15__N_5[7] is trimmed from netlist.


Net \ctcss_enc0/ctcss_o_15__N_5[6] is trimmed from netlist.


Net \ctcss_enc0/ctcss_o_15__N_5[5] is trimmed from netlist.


Net \ctcss_enc0/ctcss_o_15__N_5[4] is trimmed from netlist.


Net \ctcss_enc0/ctcss_o_15__N_5[3] is trimmed from netlist.


Net \ctcss_enc0/ctcss_o_15__N_5[2] is trimmed from netlist.


Net \ctcss_enc0/ctcss_o_15__N_5[1] is trimmed from netlist.


Net \ctcss_enc0/ctcss_o_15__N_5[0] is trimmed from netlist.


WARNING - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(2311): Register \freq_mod0/sincos_lut0/sub_62_add_2_i2 clock is stuck at Zero. VDB-5035
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd(50): Register \freq_mod0/sincos_lut0/sub_60_add_2_i17 clock is stuck at Zero. VDB-5035
WARNING - Bit 15 of Register \freq_mod0/sincos_lut0/sub_47_e2 is stuck at Zero
WARNING - Bit 14 of Register \freq_mod0/sincos_lut0/sub_47_e2 is stuck at Zero
WARNING - Bit 13 of Register \freq_mod0/sincos_lut0/sub_47_e2 is stuck at Zero
WARNING - Bit 12 of Register \freq_mod0/sincos_lut0/sub_47_e2 is stuck at Zero
WARNING - Bit 11 of Register \freq_mod0/sincos_lut0/sub_47_e2 is stuck at Zero
WARNING - Bit 10 of Register \freq_mod0/sincos_lut0/sub_47_e2 is stuck at Zero
WARNING - Bit 9 of Register \freq_mod0/sincos_lut0/sub_47_e2 is stuck at Zero
WARNING - Bit 8 of Register \freq_mod0/sincos_lut0/sub_47_e2 is stuck at Zero
WARNING - Bit 7 of Register \freq_mod0/sincos_lut0/sub_47_e2 is stuck at Zero
WARNING - Bit 6 of Register \freq_mod0/sincos_lut0/sub_47_e2 is stuck at Zero
WARNING - Bit 5 of Register \freq_mod0/sincos_lut0/sub_47_e2 is stuck at Zero
WARNING - Bit 4 of Register \freq_mod0/sincos_lut0/sub_47_e2 is stuck at Zero
WARNING - Bit 3 of Register \freq_mod0/sincos_lut0/sub_47_e2 is stuck at Zero
WARNING - Bit 2 of Register \freq_mod0/sincos_lut0/sub_47_e2 is stuck at Zero
WARNING - Bit 1 of Register \freq_mod0/sincos_lut0/sub_47_e2 is stuck at Zero
WARNING - Bit 0 of Register \freq_mod0/sincos_lut0/sub_47_e2 is stuck at One
WARNING - Bit 0 of Register \freq_mod0/sincos_lut0/sub_63_add_2_e2 is stuck at Zero
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/ctcss_encoder.vhd(44): Register \ctcss_enc0/sincos_lut0/sub_66_add_2_i2 clock is stuck at Zero. VDB-5035
WARNING - Bit 0 of Register \ctcss_enc0/sincos_lut0/sub_66_add_2_e2 is stuck at Zero
WARNING - Bit 0 of Register \ctcss_enc0/sincos_lut0/sub_60_add_2_e2 is stuck at Zero
WARNING - Bit 8 of Register \ctcss_enc0/sincos_lut0/sub_44_e1 is stuck at Zero
WARNING - Bit 7 of Register \ctcss_enc0/sincos_lut0/sub_44_e1 is stuck at Zero
WARNING - Bit 6 of Register \ctcss_enc0/sincos_lut0/sub_44_e1 is stuck at Zero
WARNING - Bit 5 of Register \ctcss_enc0/sincos_lut0/sub_44_e1 is stuck at Zero
WARNING - Bit 4 of Register \ctcss_enc0/sincos_lut0/sub_44_e1 is stuck at Zero
WARNING - Bit 3 of Register \ctcss_enc0/sincos_lut0/sub_44_e1 is stuck at Zero
WARNING - Bit 2 of Register \ctcss_enc0/sincos_lut0/sub_44_e1 is stuck at Zero
WARNING - Bit 1 of Register \ctcss_enc0/sincos_lut0/sub_44_e1 is stuck at Zero
WARNING - Bit 0 of Register \ctcss_enc0/sincos_lut0/sub_44_e1 is stuck at Zero
WARNING - Bit 15 of Register \freq_mod0/sincos_lut0/sub_59_add_2_e1 is stuck at One
WARNING - Bit 14 of Register \freq_mod0/sincos_lut0/sub_59_add_2_e1 is stuck at Zero
WARNING - Bit 13 of Register \freq_mod0/sincos_lut0/sub_59_add_2_e1 is stuck at Zero
WARNING - Bit 12 of Register \freq_mod0/sincos_lut0/sub_59_add_2_e1 is stuck at Zero
WARNING - Bit 11 of Register \freq_mod0/sincos_lut0/sub_59_add_2_e1 is stuck at Zero
WARNING - Bit 10 of Register \freq_mod0/sincos_lut0/sub_59_add_2_e1 is stuck at Zero
WARNING - Bit 9 of Register \freq_mod0/sincos_lut0/sub_59_add_2_e1 is stuck at Zero
WARNING - Bit 8 of Register \freq_mod0/sincos_lut0/sub_59_add_2_e1 is stuck at Zero
WARNING - Bit 7 of Register \freq_mod0/sincos_lut0/sub_59_add_2_e1 is stuck at Zero
WARNING - Bit 6 of Register \freq_mod0/sincos_lut0/sub_59_add_2_e1 is stuck at Zero
WARNING - Bit 5 of Register \freq_mod0/sincos_lut0/sub_59_add_2_e1 is stuck at Zero
WARNING - Bit 4 of Register \freq_mod0/sincos_lut0/sub_59_add_2_e1 is stuck at Zero
WARNING - Bit 3 of Register \freq_mod0/sincos_lut0/sub_59_add_2_e1 is stuck at Zero
WARNING - Bit 2 of Register \freq_mod0/sincos_lut0/sub_59_add_2_e1 is stuck at Zero
WARNING - Bit 1 of Register \freq_mod0/sincos_lut0/sub_59_add_2_e1 is stuck at Zero
WARNING - Bit 0 of Register \freq_mod0/sincos_lut0/sub_59_add_2_e1 is stuck at One
WARNING - Bit 0 of Register \freq_mod0/sincos_lut0/sub_66_add_2_e2 is stuck at Zero
WARNING - Bit 0 of Register \freq_mod0/sincos_lut0/sub_71_add_2_e2 is stuck at Zero
WARNING - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(2304): Register add_209_i2 clock is stuck at Zero. VDB-5035
WARNING - Bit 14 of Register add_209_e2 is stuck at One
WARNING - Bit 13 of Register add_209_e2 is stuck at One
WARNING - Bit 12 of Register add_209_e2 is stuck at One
WARNING - Bit 11 of Register add_209_e2 is stuck at One
WARNING - Bit 10 of Register add_209_e2 is stuck at One
WARNING - Bit 9 of Register add_209_e2 is stuck at One
WARNING - Bit 8 of Register add_209_e2 is stuck at One
WARNING - Bit 7 of Register add_209_e2 is stuck at One
WARNING - Bit 6 of Register add_209_e2 is stuck at One
WARNING - Bit 5 of Register add_209_e2 is stuck at One
WARNING - Bit 4 of Register add_209_e2 is stuck at One
WARNING - Bit 3 of Register add_209_e2 is stuck at One
WARNING - Bit 2 of Register add_209_e2 is stuck at One
WARNING - Bit 1 of Register add_209_e2 is stuck at One
WARNING - Bit 0 of Register add_209_e2 is stuck at One
WARNING - Bit 15 of Register \freq_mod0/sincos_lut0/sub_50_e2 is stuck at Zero
WARNING - Bit 14 of Register \freq_mod0/sincos_lut0/sub_50_e2 is stuck at Zero
WARNING - Bit 13 of Register \freq_mod0/sincos_lut0/sub_50_e2 is stuck at Zero
WARNING - Bit 12 of Register \freq_mod0/sincos_lut0/sub_50_e2 is stuck at Zero
WARNING - Bit 11 of Register \freq_mod0/sincos_lut0/sub_50_e2 is stuck at Zero
WARNING - Bit 10 of Register \freq_mod0/sincos_lut0/sub_50_e2 is stuck at Zero
WARNING - Bit 9 of Register \freq_mod0/sincos_lut0/sub_50_e2 is stuck at Zero
WARNING - Bit 8 of Register \freq_mod0/sincos_lut0/sub_50_e2 is stuck at Zero
WARNING - Bit 7 of Register \freq_mod0/sincos_lut0/sub_50_e2 is stuck at Zero
WARNING - Bit 6 of Register \freq_mod0/sincos_lut0/sub_50_e2 is stuck at Zero
WARNING - Bit 5 of Register \freq_mod0/sincos_lut0/sub_50_e2 is stuck at Zero
WARNING - Bit 4 of Register \freq_mod0/sincos_lut0/sub_50_e2 is stuck at Zero
WARNING - Bit 3 of Register \freq_mod0/sincos_lut0/sub_50_e2 is stuck at Zero
WARNING - Bit 2 of Register \freq_mod0/sincos_lut0/sub_50_e2 is stuck at Zero
WARNING - Bit 1 of Register \freq_mod0/sincos_lut0/sub_50_e2 is stuck at Zero
WARNING - Bit 0 of Register \freq_mod0/sincos_lut0/sub_50_e2 is stuck at One
WARNING - Bit 8 of Register \freq_mod0/sincos_lut0/sub_51_e1 is stuck at One
WARNING - Bit 7 of Register \freq_mod0/sincos_lut0/sub_51_e1 is stuck at Zero
WARNING - Bit 6 of Register \freq_mod0/sincos_lut0/sub_51_e1 is stuck at Zero
WARNING - Bit 5 of Register \freq_mod0/sincos_lut0/sub_51_e1 is stuck at Zero
WARNING - Bit 4 of Register \freq_mod0/sincos_lut0/sub_51_e1 is stuck at Zero
WARNING - Bit 3 of Register \freq_mod0/sincos_lut0/sub_51_e1 is stuck at Zero
WARNING - Bit 2 of Register \freq_mod0/sincos_lut0/sub_51_e1 is stuck at Zero
WARNING - Bit 1 of Register \freq_mod0/sincos_lut0/sub_51_e1 is stuck at Zero
WARNING - Bit 0 of Register \freq_mod0/sincos_lut0/sub_51_e1 is stuck at Zero
WARNING - Bit 15 of Register \freq_mod0/sincos_lut0/sub_53_e2 is stuck at Zero
WARNING - Bit 14 of Register \freq_mod0/sincos_lut0/sub_53_e2 is stuck at Zero
WARNING - Bit 13 of Register \freq_mod0/sincos_lut0/sub_53_e2 is stuck at Zero
WARNING - Bit 12 of Register \freq_mod0/sincos_lut0/sub_53_e2 is stuck at Zero
WARNING - Bit 11 of Register \freq_mod0/sincos_lut0/sub_53_e2 is stuck at Zero
WARNING - Bit 10 of Register \freq_mod0/sincos_lut0/sub_53_e2 is stuck at Zero
WARNING - Bit 9 of Register \freq_mod0/sincos_lut0/sub_53_e2 is stuck at Zero
WARNING - Bit 8 of Register \freq_mod0/sincos_lut0/sub_53_e2 is stuck at Zero
WARNING - Bit 7 of Register \freq_mod0/sincos_lut0/sub_53_e2 is stuck at Zero
WARNING - Bit 6 of Register \freq_mod0/sincos_lut0/sub_53_e2 is stuck at Zero
WARNING - Bit 5 of Register \freq_mod0/sincos_lut0/sub_53_e2 is stuck at Zero
WARNING - Bit 4 of Register \freq_mod0/sincos_lut0/sub_53_e2 is stuck at Zero
WARNING - Bit 3 of Register \freq_mod0/sincos_lut0/sub_53_e2 is stuck at Zero
WARNING - Bit 2 of Register \freq_mod0/sincos_lut0/sub_53_e2 is stuck at Zero
WARNING - Bit 1 of Register \freq_mod0/sincos_lut0/sub_53_e2 is stuck at Zero
WARNING - Bit 0 of Register \freq_mod0/sincos_lut0/sub_53_e2 is stuck at One
WARNING - Bit 14 of Register add_208_e2 is stuck at One
WARNING - Bit 13 of Register add_208_e2 is stuck at One
WARNING - Bit 12 of Register add_208_e2 is stuck at One
WARNING - Bit 11 of Register add_208_e2 is stuck at One
WARNING - Bit 10 of Register add_208_e2 is stuck at One
WARNING - Bit 9 of Register add_208_e2 is stuck at One
WARNING - Bit 8 of Register add_208_e2 is stuck at One
WARNING - Bit 7 of Register add_208_e2 is stuck at One
WARNING - Bit 6 of Register add_208_e2 is stuck at One
WARNING - Bit 5 of Register add_208_e2 is stuck at One
WARNING - Bit 4 of Register add_208_e2 is stuck at One
WARNING - Bit 3 of Register add_208_e2 is stuck at One
WARNING - Bit 2 of Register add_208_e2 is stuck at One
WARNING - Bit 1 of Register add_208_e2 is stuck at One
WARNING - Bit 0 of Register add_208_e2 is stuck at One
WARNING - Bit 15 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_e1 is stuck at One
WARNING - Bit 14 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_e1 is stuck at Zero
WARNING - Bit 13 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_e1 is stuck at Zero
WARNING - Bit 12 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_e1 is stuck at Zero
WARNING - Bit 11 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_e1 is stuck at Zero
WARNING - Bit 10 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_e1 is stuck at Zero
WARNING - Bit 9 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_e1 is stuck at Zero
WARNING - Bit 8 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_e1 is stuck at Zero
WARNING - Bit 7 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_e1 is stuck at Zero
WARNING - Bit 6 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_e1 is stuck at Zero
WARNING - Bit 5 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_e1 is stuck at Zero
WARNING - Bit 4 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_e1 is stuck at Zero
WARNING - Bit 3 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_e1 is stuck at Zero
WARNING - Bit 2 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_e1 is stuck at Zero
WARNING - Bit 1 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_e1 is stuck at Zero
WARNING - Bit 0 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_e1 is stuck at One
WARNING - Bit 15 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_e1 is stuck at One
WARNING - Bit 14 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_e1 is stuck at Zero
WARNING - Bit 13 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_e1 is stuck at Zero
WARNING - Bit 12 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_e1 is stuck at Zero
WARNING - Bit 11 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_e1 is stuck at Zero
WARNING - Bit 10 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_e1 is stuck at Zero
WARNING - Bit 9 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_e1 is stuck at Zero
WARNING - Bit 8 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_e1 is stuck at Zero
WARNING - Bit 7 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_e1 is stuck at Zero
WARNING - Bit 6 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_e1 is stuck at Zero
WARNING - Bit 5 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_e1 is stuck at Zero
WARNING - Bit 4 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_e1 is stuck at Zero
WARNING - Bit 3 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_e1 is stuck at Zero
WARNING - Bit 2 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_e1 is stuck at Zero
WARNING - Bit 1 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_e1 is stuck at Zero
WARNING - Bit 0 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_e1 is stuck at One
WARNING - Bit 15 of Register \freq_mod0/sincos_lut0/sub_70_add_2_e1 is stuck at One
WARNING - Bit 14 of Register \freq_mod0/sincos_lut0/sub_70_add_2_e1 is stuck at Zero
WARNING - Bit 13 of Register \freq_mod0/sincos_lut0/sub_70_add_2_e1 is stuck at Zero
WARNING - Bit 12 of Register \freq_mod0/sincos_lut0/sub_70_add_2_e1 is stuck at Zero
WARNING - Bit 11 of Register \freq_mod0/sincos_lut0/sub_70_add_2_e1 is stuck at Zero
WARNING - Bit 10 of Register \freq_mod0/sincos_lut0/sub_70_add_2_e1 is stuck at Zero
WARNING - Bit 9 of Register \freq_mod0/sincos_lut0/sub_70_add_2_e1 is stuck at Zero
WARNING - Bit 8 of Register \freq_mod0/sincos_lut0/sub_70_add_2_e1 is stuck at Zero
WARNING - Bit 7 of Register \freq_mod0/sincos_lut0/sub_70_add_2_e1 is stuck at Zero
WARNING - Bit 6 of Register \freq_mod0/sincos_lut0/sub_70_add_2_e1 is stuck at Zero
WARNING - Bit 5 of Register \freq_mod0/sincos_lut0/sub_70_add_2_e1 is stuck at Zero
WARNING - Bit 4 of Register \freq_mod0/sincos_lut0/sub_70_add_2_e1 is stuck at Zero
WARNING - Bit 3 of Register \freq_mod0/sincos_lut0/sub_70_add_2_e1 is stuck at Zero
WARNING - Bit 2 of Register \freq_mod0/sincos_lut0/sub_70_add_2_e1 is stuck at Zero
WARNING - Bit 1 of Register \freq_mod0/sincos_lut0/sub_70_add_2_e1 is stuck at Zero
WARNING - Bit 0 of Register \freq_mod0/sincos_lut0/sub_70_add_2_e1 is stuck at One
WARNING - Bit 15 of Register \freq_mod0/sincos_lut0/sub_55_e2 is stuck at Zero
WARNING - Bit 14 of Register \freq_mod0/sincos_lut0/sub_55_e2 is stuck at Zero
WARNING - Bit 13 of Register \freq_mod0/sincos_lut0/sub_55_e2 is stuck at Zero
WARNING - Bit 12 of Register \freq_mod0/sincos_lut0/sub_55_e2 is stuck at Zero
WARNING - Bit 11 of Register \freq_mod0/sincos_lut0/sub_55_e2 is stuck at Zero
WARNING - Bit 10 of Register \freq_mod0/sincos_lut0/sub_55_e2 is stuck at Zero
WARNING - Bit 9 of Register \freq_mod0/sincos_lut0/sub_55_e2 is stuck at Zero
WARNING - Bit 8 of Register \freq_mod0/sincos_lut0/sub_55_e2 is stuck at Zero
WARNING - Bit 7 of Register \freq_mod0/sincos_lut0/sub_55_e2 is stuck at Zero
WARNING - Bit 6 of Register \freq_mod0/sincos_lut0/sub_55_e2 is stuck at Zero
WARNING - Bit 5 of Register \freq_mod0/sincos_lut0/sub_55_e2 is stuck at Zero
WARNING - Bit 4 of Register \freq_mod0/sincos_lut0/sub_55_e2 is stuck at Zero
WARNING - Bit 3 of Register \freq_mod0/sincos_lut0/sub_55_e2 is stuck at Zero
WARNING - Bit 2 of Register \freq_mod0/sincos_lut0/sub_55_e2 is stuck at Zero
WARNING - Bit 1 of Register \freq_mod0/sincos_lut0/sub_55_e2 is stuck at Zero
WARNING - Bit 0 of Register \freq_mod0/sincos_lut0/sub_55_e2 is stuck at One
WARNING - Bit 8 of Register sub_263_e1 is stuck at One
WARNING - Bit 7 of Register sub_263_e1 is stuck at One
WARNING - Bit 6 of Register sub_263_e1 is stuck at One
WARNING - Bit 5 of Register sub_263_e1 is stuck at One
WARNING - Bit 4 of Register sub_263_e1 is stuck at One
WARNING - Bit 3 of Register sub_263_e1 is stuck at One
WARNING - Bit 2 of Register sub_263_e1 is stuck at One
WARNING - Bit 1 of Register sub_263_e1 is stuck at One
WARNING - Bit 0 of Register sub_263_e1 is stuck at One
WARNING - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(2193): Register \spi_slave0/add_22_i2 clock is stuck at Zero. VDB-5035
WARNING - Bit 13 of Register \spi_slave0/add_22_e2 is stuck at Zero
WARNING - Bit 12 of Register \spi_slave0/add_22_e2 is stuck at Zero
WARNING - Bit 11 of Register \spi_slave0/add_22_e2 is stuck at Zero
WARNING - Bit 10 of Register \spi_slave0/add_22_e2 is stuck at Zero
WARNING - Bit 9 of Register \spi_slave0/add_22_e2 is stuck at Zero
WARNING - Bit 8 of Register \spi_slave0/add_22_e2 is stuck at Zero
WARNING - Bit 7 of Register \spi_slave0/add_22_e2 is stuck at Zero
WARNING - Bit 6 of Register \spi_slave0/add_22_e2 is stuck at Zero
WARNING - Bit 5 of Register \spi_slave0/add_22_e2 is stuck at Zero
WARNING - Bit 4 of Register \spi_slave0/add_22_e2 is stuck at Zero
WARNING - Bit 3 of Register \spi_slave0/add_22_e2 is stuck at Zero
WARNING - Bit 2 of Register \spi_slave0/add_22_e2 is stuck at Zero
WARNING - Bit 1 of Register \spi_slave0/add_22_e2 is stuck at Zero
WARNING - Bit 0 of Register \spi_slave0/add_22_e2 is stuck at One
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/spi_slave.vhd(61): Register \spi_slave0/add_17_i2 clock is stuck at Zero. VDB-5035
WARNING - Bit 5 of Register \spi_slave0/add_17_e2 is stuck at Zero
WARNING - Bit 4 of Register \spi_slave0/add_17_e2 is stuck at Zero
WARNING - Bit 3 of Register \spi_slave0/add_17_e2 is stuck at Zero
WARNING - Bit 2 of Register \spi_slave0/add_17_e2 is stuck at Zero
WARNING - Bit 1 of Register \spi_slave0/add_17_e2 is stuck at Zero
WARNING - Bit 0 of Register \spi_slave0/add_17_e2 is stuck at One
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/unpack.vhd(41): Register \unpack0/add_7_i2 clock is stuck at Zero. VDB-5035
WARNING - Bit 5 of Register \unpack0/add_7_e2 is stuck at Zero
WARNING - Bit 4 of Register \unpack0/add_7_e2 is stuck at Zero
WARNING - Bit 3 of Register \unpack0/add_7_e2 is stuck at Zero
WARNING - Bit 2 of Register \unpack0/add_7_e2 is stuck at Zero
WARNING - Bit 1 of Register \unpack0/add_7_e2 is stuck at One
WARNING - Bit 0 of Register \unpack0/add_7_e2 is stuck at Zero
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd(68): Register \freq_mod0/add_7_i2 clock is stuck at Zero. VDB-5035
WARNING - Bit 0 of Register \freq_mod0/add_7_e2 is stuck at Zero
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd(66): Register \freq_mod0/add_6_i2 clock is stuck at Zero. VDB-5035
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/main.vhd(654): Register mod_in_r_15__I_0_i2 clock is stuck at Zero. VDB-5035
WARNING - Bit 8 of Register \freq_mod0/sincos_lut0/sub_44_e1 is stuck at Zero
WARNING - Bit 7 of Register \freq_mod0/sincos_lut0/sub_44_e1 is stuck at Zero
WARNING - Bit 6 of Register \freq_mod0/sincos_lut0/sub_44_e1 is stuck at Zero
WARNING - Bit 5 of Register \freq_mod0/sincos_lut0/sub_44_e1 is stuck at Zero
WARNING - Bit 4 of Register \freq_mod0/sincos_lut0/sub_44_e1 is stuck at Zero
WARNING - Bit 3 of Register \freq_mod0/sincos_lut0/sub_44_e1 is stuck at Zero
WARNING - Bit 2 of Register \freq_mod0/sincos_lut0/sub_44_e1 is stuck at Zero
WARNING - Bit 1 of Register \freq_mod0/sincos_lut0/sub_44_e1 is stuck at Zero
WARNING - Bit 0 of Register \freq_mod0/sincos_lut0/sub_44_e1 is stuck at Zero
WARNING - Bit 15 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_e1 is stuck at One
WARNING - Bit 14 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_e1 is stuck at Zero
WARNING - Bit 13 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_e1 is stuck at Zero
WARNING - Bit 12 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_e1 is stuck at Zero
WARNING - Bit 11 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_e1 is stuck at Zero
WARNING - Bit 10 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_e1 is stuck at Zero
WARNING - Bit 9 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_e1 is stuck at Zero
WARNING - Bit 8 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_e1 is stuck at Zero
WARNING - Bit 7 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_e1 is stuck at Zero
WARNING - Bit 6 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_e1 is stuck at Zero
WARNING - Bit 5 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_e1 is stuck at Zero
WARNING - Bit 4 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_e1 is stuck at Zero
WARNING - Bit 3 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_e1 is stuck at Zero
WARNING - Bit 2 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_e1 is stuck at Zero
WARNING - Bit 1 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_e1 is stuck at Zero
WARNING - Bit 0 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_e1 is stuck at One
WARNING - Bit 15 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_e1 is stuck at One
WARNING - Bit 14 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_e1 is stuck at Zero
WARNING - Bit 13 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_e1 is stuck at Zero
WARNING - Bit 12 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_e1 is stuck at Zero
WARNING - Bit 11 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_e1 is stuck at Zero
WARNING - Bit 10 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_e1 is stuck at Zero
WARNING - Bit 9 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_e1 is stuck at Zero
WARNING - Bit 8 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_e1 is stuck at Zero
WARNING - Bit 7 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_e1 is stuck at Zero
WARNING - Bit 6 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_e1 is stuck at Zero
WARNING - Bit 5 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_e1 is stuck at Zero
WARNING - Bit 4 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_e1 is stuck at Zero
WARNING - Bit 3 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_e1 is stuck at Zero
WARNING - Bit 2 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_e1 is stuck at Zero
WARNING - Bit 1 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_e1 is stuck at Zero
WARNING - Bit 0 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_e1 is stuck at One
WARNING - Bit 0 of Register add_283_e1 is stuck at One
WARNING - Bit 0 of Register add_282_e1 is stuck at One
WARNING - Bit 0 of Register add_279_e1 is stuck at One
WARNING - Bit 15 of Register \freq_mod0/sincos_lut0/sub_55_sub_7_sub_7_e2 is stuck at Zero
WARNING - Bit 14 of Register \freq_mod0/sincos_lut0/sub_55_sub_7_sub_7_e2 is stuck at Zero
WARNING - Bit 13 of Register \freq_mod0/sincos_lut0/sub_55_sub_7_sub_7_e2 is stuck at Zero
WARNING - Bit 12 of Register \freq_mod0/sincos_lut0/sub_55_sub_7_sub_7_e2 is stuck at Zero
WARNING - Bit 11 of Register \freq_mod0/sincos_lut0/sub_55_sub_7_sub_7_e2 is stuck at Zero
WARNING - Bit 10 of Register \freq_mod0/sincos_lut0/sub_55_sub_7_sub_7_e2 is stuck at Zero
WARNING - Bit 9 of Register \freq_mod0/sincos_lut0/sub_55_sub_7_sub_7_e2 is stuck at Zero
WARNING - Bit 8 of Register \freq_mod0/sincos_lut0/sub_55_sub_7_sub_7_e2 is stuck at Zero
WARNING - Bit 7 of Register \freq_mod0/sincos_lut0/sub_55_sub_7_sub_7_e2 is stuck at Zero
WARNING - Bit 6 of Register \freq_mod0/sincos_lut0/sub_55_sub_7_sub_7_e2 is stuck at Zero
WARNING - Bit 5 of Register \freq_mod0/sincos_lut0/sub_55_sub_7_sub_7_e2 is stuck at Zero
WARNING - Bit 4 of Register \freq_mod0/sincos_lut0/sub_55_sub_7_sub_7_e2 is stuck at Zero
WARNING - Bit 3 of Register \freq_mod0/sincos_lut0/sub_55_sub_7_sub_7_e2 is stuck at Zero
WARNING - Bit 2 of Register \freq_mod0/sincos_lut0/sub_55_sub_7_sub_7_e2 is stuck at Zero
WARNING - Bit 1 of Register \freq_mod0/sincos_lut0/sub_55_sub_7_sub_7_e2 is stuck at Zero
WARNING - Bit 0 of Register \freq_mod0/sincos_lut0/sub_55_sub_7_sub_7_e2 is stuck at One
WARNING - Bit 13 of Register \spi_slave0/add_22_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 12 of Register \spi_slave0/add_22_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 11 of Register \spi_slave0/add_22_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 10 of Register \spi_slave0/add_22_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 9 of Register \spi_slave0/add_22_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 8 of Register \spi_slave0/add_22_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 7 of Register \spi_slave0/add_22_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 6 of Register \spi_slave0/add_22_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 5 of Register \spi_slave0/add_22_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 4 of Register \spi_slave0/add_22_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 3 of Register \spi_slave0/add_22_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 2 of Register \spi_slave0/add_22_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 1 of Register \spi_slave0/add_22_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 0 of Register \spi_slave0/add_22_add_12_add_12_e2 is stuck at One
WARNING - Bit 15 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_e1 is stuck at One
WARNING - Bit 14 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 13 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 12 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 11 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 10 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 9 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 8 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 7 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 6 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 5 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 4 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 3 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 2 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 1 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 0 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_e1 is stuck at One
WARNING - Bit 8 of Register sub_262_sub_7_sub_7_e1 is stuck at One
WARNING - Bit 7 of Register sub_262_sub_7_sub_7_e1 is stuck at One
WARNING - Bit 6 of Register sub_262_sub_7_sub_7_e1 is stuck at One
WARNING - Bit 5 of Register sub_262_sub_7_sub_7_e1 is stuck at One
WARNING - Bit 4 of Register sub_262_sub_7_sub_7_e1 is stuck at One
WARNING - Bit 3 of Register sub_262_sub_7_sub_7_e1 is stuck at One
WARNING - Bit 2 of Register sub_262_sub_7_sub_7_e1 is stuck at One
WARNING - Bit 1 of Register sub_262_sub_7_sub_7_e1 is stuck at One
WARNING - Bit 0 of Register sub_262_sub_7_sub_7_e1 is stuck at One
WARNING - Bit 0 of Register add_284_add_12_e1 is stuck at One
WARNING - Bit 0 of Register add_282_add_12_e1 is stuck at One
WARNING - Bit 1 of Register add_281_add_12_e2 is stuck at Zero
WARNING - Bit 0 of Register add_281_add_12_e2 is stuck at One
WARNING - Bit 1 of Register add_280_add_12_e2 is stuck at Zero
WARNING - Bit 0 of Register add_280_add_12_e2 is stuck at One
WARNING - Bit 0 of Register add_280_add_12_e1 is stuck at One
Net \spi_slave0/ld_N_677[5] is trimmed from netlist.


Net \spi_slave0/ld_N_677[4] is trimmed from netlist.


Net \spi_slave0/ld_N_677[3] is trimmed from netlist.


Net \spi_slave0/ld_N_677[2] is trimmed from netlist.


Net \spi_slave0/ld_N_677[1] is trimmed from netlist.


Net \spi_slave0/ld_N_677[0] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_202[15] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_202[14] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_202[13] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_202[12] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_202[11] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_202[10] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_202[9] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_202[8] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_202[7] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_202[6] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_202[5] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_202[4] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_202[3] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_202[2] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_202[1] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_202[0] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_21[20] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_21[19] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_21[18] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_21[17] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_21[16] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_21[15] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_21[14] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_21[13] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_21[12] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_21[11] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_21[10] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_21[9] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_21[8] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_21[7] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_21[6] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_21[5] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_21[4] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_21[3] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_21[2] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_21[1] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_21[0] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_42[20] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_42[19] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_42[18] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_42[17] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_42[16] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_42[15] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_42[14] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_42[13] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_42[12] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_42[11] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_42[10] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_42[9] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_42[8] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_42[7] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_42[6] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_42[5] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_42[4] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_42[3] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_42[2] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_42[1] is trimmed from netlist.


Net \ctcss_enc0/phase_20__N_42[0] is trimmed from netlist.


Net \ctcss_enc0/phase[10] is trimmed from netlist.


Net \ctcss_enc0/phase[9] is trimmed from netlist.


Net \ctcss_enc0/phase[8] is trimmed from netlist.


Net \ctcss_enc0/phase[7] is trimmed from netlist.


Net \ctcss_enc0/phase[6] is trimmed from netlist.


Net \ctcss_enc0/phase[5] is trimmed from netlist.


Net \ctcss_enc0/phase[4] is trimmed from netlist.


Net \ctcss_enc0/phase[3] is trimmed from netlist.


Net \ctcss_enc0/phase[2] is trimmed from netlist.


Net \ctcss_enc0/phase[1] is trimmed from netlist.


Net \ctcss_enc0/phase[0] is trimmed from netlist.


Net i_fm_tx[2] is trimmed from netlist.


Net i_fm_tx[1] is trimmed from netlist.


Net i_fm_tx[0] is trimmed from netlist.


Net q_fm_tx[2] is trimmed from netlist.


Net q_fm_tx[1] is trimmed from netlist.


Net q_fm_tx[0] is trimmed from netlist.


Net \freq_mod0/phase[10] is trimmed from netlist.


Net \freq_mod0/phase[9] is trimmed from netlist.


Net \freq_mod0/phase[8] is trimmed from netlist.


Net \freq_mod0/phase[7] is trimmed from netlist.


Net \freq_mod0/phase[6] is trimmed from netlist.


Net \freq_mod0/phase[5] is trimmed from netlist.


Net \freq_mod0/phase[4] is trimmed from netlist.


Net \freq_mod0/phase[3] is trimmed from netlist.


Net \freq_mod0/phase[2] is trimmed from netlist.


Net \freq_mod0/phase[1] is trimmed from netlist.


Net \freq_mod0/phase_20__N_250[20] is trimmed from netlist.


Net \freq_mod0/phase_20__N_250[19] is trimmed from netlist.


Net \freq_mod0/phase_20__N_250[18] is trimmed from netlist.


Net \freq_mod0/phase_20__N_250[17] is trimmed from netlist.


Net \freq_mod0/phase_20__N_250[16] is trimmed from netlist.


Net \freq_mod0/phase_20__N_250[15] is trimmed from netlist.


Net \freq_mod0/phase_20__N_250[14] is trimmed from netlist.


Net \freq_mod0/phase_20__N_250[13] is trimmed from netlist.


Net \freq_mod0/phase_20__N_250[12] is trimmed from netlist.


Net \freq_mod0/phase_20__N_250[11] is trimmed from netlist.


Net \freq_mod0/phase_20__N_250[10] is trimmed from netlist.


Net \freq_mod0/phase_20__N_250[9] is trimmed from netlist.


Net \freq_mod0/phase_20__N_250[8] is trimmed from netlist.


Net \freq_mod0/phase_20__N_250[7] is trimmed from netlist.


Net \freq_mod0/phase_20__N_250[6] is trimmed from netlist.


Net \freq_mod0/phase_20__N_250[5] is trimmed from netlist.


Net \freq_mod0/phase_20__N_250[4] is trimmed from netlist.


Net \freq_mod0/phase_20__N_250[3] is trimmed from netlist.


Net \freq_mod0/phase_20__N_250[2] is trimmed from netlist.


Net \freq_mod0/phase_20__N_250[1] is trimmed from netlist.


Net \freq_mod0/phase_20__N_250[0] is trimmed from netlist.


Net \freq_mod0/i_o_15__N_218[15] is trimmed from netlist.


Net \freq_mod0/i_o_15__N_218[14] is trimmed from netlist.


Net \freq_mod0/i_o_15__N_218[13] is trimmed from netlist.


Net \freq_mod0/i_o_15__N_218[12] is trimmed from netlist.


Net \freq_mod0/i_o_15__N_218[11] is trimmed from netlist.


Net \freq_mod0/i_o_15__N_218[10] is trimmed from netlist.


Net \freq_mod0/i_o_15__N_218[9] is trimmed from netlist.


Net \freq_mod0/i_o_15__N_218[8] is trimmed from netlist.


Net \freq_mod0/i_o_15__N_218[7] is trimmed from netlist.


Net \freq_mod0/i_o_15__N_218[6] is trimmed from netlist.


Net \freq_mod0/i_o_15__N_218[5] is trimmed from netlist.


Net \freq_mod0/i_o_15__N_218[4] is trimmed from netlist.


Net \freq_mod0/i_o_15__N_218[3] is trimmed from netlist.


Net \freq_mod0/i_o_15__N_218[2] is trimmed from netlist.


Net \freq_mod0/i_o_15__N_218[1] is trimmed from netlist.


Net \freq_mod0/i_o_15__N_218[0] is trimmed from netlist.


Net \freq_mod0/q_o_15__N_234[15] is trimmed from netlist.


Net \freq_mod0/q_o_15__N_234[14] is trimmed from netlist.


Net \freq_mod0/q_o_15__N_234[13] is trimmed from netlist.


Net \freq_mod0/q_o_15__N_234[12] is trimmed from netlist.


Net \freq_mod0/q_o_15__N_234[11] is trimmed from netlist.


Net \freq_mod0/q_o_15__N_234[10] is trimmed from netlist.


Net \freq_mod0/q_o_15__N_234[9] is trimmed from netlist.


Net \freq_mod0/q_o_15__N_234[8] is trimmed from netlist.


Net \freq_mod0/q_o_15__N_234[7] is trimmed from netlist.


Net \freq_mod0/q_o_15__N_234[6] is trimmed from netlist.


Net \freq_mod0/q_o_15__N_234[5] is trimmed from netlist.


Net \freq_mod0/q_o_15__N_234[4] is trimmed from netlist.


Net \freq_mod0/q_o_15__N_234[3] is trimmed from netlist.


Net \freq_mod0/q_o_15__N_234[2] is trimmed from netlist.


Net \freq_mod0/q_o_15__N_234[1] is trimmed from netlist.


Net \freq_mod0/q_o_15__N_234[0] is trimmed from netlist.


Net \spi_slave0/addr_o_13__N_593[13] is trimmed from netlist.


Net \spi_slave0/addr_o_13__N_593[12] is trimmed from netlist.


Net \spi_slave0/addr_o_13__N_593[11] is trimmed from netlist.


Net \spi_slave0/addr_o_13__N_593[10] is trimmed from netlist.


Net \spi_slave0/addr_o_13__N_593[9] is trimmed from netlist.


Net \spi_slave0/addr_o_13__N_593[8] is trimmed from netlist.


Net \spi_slave0/addr_o_13__N_593[7] is trimmed from netlist.


Net \spi_slave0/addr_o_13__N_593[6] is trimmed from netlist.


Net \spi_slave0/addr_o_13__N_593[5] is trimmed from netlist.


Net \spi_slave0/addr_o_13__N_593[4] is trimmed from netlist.


Net \spi_slave0/addr_o_13__N_593[3] is trimmed from netlist.


Net \spi_slave0/addr_o_13__N_593[2] is trimmed from netlist.


Net \spi_slave0/addr_o_13__N_593[1] is trimmed from netlist.


Net \spi_slave0/addr_o_13__N_593[0] is trimmed from netlist.


Net \spi_slave0/data_tx_15__N_607[15] is trimmed from netlist.


Net \spi_slave0/data_tx_15__N_607[14] is trimmed from netlist.


Net \spi_slave0/data_tx_15__N_607[13] is trimmed from netlist.


Net \spi_slave0/data_tx_15__N_607[12] is trimmed from netlist.


Net \spi_slave0/data_tx_15__N_607[11] is trimmed from netlist.


Net \spi_slave0/data_tx_15__N_607[10] is trimmed from netlist.


Net \spi_slave0/data_tx_15__N_607[9] is trimmed from netlist.


Net \spi_slave0/data_tx_15__N_607[8] is trimmed from netlist.


Net \spi_slave0/data_tx_15__N_607[7] is trimmed from netlist.


Net \spi_slave0/data_tx_15__N_607[6] is trimmed from netlist.


Net \spi_slave0/data_tx_15__N_607[5] is trimmed from netlist.


Net \spi_slave0/data_tx_15__N_607[4] is trimmed from netlist.


Net \spi_slave0/data_tx_15__N_607[3] is trimmed from netlist.


Net \spi_slave0/data_tx_15__N_607[2] is trimmed from netlist.


Net \spi_slave0/data_tx_15__N_607[1] is trimmed from netlist.


Net \spi_slave0/data_tx_15__N_607[0] is trimmed from netlist.


Net \spi_slave0/data_o_15__N_623[15] is trimmed from netlist.


Net \spi_slave0/data_o_15__N_623[14] is trimmed from netlist.


Net \spi_slave0/data_o_15__N_623[13] is trimmed from netlist.


Net \spi_slave0/data_o_15__N_623[12] is trimmed from netlist.


Net \spi_slave0/data_o_15__N_623[11] is trimmed from netlist.


Net \spi_slave0/data_o_15__N_623[10] is trimmed from netlist.


Net \spi_slave0/data_o_15__N_623[9] is trimmed from netlist.


Net \spi_slave0/data_o_15__N_623[8] is trimmed from netlist.


Net \spi_slave0/data_o_15__N_623[7] is trimmed from netlist.


Net \spi_slave0/data_o_15__N_623[6] is trimmed from netlist.


Net \spi_slave0/data_o_15__N_623[5] is trimmed from netlist.


Net \spi_slave0/data_o_15__N_623[4] is trimmed from netlist.


Net \spi_slave0/data_o_15__N_623[3] is trimmed from netlist.


Net \spi_slave0/data_o_15__N_623[2] is trimmed from netlist.


Net \spi_slave0/data_o_15__N_623[1] is trimmed from netlist.


Net \spi_slave0/data_o_15__N_623[0] is trimmed from netlist.


Net \ctrl_regs0/data_o_15__N_721[15] is trimmed from netlist.


Net \ctrl_regs0/data_o_15__N_721[14] is trimmed from netlist.


Net \ctrl_regs0/data_o_15__N_721[13] is trimmed from netlist.


Net \ctrl_regs0/data_o_15__N_721[12] is trimmed from netlist.


Net \ctrl_regs0/data_o_15__N_721[11] is trimmed from netlist.


Net \ctrl_regs0/data_o_15__N_721[10] is trimmed from netlist.


Net \ctrl_regs0/data_o_15__N_721[9] is trimmed from netlist.


Net \ctrl_regs0/data_o_15__N_721[8] is trimmed from netlist.


Net \ctrl_regs0/data_o_15__N_721[7] is trimmed from netlist.


Net \ctrl_regs0/data_o_15__N_721[6] is trimmed from netlist.


Net \ctrl_regs0/data_o_15__N_721[5] is trimmed from netlist.


Net \ctrl_regs0/data_o_15__N_721[4] is trimmed from netlist.


Net \ctrl_regs0/data_o_15__N_721[3] is trimmed from netlist.


Net \ctrl_regs0/data_o_15__N_721[2] is trimmed from netlist.


Net \ctrl_regs0/data_o_15__N_721[1] is trimmed from netlist.


Net \ctrl_regs0/data_o_15__N_721[0] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_0__15__N_737[15] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_0__15__N_737[14] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_0__15__N_737[13] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_0__15__N_737[12] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_0__15__N_737[11] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_0__15__N_737[10] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_0__15__N_737[9] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_0__15__N_737[8] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_0__15__N_737[7] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_0__15__N_737[6] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_0__15__N_737[5] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_0__15__N_737[4] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_0__15__N_737[3] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_0__15__N_737[2] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_0__15__N_737[1] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_0__15__N_737[0] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_2__15__N_769[15] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_2__15__N_769[14] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_2__15__N_769[13] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_2__15__N_769[12] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_2__15__N_769[11] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_2__15__N_769[10] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_2__15__N_769[9] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_2__15__N_769[8] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_2__15__N_769[7] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_2__15__N_769[6] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_2__15__N_769[5] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_2__15__N_769[4] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_2__15__N_769[3] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_2__15__N_769[2] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_2__15__N_769[1] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_2__15__N_769[0] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_3__15__N_785[15] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_3__15__N_785[14] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_3__15__N_785[13] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_3__15__N_785[12] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_3__15__N_785[11] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_3__15__N_785[10] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_3__15__N_785[9] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_3__15__N_785[8] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_3__15__N_785[7] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_3__15__N_785[6] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_3__15__N_785[5] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_3__15__N_785[4] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_3__15__N_785[3] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_3__15__N_785[2] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_3__15__N_785[1] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_3__15__N_785[0] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_7__15__N_849[15] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_7__15__N_849[14] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_7__15__N_849[13] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_7__15__N_849[12] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_7__15__N_849[11] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_7__15__N_849[10] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_7__15__N_849[9] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_7__15__N_849[8] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_7__15__N_849[7] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_7__15__N_849[6] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_7__15__N_849[5] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_7__15__N_849[4] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_7__15__N_849[3] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_7__15__N_849[2] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_7__15__N_849[1] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_7__15__N_849[0] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_8__15__N_865[15] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_8__15__N_865[14] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_8__15__N_865[13] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_8__15__N_865[12] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_8__15__N_865[11] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_8__15__N_865[10] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_8__15__N_865[9] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_8__15__N_865[8] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_8__15__N_865[7] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_8__15__N_865[6] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_8__15__N_865[5] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_8__15__N_865[4] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_8__15__N_865[3] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_8__15__N_865[2] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_8__15__N_865[1] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_8__15__N_865[0] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_9__15__N_881[15] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_9__15__N_881[14] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_9__15__N_881[13] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_9__15__N_881[12] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_9__15__N_881[11] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_9__15__N_881[10] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_9__15__N_881[9] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_9__15__N_881[8] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_9__15__N_881[7] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_9__15__N_881[6] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_9__15__N_881[5] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_9__15__N_881[4] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_9__15__N_881[3] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_9__15__N_881[2] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_9__15__N_881[1] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_9__15__N_881[0] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_10__15__N_897[15] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_10__15__N_897[14] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_10__15__N_897[13] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_10__15__N_897[12] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_10__15__N_897[11] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_10__15__N_897[10] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_10__15__N_897[9] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_10__15__N_897[8] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_10__15__N_897[7] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_10__15__N_897[6] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_10__15__N_897[5] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_10__15__N_897[4] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_10__15__N_897[3] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_10__15__N_897[2] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_10__15__N_897[1] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_10__15__N_897[0] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_11__15__N_913[15] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_11__15__N_913[14] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_11__15__N_913[13] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_11__15__N_913[12] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_11__15__N_913[11] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_11__15__N_913[10] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_11__15__N_913[9] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_11__15__N_913[8] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_11__15__N_913[7] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_11__15__N_913[6] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_11__15__N_913[5] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_11__15__N_913[4] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_11__15__N_913[3] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_11__15__N_913[2] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_11__15__N_913[1] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_11__15__N_913[0] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_12__15__N_929[15] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_12__15__N_929[14] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_12__15__N_929[13] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_12__15__N_929[12] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_12__15__N_929[11] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_12__15__N_929[10] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_12__15__N_929[9] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_12__15__N_929[8] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_12__15__N_929[7] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_12__15__N_929[6] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_12__15__N_929[5] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_12__15__N_929[4] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_12__15__N_929[3] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_12__15__N_929[2] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_12__15__N_929[1] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_12__15__N_929[0] is trimmed from netlist.


Net \zero_insert0/s_o_N_389 is trimmed from netlist.


Net \spi_slave0/addr_inc_N_690 is trimmed from netlist.


Net \spi_slave0/miso_o_N_695 is trimmed from netlist.


Net \spi_slave0/miso_o_N_718 is trimmed from netlist.


Net \ctrl_regs0/write_pend_N_1169 is trimmed from netlist.


Net \spi_slave0/addr_inc_N_691 is trimmed from netlist.


Net \freq_mod0/counter_7__N_271[7] is trimmed from netlist.


Net \freq_mod0/counter_7__N_271[6] is trimmed from netlist.


Net \freq_mod0/counter_7__N_271[5] is trimmed from netlist.


Net \freq_mod0/counter_7__N_271[4] is trimmed from netlist.


Net \freq_mod0/counter_7__N_271[3] is trimmed from netlist.


Net \freq_mod0/counter_7__N_271[2] is trimmed from netlist.


Net \freq_mod0/counter_7__N_271[1] is trimmed from netlist.


Net \freq_mod0/counter_7__N_271[0] is trimmed from netlist.


Net \zero_insert0/counter_7__N_372[7] is trimmed from netlist.


Net \zero_insert0/counter_7__N_372[6] is trimmed from netlist.


Net \zero_insert0/counter_7__N_372[5] is trimmed from netlist.


Net \zero_insert0/counter_7__N_372[4] is trimmed from netlist.


Net \zero_insert0/counter_7__N_372[3] is trimmed from netlist.


Net \zero_insert0/counter_7__N_372[2] is trimmed from netlist.


Net \zero_insert0/counter_7__N_372[1] is trimmed from netlist.


Net \zero_insert0/counter_7__N_372[0] is trimmed from netlist.


Net \unpack0/bit_cnt_5__N_426[5] is trimmed from netlist.


Net \unpack0/bit_cnt_5__N_426[4] is trimmed from netlist.


Net \unpack0/bit_cnt_5__N_426[3] is trimmed from netlist.


Net \unpack0/bit_cnt_5__N_426[2] is trimmed from netlist.


Net \unpack0/bit_cnt_5__N_426[1] is trimmed from netlist.


Net \unpack0/bit_cnt_5__N_426[0] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_0__15__N_961[15] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_0__15__N_961[14] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_0__15__N_961[13] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_0__15__N_961[12] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_0__15__N_961[11] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_0__15__N_961[10] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_0__15__N_961[9] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_0__15__N_961[8] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_0__15__N_961[7] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_0__15__N_961[6] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_0__15__N_961[5] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_0__15__N_961[4] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_0__15__N_961[3] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_0__15__N_961[2] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_0__15__N_961[1] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_0__15__N_961[0] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_2__15__N_993[15] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_2__15__N_993[14] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_2__15__N_993[13] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_2__15__N_993[12] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_2__15__N_993[11] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_2__15__N_993[10] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_2__15__N_993[9] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_2__15__N_993[8] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_2__15__N_993[7] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_2__15__N_993[6] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_2__15__N_993[5] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_2__15__N_993[4] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_2__15__N_993[3] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_2__15__N_993[2] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_2__15__N_993[1] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_2__15__N_993[0] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_3__15__N_1009[15] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_3__15__N_1009[14] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_3__15__N_1009[13] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_3__15__N_1009[12] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_3__15__N_1009[11] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_3__15__N_1009[10] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_3__15__N_1009[9] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_3__15__N_1009[8] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_3__15__N_1009[7] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_3__15__N_1009[6] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_3__15__N_1009[5] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_3__15__N_1009[4] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_3__15__N_1009[3] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_3__15__N_1009[2] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_3__15__N_1009[1] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_3__15__N_1009[0] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_7__15__N_1073[15] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_7__15__N_1073[14] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_7__15__N_1073[13] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_7__15__N_1073[12] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_7__15__N_1073[11] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_7__15__N_1073[10] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_7__15__N_1073[9] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_7__15__N_1073[8] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_7__15__N_1073[7] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_7__15__N_1073[6] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_7__15__N_1073[5] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_7__15__N_1073[4] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_7__15__N_1073[3] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_7__15__N_1073[2] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_7__15__N_1073[1] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_7__15__N_1073[0] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_8__15__N_1089[15] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_8__15__N_1089[14] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_8__15__N_1089[13] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_8__15__N_1089[12] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_8__15__N_1089[11] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_8__15__N_1089[10] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_8__15__N_1089[9] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_8__15__N_1089[8] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_8__15__N_1089[7] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_8__15__N_1089[6] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_8__15__N_1089[5] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_8__15__N_1089[4] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_8__15__N_1089[3] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_8__15__N_1089[2] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_8__15__N_1089[1] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_8__15__N_1089[0] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_9__15__N_1105[15] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_9__15__N_1105[14] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_9__15__N_1105[13] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_9__15__N_1105[12] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_9__15__N_1105[11] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_9__15__N_1105[10] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_9__15__N_1105[9] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_9__15__N_1105[8] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_9__15__N_1105[7] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_9__15__N_1105[6] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_9__15__N_1105[5] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_9__15__N_1105[4] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_9__15__N_1105[3] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_9__15__N_1105[2] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_9__15__N_1105[1] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_9__15__N_1105[0] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_10__15__N_1121[15] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_10__15__N_1121[14] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_10__15__N_1121[13] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_10__15__N_1121[12] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_10__15__N_1121[11] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_10__15__N_1121[10] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_10__15__N_1121[9] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_10__15__N_1121[8] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_10__15__N_1121[7] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_10__15__N_1121[6] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_10__15__N_1121[5] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_10__15__N_1121[4] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_10__15__N_1121[3] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_10__15__N_1121[2] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_10__15__N_1121[1] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_10__15__N_1121[0] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_11__15__N_1137[15] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_11__15__N_1137[14] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_11__15__N_1137[13] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_11__15__N_1137[12] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_11__15__N_1137[11] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_11__15__N_1137[10] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_11__15__N_1137[9] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_11__15__N_1137[8] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_11__15__N_1137[7] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_11__15__N_1137[6] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_11__15__N_1137[5] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_11__15__N_1137[4] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_11__15__N_1137[3] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_11__15__N_1137[2] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_11__15__N_1137[1] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_11__15__N_1137[0] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_12__15__N_1153[15] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_12__15__N_1153[14] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_12__15__N_1153[13] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_12__15__N_1153[12] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_12__15__N_1153[11] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_12__15__N_1153[10] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_12__15__N_1153[9] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_12__15__N_1153[8] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_12__15__N_1153[7] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_12__15__N_1153[6] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_12__15__N_1153[5] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_12__15__N_1153[4] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_12__15__N_1153[3] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_12__15__N_1153[2] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_12__15__N_1153[1] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_12__15__N_1153[0] is trimmed from netlist.


Net \spi_slave0/ld_N_671 is trimmed from netlist.


Net \spi_slave0/rw_N_642 is trimmed from netlist.


Net \spi_slave0/miso_o_N_696 is trimmed from netlist.


Net \ctrl_regs0/write_pend_N_1170 is trimmed from netlist.


Removed duplicate sequential element \freq_mod0/add_6_add_12_add_12_e1(21 bit), because it is equivalent to \freq_mod0/add_7_add_12_add_12_e1

WARNING - Bit 0 of Register \spi_slave0/data_tx is stuck at Zero
Net \spi_slave0/data_tx[0] is trimmed from netlist.


Net \freq_mod0/raw_q[2] is trimmed from netlist.


Net \freq_mod0/raw_q[1] is trimmed from netlist.


Net \freq_mod0/raw_q[0] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/sine_o_15__N_169[2] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/sine_o_15__N_169[1] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/sine_o_15__N_169[0] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/sine_o_15__N_153[2] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/sine_o_15__N_153[1] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/sine_o_15__N_153[0] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/sine_o_15__N_79[2] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/sine_o_15__N_79[1] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/sine_o_15__N_79[0] is trimmed from netlist.


Net \zero_insert0/counter_7__N_388 is trimmed from netlist.


Net \unpack0/tx_reg_31__N_464 is trimmed from netlist.


Net \spi_slave0/addr_inc_N_694 is trimmed from netlist.


WARNING - Bit 15 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_e1 is stuck at One
WARNING - Bit 14 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 13 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 12 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 11 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 10 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 9 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 8 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 7 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 6 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 5 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 4 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 3 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 2 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 1 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 0 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_e1 is stuck at One
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sincos.vhd(105): Register add_659_i17 clock is stuck at Zero. VDB-5035
WARNING - Bit 15 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_e1 is stuck at One
WARNING - Bit 14 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 13 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 12 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 11 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 10 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 9 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 8 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 7 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 6 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 5 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 4 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 3 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 2 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 1 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 0 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_e1 is stuck at One
WARNING - Bit 15 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_e1 is stuck at One
WARNING - Bit 14 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 13 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 12 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 11 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 10 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 9 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 8 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 7 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 6 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 5 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 4 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 3 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 2 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 1 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 0 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_e1 is stuck at One
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/spi_slave.vhd(75): Register add_343_i2 clock is stuck at Zero. VDB-5035
WARNING - Bit 15 of Register add_663_e2 is stuck at One
WARNING - Bit 14 of Register add_663_e2 is stuck at One
WARNING - Bit 13 of Register add_663_e2 is stuck at One
WARNING - Bit 12 of Register add_663_e2 is stuck at One
WARNING - Bit 11 of Register add_663_e2 is stuck at One
WARNING - Bit 10 of Register add_663_e2 is stuck at One
WARNING - Bit 9 of Register add_663_e2 is stuck at One
WARNING - Bit 8 of Register add_663_e2 is stuck at One
WARNING - Bit 7 of Register add_663_e2 is stuck at One
WARNING - Bit 6 of Register add_663_e2 is stuck at One
WARNING - Bit 5 of Register add_663_e2 is stuck at One
WARNING - Bit 4 of Register add_663_e2 is stuck at One
WARNING - Bit 3 of Register add_663_e2 is stuck at One
WARNING - Bit 2 of Register add_663_e2 is stuck at One
WARNING - Bit 1 of Register add_663_e2 is stuck at One
WARNING - Bit 0 of Register add_663_e2 is stuck at One
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd(75): Register add_658_i17 clock is stuck at Zero. VDB-5035
WARNING - Bit 15 of Register add_662_e2 is stuck at One
WARNING - Bit 14 of Register add_662_e2 is stuck at One
WARNING - Bit 13 of Register add_662_e2 is stuck at One
WARNING - Bit 12 of Register add_662_e2 is stuck at One
WARNING - Bit 11 of Register add_662_e2 is stuck at One
WARNING - Bit 10 of Register add_662_e2 is stuck at One
WARNING - Bit 9 of Register add_662_e2 is stuck at One
WARNING - Bit 8 of Register add_662_e2 is stuck at One
WARNING - Bit 7 of Register add_662_e2 is stuck at One
WARNING - Bit 6 of Register add_662_e2 is stuck at One
WARNING - Bit 5 of Register add_662_e2 is stuck at One
WARNING - Bit 4 of Register add_662_e2 is stuck at One
WARNING - Bit 3 of Register add_662_e2 is stuck at One
WARNING - Bit 2 of Register add_662_e2 is stuck at One
WARNING - Bit 1 of Register add_662_e2 is stuck at One
WARNING - Bit 0 of Register add_662_e2 is stuck at One
WARNING - Bit 13 of Register add_661_e2 is stuck at One
WARNING - Bit 12 of Register add_661_e2 is stuck at One
WARNING - Bit 11 of Register add_661_e2 is stuck at One
WARNING - Bit 10 of Register add_661_e2 is stuck at One
WARNING - Bit 9 of Register add_661_e2 is stuck at One
WARNING - Bit 8 of Register add_661_e2 is stuck at One
WARNING - Bit 7 of Register add_661_e2 is stuck at One
WARNING - Bit 6 of Register add_661_e2 is stuck at One
WARNING - Bit 5 of Register add_661_e2 is stuck at One
WARNING - Bit 4 of Register add_661_e2 is stuck at One
WARNING - Bit 3 of Register add_661_e2 is stuck at One
WARNING - Bit 2 of Register add_661_e2 is stuck at One
WARNING - Bit 1 of Register add_661_e2 is stuck at One
WARNING - Bit 0 of Register add_661_e2 is stuck at One
WARNING - Bit 8 of Register \freq_mod0/sincos_lut0/sub_51_sub_7_sub_7_sub_7_add_2_e1 is stuck at One
WARNING - Bit 7 of Register \freq_mod0/sincos_lut0/sub_51_sub_7_sub_7_sub_7_add_2_e1 is stuck at Zero
WARNING - Bit 6 of Register \freq_mod0/sincos_lut0/sub_51_sub_7_sub_7_sub_7_add_2_e1 is stuck at Zero
WARNING - Bit 5 of Register \freq_mod0/sincos_lut0/sub_51_sub_7_sub_7_sub_7_add_2_e1 is stuck at Zero
WARNING - Bit 4 of Register \freq_mod0/sincos_lut0/sub_51_sub_7_sub_7_sub_7_add_2_e1 is stuck at Zero
WARNING - Bit 3 of Register \freq_mod0/sincos_lut0/sub_51_sub_7_sub_7_sub_7_add_2_e1 is stuck at Zero
WARNING - Bit 2 of Register \freq_mod0/sincos_lut0/sub_51_sub_7_sub_7_sub_7_add_2_e1 is stuck at Zero
WARNING - Bit 1 of Register \freq_mod0/sincos_lut0/sub_51_sub_7_sub_7_sub_7_add_2_e1 is stuck at Zero
WARNING - Bit 0 of Register \freq_mod0/sincos_lut0/sub_51_sub_7_sub_7_sub_7_add_2_e1 is stuck at One
WARNING - Bit 13 of Register \spi_slave0/add_22_add_12_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 12 of Register \spi_slave0/add_22_add_12_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 11 of Register \spi_slave0/add_22_add_12_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 10 of Register \spi_slave0/add_22_add_12_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 9 of Register \spi_slave0/add_22_add_12_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 8 of Register \spi_slave0/add_22_add_12_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 7 of Register \spi_slave0/add_22_add_12_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 6 of Register \spi_slave0/add_22_add_12_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 5 of Register \spi_slave0/add_22_add_12_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 4 of Register \spi_slave0/add_22_add_12_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 3 of Register \spi_slave0/add_22_add_12_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 2 of Register \spi_slave0/add_22_add_12_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 1 of Register \spi_slave0/add_22_add_12_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 0 of Register \spi_slave0/add_22_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 15 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_e1 is stuck at One
WARNING - Bit 14 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 13 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 12 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 11 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 10 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 9 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 8 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 7 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 6 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 5 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 4 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 3 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 2 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 1 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 0 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_e1 is stuck at One
WARNING - Bit 15 of Register add_663_add_12_e2 is stuck at One
WARNING - Bit 14 of Register add_663_add_12_e2 is stuck at One
WARNING - Bit 13 of Register add_663_add_12_e2 is stuck at One
WARNING - Bit 12 of Register add_663_add_12_e2 is stuck at One
WARNING - Bit 11 of Register add_663_add_12_e2 is stuck at One
WARNING - Bit 10 of Register add_663_add_12_e2 is stuck at One
WARNING - Bit 9 of Register add_663_add_12_e2 is stuck at One
WARNING - Bit 8 of Register add_663_add_12_e2 is stuck at One
WARNING - Bit 7 of Register add_663_add_12_e2 is stuck at One
WARNING - Bit 6 of Register add_663_add_12_e2 is stuck at One
WARNING - Bit 5 of Register add_663_add_12_e2 is stuck at One
WARNING - Bit 4 of Register add_663_add_12_e2 is stuck at One
WARNING - Bit 3 of Register add_663_add_12_e2 is stuck at One
WARNING - Bit 2 of Register add_663_add_12_e2 is stuck at One
WARNING - Bit 1 of Register add_663_add_12_e2 is stuck at One
WARNING - Bit 0 of Register add_663_add_12_e2 is stuck at One
WARNING - Bit 15 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_add_12_e1 is stuck at One
WARNING - Bit 14 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 13 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 12 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 11 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 10 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 9 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 8 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 7 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 6 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 5 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 4 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 3 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 2 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 1 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 0 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_add_12_e1 is stuck at One
WARNING - Bit 15 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_e1 is stuck at One
WARNING - Bit 14 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 13 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 12 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 11 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 10 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 9 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 8 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 7 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 6 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 5 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 4 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 3 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 2 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 1 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 0 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_e1 is stuck at One
WARNING - Bit 15 of Register add_662_add_12_e2 is stuck at One
WARNING - Bit 14 of Register add_662_add_12_e2 is stuck at One
WARNING - Bit 13 of Register add_662_add_12_e2 is stuck at One
WARNING - Bit 12 of Register add_662_add_12_e2 is stuck at One
WARNING - Bit 11 of Register add_662_add_12_e2 is stuck at One
WARNING - Bit 10 of Register add_662_add_12_e2 is stuck at One
WARNING - Bit 9 of Register add_662_add_12_e2 is stuck at One
WARNING - Bit 8 of Register add_662_add_12_e2 is stuck at One
WARNING - Bit 7 of Register add_662_add_12_e2 is stuck at One
WARNING - Bit 6 of Register add_662_add_12_e2 is stuck at One
WARNING - Bit 5 of Register add_662_add_12_e2 is stuck at One
WARNING - Bit 4 of Register add_662_add_12_e2 is stuck at One
WARNING - Bit 3 of Register add_662_add_12_e2 is stuck at One
WARNING - Bit 2 of Register add_662_add_12_e2 is stuck at One
WARNING - Bit 1 of Register add_662_add_12_e2 is stuck at One
WARNING - Bit 0 of Register add_662_add_12_e2 is stuck at One
WARNING - Bit 13 of Register add_658_add_12_e2 is stuck at One
WARNING - Bit 12 of Register add_658_add_12_e2 is stuck at One
WARNING - Bit 11 of Register add_658_add_12_e2 is stuck at One
WARNING - Bit 10 of Register add_658_add_12_e2 is stuck at One
WARNING - Bit 9 of Register add_658_add_12_e2 is stuck at One
WARNING - Bit 8 of Register add_658_add_12_e2 is stuck at One
WARNING - Bit 7 of Register add_658_add_12_e2 is stuck at One
WARNING - Bit 6 of Register add_658_add_12_e2 is stuck at One
WARNING - Bit 5 of Register add_658_add_12_e2 is stuck at One
WARNING - Bit 4 of Register add_658_add_12_e2 is stuck at One
WARNING - Bit 3 of Register add_658_add_12_e2 is stuck at One
WARNING - Bit 2 of Register add_658_add_12_e2 is stuck at One
WARNING - Bit 1 of Register add_658_add_12_e2 is stuck at One
WARNING - Bit 0 of Register add_658_add_12_e2 is stuck at One
WARNING - Bit 13 of Register add_660_add_12_e2 is stuck at One
WARNING - Bit 12 of Register add_660_add_12_e2 is stuck at One
WARNING - Bit 11 of Register add_660_add_12_e2 is stuck at One
WARNING - Bit 10 of Register add_660_add_12_e2 is stuck at One
WARNING - Bit 9 of Register add_660_add_12_e2 is stuck at One
WARNING - Bit 8 of Register add_660_add_12_e2 is stuck at One
WARNING - Bit 7 of Register add_660_add_12_e2 is stuck at One
WARNING - Bit 6 of Register add_660_add_12_e2 is stuck at One
WARNING - Bit 5 of Register add_660_add_12_e2 is stuck at One
WARNING - Bit 4 of Register add_660_add_12_e2 is stuck at One
WARNING - Bit 3 of Register add_660_add_12_e2 is stuck at One
WARNING - Bit 2 of Register add_660_add_12_e2 is stuck at One
WARNING - Bit 1 of Register add_660_add_12_e2 is stuck at One
WARNING - Bit 0 of Register add_660_add_12_e2 is stuck at One
WARNING - Bit 8 of Register \freq_mod0/sincos_lut0/sub_44_sub_7_sub_7_sub_7_add_2_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 7 of Register \freq_mod0/sincos_lut0/sub_44_sub_7_sub_7_sub_7_add_2_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 6 of Register \freq_mod0/sincos_lut0/sub_44_sub_7_sub_7_sub_7_add_2_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 5 of Register \freq_mod0/sincos_lut0/sub_44_sub_7_sub_7_sub_7_add_2_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 4 of Register \freq_mod0/sincos_lut0/sub_44_sub_7_sub_7_sub_7_add_2_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 3 of Register \freq_mod0/sincos_lut0/sub_44_sub_7_sub_7_sub_7_add_2_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 2 of Register \freq_mod0/sincos_lut0/sub_44_sub_7_sub_7_sub_7_add_2_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 1 of Register \freq_mod0/sincos_lut0/sub_44_sub_7_sub_7_sub_7_add_2_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 0 of Register \freq_mod0/sincos_lut0/sub_44_sub_7_sub_7_sub_7_add_2_add_12_add_12_e1 is stuck at One
WARNING - Bit 5 of Register add_343_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 4 of Register add_343_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 3 of Register add_343_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 2 of Register add_343_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 1 of Register add_343_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 15 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at One
WARNING - Bit 14 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 13 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 12 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 11 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 10 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 9 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 8 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 7 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 6 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 5 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 4 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 3 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 2 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 1 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 0 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at One
WARNING - Bit 15 of Register add_663_add_12_add_12_e2 is stuck at One
WARNING - Bit 14 of Register add_663_add_12_add_12_e2 is stuck at One
WARNING - Bit 13 of Register add_663_add_12_add_12_e2 is stuck at One
WARNING - Bit 12 of Register add_663_add_12_add_12_e2 is stuck at One
WARNING - Bit 11 of Register add_663_add_12_add_12_e2 is stuck at One
WARNING - Bit 10 of Register add_663_add_12_add_12_e2 is stuck at One
WARNING - Bit 9 of Register add_663_add_12_add_12_e2 is stuck at One
WARNING - Bit 8 of Register add_663_add_12_add_12_e2 is stuck at One
WARNING - Bit 7 of Register add_663_add_12_add_12_e2 is stuck at One
WARNING - Bit 6 of Register add_663_add_12_add_12_e2 is stuck at One
WARNING - Bit 5 of Register add_663_add_12_add_12_e2 is stuck at One
WARNING - Bit 4 of Register add_663_add_12_add_12_e2 is stuck at One
WARNING - Bit 3 of Register add_663_add_12_add_12_e2 is stuck at One
WARNING - Bit 2 of Register add_663_add_12_add_12_e2 is stuck at One
WARNING - Bit 1 of Register add_663_add_12_add_12_e2 is stuck at One
WARNING - Bit 0 of Register add_663_add_12_add_12_e2 is stuck at One
WARNING - Bit 15 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at One
WARNING - Bit 14 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 13 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 12 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 11 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 10 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 9 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 8 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 7 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 6 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 5 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 4 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 3 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 2 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 1 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 0 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at One
WARNING - Bit 15 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at One
WARNING - Bit 14 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 13 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 12 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 11 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 10 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 9 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 8 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 7 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 6 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 5 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 4 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 3 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 2 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 1 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 0 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_e1 is stuck at One
WARNING - Bit 13 of Register add_660_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 12 of Register add_660_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 11 of Register add_660_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 10 of Register add_660_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 9 of Register add_660_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 8 of Register add_660_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 7 of Register add_660_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 6 of Register add_660_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 5 of Register add_660_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 4 of Register add_660_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 3 of Register add_660_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 2 of Register add_660_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 1 of Register add_660_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 0 of Register add_660_add_12_add_12_add_12_e2 is stuck at One
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd(66): Clock on register \freq_mod0/add_6_add_12_add_12_add_12_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(2193): Clock on register \spi_slave0/add_22_add_12_add_12_add_12_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - Bit 13 of Register \spi_slave0/add_22_add_12_add_12_add_12_add_12_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 12 of Register \spi_slave0/add_22_add_12_add_12_add_12_add_12_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 11 of Register \spi_slave0/add_22_add_12_add_12_add_12_add_12_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 10 of Register \spi_slave0/add_22_add_12_add_12_add_12_add_12_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 9 of Register \spi_slave0/add_22_add_12_add_12_add_12_add_12_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 8 of Register \spi_slave0/add_22_add_12_add_12_add_12_add_12_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 7 of Register \spi_slave0/add_22_add_12_add_12_add_12_add_12_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 6 of Register \spi_slave0/add_22_add_12_add_12_add_12_add_12_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 5 of Register \spi_slave0/add_22_add_12_add_12_add_12_add_12_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 4 of Register \spi_slave0/add_22_add_12_add_12_add_12_add_12_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 3 of Register \spi_slave0/add_22_add_12_add_12_add_12_add_12_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 2 of Register \spi_slave0/add_22_add_12_add_12_add_12_add_12_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 1 of Register \spi_slave0/add_22_add_12_add_12_add_12_add_12_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 0 of Register \spi_slave0/add_22_add_12_add_12_add_12_add_12_add_12_add_12_e2 is stuck at One
WARNING - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(2311): Clock on register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd(75): Clock on register add_658_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - Bit 13 of Register add_658_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 12 of Register add_658_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 11 of Register add_658_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 10 of Register add_658_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 9 of Register add_658_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 8 of Register add_658_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 7 of Register add_658_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 6 of Register add_658_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 5 of Register add_658_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 4 of Register add_658_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 3 of Register add_658_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 2 of Register add_658_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 1 of Register add_658_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 0 of Register add_658_add_12_add_12_add_12_e2 is stuck at One
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd(74): Register \freq_mod0/add_9_i2 clock is stuck at Zero. VDB-5035
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sincos.vhd(105): Clock on register add_659_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - Bit 8 of Register \freq_mod0/sincos_lut0/sub_44_sub_7_sub_7_sub_7_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 7 of Register \freq_mod0/sincos_lut0/sub_44_sub_7_sub_7_sub_7_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 6 of Register \freq_mod0/sincos_lut0/sub_44_sub_7_sub_7_sub_7_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 5 of Register \freq_mod0/sincos_lut0/sub_44_sub_7_sub_7_sub_7_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 4 of Register \freq_mod0/sincos_lut0/sub_44_sub_7_sub_7_sub_7_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 3 of Register \freq_mod0/sincos_lut0/sub_44_sub_7_sub_7_sub_7_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 2 of Register \freq_mod0/sincos_lut0/sub_44_sub_7_sub_7_sub_7_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 1 of Register \freq_mod0/sincos_lut0/sub_44_sub_7_sub_7_sub_7_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 0 of Register \freq_mod0/sincos_lut0/sub_44_sub_7_sub_7_sub_7_add_2_add_12_add_12_add_12_e1 is stuck at One
WARNING - Bit 13 of Register add_659_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 12 of Register add_659_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 11 of Register add_659_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 10 of Register add_659_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 9 of Register add_659_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 8 of Register add_659_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 7 of Register add_659_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 6 of Register add_659_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 5 of Register add_659_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 4 of Register add_659_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 3 of Register add_659_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 2 of Register add_659_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 1 of Register add_659_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 0 of Register add_659_add_12_add_12_add_12_e2 is stuck at One
WARNING - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(2311): Clock on register \freq_mod0/sincos_lut0/sub_44_sub_7_sub_7_sub_7_add_2_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(2311): Clock on register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd(74): Clock on register \freq_mod0/add_9_i8 is tied to a constant&#xA;
WARNING - Bit 7 of Register \freq_mod0/add_9_e2 is stuck at Zero
WARNING - Bit 6 of Register \freq_mod0/add_9_e2 is stuck at Zero
WARNING - Bit 5 of Register \freq_mod0/add_9_e2 is stuck at Zero
WARNING - Bit 4 of Register \freq_mod0/add_9_e2 is stuck at Zero
WARNING - Bit 3 of Register \freq_mod0/add_9_e2 is stuck at Zero
WARNING - Bit 2 of Register \freq_mod0/add_9_e2 is stuck at Zero
WARNING - Bit 1 of Register \freq_mod0/add_9_e2 is stuck at Zero
WARNING - Bit 0 of Register \freq_mod0/add_9_e2 is stuck at One
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/spi_slave.vhd(75): Clock on register add_343_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/zero_insert.vhd(36): Clock on register \zero_insert0/add_8_i8 is tied to a constant&#xA;
WARNING - Bit 15 of Register \freq_mod0/sincos_lut0/sub_62_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at One
WARNING - Bit 14 of Register \freq_mod0/sincos_lut0/sub_62_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 13 of Register \freq_mod0/sincos_lut0/sub_62_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 12 of Register \freq_mod0/sincos_lut0/sub_62_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 11 of Register \freq_mod0/sincos_lut0/sub_62_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 10 of Register \freq_mod0/sincos_lut0/sub_62_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 9 of Register \freq_mod0/sincos_lut0/sub_62_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 8 of Register \freq_mod0/sincos_lut0/sub_62_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 7 of Register \freq_mod0/sincos_lut0/sub_62_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 6 of Register \freq_mod0/sincos_lut0/sub_62_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 5 of Register \freq_mod0/sincos_lut0/sub_62_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 4 of Register \freq_mod0/sincos_lut0/sub_62_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 3 of Register \freq_mod0/sincos_lut0/sub_62_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 2 of Register \freq_mod0/sincos_lut0/sub_62_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 1 of Register \freq_mod0/sincos_lut0/sub_62_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 0 of Register \freq_mod0/sincos_lut0/sub_62_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at One
WARNING - Bit 5 of Register add_343_add_12_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 4 of Register add_343_add_12_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 3 of Register add_343_add_12_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 2 of Register add_343_add_12_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 1 of Register add_343_add_12_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 15 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at One
WARNING - Bit 14 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 13 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 12 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 11 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 10 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 9 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 8 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 7 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 6 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 5 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 4 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 3 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 2 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 1 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 0 of Register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at One
WARNING - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(2311): Clock on register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - Bit 7 of Register \zero_insert0/add_8_e2 is stuck at Zero
WARNING - Bit 6 of Register \zero_insert0/add_8_e2 is stuck at Zero
WARNING - Bit 5 of Register \zero_insert0/add_8_e2 is stuck at Zero
WARNING - Bit 4 of Register \zero_insert0/add_8_e2 is stuck at Zero
WARNING - Bit 3 of Register \zero_insert0/add_8_e2 is stuck at Zero
WARNING - Bit 2 of Register \zero_insert0/add_8_e2 is stuck at Zero
WARNING - Bit 1 of Register \zero_insert0/add_8_e2 is stuck at Zero
WARNING - Bit 0 of Register \zero_insert0/add_8_e2 is stuck at One
WARNING - Bit 15 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at One
WARNING - Bit 14 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 13 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 12 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 11 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 10 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 9 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 8 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 7 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 6 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 5 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 4 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 3 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 2 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 1 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 0 of Register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at One
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/zero_insert.vhd(36): Register \zero_insert0/add_8_i2 clock is stuck at Zero. VDB-5035
WARNING - Bit 15 of Register add_663_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 14 of Register add_663_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 13 of Register add_663_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 12 of Register add_663_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 11 of Register add_663_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 10 of Register add_663_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 9 of Register add_663_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 8 of Register add_663_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 7 of Register add_663_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 6 of Register add_663_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 5 of Register add_663_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 4 of Register add_663_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 3 of Register add_663_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 2 of Register add_663_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 1 of Register add_663_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 0 of Register add_663_add_12_add_12_add_12_e2 is stuck at One
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/main.vhd(654): Clock on register mod_in_r_15__I_0_add_12_add_12_add_12_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(2304): Clock on register add_663_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(2311): Clock on register \freq_mod0/sincos_lut0/sub_62_add_2_add_12_add_12_add_12_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - Bit 15 of Register \freq_mod0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at One
WARNING - Bit 14 of Register \freq_mod0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 13 of Register \freq_mod0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 12 of Register \freq_mod0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 11 of Register \freq_mod0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 10 of Register \freq_mod0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 9 of Register \freq_mod0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 8 of Register \freq_mod0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 7 of Register \freq_mod0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 6 of Register \freq_mod0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 5 of Register \freq_mod0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 4 of Register \freq_mod0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 3 of Register \freq_mod0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 2 of Register \freq_mod0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 1 of Register \freq_mod0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 0 of Register \freq_mod0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at One
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd(68): Clock on register add_397_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(2311): Clock on register \freq_mod0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(2311): Clock on register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - Bit 15 of Register add_662_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 14 of Register add_662_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 13 of Register add_662_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 12 of Register add_662_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 11 of Register add_662_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 10 of Register add_662_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 9 of Register add_662_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 8 of Register add_662_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 7 of Register add_662_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 6 of Register add_662_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 5 of Register add_662_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 4 of Register add_662_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 3 of Register add_662_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 2 of Register add_662_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 1 of Register add_662_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 0 of Register add_662_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 15 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at One
WARNING - Bit 14 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 13 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 12 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 11 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 10 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 9 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 8 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 7 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 6 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 5 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 4 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 3 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 2 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 1 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 0 of Register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at One
WARNING - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(2311): Clock on register \freq_mod0/sincos_lut0/sub_51_sub_7_sub_7_sub_7_add_2_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(2311): Clock on register \ctcss_enc0/sincos_lut0/sub_44_sub_7_sub_7_sub_7_add_2_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - Bit 15 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at One
WARNING - Bit 14 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 13 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 12 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 11 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 10 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 9 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 8 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 7 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 6 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 5 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 4 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 3 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 2 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 1 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 0 of Register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_add_12_e1 is stuck at One
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sincos.vhd(105): Clock on register add_661_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(2304): Clock on register add_662_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - Bit 13 of Register add_661_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 12 of Register add_661_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 11 of Register add_661_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 10 of Register add_661_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 9 of Register add_661_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 8 of Register add_661_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 7 of Register add_661_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 6 of Register add_661_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 5 of Register add_661_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 4 of Register add_661_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 3 of Register add_661_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 2 of Register add_661_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 1 of Register add_661_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 0 of Register add_661_add_12_add_12_add_12_e2 is stuck at One
WARNING - Bit 8 of Register \freq_mod0/sincos_lut0/sub_51_sub_7_sub_7_sub_7_add_2_add_12_add_12_add_12_e1 is stuck at One
WARNING - Bit 7 of Register \freq_mod0/sincos_lut0/sub_51_sub_7_sub_7_sub_7_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 6 of Register \freq_mod0/sincos_lut0/sub_51_sub_7_sub_7_sub_7_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 5 of Register \freq_mod0/sincos_lut0/sub_51_sub_7_sub_7_sub_7_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 4 of Register \freq_mod0/sincos_lut0/sub_51_sub_7_sub_7_sub_7_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 3 of Register \freq_mod0/sincos_lut0/sub_51_sub_7_sub_7_sub_7_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 2 of Register \freq_mod0/sincos_lut0/sub_51_sub_7_sub_7_sub_7_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 1 of Register \freq_mod0/sincos_lut0/sub_51_sub_7_sub_7_sub_7_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 0 of Register \freq_mod0/sincos_lut0/sub_51_sub_7_sub_7_sub_7_add_2_add_12_add_12_add_12_e1 is stuck at One
WARNING - Bit 8 of Register \ctcss_enc0/sincos_lut0/sub_44_sub_7_sub_7_sub_7_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 7 of Register \ctcss_enc0/sincos_lut0/sub_44_sub_7_sub_7_sub_7_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 6 of Register \ctcss_enc0/sincos_lut0/sub_44_sub_7_sub_7_sub_7_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 5 of Register \ctcss_enc0/sincos_lut0/sub_44_sub_7_sub_7_sub_7_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 4 of Register \ctcss_enc0/sincos_lut0/sub_44_sub_7_sub_7_sub_7_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 3 of Register \ctcss_enc0/sincos_lut0/sub_44_sub_7_sub_7_sub_7_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 2 of Register \ctcss_enc0/sincos_lut0/sub_44_sub_7_sub_7_sub_7_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 1 of Register \ctcss_enc0/sincos_lut0/sub_44_sub_7_sub_7_sub_7_add_2_add_12_add_12_add_12_e1 is stuck at Zero
WARNING - Bit 0 of Register \ctcss_enc0/sincos_lut0/sub_44_sub_7_sub_7_sub_7_add_2_add_12_add_12_add_12_e1 is stuck at One
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd(75): Clock on register add_660_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd(75): Clock on register add_660_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(2304): Clock on register add_662_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sincos.vhd(105): Clock on register add_661_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(2311): Clock on register \ctcss_enc0/sincos_lut0/sub_44_sub_7_sub_7_sub_7_add_2_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(2311): Clock on register \freq_mod0/sincos_lut0/sub_51_sub_7_sub_7_sub_7_add_2_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(2311): Clock on register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(2311): Clock on register \freq_mod0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd(68): Clock on register add_397_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(2311): Clock on register \freq_mod0/sincos_lut0/sub_62_add_2_add_12_add_12_add_12_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(2304): Clock on register add_663_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/main.vhd(654): Clock on register mod_in_r_15__I_0_add_12_add_12_add_12_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(2311): Clock on register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/zero_insert.vhd(36): Clock on register \zero_insert0/add_8_i8 is tied to a constant&#xA;
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/spi_slave.vhd(75): Clock on register add_343_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd(74): Clock on register \freq_mod0/add_9_i8 is tied to a constant&#xA;
WARNING - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(2311): Clock on register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(2311): Clock on register \freq_mod0/sincos_lut0/sub_44_sub_7_sub_7_sub_7_add_2_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sincos.vhd(105): Clock on register add_659_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd(75): Clock on register add_658_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(2311): Clock on register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(2193): Clock on register \spi_slave0/add_22_add_12_add_12_add_12_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd(66): Clock on register \freq_mod0/add_6_add_12_add_12_add_12_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd(66): Clock on register \freq_mod0/add_6_add_12_add_12_add_12_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(2193): Clock on register \spi_slave0/add_22_add_12_add_12_add_12_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(2311): Clock on register \freq_mod0/sincos_lut0/sub_70_add_2_add_12_add_12_add_12_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd(75): Clock on register add_658_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sincos.vhd(105): Clock on register add_659_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(2311): Clock on register \freq_mod0/sincos_lut0/sub_44_sub_7_sub_7_sub_7_add_2_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(2311): Clock on register \ctcss_enc0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd(74): Clock on register \freq_mod0/add_9_i8 is tied to a constant&#xA;
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/spi_slave.vhd(75): Clock on register add_343_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/zero_insert.vhd(36): Clock on register \zero_insert0/add_8_i8 is tied to a constant&#xA;
WARNING - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(2311): Clock on register \freq_mod0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/main.vhd(654): Clock on register mod_in_r_15__I_0_add_12_add_12_add_12_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(2304): Clock on register add_663_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(2311): Clock on register \freq_mod0/sincos_lut0/sub_62_add_2_add_12_add_12_add_12_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd(68): Clock on register add_397_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(2311): Clock on register \freq_mod0/sincos_lut0/sub_65_add_2_add_12_add_12_add_12_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(2311): Clock on register \ctcss_enc0/sincos_lut0/sub_59_add_2_add_12_add_12_add_12_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(2311): Clock on register \freq_mod0/sincos_lut0/sub_51_sub_7_sub_7_sub_7_add_2_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(2311): Clock on register \ctcss_enc0/sincos_lut0/sub_44_sub_7_sub_7_sub_7_add_2_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sincos.vhd(105): Clock on register add_661_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(2304): Clock on register add_662_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd(75): Clock on register add_660_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - I/O Port clk_rx_i 's net has no driver and is unused.
WARNING - I/O Port data_rx09_i 's net has no driver and is unused.
WARNING - I/O Port data_rx24_i 's net has no driver and is unused.
WARNING - I/O Port io0 's net has no driver and is unused.
WARNING - I/O Port io1 's net has no driver and is unused.
WARNING - I/O Port io2 's net has no driver and is unused.
Net spi_miso_c is trimmed from netlist.


Net \freq_mod0/sincos_lut0/sine_o_15__N_95[15] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/cosine_o_15__N_128[15] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/sine_o_15__N_169[15] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o_15__N_95[15] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o_15__N_169[15] is trimmed from netlist.


Net regs_r[2][1] is trimmed from netlist.


Net regs_r[2][2] is trimmed from netlist.


Net regs_r[2][3] is trimmed from netlist.


Net regs_r[2][4] is trimmed from netlist.


Net regs_r[2][5] is trimmed from netlist.


Net regs_r[2][6] is trimmed from netlist.


Net regs_r[2][7] is trimmed from netlist.


Net regs_r[2][8] is trimmed from netlist.


Net regs_r[2][9] is trimmed from netlist.


Net regs_r[2][10] is trimmed from netlist.


Net regs_r[2][11] is trimmed from netlist.


Net regs_r[2][12] is trimmed from netlist.


Net regs_r[2][13] is trimmed from netlist.


Net regs_r[2][14] is trimmed from netlist.


Net regs_r[2][15] is trimmed from netlist.


Net regs_r[2][0] is trimmed from netlist.


WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/unpack.vhd(43): Register \unpack0/bit_cnt__i0 is stuck at Zero. VDB-5013
Net \unpack0/bit_cnt[0] is trimmed from netlist.


Net \spi_slave0/data_rx[31] is trimmed from netlist.


Net \spi_slave0/data_rx[30] is trimmed from netlist.


Net \spi_slave0/data_rx[29] is trimmed from netlist.


Net \spi_slave0/data_rx[28] is trimmed from netlist.


Net \spi_slave0/data_rx[27] is trimmed from netlist.


Net \spi_slave0/data_rx[26] is trimmed from netlist.


Net \spi_slave0/data_rx[25] is trimmed from netlist.


Net \spi_slave0/data_rx[24] is trimmed from netlist.


Net \spi_slave0/data_rx[23] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_555[31] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_555[30] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_555[29] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_555[28] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_555[27] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_555[26] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_555[25] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_555[24] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_555[23] is trimmed from netlist.


Net \spi_slave0/miso_o_N_716 is trimmed from netlist.


Net \spi_slave0/ld_N_675 is trimmed from netlist.


Net \spi_slave0/miso_o_N_713 is trimmed from netlist.


Net \spi_slave0/miso_o_N_717 is trimmed from netlist.


Net \unpack0/tx_reg_31__N_432[2] is trimmed from netlist.


Net \unpack0/tx_reg_31__N_432[1] is trimmed from netlist.


Net \spi_slave0/ld_N_674 is trimmed from netlist.


Net \spi_slave0/rw_N_652 is trimmed from netlist.


Net \spi_slave0/rw_N_651 is trimmed from netlist.


Net \spi_slave0/addr_inc_N_693 is trimmed from netlist.


Net \spi_slave0/addr_inc_N_692 is trimmed from netlist.


Net \spi_slave0/ld_N_687 is trimmed from netlist.


Net \spi_slave0/miso_o_N_700 is trimmed from netlist.


Net \spi_slave0/miso_o_N_705 is trimmed from netlist.


Net \ctrl_regs0/write_pend_N_1171 is trimmed from netlist.


Net \freq_mod0/sincos_lut0/sine_o_15__N_79[15] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o_15__N_79[15] is trimmed from netlist.


Net \spi_slave0/ld_N_684 is trimmed from netlist.


Net \spi_slave0/rw_N_661 is trimmed from netlist.


Net \spi_slave0/miso_o_N_712 is trimmed from netlist.


Net \spi_slave0/miso_o_N_711 is trimmed from netlist.


Net \ctrl_regs0/write_pend_N_1175 is trimmed from netlist.


Net \unpack0/tx_reg_31__N_432[14] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_6__15__N_1057[14] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_4__15__N_1025[14] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_6__15__N_833[14] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_4__15__N_801[14] is trimmed from netlist.


Net \spi_slave0/rw_N_644 is trimmed from netlist.


Net \spi_slave0/miso_o_N_699 is trimmed from netlist.


Net \spi_slave0/ld_N_673 is trimmed from netlist.


Net \ctrl_regs0/regs_rw_5__15__N_1041[14] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_1__15__N_977[9] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_555[22] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_555[21] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_555[20] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_555[19] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_555[18] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_555[17] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_555[16] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_555[15] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_555[14] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_555[13] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_555[12] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_555[11] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_555[10] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_555[9] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_555[8] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_555[7] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_555[6] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_555[5] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_555[4] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_555[3] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_555[2] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_555[1] is trimmed from netlist.


Net \spi_slave0/data_rx_31__N_555[0] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_1__15__N_753[9] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_5__15__N_817[14] is trimmed from netlist.


GSR will not be inferred because no asynchronous signal was found in the netlist.
WARNING - Initial value found on instance \spi_slave0/cnt_i4 will be ignored.
WARNING - Initial value found on instance \ctrl_regs0/regs_rw[1]_i9 will be ignored.
WARNING - Initial value found on instance \ctrl_regs0/regs_rw[6]_i14 will be ignored.
WARNING - Initial value found on instance \ctrl_regs0/regs_rw[5]_i14 will be ignored.
WARNING - Initial value found on instance \ctrl_regs0/regs_rw[4]_i14 will be ignored.
Net \tx_mod_sel0/i_o_15__N_340[15] is trimmed from netlist.


Net \tx_mod_sel0/i_o_15__N_340[14] is trimmed from netlist.


Net \tx_mod_sel0/i_o_15__N_340[13] is trimmed from netlist.


Net \tx_mod_sel0/i_o_15__N_340[12] is trimmed from netlist.


Net \tx_mod_sel0/i_o_15__N_340[11] is trimmed from netlist.


Net \tx_mod_sel0/i_o_15__N_340[10] is trimmed from netlist.


Net \tx_mod_sel0/i_o_15__N_340[9] is trimmed from netlist.


Net \tx_mod_sel0/i_o_15__N_340[8] is trimmed from netlist.


Net \tx_mod_sel0/i_o_15__N_340[7] is trimmed from netlist.


Net \tx_mod_sel0/i_o_15__N_340[6] is trimmed from netlist.


Net \tx_mod_sel0/i_o_15__N_340[5] is trimmed from netlist.


Net \tx_mod_sel0/i_o_15__N_340[4] is trimmed from netlist.


Net \tx_mod_sel0/i_o_15__N_340[3] is trimmed from netlist.


Net \tx_mod_sel0/q_o_15__N_356[15] is trimmed from netlist.


Net \tx_mod_sel0/q_o_15__N_356[14] is trimmed from netlist.


Net \tx_mod_sel0/q_o_15__N_356[13] is trimmed from netlist.


Net \tx_mod_sel0/q_o_15__N_356[12] is trimmed from netlist.


Net \tx_mod_sel0/q_o_15__N_356[11] is trimmed from netlist.


Net \tx_mod_sel0/q_o_15__N_356[10] is trimmed from netlist.


Net \tx_mod_sel0/q_o_15__N_356[9] is trimmed from netlist.


Net \tx_mod_sel0/q_o_15__N_356[8] is trimmed from netlist.


Net \tx_mod_sel0/q_o_15__N_356[7] is trimmed from netlist.


Net \tx_mod_sel0/q_o_15__N_356[6] is trimmed from netlist.


Net \tx_mod_sel0/q_o_15__N_356[5] is trimmed from netlist.


Net \tx_mod_sel0/q_o_15__N_356[4] is trimmed from netlist.


Net \tx_mod_sel0/q_o_15__N_356[3] is trimmed from netlist.


Net \unpack0/tx_reg_31__N_394[30] is trimmed from netlist.


Net \unpack0/tx_reg_31__N_394[16] is trimmed from netlist.


Net \unpack0/tx_reg_31__N_394[15] is trimmed from netlist.


Net \unpack0/tx_reg_31__N_394[2] is trimmed from netlist.


Net \unpack0/tx_reg_31__N_394[1] is trimmed from netlist.


Net \spi_slave0/cnt_5__N_587[5] is trimmed from netlist.


Net \spi_slave0/cnt_5__N_587[4] is trimmed from netlist.


Net \spi_slave0/cnt_5__N_587[3] is trimmed from netlist.


Net \spi_slave0/cnt_5__N_587[2] is trimmed from netlist.


Net \spi_slave0/cnt_5__N_587[1] is trimmed from netlist.


Net \spi_slave0/cnt_5__N_587[0] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_1__15__N_753[15] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_1__15__N_753[14] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_1__15__N_753[13] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_1__15__N_753[12] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_1__15__N_753[11] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_1__15__N_753[10] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_1__15__N_753[8] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_1__15__N_753[7] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_1__15__N_753[6] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_1__15__N_753[5] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_1__15__N_753[4] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_1__15__N_753[3] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_1__15__N_753[2] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_1__15__N_753[1] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_1__15__N_753[0] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_4__15__N_801[15] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_4__15__N_801[13] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_4__15__N_801[12] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_4__15__N_801[11] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_4__15__N_801[10] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_4__15__N_801[9] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_4__15__N_801[8] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_4__15__N_801[7] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_4__15__N_801[6] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_4__15__N_801[5] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_4__15__N_801[4] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_4__15__N_801[3] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_4__15__N_801[2] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_4__15__N_801[1] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_4__15__N_801[0] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_5__15__N_817[15] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_5__15__N_817[13] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_5__15__N_817[12] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_5__15__N_817[11] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_5__15__N_817[10] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_5__15__N_817[9] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_5__15__N_817[8] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_5__15__N_817[7] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_5__15__N_817[6] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_5__15__N_817[5] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_5__15__N_817[4] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_5__15__N_817[3] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_5__15__N_817[2] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_5__15__N_817[1] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_5__15__N_817[0] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_6__15__N_833[15] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_6__15__N_833[13] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_6__15__N_833[12] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_6__15__N_833[11] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_6__15__N_833[10] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_6__15__N_833[9] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_6__15__N_833[8] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_6__15__N_833[7] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_6__15__N_833[6] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_6__15__N_833[5] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_6__15__N_833[4] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_6__15__N_833[3] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_6__15__N_833[2] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_6__15__N_833[1] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_6__15__N_833[0] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_1__15__N_977[15] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_1__15__N_977[14] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_1__15__N_977[13] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_1__15__N_977[12] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_1__15__N_977[11] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_1__15__N_977[10] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_1__15__N_977[8] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_1__15__N_977[7] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_1__15__N_977[6] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_1__15__N_977[5] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_1__15__N_977[4] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_1__15__N_977[3] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_1__15__N_977[2] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_1__15__N_977[1] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_1__15__N_977[0] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_4__15__N_1025[15] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_4__15__N_1025[13] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_4__15__N_1025[12] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_4__15__N_1025[11] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_4__15__N_1025[10] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_4__15__N_1025[9] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_4__15__N_1025[8] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_4__15__N_1025[7] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_4__15__N_1025[6] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_4__15__N_1025[5] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_4__15__N_1025[4] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_4__15__N_1025[3] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_4__15__N_1025[2] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_4__15__N_1025[1] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_4__15__N_1025[0] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_5__15__N_1041[15] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_5__15__N_1041[13] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_5__15__N_1041[12] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_5__15__N_1041[11] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_5__15__N_1041[10] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_5__15__N_1041[9] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_5__15__N_1041[8] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_5__15__N_1041[7] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_5__15__N_1041[6] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_5__15__N_1041[5] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_5__15__N_1041[4] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_5__15__N_1041[3] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_5__15__N_1041[2] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_5__15__N_1041[1] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_5__15__N_1041[0] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_6__15__N_1057[15] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_6__15__N_1057[13] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_6__15__N_1057[12] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_6__15__N_1057[11] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_6__15__N_1057[10] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_6__15__N_1057[9] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_6__15__N_1057[8] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_6__15__N_1057[7] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_6__15__N_1057[6] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_6__15__N_1057[5] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_6__15__N_1057[4] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_6__15__N_1057[3] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_6__15__N_1057[2] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_6__15__N_1057[1] is trimmed from netlist.


Net \ctrl_regs0/regs_rw_6__15__N_1057[0] is trimmed from netlist.


Net \spi_slave0/pp_sck_N_686 is trimmed from netlist.


Net \spi_slave0/data_rx_15__N_715 is trimmed from netlist.


Net \ctrl_regs0/write_pend_N_1174 is trimmed from netlist.


Net \zero_insert0/s_o_N_393 is trimmed from netlist.


Net \spi_slave0/ld_N_676 is trimmed from netlist.


Duplicate register/latch removal. add_397_add_12_add_12_e1_i0 is a one-to-one match with \freq_mod0/add_6_add_12_add_12_add_12_add_12_add_12_e1_i1.
Duplicate register/latch removal. \freq_mod0/add_6_add_12_add_12_add_12_add_12_add_12_e1_i20 is a one-to-one match with add_397_add_12_add_12_e1_i19.
Duplicate register/latch removal. \freq_mod0/add_6_add_12_add_12_add_12_add_12_add_12_e1_i19 is a one-to-one match with add_397_add_12_add_12_e1_i18.
Duplicate register/latch removal. \freq_mod0/add_6_add_12_add_12_add_12_add_12_add_12_e1_i18 is a one-to-one match with add_397_add_12_add_12_e1_i17.
Duplicate register/latch removal. \freq_mod0/add_6_add_12_add_12_add_12_add_12_add_12_e1_i17 is a one-to-one match with add_397_add_12_add_12_e1_i16.
Duplicate register/latch removal. \freq_mod0/add_6_add_12_add_12_add_12_add_12_add_12_e1_i16 is a one-to-one match with add_397_add_12_add_12_e1_i15.
Duplicate register/latch removal. \freq_mod0/add_6_add_12_add_12_add_12_add_12_add_12_e1_i15 is a one-to-one match with add_397_add_12_add_12_e1_i14.
Duplicate register/latch removal. \freq_mod0/add_6_add_12_add_12_add_12_add_12_add_12_e1_i14 is a one-to-one match with add_397_add_12_add_12_e1_i13.
Duplicate register/latch removal. \freq_mod0/add_6_add_12_add_12_add_12_add_12_add_12_e1_i13 is a one-to-one match with add_397_add_12_add_12_e1_i12.
Duplicate register/latch removal. \freq_mod0/add_6_add_12_add_12_add_12_add_12_add_12_e1_i12 is a one-to-one match with add_397_add_12_add_12_e1_i11.
Duplicate register/latch removal. \freq_mod0/add_6_add_12_add_12_add_12_add_12_add_12_e1_i11 is a one-to-one match with add_397_add_12_add_12_e1_i10.
Duplicate register/latch removal. \freq_mod0/add_6_add_12_add_12_add_12_add_12_add_12_e1_i10 is a one-to-one match with add_397_add_12_add_12_e1_i9.
Duplicate register/latch removal. \freq_mod0/add_6_add_12_add_12_add_12_add_12_add_12_e1_i9 is a one-to-one match with add_397_add_12_add_12_e1_i8.
Duplicate register/latch removal. \freq_mod0/add_6_add_12_add_12_add_12_add_12_add_12_e1_i8 is a one-to-one match with add_397_add_12_add_12_e1_i7.
Duplicate register/latch removal. \freq_mod0/add_6_add_12_add_12_add_12_add_12_add_12_e1_i7 is a one-to-one match with add_397_add_12_add_12_e1_i6.
Duplicate register/latch removal. \freq_mod0/add_6_add_12_add_12_add_12_add_12_add_12_e1_i6 is a one-to-one match with add_397_add_12_add_12_e1_i5.
Duplicate register/latch removal. \freq_mod0/add_6_add_12_add_12_add_12_add_12_add_12_e1_i5 is a one-to-one match with add_397_add_12_add_12_e1_i4.
Duplicate register/latch removal. \freq_mod0/add_6_add_12_add_12_add_12_add_12_add_12_e1_i4 is a one-to-one match with add_397_add_12_add_12_e1_i3.
Duplicate register/latch removal. \freq_mod0/add_6_add_12_add_12_add_12_add_12_add_12_e1_i3 is a one-to-one match with add_397_add_12_add_12_e1_i2.
Duplicate register/latch removal. \freq_mod0/add_6_add_12_add_12_add_12_add_12_add_12_e1_i2 is a one-to-one match with add_397_add_12_add_12_e1_i1.
Duplicate register/latch removal. mod_in_r_15__I_0_add_12_add_12_add_12_add_12_add_12_e2_i15 is a one-to-one match with mod_in_r_15__I_0_add_12_add_12_add_12_add_12_add_12_e2_i11.
Duplicate register/latch removal. mod_in_r_15__I_0_add_12_add_12_add_12_add_12_add_12_e2_i14 is a one-to-one match with mod_in_r_15__I_0_add_12_add_12_add_12_add_12_add_12_e2_i12.
Duplicate register/latch removal. mod_in_r_15__I_0_add_12_add_12_add_12_add_12_add_12_e2_i13 is a one-to-one match with mod_in_r_15__I_0_add_12_add_12_add_12_add_12_add_12_e2_i14.
Duplicate register/latch removal. mod_in_r_15__I_0_add_12_add_12_add_12_add_12_add_12_e2_i15 is a one-to-one match with mod_in_r_15__I_0_add_12_add_12_add_12_add_12_add_12_e2_i13.
Net \spi_slave0/miso_o_N_709 is trimmed from netlist.


Net \spi_slave0/miso_o_N_710 is trimmed from netlist.


Initializing timer
Starting design annotation....
Skipping device clock for \pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL/CLKOS
User defined clock being used
WARNING - The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.

Starting full timing analysis...
Worst slack in design -7649
Net \spi_slave0/rw_N_653 is trimmed from netlist.


Net \spi_slave0/ld_N_688 is trimmed from netlist.


Initializing timer
Starting design annotation....
Skipping device clock for \pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL/CLKOS
User defined clock being used
WARNING - The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.

Starting full timing analysis...
Worst slack in design -4732
Net \spi_slave0/p_sck_N_663 is trimmed from netlist.


Initializing timer
Starting design annotation....
Skipping device clock for \pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL/CLKOS
User defined clock being used
WARNING - The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.

Starting full timing analysis...
Worst slack in design -5885
Net \freq_mod0/sincos_lut0/sine_o_15__N_111 is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o_15__N_111 is trimmed from netlist.


Net \freq_mod0/sincos_lut0/sine_o_15__N_169[12] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/sine_o_15__N_169[8] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/sine_o_15__N_169[7] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/sine_o_15__N_169[5] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/sine_o_15__N_169[4] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/sine_o_15__N_153[14] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/sine_o_15__N_153[11] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/sine_o_15__N_153[10] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/sine_o_15__N_153[8] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/sine_o_15__N_153[7] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/sine_o_15__N_153[6] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/sine_o_15__N_153[5] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/sine_o_15__N_153[4] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/sine_o_15__N_79[14] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/sine_o_15__N_79[12] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/sine_o_15__N_79[11] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/sine_o_15__N_79[10] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/sine_o_15__N_79[9] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/sine_o_15__N_79[8] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/sine_o_15__N_79[6] is trimmed from netlist.


Net \freq_mod0/sincos_lut0/sine_o_15__N_79[3] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o_15__N_169[12] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o_15__N_169[8] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o_15__N_169[7] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o_15__N_169[5] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o_15__N_169[4] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o_15__N_153[14] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o_15__N_153[11] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o_15__N_153[10] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o_15__N_153[8] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o_15__N_153[7] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o_15__N_153[6] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o_15__N_153[5] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o_15__N_153[4] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o_15__N_79[14] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o_15__N_79[12] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o_15__N_79[11] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o_15__N_79[10] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o_15__N_79[9] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o_15__N_79[8] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o_15__N_79[6] is trimmed from netlist.


Initializing timer
Starting design annotation....
Skipping device clock for \pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL/CLKOS
User defined clock being used
WARNING - The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.

Starting full timing analysis...
Worst slack in design -5760
Net regs_rw_1__0__N_3 is trimmed from netlist.


Net \unpack0/tx_reg_31__N_432[29] is trimmed from netlist.


Net \unpack0/tx_reg_31__N_432[28] is trimmed from netlist.


Net \unpack0/tx_reg_31__N_432[27] is trimmed from netlist.


Net \unpack0/tx_reg_31__N_432[26] is trimmed from netlist.


Net \unpack0/tx_reg_31__N_432[25] is trimmed from netlist.


Net \unpack0/tx_reg_31__N_432[24] is trimmed from netlist.


Net \unpack0/tx_reg_31__N_432[23] is trimmed from netlist.


Net \unpack0/tx_reg_31__N_432[22] is trimmed from netlist.


Net \unpack0/tx_reg_31__N_432[21] is trimmed from netlist.


Net \unpack0/tx_reg_31__N_432[20] is trimmed from netlist.


Net \unpack0/tx_reg_31__N_432[19] is trimmed from netlist.


Net \unpack0/tx_reg_31__N_432[18] is trimmed from netlist.


Net \unpack0/tx_reg_31__N_432[17] is trimmed from netlist.


Net \unpack0/tx_reg_31__N_432[13] is trimmed from netlist.


Net \unpack0/tx_reg_31__N_432[12] is trimmed from netlist.


Net \unpack0/tx_reg_31__N_432[11] is trimmed from netlist.


Net \unpack0/tx_reg_31__N_432[10] is trimmed from netlist.


Net \unpack0/tx_reg_31__N_432[9] is trimmed from netlist.


Net \unpack0/tx_reg_31__N_432[8] is trimmed from netlist.


Net \unpack0/tx_reg_31__N_432[7] is trimmed from netlist.


Net \unpack0/tx_reg_31__N_432[6] is trimmed from netlist.


Net \unpack0/tx_reg_31__N_432[5] is trimmed from netlist.


Net \unpack0/tx_reg_31__N_432[4] is trimmed from netlist.


Net \unpack0/tx_reg_31__N_432[3] is trimmed from netlist.


Net \spi_slave0/p_ncs_N_648 is trimmed from netlist.


Net \spi_slave0/rw_N_703 is trimmed from netlist.


Net \spi_slave0/miso_o_N_704 is trimmed from netlist.


Net \spi_slave0/rw_N_667 is trimmed from netlist.


Net \spi_slave0/miso_o_N_698 is trimmed from netlist.


Net \ctrl_regs0/pp_latch_N_1177 is trimmed from netlist.


Net \freq_mod0/sincos_lut0/sine_o_15__N_185 is trimmed from netlist.


Net \freq_mod0/sincos_lut0/sine_o_15__N_153[15] is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o_15__N_185 is trimmed from netlist.


Net \ctcss_enc0/sincos_lut0/sine_o_15__N_153[15] is trimmed from netlist.


Net \unpack0/tx_reg_31__N_432[31] is trimmed from netlist.


Net \spi_slave0/ncs_i_N_665 is trimmed from netlist.


Net \spi_slave0/pp_ncs_N_669 is trimmed from netlist.


Net \pll0/lscc_pll_inst/rstn_i_N_4 is trimmed from netlist.


Net \spi_slave0/rw_N_646 is trimmed from netlist.


Net \spi_slave0/ld_N_683 is trimmed from netlist.


Net \spi_slave0/rw_N_666 is trimmed from netlist.


WARNING - Removing unused instance GSR_INST. VDB-5034

################### Begin Area Report (main_all)######################
Number of register bits => 519 of 32256 (1 % )
CCU2 => 175
FD1P3DX => 173
FD1P3IX => 341
FD1P3JX => 5
GSR => 1
IB => 5
LUT4 => 1745
OB => 6
OBZ => 1
ODDRX1 => 2
PLL => 1
WIDEFN9 => 423
################### End Area Report ##################
Number of odd-length carry chains : 9
Number of even-length carry chains : 14

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : pll0/lscc_pll_inst/clk_64, loads : 521
  Net : clk_i_c, loads : 1
Clock Enable Nets
Number of Clock Enables: 28
Top 10 highest fanout Clock Enables:
  Net : VCC_net, loads : 68
  Net : freq_mod0/clk_64_enable_270, loads : 31
  Net : spi_slave0/clk_64_enable_307, loads : 28
  Net : freq_mod0/clk_64_enable_294, loads : 26
  Net : ctcss_enc0/clk_64_enable_241, loads : 21
  Net : ctrl_regs0/clk_64_enable_53, loads : 16
  Net : ctrl_regs0/clk_64_enable_143, loads : 16
  Net : ctrl_regs0/clk_64_enable_128, loads : 16
  Net : ctrl_regs0/clk_64_enable_113, loads : 16
  Net : ctrl_regs0/clk_64_enable_98, loads : 16
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : VCC_net, loads : 1154
  Net : freq_mod0/phased[11], loads : 345
  Net : ctcss_enc0/phase[14], loads : 327
  Net : ctcss_enc0/phase[13], loads : 327
  Net : freq_mod0/phased[14], loads : 325
  Net : freq_mod0/phased[13], loads : 324
  Net : freq_mod0/phased[12], loads : 319
  Net : ctcss_enc0/phase[12], loads : 319
  Net : ctcss_enc0/phase[11], loads : 312
  Net : spi_slave0/n32891, loads : 261
################### End Clock Report ##################

Peak Memory Usage: 434 MB

--------------------------------------------------------------
Total CPU Time: 13 secs 
Total REAL Time: 14 secs 
--------------------------------------------------------------


postsyn -a LIFCL -p LIFCL-40 -t QFN72 -sp 9_High-Performance_1.0V -oc Commercial -top -w -o OpenHT_impl_1_syn.udb OpenHT_impl_1.vm -ldc C:/Users/SP5WWP/Documents/Radiant/OpenHT/impl_1/OpenHT_impl_1.ldc
POSTSYN: Post Synthesis Process Radiant Software (64-bit) 2022.1.1.289.4
Command Line: postsyn -a LIFCL -p LIFCL-40 -t QFN72 -sp 9_High-Performance_1.0V -oc Commercial -top -w -o OpenHT_impl_1_syn.udb -ldc C:/Users/SP5WWP/Documents/Radiant/OpenHT/impl_1/OpenHT_impl_1.ldc -gui -msgset C:/Users/SP5WWP/Documents/Radiant/OpenHT/promote.xml OpenHT_impl_1.vm 
   Architecture:     LIFCL
   Device:           LIFCL-40
   Package:          QFN72
   Performance:      9_High-Performance_1.0V
Reading input file 'OpenHT_impl_1.vm' ...
CPU Time to convert: 0.71875
REAL Time to convert: 1
convert PEAK Memory Usage: 134 MB
convert CURRENT Memory Usage: 123 MB
Reading constraint file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/impl_1/OpenHT_impl_1.ldc' ...
Removing unused logic ...
INFO - Signal GSR_INST.GSROUT undriven or does not drive anything - clipped
Starting design annotation....
WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_64} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 32 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS }] .
 
Constraint Summary:
   Total number of constraints: 7
   Total number of constraints dropped: 0
   Total number of constraints duplicated: 1
 
Writing output file 'OpenHT_impl_1_syn.udb'.
POSTSYN finished successfully.
Total CPU Time: 1 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 153 MB


map -i "OpenHT_impl_1_syn.udb" -pdc "C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/impl_1.pdc" -o "OpenHT_impl_1_map.udb" -mp "OpenHT_impl_1.mrp" -hierrpt     
map:  version Radiant Software (64-bit) 2022.1.1.289.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

Command line:   map -i OpenHT_impl_1_syn.udb -pdc C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/impl_1.pdc -o OpenHT_impl_1_map.udb -mp OpenHT_impl_1.mrp -hierrpt -gui 

Loading device for application GENERIC from file 'je5d30.nph' in environment: C:/Radiant/ispfpga.
Package Status:                     Final          Version 39.



   Remove unused logic

   Do not produce over sized UDBs.

Design:  main_all
Family:  LIFCL
Device:  LIFCL-40
Package: QFN72
Performance Grade:  9_High-Performance_1.0V

Running general design DRC...

WARNING - Top module port 'clk_rx_i' does not connect to anything.
WARNING - Top module port 'data_rx09_i' does not connect to anything.
WARNING - Top module port 'data_rx24_i' does not connect to anything.
WARNING - Top module port 'io0' does not connect to anything.
WARNING - Top module port 'io1' does not connect to anything.
WARNING - Top module port 'io2' does not connect to anything.
Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:         519 out of 32373 (2%)
      Number of SLICE         registers:  519 out of 32256 (2%)
      Number of PIO Input     registers:    0 out of    39 (0%)
      Number of PIO Output    registers:    0 out of    39 (0%)
      Number of PIO Tri-State registers:    0 out of    39 (0%)
   Number of LUT4s:            2909 out of 32256 (9%)
      Number used as logic LUT4s:                       2559
      Number used as distributed RAM:                      0 (6 per 16X4 RAM)
      Number used as ripple logic:                       350 (2 per CCU2)
   Number of PIOs used/reserved:   17 out of    39 (36%)
      Number of PIOs reserved:      3 (per sysConfig and/or prohibit constraint)
      Number of PIOs used:         14
        Number of PIOs used for single ended IO:        10
        Number of PIO pairs used for differential IO:    2

        Number allocated to regular speed PIOs:    10 out of   17 (59%)
        Number allocated to high speed PIOs:        4 out of   22 (18%)
   Number of Dedicated IO used for ADC/PCIE/DPHY:    0 out of   10 (0%)
   Number of IDDR/ODDR/TDDR functions used:      2 out of   100 (2%)
      Number of IDDR functions:                0
      Number of ODDR functions:                2
                ODDRX1:           2
      Number of TDDR functions:                0
   Number of IOs using at least one DDR function: 2 (2 differential)
      Number of IOs using IDDR only:           0 (0 differential)
      Number of IOs using ODDR only:           2 (2 differential)
      Number of IOs using ODDR/TDDR:           0 (0 differential)
      Number of IOs using IDDR/ODDR/TDDR:      0 (0 differential)
   Number of Block RAMs:          0 out of 84 (0%)
   Number of Large RAMs:          0 out of 2 (0%)
   Number of Logical DSP Functions:
      Number of Pre-Adders (9+9):    0 out of 112 (0%)
      Number of Multipliers (18x18): 0 out of 56 (0%)
         Number of 9X9:        0 (1 18x18 = 2   9x9)
         Number of 18x18:      0 (1 18x18 = 1 18x18)
         Number of 18x36:      0 (2 18x18 = 1 18x36)
         Number of 36x36:      0 (4 18x18 = 1 36x36)
      Number of 54-bit Accumulators: 0 out of 28 (0%)
      Number of 18-bit Registers:    0 out of 112 (0%)
   Number of Physical DSP Components:
      Number of PREADD9:             0 out of 112 (0%)
      Number of MULT9:               0 out of 112 (0%)
      Number of MULT18:              0 out of 56 (0%)
      Number of MULT18X36:           0 out of 28 (0%)
      Number of MULT36:              0 out of 14 (0%)
      Number of ACC54:               0 out of 28 (0%)
      Number of REG18:               0 out of 112 (0%)
   Number of ALUREGs:             0 out of 1 (0%)
   Number of PLLs:                1 out of 3 (33%)
   Number of DDRDLLs:             0 out of 2 (0%)
   Number of DLLDELs:             0 out of 10 (0%)
   Number of DQSs:                0 out of 4 (0%)
   Number of DCSs:                0 out of 1 (0%)
   Number of DCCs:                0 out of 62 (0%)
   Number of PCLKDIVs:            0 out of 1 (0%)
   Number of ECLKDIVs:            0 out of 12 (0%)
   Number of ECLKSYNCs:           0 out of 12 (0%)
   Number of ADC Blocks:          0 out of 1 (0%)
   Number of SGMIICDRs:           0 out of 2 (0%)
   Number of PMUs:                0 out of 1 (0%)
   Number of BNKREF18s:           0 out of 3 (0%)
   Number of BNKREF33s:           0 out of 5 (0%)
   Number of PCIEs:               0 out of 1 (0%)
   Number of I2CFIFOs:            0 out of 1 (0%)
   Number of DPHYs:               0 out of 2 (0%)
   Number of Oscillators:         0 out of 1 (0%)
   Number of GSR:                 0 out of 1 (0%)
   Number of Cryptographic Block: 0 out of 1 (0%)
   Number of Config IP:           0 out of 1 (0%)
                 TSALL:           0 out of 1 (0%)
   Number of JTAG:                0 out of 1 (0%)
   Number of SED:                 0 out of 1 (0%)
   Number of PCSs:                0 out of 1 (0%)
   Number of Clocks:  2
      Net clk_64: 494 loads, 494 rising, 0 falling (Driver: Pin pll0.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS)
      Net clk_i_c: 1 loads, 1 rising, 0 falling (Driver: Port clk_i)
   Number of Clock Enables:  27
      Net freq_mod0.clk_64_enable_294: 26 loads, 26 SLICEs
      Net freq_mod0.clk_64_enable_206: 1 loads, 1 SLICEs
      Net freq_mod0.clk_64_enable_270: 22 loads, 22 SLICEs
      Net spi_slave0.clk_64_enable_207: 1 loads, 1 SLICEs
      Net spi_slave0.clk_64_enable_307: 28 loads, 28 SLICEs
      Net spi_slave0.miso_o_N_707: 2 loads, 2 SLICEs
      Net spi_slave0.clk_64_enable_37: 1 loads, 1 SLICEs
      Net spi_slave0.clk_64_enable_322: 16 loads, 16 SLICEs
      Net spi_slave0.clk_64_enable_209: 15 loads, 15 SLICEs
      Net zero_insert0.clk_64_enable_208: 1 loads, 1 SLICEs
      Net ctcss_enc0.clk_64_enable_241: 11 loads, 11 SLICEs
      Net clk_64_enable_333: 12 loads, 12 SLICEs
      Net ctrl_regs0.clk_64_enable_204: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_64_enable_348: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_64_enable_113: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_64_enable_170: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_64_enable_48: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_64_enable_68: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_64_enable_128: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_64_enable_363: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_64_enable_174: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_64_enable_98: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_64_enable_205: 1 loads, 1 SLICEs
      Net ctrl_regs0.clk_64_enable_378: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_64_enable_83: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_64_enable_143: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_64_enable_53: 16 loads, 16 SLICEs
   Number of LSRs:  17
      Net VCC_net: 2 loads, 0 SLICEs
      Net clk_tx_o_N_1: 2 loads, 0 SLICEs
      Pin nrst: 242 loads, 242 SLICEs (Net: nrst_c)
      Net freq_mod0.n25687: 1 loads, 1 SLICEs
      Net n984: 5 loads, 5 SLICEs
      Net n32891: 1 loads, 0 SLICEs
      Net unpack0.n11: 13 loads, 13 SLICEs
      Net unpack0.n13207: 2 loads, 2 SLICEs
      Net regs_rw[0][13]: 12 loads, 12 SLICEs
      Net tx_mod_sel0.n15072: 14 loads, 14 SLICEs
      Net spi_slave0.n4: 1 loads, 1 SLICEs
      Net spi_slave0.n32892: 3 loads, 3 SLICEs
      Net spi_slave0.n25690: 1 loads, 1 SLICEs
      Net spi_slave0.ld_N_672: 4 loads, 4 SLICEs
      Net zero_insert0.n15810: 5 loads, 5 SLICEs
      Net ctrl_regs0.n25509: 1 loads, 1 SLICEs
      Net ctrl_regs0.n15818: 15 loads, 15 SLICEs
   Top 10 highest fanout non-clock nets:
      Net freq_mod0.phased[11]: 355 loads
      Net freq_mod0.phased[12]: 334 loads
      Net ctcss_enc0.phase[14]: 331 loads
      Net ctcss_enc0.phase[12]: 330 loads
      Net freq_mod0.phased[14]: 328 loads
      Net ctcss_enc0.phase[13]: 327 loads
      Net freq_mod0.phased[13]: 325 loads
      Net ctcss_enc0.phase[11]: 319 loads
      Net nrst_c: 265 loads
      Net ctcss_enc0.phase[15]: 206 loads
Running physical design DRC...

WARNING - Top module port 'clk_rx_i' does not connect to anything.
WARNING - Top module port 'data_rx09_i' does not connect to anything.
WARNING - Top module port 'data_rx24_i' does not connect to anything.
WARNING - Top module port 'io0' does not connect to anything.
WARNING - Top module port 'io1' does not connect to anything.
WARNING - Top module port 'io2' does not connect to anything.
 

   Number of warnings:  12
   Number of errors:    0

Constraint Summary:
   Total number of constraints: 30
   Total number of constraints dropped: 0


Total CPU Time: 2 secs  
Total REAL Time: 3 secs  
Peak Memory Usage: 358 MB


par -f "OpenHT_impl_1.p2t" "OpenHT_impl_1_map.udb" "OpenHT_impl_1.udb"

Lattice Place and Route Report for Design "OpenHT_impl_1_map.udb"
Tue Jun 20 11:08:05 2023

PAR: Place And Route Radiant Software (64-bit) 2022.1.1.289.4.
Command Line: par -w -t 1 -cores 12 -sp 9_High-Performance_1.0V -hsp \
	9_High-Performance_1.0V -exp parPathBased=ON OpenHT_impl_1_map.udb \
	OpenHT_impl_1_par.dir/5_1.udb 

Loading OpenHT_impl_1_map.udb ...
Loading device for application GENERIC from file 'je5d30.nph' in environment: C:/Radiant/ispfpga.
Package Status:                     Final          Version 39.
Performance Hardware Data Status:   Final          Version 115.1.



Design:  main_all
Family:  je5d00
Device:  LIFCL-40
Package: QFN72
Performance Grade:   9_High-Performance_1.0V
WARNING - Unable to find the instance/port 'io0' in the constraint 'ldc_set_location -site {44} [get_ports io0]'

WARNING - In the constraint 'ldc_set_location -site {44} [get_ports io0]', the locate object is not specified

WARNING - Unable to find the instance/port 'io1' in the constraint 'ldc_set_location -site {42} [get_ports io1]'

WARNING - In the constraint 'ldc_set_location -site {42} [get_ports io1]', the locate object is not specified

WARNING - Unable to find the instance/port 'io2' in the constraint 'ldc_set_location -site {51} [get_ports io2]'

WARNING - In the constraint 'ldc_set_location -site {51} [get_ports io2]', the locate object is not specified

WARNING - Unable to find the instance/port 'clk_rx_i' in the constraint 'ldc_set_location -site {24} [get_ports clk_rx_i]'

WARNING - In the constraint 'ldc_set_location -site {24} [get_ports clk_rx_i]', the locate object is not specified

WARNING - Unable to find the instance/port 'data_rx24_i' in the constraint 'ldc_set_location -site {22} [get_ports data_rx24_i]'

WARNING - In the constraint 'ldc_set_location -site {22} [get_ports data_rx24_i]', the locate object is not specified

WARNING - Unable to find the instance/port 'data_rx09_i' in the constraint 'ldc_set_location -site {27} [get_ports data_rx09_i]'

WARNING - In the constraint 'ldc_set_location -site {27} [get_ports data_rx09_i]', the locate object is not specified

WARNING - Top module port 'clk_rx_i' does not connect to anything.
WARNING - Top module port 'data_rx09_i' does not connect to anything.
WARNING - Top module port 'data_rx24_i' does not connect to anything.
WARNING - Top module port 'io0' does not connect to anything.
WARNING - Top module port 'io1' does not connect to anything.
WARNING - Top module port 'io2' does not connect to anything.

Device SLICE utilization summary after final SLICE packing:
   SLICE           2612/16128        16% used

WARNING - Unable to find the instance/port 'io0' in the constraint 'ldc_set_location -site {44} [get_ports io0]'

WARNING - In the constraint 'ldc_set_location -site {44} [get_ports io0]', the locate object is not specified

WARNING - Unable to find the instance/port 'io1' in the constraint 'ldc_set_location -site {42} [get_ports io1]'

WARNING - In the constraint 'ldc_set_location -site {42} [get_ports io1]', the locate object is not specified

WARNING - Unable to find the instance/port 'io2' in the constraint 'ldc_set_location -site {51} [get_ports io2]'

WARNING - In the constraint 'ldc_set_location -site {51} [get_ports io2]', the locate object is not specified

WARNING - Unable to find the instance/port 'clk_rx_i' in the constraint 'ldc_set_location -site {24} [get_ports clk_rx_i]'

WARNING - In the constraint 'ldc_set_location -site {24} [get_ports clk_rx_i]', the locate object is not specified

WARNING - Unable to find the instance/port 'data_rx24_i' in the constraint 'ldc_set_location -site {22} [get_ports data_rx24_i]'

WARNING - In the constraint 'ldc_set_location -site {22} [get_ports data_rx24_i]', the locate object is not specified

WARNING - Unable to find the instance/port 'data_rx09_i' in the constraint 'ldc_set_location -site {27} [get_ports data_rx09_i]'

WARNING - In the constraint 'ldc_set_location -site {27} [get_ports data_rx09_i]', the locate object is not specified

WARNING - Unable to find the instance/port 'io0' in the constraint 'ldc_set_location -site {44} [get_ports io0]'

WARNING - In the constraint 'ldc_set_location -site {44} [get_ports io0]', the locate object is not specified

WARNING - Unable to find the instance/port 'io1' in the constraint 'ldc_set_location -site {42} [get_ports io1]'

WARNING - In the constraint 'ldc_set_location -site {42} [get_ports io1]', the locate object is not specified

WARNING - Unable to find the instance/port 'io2' in the constraint 'ldc_set_location -site {51} [get_ports io2]'

WARNING - In the constraint 'ldc_set_location -site {51} [get_ports io2]', the locate object is not specified

WARNING - Unable to find the instance/port 'clk_rx_i' in the constraint 'ldc_set_location -site {24} [get_ports clk_rx_i]'

WARNING - In the constraint 'ldc_set_location -site {24} [get_ports clk_rx_i]', the locate object is not specified

WARNING - Unable to find the instance/port 'data_rx24_i' in the constraint 'ldc_set_location -site {22} [get_ports data_rx24_i]'

WARNING - In the constraint 'ldc_set_location -site {22} [get_ports data_rx24_i]', the locate object is not specified

WARNING - Unable to find the instance/port 'data_rx09_i' in the constraint 'ldc_set_location -site {27} [get_ports data_rx09_i]'

WARNING - In the constraint 'ldc_set_location -site {27} [get_ports data_rx09_i]', the locate object is not specified

Number of Signals: 3131
Number of Connections: 11679
Device utilization summary:

   VHI                   1/1           100% used
   DIFFIO18              2/37            5% used
                         2/11           18% bonded
   IOLOGIC               2/74            2% used
   SEIO18                4/74            5% used
                         4/22           18% bonded
   SEIO33               10/39           25% used
                        10/17           58% bonded
   PLL                   1/3            33% used
   SLICE              2612/16128        16% used
     LUT              2909/32256         9% used
     REG               519/32256         1% used


Pin Constraint Summary:
   12 out of 12 pins locked (100% locked).
Starting Placer Phase 0 (HIER). CPU time: 3 secs , REAL time: 4 secs 
..........
Finished Placer Phase 0 (HIER). CPU time: 3 secs , REAL time: 4 secs 

Starting Placer Phase 1. CPU time: 4 secs , REAL time: 4 secs 
..  ..
.....................

Placer score = 812521.
Finished Placer Phase 1. CPU time: 9 secs , REAL time: 10 secs 

Starting Placer Phase 2.
.

Placer score =  782583
Finished Placer Phase 2.  CPU time: 10 secs , REAL time: 11 secs 

After final PLC packing legalization, all 0 SLICEs that were not satisfying 1 CLK/CE/LSR per HALF-PLC restriction are all placed into compatible PLCs.

------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 13 (0%)
  PLL        : 1 out of 3 (33%)
  DCS        : 0 out of 1 (0%)
  DCC        : 0 out of 62 (0%)
  ECLKDIV    : 0 out of 12 (0%)
  PCLKDIV    : 0 out of 1 (0%)
  OSC        : 0 out of 1 (0%)
  DPHY       : 0 out of 2 (0%)
  PCIE       : 0 out of 1 (0%)

Global Clocks:
  PRIMARY "clk_64" from CLKOS on comp "pll0.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst" on PLL site "PLL_ULC", clk load = 494, ce load = 0, sr load = 0

  PRIMARY  : 1 out of 16 (6%)

Edge Clocks:

  No edge clock selected.


--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   10 out of 39 (25.6%) SEIO33 sites used.
   10 out of 17 (58.8%) bonded SEIO33 sites used.
   Number of SEIO33 components: 10; differential: 0
   Number of Vref pins used: 0
   2 out of 74 (2.7%) SEIO18 sites used.
   2 out of 22 (9.1%) bonded SEIO18 sites used.
   Number of SEIO18 components: 2; differential: 2
   2 out of 37 (5.4%) DIFFIO18 sites used.
   2 out of 11 (18.2%) bonded DIFFIO18 sites used.
   Number of DIFFIO18 components: 2; differential: 2

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 6 / 10 ( 60%) | 3.3V       | -          | -          |
| 1        | 4 / 7 ( 57%)  | 3.3V       | -          | -          |
| 3        | 4 / 12 ( 33%) | 1.8V       | -          | -          |
| 5        | 0 / 10 (  0%) | -          | -          | -          |
+----------+---------------+------------+------------+------------+

Total Placer CPU time: 10 secs , REAL time: 11 secs 

Writing design to file OpenHT_impl_1_par.dir/5_1.udb ...

WARNING - Unable to find the instance/port 'io0' in the constraint 'ldc_set_location -site {44} [get_ports io0]'

WARNING - In the constraint 'ldc_set_location -site {44} [get_ports io0]', the locate object is not specified

WARNING - Unable to find the instance/port 'io1' in the constraint 'ldc_set_location -site {42} [get_ports io1]'

WARNING - In the constraint 'ldc_set_location -site {42} [get_ports io1]', the locate object is not specified

WARNING - Unable to find the instance/port 'io2' in the constraint 'ldc_set_location -site {51} [get_ports io2]'

WARNING - In the constraint 'ldc_set_location -site {51} [get_ports io2]', the locate object is not specified

WARNING - Unable to find the instance/port 'clk_rx_i' in the constraint 'ldc_set_location -site {24} [get_ports clk_rx_i]'

WARNING - In the constraint 'ldc_set_location -site {24} [get_ports clk_rx_i]', the locate object is not specified

WARNING - Unable to find the instance/port 'data_rx24_i' in the constraint 'ldc_set_location -site {22} [get_ports data_rx24_i]'

WARNING - In the constraint 'ldc_set_location -site {22} [get_ports data_rx24_i]', the locate object is not specified

WARNING - Unable to find the instance/port 'data_rx09_i' in the constraint 'ldc_set_location -site {27} [get_ports data_rx09_i]'

WARNING - In the constraint 'ldc_set_location -site {27} [get_ports data_rx09_i]', the locate object is not specified


Start NBR router at 11:08:16 06/20/23

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in timing report. You should always run the timing    
      tool to verify your design.                                
*****************************************************************

Starting routing resource preassignment
Preassignment Summary:
--------------------------------------------------------------------------------
374 connections routed with dedicated routing resources
1 global clock signals routed
881 connections routed (of 11679 total) (7.54%)
---------------------------------------------------------
Clock routing summary:
Primary clocks (2 used out of 32 available):
    Signal "clk_64" (4, 20)
       Clock   loads: 494   out of   494 routed (100.00%)
Other clocks:
    Signal "VCC_net"
       Clock   loads: 2     out of     2 routed (100.00%)
       Control loads: 2     out of     2 routed (100.00%)
       Data    loads: 9     out of     9 routed (100.00%)
    Signal "pll0.lscc_pll_inst.fbclk_w"
       Clock   loads: 1     out of     1 routed (100.00%)
    Signal "clk_i_c"
       Clock   loads: 1     out of     1 routed (100.00%)
---------------------------------------------------------
--------------------------------------------------------------------------------
Completed routing resource preassignment
    TimerIf::skewscore 0

Start NBR section for initial routing at 11:08:18 06/20/23
Level 4, iteration 1
2253(0.13%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.619ns/0.000ns; real time: 4 secs 

Info: Initial congestion level at 75.00% usage is 0
Info: Initial congestion area  at 75.00% usage is 0 (0.00%)

Start NBR section for normal routing at 11:08:20 06/20/23
Level 4, iteration 1
1824(0.10%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.619ns/0.000ns; real time: 4 secs 
Level 4, iteration 2
918(0.05%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.619ns/0.000ns; real time: 5 secs 
Level 4, iteration 3
712(0.04%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.619ns/0.000ns; real time: 5 secs 
Level 4, iteration 4
614(0.04%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.619ns/0.000ns; real time: 5 secs 
Level 4, iteration 5
208(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.627ns/0.000ns; real time: 5 secs 
Level 4, iteration 6
190(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.627ns/0.000ns; real time: 5 secs 
Level 4, iteration 7
137(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.627ns/0.000ns; real time: 6 secs 
Level 4, iteration 8
32(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.627ns/0.000ns; real time: 6 secs 
Level 4, iteration 9
11(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.627ns/0.000ns; real time: 6 secs 
Level 4, iteration 10
6(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.627ns/0.000ns; real time: 6 secs 
Level 4, iteration 11
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.627ns/0.000ns; real time: 6 secs 
Level 4, iteration 12
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.627ns/0.000ns; real time: 6 secs 
Level 4, iteration 13
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.627ns/0.000ns; real time: 6 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 11:08:22 06/20/23
Requested speed is the same as database speed

Starting full timing analysis...
Requested speed is the same as database speed

Start NBR section for post-routing at 11:08:23 06/20/23

End NBR router with 0 unrouted connection
Requested speed is the same as database speed

Starting full timing analysis...
Requested speed is the same as database speed

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Estimated worst slack<setup> : 6.640ns
  Estimated worst slack<hold > : 0.272ns
  Timing score<setup> : 0
  Timing score<hold > : 0
  Number of connections with timing violations<setup> : 0 (0.00%)
  Number of connections with timing violations<hold > : 0 (0.00%)
-----------


Total CPU time 8 secs 
Total REAL time: 8 secs 
Completely routed.
End of route.  11679 routed (100.00%); 0 unrouted.

Writing design to file OpenHT_impl_1_par.dir/5_1.udb ...


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 6.640
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.272
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  Time: 19 secs 
Total REAL Time: 20 secs 
Peak Memory Usage: 448.10 MB


par done!

Note: user must run 'timing' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

tmcheck -par "OpenHT_impl_1.par" -nocheck

bitgen -w "OpenHT_impl_1.udb" -f "OpenHT_impl_1.t2b" -s "C:/Users/SP5WWP/Documents/Radiant/OpenHT/security_setting/OpenHT.secproj"
Loading OpenHT_impl_1.udb ...
Loading device for application GENERIC from file 'je5d30.nph' in environment: C:/Radiant/ispfpga.
Package Status:                     Final          Version 39.
Performance Hardware Data Status:   Final          Version 115.1.



Design:  main_all
Family:  je5d00
Device:  LIFCL-40
Package: QFN72
Performance Grade:   9_High-Performance_1.0V
WARNING - bitgen: Unable to find the instance/port 'io0' in the constraint 'ldc_set_location -site {44} [get_ports io0]'

WARNING - bitgen: In the constraint 'ldc_set_location -site {44} [get_ports io0]', the locate object is not specified

WARNING - bitgen: Unable to find the instance/port 'io1' in the constraint 'ldc_set_location -site {42} [get_ports io1]'

WARNING - bitgen: In the constraint 'ldc_set_location -site {42} [get_ports io1]', the locate object is not specified

WARNING - bitgen: Unable to find the instance/port 'io2' in the constraint 'ldc_set_location -site {51} [get_ports io2]'

WARNING - bitgen: In the constraint 'ldc_set_location -site {51} [get_ports io2]', the locate object is not specified

WARNING - bitgen: Unable to find the instance/port 'clk_rx_i' in the constraint 'ldc_set_location -site {24} [get_ports clk_rx_i]'

WARNING - bitgen: In the constraint 'ldc_set_location -site {24} [get_ports clk_rx_i]', the locate object is not specified

WARNING - bitgen: Unable to find the instance/port 'data_rx24_i' in the constraint 'ldc_set_location -site {22} [get_ports data_rx24_i]'

WARNING - bitgen: In the constraint 'ldc_set_location -site {22} [get_ports data_rx24_i]', the locate object is not specified

WARNING - bitgen: Unable to find the instance/port 'data_rx09_i' in the constraint 'ldc_set_location -site {27} [get_ports data_rx09_i]'

WARNING - bitgen: In the constraint 'ldc_set_location -site {27} [get_ports data_rx09_i]', the locate object is not specified

Successfully loading design udb and device data from disks and to up-layer in CPU time: 1 secs , REAL time: 2 secs 



BITGEN: Bitstream Generator Radiant Software (64-bit) 2022.1.1.289.4
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.


Running DRC.
DRC detected 0 errors and 0 warnings.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                           OFF*  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                            ON*  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                           OFF*  |
+---------------------------------+---------------------------------+
|               EARLY_IO_RELEASE  |                           OFF*  |
+---------------------------------+---------------------------------+
|                  REGISTER_INIT  |                           ON**  |
+---------------------------------+---------------------------------+
|   MASTER_PREAMBLE_TIMER_CYCLES  |                        600000*  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_I3C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                        DISABLE  |
+---------------------------------+---------------------------------+
|                      DONE_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                     INITN_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                  PROGRAMN_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                        TRANSFR  |                           OFF*  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                           3.5*  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           OFF*  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                           OFF*  |
+---------------------------------+---------------------------------+
|                  CONFIG_IOSLEW  |                          SLOW*  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |              ENABLE_DONE_SYNC*  |
+---------------------------------+---------------------------------+
|                       BOOTMODE  |                         DUAL**  |
+---------------------------------+---------------------------------+
|         CONFIGIO_VOLTAGE_BANK0  |                NOT_SPECIFIED**  |
+---------------------------------+---------------------------------+
|         CONFIGIO_VOLTAGE_BANK1  |                 NOT_SPECIFIED*  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 9.8.
 
Saving bit stream in "C:\Users\SP5WWP\Documents\Radiant\OpenHT\impl_1\OpenHT_impl_1.bit".
Bitstream generation complete!

Total CPU Time: 10 secs 
Total REAL Time: 11 secs 
Peak Memory Usage: 560 MB

