Jayaram Bhasker , Sartaj Sahni, A linear algorithm to find a rectangular dual of a planar triangulated graph, Proceedings of the 23rd ACM/IEEE Design Automation Conference, p.108-114, July 1986, Las Vegas, Nevada, USA
Norishige Chiba , Takao Nishizeki , Shigenobu Abe , Takao Ozawa, A linear algorithm for embedding planar graphs usingPQ-trees, Journal of Computer and System Sciences, v.30 n.1, p.54-76, Feb. 1985[doi>10.1016/0022-0000(85)90004-2]
Stephen A. Cook, The complexity of theorem-proving procedures, Proceedings of the third annual ACM symposium on Theory of computing, p.151-158, May 03-05, 1971, Shaker Heights, Ohio, USA[doi>10.1145/800157.805047]
Yangdong (Steven) Deng , Wojciech Maly, Physical Design of the "2.5D" Stacked System, Proceedings of the 21st International Conference on Computer Design, p.211, October 13-15, 2003
Brent Goplen , Sachin Spatnekar, Placement of 3D ICs with thermal and interlayer via considerations, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278637]
}}Ho, R., Mai, K. W., and Horowitz, M. A. 2001. The future of wires. Proc. IEEE 89, 490--504.
Goos Kant , Xin He, Regular edge labeling of 4-connected plane graphs and its applications in graph drawing problems, Theoretical Computer Science, v.172 n.1-2, p.175-193, Feb. 10, 1997[doi>10.1016/S0304-3975(95)00257-X]
}}Karp, R. M. 1972. Reducibility among combinatorial problems. In Complexity of Computer Computations. New York: Plenum. 85--103.
Krzysztof Kozminski , Edwin Kinnen, An algorithm for finding a rectangular dual of a planar graph for use in area planning for VLSI integrated circuits., Proceedings of the 21st Design Automation Conference, p.655-656, June 25-27, 1984, Albuquerque, New Mexico, USA
}}Lichtenstein, D. 1984. Planar formulae and their uses. SIAM J. Comput. 11, 2, 329--343.
Sung Kyu Lim, Physical Design for 3D System on Package, IEEE Design & Test, v.22 n.6, p.532-539, November 2005[doi>10.1109/MDT.2005.149]
Walter Schnyder, Embedding planar graphs on the grid, Proceedings of the first annual ACM-SIAM symposium on Discrete algorithms, p.138-148, January 22-24, 1990, San Francisco, California, USA
An Algorithm for Dynamically Reconfigurable FPGA Placement, Proceedings of the International Conference on Computer Design: VLSI in Computers & Processors, p.501, September 23-26, 2001
}}Yamazaki, H., Sakanushi, K., Nakatake, S., and Kajitani, Y. 2000. The 3D-packing by meta data structure and packing heuristics. IEICE Trans. Fundamentals, 639--645.
Hao Yu , Joanna Ho , Lei He, Simultaneous power and thermal integrity driven via stapling in 3D ICs, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233666]
