
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//SHA.so_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000000ce0 <_init>:
 ce0:	stp	x29, x30, [sp, #-16]!
 ce4:	mov	x29, sp
 ce8:	bl	f00 <call_weak_fn>
 cec:	ldp	x29, x30, [sp], #16
 cf0:	ret

Disassembly of section .plt:

0000000000000d00 <.plt>:
 d00:	stp	x16, x30, [sp, #-16]!
 d04:	adrp	x16, 1e000 <__FRAME_END__+0xfb78>
 d08:	ldr	x17, [x16, #4088]
 d0c:	add	x16, x16, #0xff8
 d10:	br	x17
 d14:	nop
 d18:	nop
 d1c:	nop

0000000000000d20 <memcpy@plt>:
 d20:	adrp	x16, 1f000 <memcpy@GLIBC_2.17>
 d24:	ldr	x17, [x16]
 d28:	add	x16, x16, #0x0
 d2c:	br	x17

0000000000000d30 <Perl_sv_setref_pv@plt>:
 d30:	adrp	x16, 1f000 <memcpy@GLIBC_2.17>
 d34:	ldr	x17, [x16, #8]
 d38:	add	x16, x16, #0x8
 d3c:	br	x17

0000000000000d40 <Perl_sv_2iv_flags@plt>:
 d40:	adrp	x16, 1f000 <memcpy@GLIBC_2.17>
 d44:	ldr	x17, [x16, #16]
 d48:	add	x16, x16, #0x10
 d4c:	br	x17

0000000000000d50 <Perl_sv_2uv_flags@plt>:
 d50:	adrp	x16, 1f000 <memcpy@GLIBC_2.17>
 d54:	ldr	x17, [x16, #24]
 d58:	add	x16, x16, #0x18
 d5c:	br	x17

0000000000000d60 <__cxa_finalize@plt>:
 d60:	adrp	x16, 1f000 <memcpy@GLIBC_2.17>
 d64:	ldr	x17, [x16, #32]
 d68:	add	x16, x16, #0x20
 d6c:	br	x17

0000000000000d70 <Perl_sv_derived_from@plt>:
 d70:	adrp	x16, 1f000 <memcpy@GLIBC_2.17>
 d74:	ldr	x17, [x16, #40]
 d78:	add	x16, x16, #0x28
 d7c:	br	x17

0000000000000d80 <Perl_sv_reftype@plt>:
 d80:	adrp	x16, 1f000 <memcpy@GLIBC_2.17>
 d84:	ldr	x17, [x16, #48]
 d88:	add	x16, x16, #0x30
 d8c:	br	x17

0000000000000d90 <Perl_newSV@plt>:
 d90:	adrp	x16, 1f000 <memcpy@GLIBC_2.17>
 d94:	ldr	x17, [x16, #56]
 d98:	add	x16, x16, #0x38
 d9c:	br	x17

0000000000000da0 <Perl_sv_setiv_mg@plt>:
 da0:	adrp	x16, 1f000 <memcpy@GLIBC_2.17>
 da4:	ldr	x17, [x16, #64]
 da8:	add	x16, x16, #0x40
 dac:	br	x17

0000000000000db0 <strcat@plt>:
 db0:	adrp	x16, 1f000 <memcpy@GLIBC_2.17>
 db4:	ldr	x17, [x16, #72]
 db8:	add	x16, x16, #0x48
 dbc:	br	x17

0000000000000dc0 <Perl_sv_2pvbyte@plt>:
 dc0:	adrp	x16, 1f000 <memcpy@GLIBC_2.17>
 dc4:	ldr	x17, [x16, #80]
 dc8:	add	x16, x16, #0x50
 dcc:	br	x17

0000000000000dd0 <memset@plt>:
 dd0:	adrp	x16, 1f000 <memcpy@GLIBC_2.17>
 dd4:	ldr	x17, [x16, #88]
 dd8:	add	x16, x16, #0x58
 ddc:	br	x17

0000000000000de0 <Perl_sv_2pv_flags@plt>:
 de0:	adrp	x16, 1f000 <memcpy@GLIBC_2.17>
 de4:	ldr	x17, [x16, #96]
 de8:	add	x16, x16, #0x60
 dec:	br	x17

0000000000000df0 <Perl_xs_boot_epilog@plt>:
 df0:	adrp	x16, 1f000 <memcpy@GLIBC_2.17>
 df4:	ldr	x17, [x16, #104]
 df8:	add	x16, x16, #0x68
 dfc:	br	x17

0000000000000e00 <Perl_safesysmalloc@plt>:
 e00:	adrp	x16, 1f000 <memcpy@GLIBC_2.17>
 e04:	ldr	x17, [x16, #112]
 e08:	add	x16, x16, #0x70
 e0c:	br	x17

0000000000000e10 <__stack_chk_fail@plt>:
 e10:	adrp	x16, 1f000 <memcpy@GLIBC_2.17>
 e14:	ldr	x17, [x16, #120]
 e18:	add	x16, x16, #0x78
 e1c:	br	x17

0000000000000e20 <Perl_sv_isobject@plt>:
 e20:	adrp	x16, 1f000 <memcpy@GLIBC_2.17>
 e24:	ldr	x17, [x16, #128]
 e28:	add	x16, x16, #0x80
 e2c:	br	x17

0000000000000e30 <__gmon_start__@plt>:
 e30:	adrp	x16, 1f000 <memcpy@GLIBC_2.17>
 e34:	ldr	x17, [x16, #136]
 e38:	add	x16, x16, #0x88
 e3c:	br	x17

0000000000000e40 <Perl_croak_xs_usage@plt>:
 e40:	adrp	x16, 1f000 <memcpy@GLIBC_2.17>
 e44:	ldr	x17, [x16, #144]
 e48:	add	x16, x16, #0x90
 e4c:	br	x17

0000000000000e50 <Perl_newSVpv@plt>:
 e50:	adrp	x16, 1f000 <memcpy@GLIBC_2.17>
 e54:	ldr	x17, [x16, #152]
 e58:	add	x16, x16, #0x98
 e5c:	br	x17

0000000000000e60 <Perl_safesyscalloc@plt>:
 e60:	adrp	x16, 1f000 <memcpy@GLIBC_2.17>
 e64:	ldr	x17, [x16, #160]
 e68:	add	x16, x16, #0xa0
 e6c:	br	x17

0000000000000e70 <Perl_croak_nocontext@plt>:
 e70:	adrp	x16, 1f000 <memcpy@GLIBC_2.17>
 e74:	ldr	x17, [x16, #168]
 e78:	add	x16, x16, #0xa8
 e7c:	br	x17

0000000000000e80 <Perl_PerlIO_read@plt>:
 e80:	adrp	x16, 1f000 <memcpy@GLIBC_2.17>
 e84:	ldr	x17, [x16, #176]
 e88:	add	x16, x16, #0xb0
 e8c:	br	x17

0000000000000e90 <Perl_newXS_flags@plt>:
 e90:	adrp	x16, 1f000 <memcpy@GLIBC_2.17>
 e94:	ldr	x17, [x16, #184]
 e98:	add	x16, x16, #0xb8
 e9c:	br	x17

0000000000000ea0 <Perl_sv_2mortal@plt>:
 ea0:	adrp	x16, 1f000 <memcpy@GLIBC_2.17>
 ea4:	ldr	x17, [x16, #192]
 ea8:	add	x16, x16, #0xc0
 eac:	br	x17

0000000000000eb0 <Perl_safesysfree@plt>:
 eb0:	adrp	x16, 1f000 <memcpy@GLIBC_2.17>
 eb4:	ldr	x17, [x16, #200]
 eb8:	add	x16, x16, #0xc8
 ebc:	br	x17

0000000000000ec0 <Perl_sv_2io@plt>:
 ec0:	adrp	x16, 1f000 <memcpy@GLIBC_2.17>
 ec4:	ldr	x17, [x16, #208]
 ec8:	add	x16, x16, #0xd0
 ecc:	br	x17

0000000000000ed0 <Perl_xs_handshake@plt>:
 ed0:	adrp	x16, 1f000 <memcpy@GLIBC_2.17>
 ed4:	ldr	x17, [x16, #216]
 ed8:	add	x16, x16, #0xd8
 edc:	br	x17

0000000000000ee0 <Perl_sv_setuv_mg@plt>:
 ee0:	adrp	x16, 1f000 <memcpy@GLIBC_2.17>
 ee4:	ldr	x17, [x16, #224]
 ee8:	add	x16, x16, #0xe0
 eec:	br	x17

0000000000000ef0 <Perl_sv_newmortal@plt>:
 ef0:	adrp	x16, 1f000 <memcpy@GLIBC_2.17>
 ef4:	ldr	x17, [x16, #232]
 ef8:	add	x16, x16, #0xe8
 efc:	br	x17

Disassembly of section .text:

0000000000000f00 <call_weak_fn>:
     f00:	adrp	x0, 1e000 <__FRAME_END__+0xfb78>
     f04:	ldr	x0, [x0, #4040]
     f08:	cbz	x0, f10 <call_weak_fn+0x10>
     f0c:	b	e30 <__gmon_start__@plt>
     f10:	ret

0000000000000f14 <deregister_tm_clones>:
     f14:	stp	x29, x30, [sp, #-32]!
     f18:	mov	x29, sp
     f1c:	adrp	x0, 1f000 <memcpy@GLIBC_2.17>
     f20:	add	x0, x0, #0xf8
     f24:	str	x0, [sp, #24]
     f28:	ldr	x0, [sp, #24]
     f2c:	str	x0, [sp, #24]
     f30:	ldr	x1, [sp, #24]
     f34:	adrp	x0, 1f000 <memcpy@GLIBC_2.17>
     f38:	add	x0, x0, #0xf8
     f3c:	cmp	x1, x0
     f40:	b.eq	f78 <deregister_tm_clones+0x64>  // b.none
     f44:	adrp	x0, 1e000 <__FRAME_END__+0xfb78>
     f48:	ldr	x0, [x0, #4024]
     f4c:	str	x0, [sp, #16]
     f50:	ldr	x0, [sp, #16]
     f54:	str	x0, [sp, #16]
     f58:	ldr	x0, [sp, #16]
     f5c:	cmp	x0, #0x0
     f60:	b.eq	f7c <deregister_tm_clones+0x68>  // b.none
     f64:	ldr	x1, [sp, #16]
     f68:	adrp	x0, 1f000 <memcpy@GLIBC_2.17>
     f6c:	add	x0, x0, #0xf8
     f70:	blr	x1
     f74:	b	f7c <deregister_tm_clones+0x68>
     f78:	nop
     f7c:	ldp	x29, x30, [sp], #32
     f80:	ret

0000000000000f84 <register_tm_clones>:
     f84:	stp	x29, x30, [sp, #-48]!
     f88:	mov	x29, sp
     f8c:	adrp	x0, 1f000 <memcpy@GLIBC_2.17>
     f90:	add	x0, x0, #0xf8
     f94:	str	x0, [sp, #40]
     f98:	ldr	x0, [sp, #40]
     f9c:	str	x0, [sp, #40]
     fa0:	ldr	x1, [sp, #40]
     fa4:	adrp	x0, 1f000 <memcpy@GLIBC_2.17>
     fa8:	add	x0, x0, #0xf8
     fac:	sub	x0, x1, x0
     fb0:	asr	x0, x0, #3
     fb4:	lsr	x1, x0, #63
     fb8:	add	x0, x1, x0
     fbc:	asr	x0, x0, #1
     fc0:	str	x0, [sp, #32]
     fc4:	ldr	x0, [sp, #32]
     fc8:	cmp	x0, #0x0
     fcc:	b.eq	1008 <register_tm_clones+0x84>  // b.none
     fd0:	adrp	x0, 1e000 <__FRAME_END__+0xfb78>
     fd4:	ldr	x0, [x0, #4064]
     fd8:	str	x0, [sp, #24]
     fdc:	ldr	x0, [sp, #24]
     fe0:	str	x0, [sp, #24]
     fe4:	ldr	x0, [sp, #24]
     fe8:	cmp	x0, #0x0
     fec:	b.eq	100c <register_tm_clones+0x88>  // b.none
     ff0:	ldr	x2, [sp, #24]
     ff4:	ldr	x1, [sp, #32]
     ff8:	adrp	x0, 1f000 <memcpy@GLIBC_2.17>
     ffc:	add	x0, x0, #0xf8
    1000:	blr	x2
    1004:	b	100c <register_tm_clones+0x88>
    1008:	nop
    100c:	ldp	x29, x30, [sp], #48
    1010:	ret

0000000000001014 <__do_global_dtors_aux>:
    1014:	stp	x29, x30, [sp, #-16]!
    1018:	mov	x29, sp
    101c:	adrp	x0, 1f000 <memcpy@GLIBC_2.17>
    1020:	add	x0, x0, #0xf8
    1024:	ldrb	w0, [x0]
    1028:	and	x0, x0, #0xff
    102c:	cmp	x0, #0x0
    1030:	b.ne	106c <__do_global_dtors_aux+0x58>  // b.any
    1034:	adrp	x0, 1e000 <__FRAME_END__+0xfb78>
    1038:	ldr	x0, [x0, #4032]
    103c:	cmp	x0, #0x0
    1040:	b.eq	1054 <__do_global_dtors_aux+0x40>  // b.none
    1044:	adrp	x0, 1f000 <memcpy@GLIBC_2.17>
    1048:	add	x0, x0, #0xf0
    104c:	ldr	x0, [x0]
    1050:	bl	d60 <__cxa_finalize@plt>
    1054:	bl	f14 <deregister_tm_clones>
    1058:	adrp	x0, 1f000 <memcpy@GLIBC_2.17>
    105c:	add	x0, x0, #0xf8
    1060:	mov	w1, #0x1                   	// #1
    1064:	strb	w1, [x0]
    1068:	b	1070 <__do_global_dtors_aux+0x5c>
    106c:	nop
    1070:	ldp	x29, x30, [sp], #16
    1074:	ret

0000000000001078 <frame_dummy>:
    1078:	stp	x29, x30, [sp, #-16]!
    107c:	mov	x29, sp
    1080:	bl	f84 <register_tm_clones>
    1084:	nop
    1088:	ldp	x29, x30, [sp], #16
    108c:	ret

0000000000001090 <S_POPMARK>:
    1090:	sub	sp, sp, #0x10
    1094:	str	x0, [sp, #8]
    1098:	ldr	x0, [sp, #8]
    109c:	ldr	x0, [x0, #120]
    10a0:	sub	x2, x0, #0x4
    10a4:	ldr	x1, [sp, #8]
    10a8:	str	x2, [x1, #120]
    10ac:	ldr	w0, [x0]
    10b0:	add	sp, sp, #0x10
    10b4:	ret

00000000000010b8 <S_croak_memory_wrap>:
    10b8:	stp	x29, x30, [sp, #-16]!
    10bc:	mov	x29, sp
    10c0:	adrp	x0, 1e000 <__FRAME_END__+0xfb78>
    10c4:	ldr	x1, [x0, #4056]
    10c8:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    10cc:	add	x0, x0, #0x80
    10d0:	bl	e70 <Perl_croak_nocontext@plt>

00000000000010d4 <sha1>:
    10d4:	stp	x29, x30, [sp, #-160]!
    10d8:	mov	x29, sp
    10dc:	str	x0, [sp, #24]
    10e0:	str	x1, [sp, #16]
    10e4:	adrp	x0, 1e000 <__FRAME_END__+0xfb78>
    10e8:	ldr	x0, [x0, #4048]
    10ec:	ldr	x1, [x0]
    10f0:	str	x1, [sp, #152]
    10f4:	mov	x1, #0x0                   	// #0
    10f8:	add	x0, sp, #0x58
    10fc:	str	x0, [sp, #72]
    1100:	ldr	x0, [sp, #24]
    1104:	add	x0, x0, #0x10
    1108:	str	x0, [sp, #80]
    110c:	add	x0, sp, #0x58
    1110:	str	x0, [sp, #64]
    1114:	str	wzr, [sp, #40]
    1118:	b	118c <sha1+0xb8>
    111c:	ldr	x0, [sp, #16]
    1120:	ldrb	w0, [x0]
    1124:	lsl	w1, w0, #24
    1128:	ldr	x0, [sp, #16]
    112c:	add	x0, x0, #0x1
    1130:	ldrb	w0, [x0]
    1134:	lsl	w0, w0, #16
    1138:	orr	w1, w1, w0
    113c:	ldr	x0, [sp, #16]
    1140:	add	x0, x0, #0x2
    1144:	ldrb	w0, [x0]
    1148:	lsl	w0, w0, #8
    114c:	orr	w1, w1, w0
    1150:	ldr	x0, [sp, #16]
    1154:	add	x0, x0, #0x3
    1158:	ldrb	w0, [x0]
    115c:	mov	w3, w0
    1160:	ldr	x0, [sp, #64]
    1164:	add	x2, x0, #0x4
    1168:	str	x2, [sp, #64]
    116c:	orr	w1, w1, w3
    1170:	str	w1, [x0]
    1174:	ldr	w0, [sp, #40]
    1178:	add	w0, w0, #0x1
    117c:	str	w0, [sp, #40]
    1180:	ldr	x0, [sp, #16]
    1184:	add	x0, x0, #0x4
    1188:	str	x0, [sp, #16]
    118c:	ldr	w0, [sp, #40]
    1190:	cmp	w0, #0xf
    1194:	b.le	111c <sha1+0x48>
    1198:	ldr	x0, [sp, #80]
    119c:	ldr	w0, [x0]
    11a0:	str	w0, [sp, #44]
    11a4:	ldr	x0, [sp, #80]
    11a8:	ldr	w0, [x0, #4]
    11ac:	str	w0, [sp, #48]
    11b0:	ldr	x0, [sp, #80]
    11b4:	ldr	w0, [x0, #8]
    11b8:	str	w0, [sp, #52]
    11bc:	ldr	x0, [sp, #80]
    11c0:	ldr	w0, [x0, #12]
    11c4:	str	w0, [sp, #56]
    11c8:	ldr	x0, [sp, #80]
    11cc:	ldr	w0, [x0, #16]
    11d0:	str	w0, [sp, #60]
    11d4:	ldr	w0, [sp, #44]
    11d8:	ror	w1, w0, #27
    11dc:	ldr	w2, [sp, #52]
    11e0:	ldr	w0, [sp, #56]
    11e4:	eor	w2, w2, w0
    11e8:	ldr	w0, [sp, #48]
    11ec:	and	w2, w2, w0
    11f0:	ldr	w0, [sp, #56]
    11f4:	eor	w0, w2, w0
    11f8:	add	w1, w1, w0
    11fc:	ldr	x0, [sp, #72]
    1200:	add	x2, x0, #0x4
    1204:	str	x2, [sp, #72]
    1208:	ldr	w0, [x0]
    120c:	add	w1, w1, w0
    1210:	mov	w0, #0x7999                	// #31129
    1214:	movk	w0, #0x5a82, lsl #16
    1218:	add	w0, w1, w0
    121c:	ldr	w1, [sp, #60]
    1220:	add	w0, w1, w0
    1224:	str	w0, [sp, #60]
    1228:	ldr	w0, [sp, #48]
    122c:	ror	w0, w0, #2
    1230:	str	w0, [sp, #48]
    1234:	ldr	w0, [sp, #60]
    1238:	ror	w1, w0, #27
    123c:	ldr	w2, [sp, #48]
    1240:	ldr	w0, [sp, #52]
    1244:	eor	w2, w2, w0
    1248:	ldr	w0, [sp, #44]
    124c:	and	w2, w2, w0
    1250:	ldr	w0, [sp, #52]
    1254:	eor	w0, w2, w0
    1258:	add	w1, w1, w0
    125c:	ldr	x0, [sp, #72]
    1260:	add	x2, x0, #0x4
    1264:	str	x2, [sp, #72]
    1268:	ldr	w0, [x0]
    126c:	add	w1, w1, w0
    1270:	mov	w0, #0x7999                	// #31129
    1274:	movk	w0, #0x5a82, lsl #16
    1278:	add	w0, w1, w0
    127c:	ldr	w1, [sp, #56]
    1280:	add	w0, w1, w0
    1284:	str	w0, [sp, #56]
    1288:	ldr	w0, [sp, #44]
    128c:	ror	w0, w0, #2
    1290:	str	w0, [sp, #44]
    1294:	ldr	w0, [sp, #56]
    1298:	ror	w1, w0, #27
    129c:	ldr	w2, [sp, #44]
    12a0:	ldr	w0, [sp, #48]
    12a4:	eor	w2, w2, w0
    12a8:	ldr	w0, [sp, #60]
    12ac:	and	w2, w2, w0
    12b0:	ldr	w0, [sp, #48]
    12b4:	eor	w0, w2, w0
    12b8:	add	w1, w1, w0
    12bc:	ldr	x0, [sp, #72]
    12c0:	add	x2, x0, #0x4
    12c4:	str	x2, [sp, #72]
    12c8:	ldr	w0, [x0]
    12cc:	add	w1, w1, w0
    12d0:	mov	w0, #0x7999                	// #31129
    12d4:	movk	w0, #0x5a82, lsl #16
    12d8:	add	w0, w1, w0
    12dc:	ldr	w1, [sp, #52]
    12e0:	add	w0, w1, w0
    12e4:	str	w0, [sp, #52]
    12e8:	ldr	w0, [sp, #60]
    12ec:	ror	w0, w0, #2
    12f0:	str	w0, [sp, #60]
    12f4:	ldr	w0, [sp, #52]
    12f8:	ror	w1, w0, #27
    12fc:	ldr	w2, [sp, #60]
    1300:	ldr	w0, [sp, #44]
    1304:	eor	w2, w2, w0
    1308:	ldr	w0, [sp, #56]
    130c:	and	w2, w2, w0
    1310:	ldr	w0, [sp, #44]
    1314:	eor	w0, w2, w0
    1318:	add	w1, w1, w0
    131c:	ldr	x0, [sp, #72]
    1320:	add	x2, x0, #0x4
    1324:	str	x2, [sp, #72]
    1328:	ldr	w0, [x0]
    132c:	add	w1, w1, w0
    1330:	mov	w0, #0x7999                	// #31129
    1334:	movk	w0, #0x5a82, lsl #16
    1338:	add	w0, w1, w0
    133c:	ldr	w1, [sp, #48]
    1340:	add	w0, w1, w0
    1344:	str	w0, [sp, #48]
    1348:	ldr	w0, [sp, #56]
    134c:	ror	w0, w0, #2
    1350:	str	w0, [sp, #56]
    1354:	ldr	w0, [sp, #48]
    1358:	ror	w1, w0, #27
    135c:	ldr	w2, [sp, #56]
    1360:	ldr	w0, [sp, #60]
    1364:	eor	w2, w2, w0
    1368:	ldr	w0, [sp, #52]
    136c:	and	w2, w2, w0
    1370:	ldr	w0, [sp, #60]
    1374:	eor	w0, w2, w0
    1378:	add	w1, w1, w0
    137c:	ldr	x0, [sp, #72]
    1380:	add	x2, x0, #0x4
    1384:	str	x2, [sp, #72]
    1388:	ldr	w0, [x0]
    138c:	add	w1, w1, w0
    1390:	mov	w0, #0x7999                	// #31129
    1394:	movk	w0, #0x5a82, lsl #16
    1398:	add	w0, w1, w0
    139c:	ldr	w1, [sp, #44]
    13a0:	add	w0, w1, w0
    13a4:	str	w0, [sp, #44]
    13a8:	ldr	w0, [sp, #52]
    13ac:	ror	w0, w0, #2
    13b0:	str	w0, [sp, #52]
    13b4:	ldr	w0, [sp, #44]
    13b8:	ror	w1, w0, #27
    13bc:	ldr	w2, [sp, #52]
    13c0:	ldr	w0, [sp, #56]
    13c4:	eor	w2, w2, w0
    13c8:	ldr	w0, [sp, #48]
    13cc:	and	w2, w2, w0
    13d0:	ldr	w0, [sp, #56]
    13d4:	eor	w0, w2, w0
    13d8:	add	w1, w1, w0
    13dc:	ldr	x0, [sp, #72]
    13e0:	add	x2, x0, #0x4
    13e4:	str	x2, [sp, #72]
    13e8:	ldr	w0, [x0]
    13ec:	add	w1, w1, w0
    13f0:	mov	w0, #0x7999                	// #31129
    13f4:	movk	w0, #0x5a82, lsl #16
    13f8:	add	w0, w1, w0
    13fc:	ldr	w1, [sp, #60]
    1400:	add	w0, w1, w0
    1404:	str	w0, [sp, #60]
    1408:	ldr	w0, [sp, #48]
    140c:	ror	w0, w0, #2
    1410:	str	w0, [sp, #48]
    1414:	ldr	w0, [sp, #60]
    1418:	ror	w1, w0, #27
    141c:	ldr	w2, [sp, #48]
    1420:	ldr	w0, [sp, #52]
    1424:	eor	w2, w2, w0
    1428:	ldr	w0, [sp, #44]
    142c:	and	w2, w2, w0
    1430:	ldr	w0, [sp, #52]
    1434:	eor	w0, w2, w0
    1438:	add	w1, w1, w0
    143c:	ldr	x0, [sp, #72]
    1440:	add	x2, x0, #0x4
    1444:	str	x2, [sp, #72]
    1448:	ldr	w0, [x0]
    144c:	add	w1, w1, w0
    1450:	mov	w0, #0x7999                	// #31129
    1454:	movk	w0, #0x5a82, lsl #16
    1458:	add	w0, w1, w0
    145c:	ldr	w1, [sp, #56]
    1460:	add	w0, w1, w0
    1464:	str	w0, [sp, #56]
    1468:	ldr	w0, [sp, #44]
    146c:	ror	w0, w0, #2
    1470:	str	w0, [sp, #44]
    1474:	ldr	w0, [sp, #56]
    1478:	ror	w1, w0, #27
    147c:	ldr	w2, [sp, #44]
    1480:	ldr	w0, [sp, #48]
    1484:	eor	w2, w2, w0
    1488:	ldr	w0, [sp, #60]
    148c:	and	w2, w2, w0
    1490:	ldr	w0, [sp, #48]
    1494:	eor	w0, w2, w0
    1498:	add	w1, w1, w0
    149c:	ldr	x0, [sp, #72]
    14a0:	add	x2, x0, #0x4
    14a4:	str	x2, [sp, #72]
    14a8:	ldr	w0, [x0]
    14ac:	add	w1, w1, w0
    14b0:	mov	w0, #0x7999                	// #31129
    14b4:	movk	w0, #0x5a82, lsl #16
    14b8:	add	w0, w1, w0
    14bc:	ldr	w1, [sp, #52]
    14c0:	add	w0, w1, w0
    14c4:	str	w0, [sp, #52]
    14c8:	ldr	w0, [sp, #60]
    14cc:	ror	w0, w0, #2
    14d0:	str	w0, [sp, #60]
    14d4:	ldr	w0, [sp, #52]
    14d8:	ror	w1, w0, #27
    14dc:	ldr	w2, [sp, #60]
    14e0:	ldr	w0, [sp, #44]
    14e4:	eor	w2, w2, w0
    14e8:	ldr	w0, [sp, #56]
    14ec:	and	w2, w2, w0
    14f0:	ldr	w0, [sp, #44]
    14f4:	eor	w0, w2, w0
    14f8:	add	w1, w1, w0
    14fc:	ldr	x0, [sp, #72]
    1500:	add	x2, x0, #0x4
    1504:	str	x2, [sp, #72]
    1508:	ldr	w0, [x0]
    150c:	add	w1, w1, w0
    1510:	mov	w0, #0x7999                	// #31129
    1514:	movk	w0, #0x5a82, lsl #16
    1518:	add	w0, w1, w0
    151c:	ldr	w1, [sp, #48]
    1520:	add	w0, w1, w0
    1524:	str	w0, [sp, #48]
    1528:	ldr	w0, [sp, #56]
    152c:	ror	w0, w0, #2
    1530:	str	w0, [sp, #56]
    1534:	ldr	w0, [sp, #48]
    1538:	ror	w1, w0, #27
    153c:	ldr	w2, [sp, #56]
    1540:	ldr	w0, [sp, #60]
    1544:	eor	w2, w2, w0
    1548:	ldr	w0, [sp, #52]
    154c:	and	w2, w2, w0
    1550:	ldr	w0, [sp, #60]
    1554:	eor	w0, w2, w0
    1558:	add	w1, w1, w0
    155c:	ldr	x0, [sp, #72]
    1560:	add	x2, x0, #0x4
    1564:	str	x2, [sp, #72]
    1568:	ldr	w0, [x0]
    156c:	add	w1, w1, w0
    1570:	mov	w0, #0x7999                	// #31129
    1574:	movk	w0, #0x5a82, lsl #16
    1578:	add	w0, w1, w0
    157c:	ldr	w1, [sp, #44]
    1580:	add	w0, w1, w0
    1584:	str	w0, [sp, #44]
    1588:	ldr	w0, [sp, #52]
    158c:	ror	w0, w0, #2
    1590:	str	w0, [sp, #52]
    1594:	ldr	w0, [sp, #44]
    1598:	ror	w1, w0, #27
    159c:	ldr	w2, [sp, #52]
    15a0:	ldr	w0, [sp, #56]
    15a4:	eor	w2, w2, w0
    15a8:	ldr	w0, [sp, #48]
    15ac:	and	w2, w2, w0
    15b0:	ldr	w0, [sp, #56]
    15b4:	eor	w0, w2, w0
    15b8:	add	w1, w1, w0
    15bc:	ldr	x0, [sp, #72]
    15c0:	add	x2, x0, #0x4
    15c4:	str	x2, [sp, #72]
    15c8:	ldr	w0, [x0]
    15cc:	add	w1, w1, w0
    15d0:	mov	w0, #0x7999                	// #31129
    15d4:	movk	w0, #0x5a82, lsl #16
    15d8:	add	w0, w1, w0
    15dc:	ldr	w1, [sp, #60]
    15e0:	add	w0, w1, w0
    15e4:	str	w0, [sp, #60]
    15e8:	ldr	w0, [sp, #48]
    15ec:	ror	w0, w0, #2
    15f0:	str	w0, [sp, #48]
    15f4:	ldr	w0, [sp, #60]
    15f8:	ror	w1, w0, #27
    15fc:	ldr	w2, [sp, #48]
    1600:	ldr	w0, [sp, #52]
    1604:	eor	w2, w2, w0
    1608:	ldr	w0, [sp, #44]
    160c:	and	w2, w2, w0
    1610:	ldr	w0, [sp, #52]
    1614:	eor	w0, w2, w0
    1618:	add	w1, w1, w0
    161c:	ldr	x0, [sp, #72]
    1620:	add	x2, x0, #0x4
    1624:	str	x2, [sp, #72]
    1628:	ldr	w0, [x0]
    162c:	add	w1, w1, w0
    1630:	mov	w0, #0x7999                	// #31129
    1634:	movk	w0, #0x5a82, lsl #16
    1638:	add	w0, w1, w0
    163c:	ldr	w1, [sp, #56]
    1640:	add	w0, w1, w0
    1644:	str	w0, [sp, #56]
    1648:	ldr	w0, [sp, #44]
    164c:	ror	w0, w0, #2
    1650:	str	w0, [sp, #44]
    1654:	ldr	w0, [sp, #56]
    1658:	ror	w1, w0, #27
    165c:	ldr	w2, [sp, #44]
    1660:	ldr	w0, [sp, #48]
    1664:	eor	w2, w2, w0
    1668:	ldr	w0, [sp, #60]
    166c:	and	w2, w2, w0
    1670:	ldr	w0, [sp, #48]
    1674:	eor	w0, w2, w0
    1678:	add	w1, w1, w0
    167c:	ldr	x0, [sp, #72]
    1680:	add	x2, x0, #0x4
    1684:	str	x2, [sp, #72]
    1688:	ldr	w0, [x0]
    168c:	add	w1, w1, w0
    1690:	mov	w0, #0x7999                	// #31129
    1694:	movk	w0, #0x5a82, lsl #16
    1698:	add	w0, w1, w0
    169c:	ldr	w1, [sp, #52]
    16a0:	add	w0, w1, w0
    16a4:	str	w0, [sp, #52]
    16a8:	ldr	w0, [sp, #60]
    16ac:	ror	w0, w0, #2
    16b0:	str	w0, [sp, #60]
    16b4:	ldr	w0, [sp, #52]
    16b8:	ror	w1, w0, #27
    16bc:	ldr	w2, [sp, #60]
    16c0:	ldr	w0, [sp, #44]
    16c4:	eor	w2, w2, w0
    16c8:	ldr	w0, [sp, #56]
    16cc:	and	w2, w2, w0
    16d0:	ldr	w0, [sp, #44]
    16d4:	eor	w0, w2, w0
    16d8:	add	w1, w1, w0
    16dc:	ldr	x0, [sp, #72]
    16e0:	add	x2, x0, #0x4
    16e4:	str	x2, [sp, #72]
    16e8:	ldr	w0, [x0]
    16ec:	add	w1, w1, w0
    16f0:	mov	w0, #0x7999                	// #31129
    16f4:	movk	w0, #0x5a82, lsl #16
    16f8:	add	w0, w1, w0
    16fc:	ldr	w1, [sp, #48]
    1700:	add	w0, w1, w0
    1704:	str	w0, [sp, #48]
    1708:	ldr	w0, [sp, #56]
    170c:	ror	w0, w0, #2
    1710:	str	w0, [sp, #56]
    1714:	ldr	w0, [sp, #48]
    1718:	ror	w1, w0, #27
    171c:	ldr	w2, [sp, #56]
    1720:	ldr	w0, [sp, #60]
    1724:	eor	w2, w2, w0
    1728:	ldr	w0, [sp, #52]
    172c:	and	w2, w2, w0
    1730:	ldr	w0, [sp, #60]
    1734:	eor	w0, w2, w0
    1738:	add	w1, w1, w0
    173c:	ldr	x0, [sp, #72]
    1740:	add	x2, x0, #0x4
    1744:	str	x2, [sp, #72]
    1748:	ldr	w0, [x0]
    174c:	add	w1, w1, w0
    1750:	mov	w0, #0x7999                	// #31129
    1754:	movk	w0, #0x5a82, lsl #16
    1758:	add	w0, w1, w0
    175c:	ldr	w1, [sp, #44]
    1760:	add	w0, w1, w0
    1764:	str	w0, [sp, #44]
    1768:	ldr	w0, [sp, #52]
    176c:	ror	w0, w0, #2
    1770:	str	w0, [sp, #52]
    1774:	ldr	w0, [sp, #44]
    1778:	ror	w1, w0, #27
    177c:	ldr	w2, [sp, #52]
    1780:	ldr	w0, [sp, #56]
    1784:	eor	w2, w2, w0
    1788:	ldr	w0, [sp, #48]
    178c:	and	w2, w2, w0
    1790:	ldr	w0, [sp, #56]
    1794:	eor	w0, w2, w0
    1798:	add	w1, w1, w0
    179c:	ldr	x0, [sp, #72]
    17a0:	ldr	w0, [x0]
    17a4:	add	w1, w1, w0
    17a8:	ldr	w0, [sp, #60]
    17ac:	add	w1, w1, w0
    17b0:	mov	w0, #0x7999                	// #31129
    17b4:	movk	w0, #0x5a82, lsl #16
    17b8:	add	w0, w1, w0
    17bc:	str	w0, [sp, #60]
    17c0:	ldr	w0, [sp, #48]
    17c4:	ror	w0, w0, #2
    17c8:	str	w0, [sp, #48]
    17cc:	ldr	w0, [sp, #60]
    17d0:	ror	w1, w0, #27
    17d4:	ldr	w2, [sp, #48]
    17d8:	ldr	w0, [sp, #52]
    17dc:	eor	w2, w2, w0
    17e0:	ldr	w0, [sp, #44]
    17e4:	and	w2, w2, w0
    17e8:	ldr	w0, [sp, #52]
    17ec:	eor	w0, w2, w0
    17f0:	add	w1, w1, w0
    17f4:	ldr	w2, [sp, #88]
    17f8:	ldr	w0, [sp, #140]
    17fc:	eor	w2, w2, w0
    1800:	ldr	w0, [sp, #120]
    1804:	eor	w2, w2, w0
    1808:	ldr	w0, [sp, #96]
    180c:	eor	w0, w2, w0
    1810:	ror	w0, w0, #31
    1814:	str	w0, [sp, #88]
    1818:	ldr	w0, [sp, #88]
    181c:	add	w1, w1, w0
    1820:	mov	w0, #0x7999                	// #31129
    1824:	movk	w0, #0x5a82, lsl #16
    1828:	add	w0, w1, w0
    182c:	ldr	w1, [sp, #56]
    1830:	add	w0, w1, w0
    1834:	str	w0, [sp, #56]
    1838:	ldr	w0, [sp, #44]
    183c:	ror	w0, w0, #2
    1840:	str	w0, [sp, #44]
    1844:	ldr	w0, [sp, #56]
    1848:	ror	w1, w0, #27
    184c:	ldr	w2, [sp, #44]
    1850:	ldr	w0, [sp, #48]
    1854:	eor	w2, w2, w0
    1858:	ldr	w0, [sp, #60]
    185c:	and	w2, w2, w0
    1860:	ldr	w0, [sp, #48]
    1864:	eor	w0, w2, w0
    1868:	add	w1, w1, w0
    186c:	ldr	w2, [sp, #92]
    1870:	ldr	w0, [sp, #144]
    1874:	eor	w2, w2, w0
    1878:	ldr	w0, [sp, #124]
    187c:	eor	w2, w2, w0
    1880:	ldr	w0, [sp, #100]
    1884:	eor	w0, w2, w0
    1888:	ror	w0, w0, #31
    188c:	str	w0, [sp, #92]
    1890:	ldr	w0, [sp, #92]
    1894:	add	w1, w1, w0
    1898:	mov	w0, #0x7999                	// #31129
    189c:	movk	w0, #0x5a82, lsl #16
    18a0:	add	w0, w1, w0
    18a4:	ldr	w1, [sp, #52]
    18a8:	add	w0, w1, w0
    18ac:	str	w0, [sp, #52]
    18b0:	ldr	w0, [sp, #60]
    18b4:	ror	w0, w0, #2
    18b8:	str	w0, [sp, #60]
    18bc:	ldr	w0, [sp, #52]
    18c0:	ror	w1, w0, #27
    18c4:	ldr	w2, [sp, #60]
    18c8:	ldr	w0, [sp, #44]
    18cc:	eor	w2, w2, w0
    18d0:	ldr	w0, [sp, #56]
    18d4:	and	w2, w2, w0
    18d8:	ldr	w0, [sp, #44]
    18dc:	eor	w0, w2, w0
    18e0:	add	w1, w1, w0
    18e4:	ldr	w2, [sp, #96]
    18e8:	ldr	w0, [sp, #148]
    18ec:	eor	w2, w2, w0
    18f0:	ldr	w0, [sp, #128]
    18f4:	eor	w2, w2, w0
    18f8:	ldr	w0, [sp, #104]
    18fc:	eor	w0, w2, w0
    1900:	ror	w0, w0, #31
    1904:	str	w0, [sp, #96]
    1908:	ldr	w0, [sp, #96]
    190c:	add	w1, w1, w0
    1910:	mov	w0, #0x7999                	// #31129
    1914:	movk	w0, #0x5a82, lsl #16
    1918:	add	w0, w1, w0
    191c:	ldr	w1, [sp, #48]
    1920:	add	w0, w1, w0
    1924:	str	w0, [sp, #48]
    1928:	ldr	w0, [sp, #56]
    192c:	ror	w0, w0, #2
    1930:	str	w0, [sp, #56]
    1934:	ldr	w0, [sp, #48]
    1938:	ror	w1, w0, #27
    193c:	ldr	w2, [sp, #56]
    1940:	ldr	w0, [sp, #60]
    1944:	eor	w2, w2, w0
    1948:	ldr	w0, [sp, #52]
    194c:	and	w2, w2, w0
    1950:	ldr	w0, [sp, #60]
    1954:	eor	w0, w2, w0
    1958:	add	w1, w1, w0
    195c:	ldr	w2, [sp, #100]
    1960:	ldr	w0, [sp, #88]
    1964:	eor	w2, w2, w0
    1968:	ldr	w0, [sp, #132]
    196c:	eor	w2, w2, w0
    1970:	ldr	w0, [sp, #108]
    1974:	eor	w0, w2, w0
    1978:	ror	w0, w0, #31
    197c:	str	w0, [sp, #100]
    1980:	ldr	w0, [sp, #100]
    1984:	add	w1, w1, w0
    1988:	mov	w0, #0x7999                	// #31129
    198c:	movk	w0, #0x5a82, lsl #16
    1990:	add	w0, w1, w0
    1994:	ldr	w1, [sp, #44]
    1998:	add	w0, w1, w0
    199c:	str	w0, [sp, #44]
    19a0:	ldr	w0, [sp, #52]
    19a4:	ror	w0, w0, #2
    19a8:	str	w0, [sp, #52]
    19ac:	ldr	w0, [sp, #44]
    19b0:	ror	w1, w0, #27
    19b4:	ldr	w2, [sp, #48]
    19b8:	ldr	w0, [sp, #52]
    19bc:	eor	w2, w2, w0
    19c0:	ldr	w0, [sp, #56]
    19c4:	eor	w0, w2, w0
    19c8:	add	w1, w1, w0
    19cc:	ldr	w2, [sp, #104]
    19d0:	ldr	w0, [sp, #92]
    19d4:	eor	w2, w2, w0
    19d8:	ldr	w0, [sp, #136]
    19dc:	eor	w2, w2, w0
    19e0:	ldr	w0, [sp, #112]
    19e4:	eor	w0, w2, w0
    19e8:	ror	w0, w0, #31
    19ec:	str	w0, [sp, #104]
    19f0:	ldr	w0, [sp, #104]
    19f4:	add	w1, w1, w0
    19f8:	mov	w0, #0xeba1                	// #60321
    19fc:	movk	w0, #0x6ed9, lsl #16
    1a00:	add	w0, w1, w0
    1a04:	ldr	w1, [sp, #60]
    1a08:	add	w0, w1, w0
    1a0c:	str	w0, [sp, #60]
    1a10:	ldr	w0, [sp, #48]
    1a14:	ror	w0, w0, #2
    1a18:	str	w0, [sp, #48]
    1a1c:	ldr	w0, [sp, #60]
    1a20:	ror	w1, w0, #27
    1a24:	ldr	w2, [sp, #44]
    1a28:	ldr	w0, [sp, #48]
    1a2c:	eor	w2, w2, w0
    1a30:	ldr	w0, [sp, #52]
    1a34:	eor	w0, w2, w0
    1a38:	add	w1, w1, w0
    1a3c:	ldr	w2, [sp, #108]
    1a40:	ldr	w0, [sp, #96]
    1a44:	eor	w2, w2, w0
    1a48:	ldr	w0, [sp, #140]
    1a4c:	eor	w2, w2, w0
    1a50:	ldr	w0, [sp, #116]
    1a54:	eor	w0, w2, w0
    1a58:	ror	w0, w0, #31
    1a5c:	str	w0, [sp, #108]
    1a60:	ldr	w0, [sp, #108]
    1a64:	add	w1, w1, w0
    1a68:	mov	w0, #0xeba1                	// #60321
    1a6c:	movk	w0, #0x6ed9, lsl #16
    1a70:	add	w0, w1, w0
    1a74:	ldr	w1, [sp, #56]
    1a78:	add	w0, w1, w0
    1a7c:	str	w0, [sp, #56]
    1a80:	ldr	w0, [sp, #44]
    1a84:	ror	w0, w0, #2
    1a88:	str	w0, [sp, #44]
    1a8c:	ldr	w0, [sp, #56]
    1a90:	ror	w1, w0, #27
    1a94:	ldr	w2, [sp, #60]
    1a98:	ldr	w0, [sp, #44]
    1a9c:	eor	w2, w2, w0
    1aa0:	ldr	w0, [sp, #48]
    1aa4:	eor	w0, w2, w0
    1aa8:	add	w1, w1, w0
    1aac:	ldr	w2, [sp, #112]
    1ab0:	ldr	w0, [sp, #100]
    1ab4:	eor	w2, w2, w0
    1ab8:	ldr	w0, [sp, #144]
    1abc:	eor	w2, w2, w0
    1ac0:	ldr	w0, [sp, #120]
    1ac4:	eor	w0, w2, w0
    1ac8:	ror	w0, w0, #31
    1acc:	str	w0, [sp, #112]
    1ad0:	ldr	w0, [sp, #112]
    1ad4:	add	w1, w1, w0
    1ad8:	mov	w0, #0xeba1                	// #60321
    1adc:	movk	w0, #0x6ed9, lsl #16
    1ae0:	add	w0, w1, w0
    1ae4:	ldr	w1, [sp, #52]
    1ae8:	add	w0, w1, w0
    1aec:	str	w0, [sp, #52]
    1af0:	ldr	w0, [sp, #60]
    1af4:	ror	w0, w0, #2
    1af8:	str	w0, [sp, #60]
    1afc:	ldr	w0, [sp, #52]
    1b00:	ror	w1, w0, #27
    1b04:	ldr	w2, [sp, #56]
    1b08:	ldr	w0, [sp, #60]
    1b0c:	eor	w2, w2, w0
    1b10:	ldr	w0, [sp, #44]
    1b14:	eor	w0, w2, w0
    1b18:	add	w1, w1, w0
    1b1c:	ldr	w2, [sp, #116]
    1b20:	ldr	w0, [sp, #104]
    1b24:	eor	w2, w2, w0
    1b28:	ldr	w0, [sp, #148]
    1b2c:	eor	w2, w2, w0
    1b30:	ldr	w0, [sp, #124]
    1b34:	eor	w0, w2, w0
    1b38:	ror	w0, w0, #31
    1b3c:	str	w0, [sp, #116]
    1b40:	ldr	w0, [sp, #116]
    1b44:	add	w1, w1, w0
    1b48:	mov	w0, #0xeba1                	// #60321
    1b4c:	movk	w0, #0x6ed9, lsl #16
    1b50:	add	w0, w1, w0
    1b54:	ldr	w1, [sp, #48]
    1b58:	add	w0, w1, w0
    1b5c:	str	w0, [sp, #48]
    1b60:	ldr	w0, [sp, #56]
    1b64:	ror	w0, w0, #2
    1b68:	str	w0, [sp, #56]
    1b6c:	ldr	w0, [sp, #48]
    1b70:	ror	w1, w0, #27
    1b74:	ldr	w2, [sp, #52]
    1b78:	ldr	w0, [sp, #56]
    1b7c:	eor	w2, w2, w0
    1b80:	ldr	w0, [sp, #60]
    1b84:	eor	w0, w2, w0
    1b88:	add	w1, w1, w0
    1b8c:	ldr	w2, [sp, #120]
    1b90:	ldr	w0, [sp, #108]
    1b94:	eor	w2, w2, w0
    1b98:	ldr	w0, [sp, #88]
    1b9c:	eor	w2, w2, w0
    1ba0:	ldr	w0, [sp, #128]
    1ba4:	eor	w0, w2, w0
    1ba8:	ror	w0, w0, #31
    1bac:	str	w0, [sp, #120]
    1bb0:	ldr	w0, [sp, #120]
    1bb4:	add	w1, w1, w0
    1bb8:	mov	w0, #0xeba1                	// #60321
    1bbc:	movk	w0, #0x6ed9, lsl #16
    1bc0:	add	w0, w1, w0
    1bc4:	ldr	w1, [sp, #44]
    1bc8:	add	w0, w1, w0
    1bcc:	str	w0, [sp, #44]
    1bd0:	ldr	w0, [sp, #52]
    1bd4:	ror	w0, w0, #2
    1bd8:	str	w0, [sp, #52]
    1bdc:	ldr	w0, [sp, #44]
    1be0:	ror	w1, w0, #27
    1be4:	ldr	w2, [sp, #48]
    1be8:	ldr	w0, [sp, #52]
    1bec:	eor	w2, w2, w0
    1bf0:	ldr	w0, [sp, #56]
    1bf4:	eor	w0, w2, w0
    1bf8:	add	w1, w1, w0
    1bfc:	ldr	w2, [sp, #124]
    1c00:	ldr	w0, [sp, #112]
    1c04:	eor	w2, w2, w0
    1c08:	ldr	w0, [sp, #92]
    1c0c:	eor	w2, w2, w0
    1c10:	ldr	w0, [sp, #132]
    1c14:	eor	w0, w2, w0
    1c18:	ror	w0, w0, #31
    1c1c:	str	w0, [sp, #124]
    1c20:	ldr	w0, [sp, #124]
    1c24:	add	w1, w1, w0
    1c28:	mov	w0, #0xeba1                	// #60321
    1c2c:	movk	w0, #0x6ed9, lsl #16
    1c30:	add	w0, w1, w0
    1c34:	ldr	w1, [sp, #60]
    1c38:	add	w0, w1, w0
    1c3c:	str	w0, [sp, #60]
    1c40:	ldr	w0, [sp, #48]
    1c44:	ror	w0, w0, #2
    1c48:	str	w0, [sp, #48]
    1c4c:	ldr	w0, [sp, #60]
    1c50:	ror	w1, w0, #27
    1c54:	ldr	w2, [sp, #44]
    1c58:	ldr	w0, [sp, #48]
    1c5c:	eor	w2, w2, w0
    1c60:	ldr	w0, [sp, #52]
    1c64:	eor	w0, w2, w0
    1c68:	add	w1, w1, w0
    1c6c:	ldr	w2, [sp, #128]
    1c70:	ldr	w0, [sp, #116]
    1c74:	eor	w2, w2, w0
    1c78:	ldr	w0, [sp, #96]
    1c7c:	eor	w2, w2, w0
    1c80:	ldr	w0, [sp, #136]
    1c84:	eor	w0, w2, w0
    1c88:	ror	w0, w0, #31
    1c8c:	str	w0, [sp, #128]
    1c90:	ldr	w0, [sp, #128]
    1c94:	add	w1, w1, w0
    1c98:	mov	w0, #0xeba1                	// #60321
    1c9c:	movk	w0, #0x6ed9, lsl #16
    1ca0:	add	w0, w1, w0
    1ca4:	ldr	w1, [sp, #56]
    1ca8:	add	w0, w1, w0
    1cac:	str	w0, [sp, #56]
    1cb0:	ldr	w0, [sp, #44]
    1cb4:	ror	w0, w0, #2
    1cb8:	str	w0, [sp, #44]
    1cbc:	ldr	w0, [sp, #56]
    1cc0:	ror	w1, w0, #27
    1cc4:	ldr	w2, [sp, #60]
    1cc8:	ldr	w0, [sp, #44]
    1ccc:	eor	w2, w2, w0
    1cd0:	ldr	w0, [sp, #48]
    1cd4:	eor	w0, w2, w0
    1cd8:	add	w1, w1, w0
    1cdc:	ldr	w2, [sp, #132]
    1ce0:	ldr	w0, [sp, #120]
    1ce4:	eor	w2, w2, w0
    1ce8:	ldr	w0, [sp, #100]
    1cec:	eor	w2, w2, w0
    1cf0:	ldr	w0, [sp, #140]
    1cf4:	eor	w0, w2, w0
    1cf8:	ror	w0, w0, #31
    1cfc:	str	w0, [sp, #132]
    1d00:	ldr	w0, [sp, #132]
    1d04:	add	w1, w1, w0
    1d08:	mov	w0, #0xeba1                	// #60321
    1d0c:	movk	w0, #0x6ed9, lsl #16
    1d10:	add	w0, w1, w0
    1d14:	ldr	w1, [sp, #52]
    1d18:	add	w0, w1, w0
    1d1c:	str	w0, [sp, #52]
    1d20:	ldr	w0, [sp, #60]
    1d24:	ror	w0, w0, #2
    1d28:	str	w0, [sp, #60]
    1d2c:	ldr	w0, [sp, #52]
    1d30:	ror	w1, w0, #27
    1d34:	ldr	w2, [sp, #56]
    1d38:	ldr	w0, [sp, #60]
    1d3c:	eor	w2, w2, w0
    1d40:	ldr	w0, [sp, #44]
    1d44:	eor	w0, w2, w0
    1d48:	add	w1, w1, w0
    1d4c:	ldr	w2, [sp, #136]
    1d50:	ldr	w0, [sp, #124]
    1d54:	eor	w2, w2, w0
    1d58:	ldr	w0, [sp, #104]
    1d5c:	eor	w2, w2, w0
    1d60:	ldr	w0, [sp, #144]
    1d64:	eor	w0, w2, w0
    1d68:	ror	w0, w0, #31
    1d6c:	str	w0, [sp, #136]
    1d70:	ldr	w0, [sp, #136]
    1d74:	add	w1, w1, w0
    1d78:	mov	w0, #0xeba1                	// #60321
    1d7c:	movk	w0, #0x6ed9, lsl #16
    1d80:	add	w0, w1, w0
    1d84:	ldr	w1, [sp, #48]
    1d88:	add	w0, w1, w0
    1d8c:	str	w0, [sp, #48]
    1d90:	ldr	w0, [sp, #56]
    1d94:	ror	w0, w0, #2
    1d98:	str	w0, [sp, #56]
    1d9c:	ldr	w0, [sp, #48]
    1da0:	ror	w1, w0, #27
    1da4:	ldr	w2, [sp, #52]
    1da8:	ldr	w0, [sp, #56]
    1dac:	eor	w2, w2, w0
    1db0:	ldr	w0, [sp, #60]
    1db4:	eor	w0, w2, w0
    1db8:	add	w1, w1, w0
    1dbc:	ldr	w2, [sp, #140]
    1dc0:	ldr	w0, [sp, #128]
    1dc4:	eor	w2, w2, w0
    1dc8:	ldr	w0, [sp, #108]
    1dcc:	eor	w2, w2, w0
    1dd0:	ldr	w0, [sp, #148]
    1dd4:	eor	w0, w2, w0
    1dd8:	ror	w0, w0, #31
    1ddc:	str	w0, [sp, #140]
    1de0:	ldr	w0, [sp, #140]
    1de4:	add	w1, w1, w0
    1de8:	mov	w0, #0xeba1                	// #60321
    1dec:	movk	w0, #0x6ed9, lsl #16
    1df0:	add	w0, w1, w0
    1df4:	ldr	w1, [sp, #44]
    1df8:	add	w0, w1, w0
    1dfc:	str	w0, [sp, #44]
    1e00:	ldr	w0, [sp, #52]
    1e04:	ror	w0, w0, #2
    1e08:	str	w0, [sp, #52]
    1e0c:	ldr	w0, [sp, #44]
    1e10:	ror	w1, w0, #27
    1e14:	ldr	w2, [sp, #48]
    1e18:	ldr	w0, [sp, #52]
    1e1c:	eor	w2, w2, w0
    1e20:	ldr	w0, [sp, #56]
    1e24:	eor	w0, w2, w0
    1e28:	add	w1, w1, w0
    1e2c:	ldr	w2, [sp, #144]
    1e30:	ldr	w0, [sp, #132]
    1e34:	eor	w2, w2, w0
    1e38:	ldr	w0, [sp, #112]
    1e3c:	eor	w2, w2, w0
    1e40:	ldr	w0, [sp, #88]
    1e44:	eor	w0, w2, w0
    1e48:	ror	w0, w0, #31
    1e4c:	str	w0, [sp, #144]
    1e50:	ldr	w0, [sp, #144]
    1e54:	add	w1, w1, w0
    1e58:	mov	w0, #0xeba1                	// #60321
    1e5c:	movk	w0, #0x6ed9, lsl #16
    1e60:	add	w0, w1, w0
    1e64:	ldr	w1, [sp, #60]
    1e68:	add	w0, w1, w0
    1e6c:	str	w0, [sp, #60]
    1e70:	ldr	w0, [sp, #48]
    1e74:	ror	w0, w0, #2
    1e78:	str	w0, [sp, #48]
    1e7c:	ldr	w0, [sp, #60]
    1e80:	ror	w1, w0, #27
    1e84:	ldr	w2, [sp, #44]
    1e88:	ldr	w0, [sp, #48]
    1e8c:	eor	w2, w2, w0
    1e90:	ldr	w0, [sp, #52]
    1e94:	eor	w0, w2, w0
    1e98:	add	w1, w1, w0
    1e9c:	ldr	w2, [sp, #148]
    1ea0:	ldr	w0, [sp, #136]
    1ea4:	eor	w2, w2, w0
    1ea8:	ldr	w0, [sp, #116]
    1eac:	eor	w2, w2, w0
    1eb0:	ldr	w0, [sp, #92]
    1eb4:	eor	w0, w2, w0
    1eb8:	ror	w0, w0, #31
    1ebc:	str	w0, [sp, #148]
    1ec0:	ldr	w0, [sp, #148]
    1ec4:	add	w1, w1, w0
    1ec8:	mov	w0, #0xeba1                	// #60321
    1ecc:	movk	w0, #0x6ed9, lsl #16
    1ed0:	add	w0, w1, w0
    1ed4:	ldr	w1, [sp, #56]
    1ed8:	add	w0, w1, w0
    1edc:	str	w0, [sp, #56]
    1ee0:	ldr	w0, [sp, #44]
    1ee4:	ror	w0, w0, #2
    1ee8:	str	w0, [sp, #44]
    1eec:	ldr	w0, [sp, #56]
    1ef0:	ror	w1, w0, #27
    1ef4:	ldr	w2, [sp, #60]
    1ef8:	ldr	w0, [sp, #44]
    1efc:	eor	w2, w2, w0
    1f00:	ldr	w0, [sp, #48]
    1f04:	eor	w0, w2, w0
    1f08:	add	w1, w1, w0
    1f0c:	ldr	w2, [sp, #88]
    1f10:	ldr	w0, [sp, #140]
    1f14:	eor	w2, w2, w0
    1f18:	ldr	w0, [sp, #120]
    1f1c:	eor	w2, w2, w0
    1f20:	ldr	w0, [sp, #96]
    1f24:	eor	w0, w2, w0
    1f28:	ror	w0, w0, #31
    1f2c:	str	w0, [sp, #88]
    1f30:	ldr	w0, [sp, #88]
    1f34:	add	w1, w1, w0
    1f38:	mov	w0, #0xeba1                	// #60321
    1f3c:	movk	w0, #0x6ed9, lsl #16
    1f40:	add	w0, w1, w0
    1f44:	ldr	w1, [sp, #52]
    1f48:	add	w0, w1, w0
    1f4c:	str	w0, [sp, #52]
    1f50:	ldr	w0, [sp, #60]
    1f54:	ror	w0, w0, #2
    1f58:	str	w0, [sp, #60]
    1f5c:	ldr	w0, [sp, #52]
    1f60:	ror	w1, w0, #27
    1f64:	ldr	w2, [sp, #56]
    1f68:	ldr	w0, [sp, #60]
    1f6c:	eor	w2, w2, w0
    1f70:	ldr	w0, [sp, #44]
    1f74:	eor	w0, w2, w0
    1f78:	add	w1, w1, w0
    1f7c:	ldr	w2, [sp, #92]
    1f80:	ldr	w0, [sp, #144]
    1f84:	eor	w2, w2, w0
    1f88:	ldr	w0, [sp, #124]
    1f8c:	eor	w2, w2, w0
    1f90:	ldr	w0, [sp, #100]
    1f94:	eor	w0, w2, w0
    1f98:	ror	w0, w0, #31
    1f9c:	str	w0, [sp, #92]
    1fa0:	ldr	w0, [sp, #92]
    1fa4:	add	w1, w1, w0
    1fa8:	mov	w0, #0xeba1                	// #60321
    1fac:	movk	w0, #0x6ed9, lsl #16
    1fb0:	add	w0, w1, w0
    1fb4:	ldr	w1, [sp, #48]
    1fb8:	add	w0, w1, w0
    1fbc:	str	w0, [sp, #48]
    1fc0:	ldr	w0, [sp, #56]
    1fc4:	ror	w0, w0, #2
    1fc8:	str	w0, [sp, #56]
    1fcc:	ldr	w0, [sp, #48]
    1fd0:	ror	w1, w0, #27
    1fd4:	ldr	w2, [sp, #52]
    1fd8:	ldr	w0, [sp, #56]
    1fdc:	eor	w2, w2, w0
    1fe0:	ldr	w0, [sp, #60]
    1fe4:	eor	w0, w2, w0
    1fe8:	add	w1, w1, w0
    1fec:	ldr	w2, [sp, #96]
    1ff0:	ldr	w0, [sp, #148]
    1ff4:	eor	w2, w2, w0
    1ff8:	ldr	w0, [sp, #128]
    1ffc:	eor	w2, w2, w0
    2000:	ldr	w0, [sp, #104]
    2004:	eor	w0, w2, w0
    2008:	ror	w0, w0, #31
    200c:	str	w0, [sp, #96]
    2010:	ldr	w0, [sp, #96]
    2014:	add	w1, w1, w0
    2018:	mov	w0, #0xeba1                	// #60321
    201c:	movk	w0, #0x6ed9, lsl #16
    2020:	add	w0, w1, w0
    2024:	ldr	w1, [sp, #44]
    2028:	add	w0, w1, w0
    202c:	str	w0, [sp, #44]
    2030:	ldr	w0, [sp, #52]
    2034:	ror	w0, w0, #2
    2038:	str	w0, [sp, #52]
    203c:	ldr	w0, [sp, #44]
    2040:	ror	w1, w0, #27
    2044:	ldr	w2, [sp, #48]
    2048:	ldr	w0, [sp, #52]
    204c:	eor	w2, w2, w0
    2050:	ldr	w0, [sp, #56]
    2054:	eor	w0, w2, w0
    2058:	add	w1, w1, w0
    205c:	ldr	w2, [sp, #100]
    2060:	ldr	w0, [sp, #88]
    2064:	eor	w2, w2, w0
    2068:	ldr	w0, [sp, #132]
    206c:	eor	w2, w2, w0
    2070:	ldr	w0, [sp, #108]
    2074:	eor	w0, w2, w0
    2078:	ror	w0, w0, #31
    207c:	str	w0, [sp, #100]
    2080:	ldr	w0, [sp, #100]
    2084:	add	w1, w1, w0
    2088:	mov	w0, #0xeba1                	// #60321
    208c:	movk	w0, #0x6ed9, lsl #16
    2090:	add	w0, w1, w0
    2094:	ldr	w1, [sp, #60]
    2098:	add	w0, w1, w0
    209c:	str	w0, [sp, #60]
    20a0:	ldr	w0, [sp, #48]
    20a4:	ror	w0, w0, #2
    20a8:	str	w0, [sp, #48]
    20ac:	ldr	w0, [sp, #60]
    20b0:	ror	w1, w0, #27
    20b4:	ldr	w2, [sp, #44]
    20b8:	ldr	w0, [sp, #48]
    20bc:	eor	w2, w2, w0
    20c0:	ldr	w0, [sp, #52]
    20c4:	eor	w0, w2, w0
    20c8:	add	w1, w1, w0
    20cc:	ldr	w2, [sp, #104]
    20d0:	ldr	w0, [sp, #92]
    20d4:	eor	w2, w2, w0
    20d8:	ldr	w0, [sp, #136]
    20dc:	eor	w2, w2, w0
    20e0:	ldr	w0, [sp, #112]
    20e4:	eor	w0, w2, w0
    20e8:	ror	w0, w0, #31
    20ec:	str	w0, [sp, #104]
    20f0:	ldr	w0, [sp, #104]
    20f4:	add	w1, w1, w0
    20f8:	mov	w0, #0xeba1                	// #60321
    20fc:	movk	w0, #0x6ed9, lsl #16
    2100:	add	w0, w1, w0
    2104:	ldr	w1, [sp, #56]
    2108:	add	w0, w1, w0
    210c:	str	w0, [sp, #56]
    2110:	ldr	w0, [sp, #44]
    2114:	ror	w0, w0, #2
    2118:	str	w0, [sp, #44]
    211c:	ldr	w0, [sp, #56]
    2120:	ror	w1, w0, #27
    2124:	ldr	w2, [sp, #60]
    2128:	ldr	w0, [sp, #44]
    212c:	eor	w2, w2, w0
    2130:	ldr	w0, [sp, #48]
    2134:	eor	w0, w2, w0
    2138:	add	w1, w1, w0
    213c:	ldr	w2, [sp, #108]
    2140:	ldr	w0, [sp, #96]
    2144:	eor	w2, w2, w0
    2148:	ldr	w0, [sp, #140]
    214c:	eor	w2, w2, w0
    2150:	ldr	w0, [sp, #116]
    2154:	eor	w0, w2, w0
    2158:	ror	w0, w0, #31
    215c:	str	w0, [sp, #108]
    2160:	ldr	w0, [sp, #108]
    2164:	add	w1, w1, w0
    2168:	mov	w0, #0xeba1                	// #60321
    216c:	movk	w0, #0x6ed9, lsl #16
    2170:	add	w0, w1, w0
    2174:	ldr	w1, [sp, #52]
    2178:	add	w0, w1, w0
    217c:	str	w0, [sp, #52]
    2180:	ldr	w0, [sp, #60]
    2184:	ror	w0, w0, #2
    2188:	str	w0, [sp, #60]
    218c:	ldr	w0, [sp, #52]
    2190:	ror	w1, w0, #27
    2194:	ldr	w2, [sp, #56]
    2198:	ldr	w0, [sp, #60]
    219c:	eor	w2, w2, w0
    21a0:	ldr	w0, [sp, #44]
    21a4:	eor	w0, w2, w0
    21a8:	add	w1, w1, w0
    21ac:	ldr	w2, [sp, #112]
    21b0:	ldr	w0, [sp, #100]
    21b4:	eor	w2, w2, w0
    21b8:	ldr	w0, [sp, #144]
    21bc:	eor	w2, w2, w0
    21c0:	ldr	w0, [sp, #120]
    21c4:	eor	w0, w2, w0
    21c8:	ror	w0, w0, #31
    21cc:	str	w0, [sp, #112]
    21d0:	ldr	w0, [sp, #112]
    21d4:	add	w1, w1, w0
    21d8:	mov	w0, #0xeba1                	// #60321
    21dc:	movk	w0, #0x6ed9, lsl #16
    21e0:	add	w0, w1, w0
    21e4:	ldr	w1, [sp, #48]
    21e8:	add	w0, w1, w0
    21ec:	str	w0, [sp, #48]
    21f0:	ldr	w0, [sp, #56]
    21f4:	ror	w0, w0, #2
    21f8:	str	w0, [sp, #56]
    21fc:	ldr	w0, [sp, #48]
    2200:	ror	w1, w0, #27
    2204:	ldr	w2, [sp, #52]
    2208:	ldr	w0, [sp, #56]
    220c:	eor	w2, w2, w0
    2210:	ldr	w0, [sp, #60]
    2214:	eor	w0, w2, w0
    2218:	add	w1, w1, w0
    221c:	ldr	w2, [sp, #116]
    2220:	ldr	w0, [sp, #104]
    2224:	eor	w2, w2, w0
    2228:	ldr	w0, [sp, #148]
    222c:	eor	w2, w2, w0
    2230:	ldr	w0, [sp, #124]
    2234:	eor	w0, w2, w0
    2238:	ror	w0, w0, #31
    223c:	str	w0, [sp, #116]
    2240:	ldr	w0, [sp, #116]
    2244:	add	w1, w1, w0
    2248:	mov	w0, #0xeba1                	// #60321
    224c:	movk	w0, #0x6ed9, lsl #16
    2250:	add	w0, w1, w0
    2254:	ldr	w1, [sp, #44]
    2258:	add	w0, w1, w0
    225c:	str	w0, [sp, #44]
    2260:	ldr	w0, [sp, #52]
    2264:	ror	w0, w0, #2
    2268:	str	w0, [sp, #52]
    226c:	ldr	w0, [sp, #44]
    2270:	ror	w1, w0, #27
    2274:	ldr	w2, [sp, #48]
    2278:	ldr	w0, [sp, #52]
    227c:	and	w2, w2, w0
    2280:	ldr	w3, [sp, #48]
    2284:	ldr	w0, [sp, #52]
    2288:	orr	w3, w3, w0
    228c:	ldr	w0, [sp, #56]
    2290:	and	w0, w3, w0
    2294:	orr	w0, w2, w0
    2298:	add	w1, w1, w0
    229c:	ldr	w2, [sp, #120]
    22a0:	ldr	w0, [sp, #108]
    22a4:	eor	w2, w2, w0
    22a8:	ldr	w0, [sp, #88]
    22ac:	eor	w2, w2, w0
    22b0:	ldr	w0, [sp, #128]
    22b4:	eor	w0, w2, w0
    22b8:	ror	w0, w0, #31
    22bc:	str	w0, [sp, #120]
    22c0:	ldr	w0, [sp, #120]
    22c4:	add	w1, w1, w0
    22c8:	mov	w0, #0xbcdc                	// #48348
    22cc:	movk	w0, #0x8f1b, lsl #16
    22d0:	add	w0, w1, w0
    22d4:	ldr	w1, [sp, #60]
    22d8:	add	w0, w1, w0
    22dc:	str	w0, [sp, #60]
    22e0:	ldr	w0, [sp, #48]
    22e4:	ror	w0, w0, #2
    22e8:	str	w0, [sp, #48]
    22ec:	ldr	w0, [sp, #60]
    22f0:	ror	w1, w0, #27
    22f4:	ldr	w2, [sp, #44]
    22f8:	ldr	w0, [sp, #48]
    22fc:	and	w2, w2, w0
    2300:	ldr	w3, [sp, #44]
    2304:	ldr	w0, [sp, #48]
    2308:	orr	w3, w3, w0
    230c:	ldr	w0, [sp, #52]
    2310:	and	w0, w3, w0
    2314:	orr	w0, w2, w0
    2318:	add	w1, w1, w0
    231c:	ldr	w2, [sp, #124]
    2320:	ldr	w0, [sp, #112]
    2324:	eor	w2, w2, w0
    2328:	ldr	w0, [sp, #92]
    232c:	eor	w2, w2, w0
    2330:	ldr	w0, [sp, #132]
    2334:	eor	w0, w2, w0
    2338:	ror	w0, w0, #31
    233c:	str	w0, [sp, #124]
    2340:	ldr	w0, [sp, #124]
    2344:	add	w1, w1, w0
    2348:	mov	w0, #0xbcdc                	// #48348
    234c:	movk	w0, #0x8f1b, lsl #16
    2350:	add	w0, w1, w0
    2354:	ldr	w1, [sp, #56]
    2358:	add	w0, w1, w0
    235c:	str	w0, [sp, #56]
    2360:	ldr	w0, [sp, #44]
    2364:	ror	w0, w0, #2
    2368:	str	w0, [sp, #44]
    236c:	ldr	w0, [sp, #56]
    2370:	ror	w1, w0, #27
    2374:	ldr	w2, [sp, #60]
    2378:	ldr	w0, [sp, #44]
    237c:	and	w2, w2, w0
    2380:	ldr	w3, [sp, #60]
    2384:	ldr	w0, [sp, #44]
    2388:	orr	w3, w3, w0
    238c:	ldr	w0, [sp, #48]
    2390:	and	w0, w3, w0
    2394:	orr	w0, w2, w0
    2398:	add	w1, w1, w0
    239c:	ldr	w2, [sp, #128]
    23a0:	ldr	w0, [sp, #116]
    23a4:	eor	w2, w2, w0
    23a8:	ldr	w0, [sp, #96]
    23ac:	eor	w2, w2, w0
    23b0:	ldr	w0, [sp, #136]
    23b4:	eor	w0, w2, w0
    23b8:	ror	w0, w0, #31
    23bc:	str	w0, [sp, #128]
    23c0:	ldr	w0, [sp, #128]
    23c4:	add	w1, w1, w0
    23c8:	mov	w0, #0xbcdc                	// #48348
    23cc:	movk	w0, #0x8f1b, lsl #16
    23d0:	add	w0, w1, w0
    23d4:	ldr	w1, [sp, #52]
    23d8:	add	w0, w1, w0
    23dc:	str	w0, [sp, #52]
    23e0:	ldr	w0, [sp, #60]
    23e4:	ror	w0, w0, #2
    23e8:	str	w0, [sp, #60]
    23ec:	ldr	w0, [sp, #52]
    23f0:	ror	w1, w0, #27
    23f4:	ldr	w2, [sp, #56]
    23f8:	ldr	w0, [sp, #60]
    23fc:	and	w2, w2, w0
    2400:	ldr	w3, [sp, #56]
    2404:	ldr	w0, [sp, #60]
    2408:	orr	w3, w3, w0
    240c:	ldr	w0, [sp, #44]
    2410:	and	w0, w3, w0
    2414:	orr	w0, w2, w0
    2418:	add	w1, w1, w0
    241c:	ldr	w2, [sp, #132]
    2420:	ldr	w0, [sp, #120]
    2424:	eor	w2, w2, w0
    2428:	ldr	w0, [sp, #100]
    242c:	eor	w2, w2, w0
    2430:	ldr	w0, [sp, #140]
    2434:	eor	w0, w2, w0
    2438:	ror	w0, w0, #31
    243c:	str	w0, [sp, #132]
    2440:	ldr	w0, [sp, #132]
    2444:	add	w1, w1, w0
    2448:	mov	w0, #0xbcdc                	// #48348
    244c:	movk	w0, #0x8f1b, lsl #16
    2450:	add	w0, w1, w0
    2454:	ldr	w1, [sp, #48]
    2458:	add	w0, w1, w0
    245c:	str	w0, [sp, #48]
    2460:	ldr	w0, [sp, #56]
    2464:	ror	w0, w0, #2
    2468:	str	w0, [sp, #56]
    246c:	ldr	w0, [sp, #48]
    2470:	ror	w1, w0, #27
    2474:	ldr	w2, [sp, #52]
    2478:	ldr	w0, [sp, #56]
    247c:	and	w2, w2, w0
    2480:	ldr	w3, [sp, #52]
    2484:	ldr	w0, [sp, #56]
    2488:	orr	w3, w3, w0
    248c:	ldr	w0, [sp, #60]
    2490:	and	w0, w3, w0
    2494:	orr	w0, w2, w0
    2498:	add	w1, w1, w0
    249c:	ldr	w2, [sp, #136]
    24a0:	ldr	w0, [sp, #124]
    24a4:	eor	w2, w2, w0
    24a8:	ldr	w0, [sp, #104]
    24ac:	eor	w2, w2, w0
    24b0:	ldr	w0, [sp, #144]
    24b4:	eor	w0, w2, w0
    24b8:	ror	w0, w0, #31
    24bc:	str	w0, [sp, #136]
    24c0:	ldr	w0, [sp, #136]
    24c4:	add	w1, w1, w0
    24c8:	mov	w0, #0xbcdc                	// #48348
    24cc:	movk	w0, #0x8f1b, lsl #16
    24d0:	add	w0, w1, w0
    24d4:	ldr	w1, [sp, #44]
    24d8:	add	w0, w1, w0
    24dc:	str	w0, [sp, #44]
    24e0:	ldr	w0, [sp, #52]
    24e4:	ror	w0, w0, #2
    24e8:	str	w0, [sp, #52]
    24ec:	ldr	w0, [sp, #44]
    24f0:	ror	w1, w0, #27
    24f4:	ldr	w2, [sp, #48]
    24f8:	ldr	w0, [sp, #52]
    24fc:	and	w2, w2, w0
    2500:	ldr	w3, [sp, #48]
    2504:	ldr	w0, [sp, #52]
    2508:	orr	w3, w3, w0
    250c:	ldr	w0, [sp, #56]
    2510:	and	w0, w3, w0
    2514:	orr	w0, w2, w0
    2518:	add	w1, w1, w0
    251c:	ldr	w2, [sp, #140]
    2520:	ldr	w0, [sp, #128]
    2524:	eor	w2, w2, w0
    2528:	ldr	w0, [sp, #108]
    252c:	eor	w2, w2, w0
    2530:	ldr	w0, [sp, #148]
    2534:	eor	w0, w2, w0
    2538:	ror	w0, w0, #31
    253c:	str	w0, [sp, #140]
    2540:	ldr	w0, [sp, #140]
    2544:	add	w1, w1, w0
    2548:	mov	w0, #0xbcdc                	// #48348
    254c:	movk	w0, #0x8f1b, lsl #16
    2550:	add	w0, w1, w0
    2554:	ldr	w1, [sp, #60]
    2558:	add	w0, w1, w0
    255c:	str	w0, [sp, #60]
    2560:	ldr	w0, [sp, #48]
    2564:	ror	w0, w0, #2
    2568:	str	w0, [sp, #48]
    256c:	ldr	w0, [sp, #60]
    2570:	ror	w1, w0, #27
    2574:	ldr	w2, [sp, #44]
    2578:	ldr	w0, [sp, #48]
    257c:	and	w2, w2, w0
    2580:	ldr	w3, [sp, #44]
    2584:	ldr	w0, [sp, #48]
    2588:	orr	w3, w3, w0
    258c:	ldr	w0, [sp, #52]
    2590:	and	w0, w3, w0
    2594:	orr	w0, w2, w0
    2598:	add	w1, w1, w0
    259c:	ldr	w2, [sp, #144]
    25a0:	ldr	w0, [sp, #132]
    25a4:	eor	w2, w2, w0
    25a8:	ldr	w0, [sp, #112]
    25ac:	eor	w2, w2, w0
    25b0:	ldr	w0, [sp, #88]
    25b4:	eor	w0, w2, w0
    25b8:	ror	w0, w0, #31
    25bc:	str	w0, [sp, #144]
    25c0:	ldr	w0, [sp, #144]
    25c4:	add	w1, w1, w0
    25c8:	mov	w0, #0xbcdc                	// #48348
    25cc:	movk	w0, #0x8f1b, lsl #16
    25d0:	add	w0, w1, w0
    25d4:	ldr	w1, [sp, #56]
    25d8:	add	w0, w1, w0
    25dc:	str	w0, [sp, #56]
    25e0:	ldr	w0, [sp, #44]
    25e4:	ror	w0, w0, #2
    25e8:	str	w0, [sp, #44]
    25ec:	ldr	w0, [sp, #56]
    25f0:	ror	w1, w0, #27
    25f4:	ldr	w2, [sp, #60]
    25f8:	ldr	w0, [sp, #44]
    25fc:	and	w2, w2, w0
    2600:	ldr	w3, [sp, #60]
    2604:	ldr	w0, [sp, #44]
    2608:	orr	w3, w3, w0
    260c:	ldr	w0, [sp, #48]
    2610:	and	w0, w3, w0
    2614:	orr	w0, w2, w0
    2618:	add	w1, w1, w0
    261c:	ldr	w2, [sp, #148]
    2620:	ldr	w0, [sp, #136]
    2624:	eor	w2, w2, w0
    2628:	ldr	w0, [sp, #116]
    262c:	eor	w2, w2, w0
    2630:	ldr	w0, [sp, #92]
    2634:	eor	w0, w2, w0
    2638:	ror	w0, w0, #31
    263c:	str	w0, [sp, #148]
    2640:	ldr	w0, [sp, #148]
    2644:	add	w1, w1, w0
    2648:	mov	w0, #0xbcdc                	// #48348
    264c:	movk	w0, #0x8f1b, lsl #16
    2650:	add	w0, w1, w0
    2654:	ldr	w1, [sp, #52]
    2658:	add	w0, w1, w0
    265c:	str	w0, [sp, #52]
    2660:	ldr	w0, [sp, #60]
    2664:	ror	w0, w0, #2
    2668:	str	w0, [sp, #60]
    266c:	ldr	w0, [sp, #52]
    2670:	ror	w1, w0, #27
    2674:	ldr	w2, [sp, #56]
    2678:	ldr	w0, [sp, #60]
    267c:	and	w2, w2, w0
    2680:	ldr	w3, [sp, #56]
    2684:	ldr	w0, [sp, #60]
    2688:	orr	w3, w3, w0
    268c:	ldr	w0, [sp, #44]
    2690:	and	w0, w3, w0
    2694:	orr	w0, w2, w0
    2698:	add	w1, w1, w0
    269c:	ldr	w2, [sp, #88]
    26a0:	ldr	w0, [sp, #140]
    26a4:	eor	w2, w2, w0
    26a8:	ldr	w0, [sp, #120]
    26ac:	eor	w2, w2, w0
    26b0:	ldr	w0, [sp, #96]
    26b4:	eor	w0, w2, w0
    26b8:	ror	w0, w0, #31
    26bc:	str	w0, [sp, #88]
    26c0:	ldr	w0, [sp, #88]
    26c4:	add	w1, w1, w0
    26c8:	mov	w0, #0xbcdc                	// #48348
    26cc:	movk	w0, #0x8f1b, lsl #16
    26d0:	add	w0, w1, w0
    26d4:	ldr	w1, [sp, #48]
    26d8:	add	w0, w1, w0
    26dc:	str	w0, [sp, #48]
    26e0:	ldr	w0, [sp, #56]
    26e4:	ror	w0, w0, #2
    26e8:	str	w0, [sp, #56]
    26ec:	ldr	w0, [sp, #48]
    26f0:	ror	w1, w0, #27
    26f4:	ldr	w2, [sp, #52]
    26f8:	ldr	w0, [sp, #56]
    26fc:	and	w2, w2, w0
    2700:	ldr	w3, [sp, #52]
    2704:	ldr	w0, [sp, #56]
    2708:	orr	w3, w3, w0
    270c:	ldr	w0, [sp, #60]
    2710:	and	w0, w3, w0
    2714:	orr	w0, w2, w0
    2718:	add	w1, w1, w0
    271c:	ldr	w2, [sp, #92]
    2720:	ldr	w0, [sp, #144]
    2724:	eor	w2, w2, w0
    2728:	ldr	w0, [sp, #124]
    272c:	eor	w2, w2, w0
    2730:	ldr	w0, [sp, #100]
    2734:	eor	w0, w2, w0
    2738:	ror	w0, w0, #31
    273c:	str	w0, [sp, #92]
    2740:	ldr	w0, [sp, #92]
    2744:	add	w1, w1, w0
    2748:	mov	w0, #0xbcdc                	// #48348
    274c:	movk	w0, #0x8f1b, lsl #16
    2750:	add	w0, w1, w0
    2754:	ldr	w1, [sp, #44]
    2758:	add	w0, w1, w0
    275c:	str	w0, [sp, #44]
    2760:	ldr	w0, [sp, #52]
    2764:	ror	w0, w0, #2
    2768:	str	w0, [sp, #52]
    276c:	ldr	w0, [sp, #44]
    2770:	ror	w1, w0, #27
    2774:	ldr	w2, [sp, #48]
    2778:	ldr	w0, [sp, #52]
    277c:	and	w2, w2, w0
    2780:	ldr	w3, [sp, #48]
    2784:	ldr	w0, [sp, #52]
    2788:	orr	w3, w3, w0
    278c:	ldr	w0, [sp, #56]
    2790:	and	w0, w3, w0
    2794:	orr	w0, w2, w0
    2798:	add	w1, w1, w0
    279c:	ldr	w2, [sp, #96]
    27a0:	ldr	w0, [sp, #148]
    27a4:	eor	w2, w2, w0
    27a8:	ldr	w0, [sp, #128]
    27ac:	eor	w2, w2, w0
    27b0:	ldr	w0, [sp, #104]
    27b4:	eor	w0, w2, w0
    27b8:	ror	w0, w0, #31
    27bc:	str	w0, [sp, #96]
    27c0:	ldr	w0, [sp, #96]
    27c4:	add	w1, w1, w0
    27c8:	mov	w0, #0xbcdc                	// #48348
    27cc:	movk	w0, #0x8f1b, lsl #16
    27d0:	add	w0, w1, w0
    27d4:	ldr	w1, [sp, #60]
    27d8:	add	w0, w1, w0
    27dc:	str	w0, [sp, #60]
    27e0:	ldr	w0, [sp, #48]
    27e4:	ror	w0, w0, #2
    27e8:	str	w0, [sp, #48]
    27ec:	ldr	w0, [sp, #60]
    27f0:	ror	w1, w0, #27
    27f4:	ldr	w2, [sp, #44]
    27f8:	ldr	w0, [sp, #48]
    27fc:	and	w2, w2, w0
    2800:	ldr	w3, [sp, #44]
    2804:	ldr	w0, [sp, #48]
    2808:	orr	w3, w3, w0
    280c:	ldr	w0, [sp, #52]
    2810:	and	w0, w3, w0
    2814:	orr	w0, w2, w0
    2818:	add	w1, w1, w0
    281c:	ldr	w2, [sp, #100]
    2820:	ldr	w0, [sp, #88]
    2824:	eor	w2, w2, w0
    2828:	ldr	w0, [sp, #132]
    282c:	eor	w2, w2, w0
    2830:	ldr	w0, [sp, #108]
    2834:	eor	w0, w2, w0
    2838:	ror	w0, w0, #31
    283c:	str	w0, [sp, #100]
    2840:	ldr	w0, [sp, #100]
    2844:	add	w1, w1, w0
    2848:	mov	w0, #0xbcdc                	// #48348
    284c:	movk	w0, #0x8f1b, lsl #16
    2850:	add	w0, w1, w0
    2854:	ldr	w1, [sp, #56]
    2858:	add	w0, w1, w0
    285c:	str	w0, [sp, #56]
    2860:	ldr	w0, [sp, #44]
    2864:	ror	w0, w0, #2
    2868:	str	w0, [sp, #44]
    286c:	ldr	w0, [sp, #56]
    2870:	ror	w1, w0, #27
    2874:	ldr	w2, [sp, #60]
    2878:	ldr	w0, [sp, #44]
    287c:	and	w2, w2, w0
    2880:	ldr	w3, [sp, #60]
    2884:	ldr	w0, [sp, #44]
    2888:	orr	w3, w3, w0
    288c:	ldr	w0, [sp, #48]
    2890:	and	w0, w3, w0
    2894:	orr	w0, w2, w0
    2898:	add	w1, w1, w0
    289c:	ldr	w2, [sp, #104]
    28a0:	ldr	w0, [sp, #92]
    28a4:	eor	w2, w2, w0
    28a8:	ldr	w0, [sp, #136]
    28ac:	eor	w2, w2, w0
    28b0:	ldr	w0, [sp, #112]
    28b4:	eor	w0, w2, w0
    28b8:	ror	w0, w0, #31
    28bc:	str	w0, [sp, #104]
    28c0:	ldr	w0, [sp, #104]
    28c4:	add	w1, w1, w0
    28c8:	mov	w0, #0xbcdc                	// #48348
    28cc:	movk	w0, #0x8f1b, lsl #16
    28d0:	add	w0, w1, w0
    28d4:	ldr	w1, [sp, #52]
    28d8:	add	w0, w1, w0
    28dc:	str	w0, [sp, #52]
    28e0:	ldr	w0, [sp, #60]
    28e4:	ror	w0, w0, #2
    28e8:	str	w0, [sp, #60]
    28ec:	ldr	w0, [sp, #52]
    28f0:	ror	w1, w0, #27
    28f4:	ldr	w2, [sp, #56]
    28f8:	ldr	w0, [sp, #60]
    28fc:	and	w2, w2, w0
    2900:	ldr	w3, [sp, #56]
    2904:	ldr	w0, [sp, #60]
    2908:	orr	w3, w3, w0
    290c:	ldr	w0, [sp, #44]
    2910:	and	w0, w3, w0
    2914:	orr	w0, w2, w0
    2918:	add	w1, w1, w0
    291c:	ldr	w2, [sp, #108]
    2920:	ldr	w0, [sp, #96]
    2924:	eor	w2, w2, w0
    2928:	ldr	w0, [sp, #140]
    292c:	eor	w2, w2, w0
    2930:	ldr	w0, [sp, #116]
    2934:	eor	w0, w2, w0
    2938:	ror	w0, w0, #31
    293c:	str	w0, [sp, #108]
    2940:	ldr	w0, [sp, #108]
    2944:	add	w1, w1, w0
    2948:	mov	w0, #0xbcdc                	// #48348
    294c:	movk	w0, #0x8f1b, lsl #16
    2950:	add	w0, w1, w0
    2954:	ldr	w1, [sp, #48]
    2958:	add	w0, w1, w0
    295c:	str	w0, [sp, #48]
    2960:	ldr	w0, [sp, #56]
    2964:	ror	w0, w0, #2
    2968:	str	w0, [sp, #56]
    296c:	ldr	w0, [sp, #48]
    2970:	ror	w1, w0, #27
    2974:	ldr	w2, [sp, #52]
    2978:	ldr	w0, [sp, #56]
    297c:	and	w2, w2, w0
    2980:	ldr	w3, [sp, #52]
    2984:	ldr	w0, [sp, #56]
    2988:	orr	w3, w3, w0
    298c:	ldr	w0, [sp, #60]
    2990:	and	w0, w3, w0
    2994:	orr	w0, w2, w0
    2998:	add	w1, w1, w0
    299c:	ldr	w2, [sp, #112]
    29a0:	ldr	w0, [sp, #100]
    29a4:	eor	w2, w2, w0
    29a8:	ldr	w0, [sp, #144]
    29ac:	eor	w2, w2, w0
    29b0:	ldr	w0, [sp, #120]
    29b4:	eor	w0, w2, w0
    29b8:	ror	w0, w0, #31
    29bc:	str	w0, [sp, #112]
    29c0:	ldr	w0, [sp, #112]
    29c4:	add	w1, w1, w0
    29c8:	mov	w0, #0xbcdc                	// #48348
    29cc:	movk	w0, #0x8f1b, lsl #16
    29d0:	add	w0, w1, w0
    29d4:	ldr	w1, [sp, #44]
    29d8:	add	w0, w1, w0
    29dc:	str	w0, [sp, #44]
    29e0:	ldr	w0, [sp, #52]
    29e4:	ror	w0, w0, #2
    29e8:	str	w0, [sp, #52]
    29ec:	ldr	w0, [sp, #44]
    29f0:	ror	w1, w0, #27
    29f4:	ldr	w2, [sp, #48]
    29f8:	ldr	w0, [sp, #52]
    29fc:	and	w2, w2, w0
    2a00:	ldr	w3, [sp, #48]
    2a04:	ldr	w0, [sp, #52]
    2a08:	orr	w3, w3, w0
    2a0c:	ldr	w0, [sp, #56]
    2a10:	and	w0, w3, w0
    2a14:	orr	w0, w2, w0
    2a18:	add	w1, w1, w0
    2a1c:	ldr	w2, [sp, #116]
    2a20:	ldr	w0, [sp, #104]
    2a24:	eor	w2, w2, w0
    2a28:	ldr	w0, [sp, #148]
    2a2c:	eor	w2, w2, w0
    2a30:	ldr	w0, [sp, #124]
    2a34:	eor	w0, w2, w0
    2a38:	ror	w0, w0, #31
    2a3c:	str	w0, [sp, #116]
    2a40:	ldr	w0, [sp, #116]
    2a44:	add	w1, w1, w0
    2a48:	mov	w0, #0xbcdc                	// #48348
    2a4c:	movk	w0, #0x8f1b, lsl #16
    2a50:	add	w0, w1, w0
    2a54:	ldr	w1, [sp, #60]
    2a58:	add	w0, w1, w0
    2a5c:	str	w0, [sp, #60]
    2a60:	ldr	w0, [sp, #48]
    2a64:	ror	w0, w0, #2
    2a68:	str	w0, [sp, #48]
    2a6c:	ldr	w0, [sp, #60]
    2a70:	ror	w1, w0, #27
    2a74:	ldr	w2, [sp, #44]
    2a78:	ldr	w0, [sp, #48]
    2a7c:	and	w2, w2, w0
    2a80:	ldr	w3, [sp, #44]
    2a84:	ldr	w0, [sp, #48]
    2a88:	orr	w3, w3, w0
    2a8c:	ldr	w0, [sp, #52]
    2a90:	and	w0, w3, w0
    2a94:	orr	w0, w2, w0
    2a98:	add	w1, w1, w0
    2a9c:	ldr	w2, [sp, #120]
    2aa0:	ldr	w0, [sp, #108]
    2aa4:	eor	w2, w2, w0
    2aa8:	ldr	w0, [sp, #88]
    2aac:	eor	w2, w2, w0
    2ab0:	ldr	w0, [sp, #128]
    2ab4:	eor	w0, w2, w0
    2ab8:	ror	w0, w0, #31
    2abc:	str	w0, [sp, #120]
    2ac0:	ldr	w0, [sp, #120]
    2ac4:	add	w1, w1, w0
    2ac8:	mov	w0, #0xbcdc                	// #48348
    2acc:	movk	w0, #0x8f1b, lsl #16
    2ad0:	add	w0, w1, w0
    2ad4:	ldr	w1, [sp, #56]
    2ad8:	add	w0, w1, w0
    2adc:	str	w0, [sp, #56]
    2ae0:	ldr	w0, [sp, #44]
    2ae4:	ror	w0, w0, #2
    2ae8:	str	w0, [sp, #44]
    2aec:	ldr	w0, [sp, #56]
    2af0:	ror	w1, w0, #27
    2af4:	ldr	w2, [sp, #60]
    2af8:	ldr	w0, [sp, #44]
    2afc:	and	w2, w2, w0
    2b00:	ldr	w3, [sp, #60]
    2b04:	ldr	w0, [sp, #44]
    2b08:	orr	w3, w3, w0
    2b0c:	ldr	w0, [sp, #48]
    2b10:	and	w0, w3, w0
    2b14:	orr	w0, w2, w0
    2b18:	add	w1, w1, w0
    2b1c:	ldr	w2, [sp, #124]
    2b20:	ldr	w0, [sp, #112]
    2b24:	eor	w2, w2, w0
    2b28:	ldr	w0, [sp, #92]
    2b2c:	eor	w2, w2, w0
    2b30:	ldr	w0, [sp, #132]
    2b34:	eor	w0, w2, w0
    2b38:	ror	w0, w0, #31
    2b3c:	str	w0, [sp, #124]
    2b40:	ldr	w0, [sp, #124]
    2b44:	add	w1, w1, w0
    2b48:	mov	w0, #0xbcdc                	// #48348
    2b4c:	movk	w0, #0x8f1b, lsl #16
    2b50:	add	w0, w1, w0
    2b54:	ldr	w1, [sp, #52]
    2b58:	add	w0, w1, w0
    2b5c:	str	w0, [sp, #52]
    2b60:	ldr	w0, [sp, #60]
    2b64:	ror	w0, w0, #2
    2b68:	str	w0, [sp, #60]
    2b6c:	ldr	w0, [sp, #52]
    2b70:	ror	w1, w0, #27
    2b74:	ldr	w2, [sp, #56]
    2b78:	ldr	w0, [sp, #60]
    2b7c:	and	w2, w2, w0
    2b80:	ldr	w3, [sp, #56]
    2b84:	ldr	w0, [sp, #60]
    2b88:	orr	w3, w3, w0
    2b8c:	ldr	w0, [sp, #44]
    2b90:	and	w0, w3, w0
    2b94:	orr	w0, w2, w0
    2b98:	add	w1, w1, w0
    2b9c:	ldr	w2, [sp, #128]
    2ba0:	ldr	w0, [sp, #116]
    2ba4:	eor	w2, w2, w0
    2ba8:	ldr	w0, [sp, #96]
    2bac:	eor	w2, w2, w0
    2bb0:	ldr	w0, [sp, #136]
    2bb4:	eor	w0, w2, w0
    2bb8:	ror	w0, w0, #31
    2bbc:	str	w0, [sp, #128]
    2bc0:	ldr	w0, [sp, #128]
    2bc4:	add	w1, w1, w0
    2bc8:	mov	w0, #0xbcdc                	// #48348
    2bcc:	movk	w0, #0x8f1b, lsl #16
    2bd0:	add	w0, w1, w0
    2bd4:	ldr	w1, [sp, #48]
    2bd8:	add	w0, w1, w0
    2bdc:	str	w0, [sp, #48]
    2be0:	ldr	w0, [sp, #56]
    2be4:	ror	w0, w0, #2
    2be8:	str	w0, [sp, #56]
    2bec:	ldr	w0, [sp, #48]
    2bf0:	ror	w1, w0, #27
    2bf4:	ldr	w2, [sp, #52]
    2bf8:	ldr	w0, [sp, #56]
    2bfc:	and	w2, w2, w0
    2c00:	ldr	w3, [sp, #52]
    2c04:	ldr	w0, [sp, #56]
    2c08:	orr	w3, w3, w0
    2c0c:	ldr	w0, [sp, #60]
    2c10:	and	w0, w3, w0
    2c14:	orr	w0, w2, w0
    2c18:	add	w1, w1, w0
    2c1c:	ldr	w2, [sp, #132]
    2c20:	ldr	w0, [sp, #120]
    2c24:	eor	w2, w2, w0
    2c28:	ldr	w0, [sp, #100]
    2c2c:	eor	w2, w2, w0
    2c30:	ldr	w0, [sp, #140]
    2c34:	eor	w0, w2, w0
    2c38:	ror	w0, w0, #31
    2c3c:	str	w0, [sp, #132]
    2c40:	ldr	w0, [sp, #132]
    2c44:	add	w1, w1, w0
    2c48:	mov	w0, #0xbcdc                	// #48348
    2c4c:	movk	w0, #0x8f1b, lsl #16
    2c50:	add	w0, w1, w0
    2c54:	ldr	w1, [sp, #44]
    2c58:	add	w0, w1, w0
    2c5c:	str	w0, [sp, #44]
    2c60:	ldr	w0, [sp, #52]
    2c64:	ror	w0, w0, #2
    2c68:	str	w0, [sp, #52]
    2c6c:	ldr	w0, [sp, #44]
    2c70:	ror	w1, w0, #27
    2c74:	ldr	w2, [sp, #48]
    2c78:	ldr	w0, [sp, #52]
    2c7c:	eor	w2, w2, w0
    2c80:	ldr	w0, [sp, #56]
    2c84:	eor	w0, w2, w0
    2c88:	add	w1, w1, w0
    2c8c:	ldr	w2, [sp, #136]
    2c90:	ldr	w0, [sp, #124]
    2c94:	eor	w2, w2, w0
    2c98:	ldr	w0, [sp, #104]
    2c9c:	eor	w2, w2, w0
    2ca0:	ldr	w0, [sp, #144]
    2ca4:	eor	w0, w2, w0
    2ca8:	ror	w0, w0, #31
    2cac:	str	w0, [sp, #136]
    2cb0:	ldr	w0, [sp, #136]
    2cb4:	add	w1, w1, w0
    2cb8:	mov	w0, #0xc1d6                	// #49622
    2cbc:	movk	w0, #0xca62, lsl #16
    2cc0:	add	w0, w1, w0
    2cc4:	ldr	w1, [sp, #60]
    2cc8:	add	w0, w1, w0
    2ccc:	str	w0, [sp, #60]
    2cd0:	ldr	w0, [sp, #48]
    2cd4:	ror	w0, w0, #2
    2cd8:	str	w0, [sp, #48]
    2cdc:	ldr	w0, [sp, #60]
    2ce0:	ror	w1, w0, #27
    2ce4:	ldr	w2, [sp, #44]
    2ce8:	ldr	w0, [sp, #48]
    2cec:	eor	w2, w2, w0
    2cf0:	ldr	w0, [sp, #52]
    2cf4:	eor	w0, w2, w0
    2cf8:	add	w1, w1, w0
    2cfc:	ldr	w2, [sp, #140]
    2d00:	ldr	w0, [sp, #128]
    2d04:	eor	w2, w2, w0
    2d08:	ldr	w0, [sp, #108]
    2d0c:	eor	w2, w2, w0
    2d10:	ldr	w0, [sp, #148]
    2d14:	eor	w0, w2, w0
    2d18:	ror	w0, w0, #31
    2d1c:	str	w0, [sp, #140]
    2d20:	ldr	w0, [sp, #140]
    2d24:	add	w1, w1, w0
    2d28:	mov	w0, #0xc1d6                	// #49622
    2d2c:	movk	w0, #0xca62, lsl #16
    2d30:	add	w0, w1, w0
    2d34:	ldr	w1, [sp, #56]
    2d38:	add	w0, w1, w0
    2d3c:	str	w0, [sp, #56]
    2d40:	ldr	w0, [sp, #44]
    2d44:	ror	w0, w0, #2
    2d48:	str	w0, [sp, #44]
    2d4c:	ldr	w0, [sp, #56]
    2d50:	ror	w1, w0, #27
    2d54:	ldr	w2, [sp, #60]
    2d58:	ldr	w0, [sp, #44]
    2d5c:	eor	w2, w2, w0
    2d60:	ldr	w0, [sp, #48]
    2d64:	eor	w0, w2, w0
    2d68:	add	w1, w1, w0
    2d6c:	ldr	w2, [sp, #144]
    2d70:	ldr	w0, [sp, #132]
    2d74:	eor	w2, w2, w0
    2d78:	ldr	w0, [sp, #112]
    2d7c:	eor	w2, w2, w0
    2d80:	ldr	w0, [sp, #88]
    2d84:	eor	w0, w2, w0
    2d88:	ror	w0, w0, #31
    2d8c:	str	w0, [sp, #144]
    2d90:	ldr	w0, [sp, #144]
    2d94:	add	w1, w1, w0
    2d98:	mov	w0, #0xc1d6                	// #49622
    2d9c:	movk	w0, #0xca62, lsl #16
    2da0:	add	w0, w1, w0
    2da4:	ldr	w1, [sp, #52]
    2da8:	add	w0, w1, w0
    2dac:	str	w0, [sp, #52]
    2db0:	ldr	w0, [sp, #60]
    2db4:	ror	w0, w0, #2
    2db8:	str	w0, [sp, #60]
    2dbc:	ldr	w0, [sp, #52]
    2dc0:	ror	w1, w0, #27
    2dc4:	ldr	w2, [sp, #56]
    2dc8:	ldr	w0, [sp, #60]
    2dcc:	eor	w2, w2, w0
    2dd0:	ldr	w0, [sp, #44]
    2dd4:	eor	w0, w2, w0
    2dd8:	add	w1, w1, w0
    2ddc:	ldr	w2, [sp, #148]
    2de0:	ldr	w0, [sp, #136]
    2de4:	eor	w2, w2, w0
    2de8:	ldr	w0, [sp, #116]
    2dec:	eor	w2, w2, w0
    2df0:	ldr	w0, [sp, #92]
    2df4:	eor	w0, w2, w0
    2df8:	ror	w0, w0, #31
    2dfc:	str	w0, [sp, #148]
    2e00:	ldr	w0, [sp, #148]
    2e04:	add	w1, w1, w0
    2e08:	mov	w0, #0xc1d6                	// #49622
    2e0c:	movk	w0, #0xca62, lsl #16
    2e10:	add	w0, w1, w0
    2e14:	ldr	w1, [sp, #48]
    2e18:	add	w0, w1, w0
    2e1c:	str	w0, [sp, #48]
    2e20:	ldr	w0, [sp, #56]
    2e24:	ror	w0, w0, #2
    2e28:	str	w0, [sp, #56]
    2e2c:	ldr	w0, [sp, #48]
    2e30:	ror	w1, w0, #27
    2e34:	ldr	w2, [sp, #52]
    2e38:	ldr	w0, [sp, #56]
    2e3c:	eor	w2, w2, w0
    2e40:	ldr	w0, [sp, #60]
    2e44:	eor	w0, w2, w0
    2e48:	add	w1, w1, w0
    2e4c:	ldr	w2, [sp, #88]
    2e50:	ldr	w0, [sp, #140]
    2e54:	eor	w2, w2, w0
    2e58:	ldr	w0, [sp, #120]
    2e5c:	eor	w2, w2, w0
    2e60:	ldr	w0, [sp, #96]
    2e64:	eor	w0, w2, w0
    2e68:	ror	w0, w0, #31
    2e6c:	str	w0, [sp, #88]
    2e70:	ldr	w0, [sp, #88]
    2e74:	add	w1, w1, w0
    2e78:	mov	w0, #0xc1d6                	// #49622
    2e7c:	movk	w0, #0xca62, lsl #16
    2e80:	add	w0, w1, w0
    2e84:	ldr	w1, [sp, #44]
    2e88:	add	w0, w1, w0
    2e8c:	str	w0, [sp, #44]
    2e90:	ldr	w0, [sp, #52]
    2e94:	ror	w0, w0, #2
    2e98:	str	w0, [sp, #52]
    2e9c:	ldr	w0, [sp, #44]
    2ea0:	ror	w1, w0, #27
    2ea4:	ldr	w2, [sp, #48]
    2ea8:	ldr	w0, [sp, #52]
    2eac:	eor	w2, w2, w0
    2eb0:	ldr	w0, [sp, #56]
    2eb4:	eor	w0, w2, w0
    2eb8:	add	w1, w1, w0
    2ebc:	ldr	w2, [sp, #92]
    2ec0:	ldr	w0, [sp, #144]
    2ec4:	eor	w2, w2, w0
    2ec8:	ldr	w0, [sp, #124]
    2ecc:	eor	w2, w2, w0
    2ed0:	ldr	w0, [sp, #100]
    2ed4:	eor	w0, w2, w0
    2ed8:	ror	w0, w0, #31
    2edc:	str	w0, [sp, #92]
    2ee0:	ldr	w0, [sp, #92]
    2ee4:	add	w1, w1, w0
    2ee8:	mov	w0, #0xc1d6                	// #49622
    2eec:	movk	w0, #0xca62, lsl #16
    2ef0:	add	w0, w1, w0
    2ef4:	ldr	w1, [sp, #60]
    2ef8:	add	w0, w1, w0
    2efc:	str	w0, [sp, #60]
    2f00:	ldr	w0, [sp, #48]
    2f04:	ror	w0, w0, #2
    2f08:	str	w0, [sp, #48]
    2f0c:	ldr	w0, [sp, #60]
    2f10:	ror	w1, w0, #27
    2f14:	ldr	w2, [sp, #44]
    2f18:	ldr	w0, [sp, #48]
    2f1c:	eor	w2, w2, w0
    2f20:	ldr	w0, [sp, #52]
    2f24:	eor	w0, w2, w0
    2f28:	add	w1, w1, w0
    2f2c:	ldr	w2, [sp, #96]
    2f30:	ldr	w0, [sp, #148]
    2f34:	eor	w2, w2, w0
    2f38:	ldr	w0, [sp, #128]
    2f3c:	eor	w2, w2, w0
    2f40:	ldr	w0, [sp, #104]
    2f44:	eor	w0, w2, w0
    2f48:	ror	w0, w0, #31
    2f4c:	str	w0, [sp, #96]
    2f50:	ldr	w0, [sp, #96]
    2f54:	add	w1, w1, w0
    2f58:	mov	w0, #0xc1d6                	// #49622
    2f5c:	movk	w0, #0xca62, lsl #16
    2f60:	add	w0, w1, w0
    2f64:	ldr	w1, [sp, #56]
    2f68:	add	w0, w1, w0
    2f6c:	str	w0, [sp, #56]
    2f70:	ldr	w0, [sp, #44]
    2f74:	ror	w0, w0, #2
    2f78:	str	w0, [sp, #44]
    2f7c:	ldr	w0, [sp, #56]
    2f80:	ror	w1, w0, #27
    2f84:	ldr	w2, [sp, #60]
    2f88:	ldr	w0, [sp, #44]
    2f8c:	eor	w2, w2, w0
    2f90:	ldr	w0, [sp, #48]
    2f94:	eor	w0, w2, w0
    2f98:	add	w1, w1, w0
    2f9c:	ldr	w2, [sp, #100]
    2fa0:	ldr	w0, [sp, #88]
    2fa4:	eor	w2, w2, w0
    2fa8:	ldr	w0, [sp, #132]
    2fac:	eor	w2, w2, w0
    2fb0:	ldr	w0, [sp, #108]
    2fb4:	eor	w0, w2, w0
    2fb8:	ror	w0, w0, #31
    2fbc:	str	w0, [sp, #100]
    2fc0:	ldr	w0, [sp, #100]
    2fc4:	add	w1, w1, w0
    2fc8:	mov	w0, #0xc1d6                	// #49622
    2fcc:	movk	w0, #0xca62, lsl #16
    2fd0:	add	w0, w1, w0
    2fd4:	ldr	w1, [sp, #52]
    2fd8:	add	w0, w1, w0
    2fdc:	str	w0, [sp, #52]
    2fe0:	ldr	w0, [sp, #60]
    2fe4:	ror	w0, w0, #2
    2fe8:	str	w0, [sp, #60]
    2fec:	ldr	w0, [sp, #52]
    2ff0:	ror	w1, w0, #27
    2ff4:	ldr	w2, [sp, #56]
    2ff8:	ldr	w0, [sp, #60]
    2ffc:	eor	w2, w2, w0
    3000:	ldr	w0, [sp, #44]
    3004:	eor	w0, w2, w0
    3008:	add	w1, w1, w0
    300c:	ldr	w2, [sp, #104]
    3010:	ldr	w0, [sp, #92]
    3014:	eor	w2, w2, w0
    3018:	ldr	w0, [sp, #136]
    301c:	eor	w2, w2, w0
    3020:	ldr	w0, [sp, #112]
    3024:	eor	w0, w2, w0
    3028:	ror	w0, w0, #31
    302c:	str	w0, [sp, #104]
    3030:	ldr	w0, [sp, #104]
    3034:	add	w1, w1, w0
    3038:	mov	w0, #0xc1d6                	// #49622
    303c:	movk	w0, #0xca62, lsl #16
    3040:	add	w0, w1, w0
    3044:	ldr	w1, [sp, #48]
    3048:	add	w0, w1, w0
    304c:	str	w0, [sp, #48]
    3050:	ldr	w0, [sp, #56]
    3054:	ror	w0, w0, #2
    3058:	str	w0, [sp, #56]
    305c:	ldr	w0, [sp, #48]
    3060:	ror	w1, w0, #27
    3064:	ldr	w2, [sp, #52]
    3068:	ldr	w0, [sp, #56]
    306c:	eor	w2, w2, w0
    3070:	ldr	w0, [sp, #60]
    3074:	eor	w0, w2, w0
    3078:	add	w1, w1, w0
    307c:	ldr	w2, [sp, #108]
    3080:	ldr	w0, [sp, #96]
    3084:	eor	w2, w2, w0
    3088:	ldr	w0, [sp, #140]
    308c:	eor	w2, w2, w0
    3090:	ldr	w0, [sp, #116]
    3094:	eor	w0, w2, w0
    3098:	ror	w0, w0, #31
    309c:	str	w0, [sp, #108]
    30a0:	ldr	w0, [sp, #108]
    30a4:	add	w1, w1, w0
    30a8:	mov	w0, #0xc1d6                	// #49622
    30ac:	movk	w0, #0xca62, lsl #16
    30b0:	add	w0, w1, w0
    30b4:	ldr	w1, [sp, #44]
    30b8:	add	w0, w1, w0
    30bc:	str	w0, [sp, #44]
    30c0:	ldr	w0, [sp, #52]
    30c4:	ror	w0, w0, #2
    30c8:	str	w0, [sp, #52]
    30cc:	ldr	w0, [sp, #44]
    30d0:	ror	w1, w0, #27
    30d4:	ldr	w2, [sp, #48]
    30d8:	ldr	w0, [sp, #52]
    30dc:	eor	w2, w2, w0
    30e0:	ldr	w0, [sp, #56]
    30e4:	eor	w0, w2, w0
    30e8:	add	w1, w1, w0
    30ec:	ldr	w2, [sp, #112]
    30f0:	ldr	w0, [sp, #100]
    30f4:	eor	w2, w2, w0
    30f8:	ldr	w0, [sp, #144]
    30fc:	eor	w2, w2, w0
    3100:	ldr	w0, [sp, #120]
    3104:	eor	w0, w2, w0
    3108:	ror	w0, w0, #31
    310c:	str	w0, [sp, #112]
    3110:	ldr	w0, [sp, #112]
    3114:	add	w1, w1, w0
    3118:	mov	w0, #0xc1d6                	// #49622
    311c:	movk	w0, #0xca62, lsl #16
    3120:	add	w0, w1, w0
    3124:	ldr	w1, [sp, #60]
    3128:	add	w0, w1, w0
    312c:	str	w0, [sp, #60]
    3130:	ldr	w0, [sp, #48]
    3134:	ror	w0, w0, #2
    3138:	str	w0, [sp, #48]
    313c:	ldr	w0, [sp, #60]
    3140:	ror	w1, w0, #27
    3144:	ldr	w2, [sp, #44]
    3148:	ldr	w0, [sp, #48]
    314c:	eor	w2, w2, w0
    3150:	ldr	w0, [sp, #52]
    3154:	eor	w0, w2, w0
    3158:	add	w1, w1, w0
    315c:	ldr	w2, [sp, #116]
    3160:	ldr	w0, [sp, #104]
    3164:	eor	w2, w2, w0
    3168:	ldr	w0, [sp, #148]
    316c:	eor	w2, w2, w0
    3170:	ldr	w0, [sp, #124]
    3174:	eor	w0, w2, w0
    3178:	ror	w0, w0, #31
    317c:	str	w0, [sp, #116]
    3180:	ldr	w0, [sp, #116]
    3184:	add	w1, w1, w0
    3188:	mov	w0, #0xc1d6                	// #49622
    318c:	movk	w0, #0xca62, lsl #16
    3190:	add	w0, w1, w0
    3194:	ldr	w1, [sp, #56]
    3198:	add	w0, w1, w0
    319c:	str	w0, [sp, #56]
    31a0:	ldr	w0, [sp, #44]
    31a4:	ror	w0, w0, #2
    31a8:	str	w0, [sp, #44]
    31ac:	ldr	w0, [sp, #56]
    31b0:	ror	w1, w0, #27
    31b4:	ldr	w2, [sp, #60]
    31b8:	ldr	w0, [sp, #44]
    31bc:	eor	w2, w2, w0
    31c0:	ldr	w0, [sp, #48]
    31c4:	eor	w0, w2, w0
    31c8:	add	w1, w1, w0
    31cc:	ldr	w2, [sp, #120]
    31d0:	ldr	w0, [sp, #108]
    31d4:	eor	w2, w2, w0
    31d8:	ldr	w0, [sp, #88]
    31dc:	eor	w2, w2, w0
    31e0:	ldr	w0, [sp, #128]
    31e4:	eor	w0, w2, w0
    31e8:	ror	w0, w0, #31
    31ec:	str	w0, [sp, #120]
    31f0:	ldr	w0, [sp, #120]
    31f4:	add	w1, w1, w0
    31f8:	mov	w0, #0xc1d6                	// #49622
    31fc:	movk	w0, #0xca62, lsl #16
    3200:	add	w0, w1, w0
    3204:	ldr	w1, [sp, #52]
    3208:	add	w0, w1, w0
    320c:	str	w0, [sp, #52]
    3210:	ldr	w0, [sp, #60]
    3214:	ror	w0, w0, #2
    3218:	str	w0, [sp, #60]
    321c:	ldr	w0, [sp, #52]
    3220:	ror	w1, w0, #27
    3224:	ldr	w2, [sp, #56]
    3228:	ldr	w0, [sp, #60]
    322c:	eor	w2, w2, w0
    3230:	ldr	w0, [sp, #44]
    3234:	eor	w0, w2, w0
    3238:	add	w1, w1, w0
    323c:	ldr	w2, [sp, #124]
    3240:	ldr	w0, [sp, #112]
    3244:	eor	w2, w2, w0
    3248:	ldr	w0, [sp, #92]
    324c:	eor	w2, w2, w0
    3250:	ldr	w0, [sp, #132]
    3254:	eor	w0, w2, w0
    3258:	ror	w0, w0, #31
    325c:	str	w0, [sp, #124]
    3260:	ldr	w0, [sp, #124]
    3264:	add	w1, w1, w0
    3268:	mov	w0, #0xc1d6                	// #49622
    326c:	movk	w0, #0xca62, lsl #16
    3270:	add	w0, w1, w0
    3274:	ldr	w1, [sp, #48]
    3278:	add	w0, w1, w0
    327c:	str	w0, [sp, #48]
    3280:	ldr	w0, [sp, #56]
    3284:	ror	w0, w0, #2
    3288:	str	w0, [sp, #56]
    328c:	ldr	w0, [sp, #48]
    3290:	ror	w1, w0, #27
    3294:	ldr	w2, [sp, #52]
    3298:	ldr	w0, [sp, #56]
    329c:	eor	w2, w2, w0
    32a0:	ldr	w0, [sp, #60]
    32a4:	eor	w0, w2, w0
    32a8:	add	w1, w1, w0
    32ac:	ldr	w2, [sp, #128]
    32b0:	ldr	w0, [sp, #116]
    32b4:	eor	w2, w2, w0
    32b8:	ldr	w0, [sp, #96]
    32bc:	eor	w2, w2, w0
    32c0:	ldr	w0, [sp, #136]
    32c4:	eor	w0, w2, w0
    32c8:	ror	w0, w0, #31
    32cc:	str	w0, [sp, #128]
    32d0:	ldr	w0, [sp, #128]
    32d4:	add	w1, w1, w0
    32d8:	mov	w0, #0xc1d6                	// #49622
    32dc:	movk	w0, #0xca62, lsl #16
    32e0:	add	w0, w1, w0
    32e4:	ldr	w1, [sp, #44]
    32e8:	add	w0, w1, w0
    32ec:	str	w0, [sp, #44]
    32f0:	ldr	w0, [sp, #52]
    32f4:	ror	w0, w0, #2
    32f8:	str	w0, [sp, #52]
    32fc:	ldr	w0, [sp, #44]
    3300:	ror	w1, w0, #27
    3304:	ldr	w2, [sp, #48]
    3308:	ldr	w0, [sp, #52]
    330c:	eor	w2, w2, w0
    3310:	ldr	w0, [sp, #56]
    3314:	eor	w0, w2, w0
    3318:	add	w1, w1, w0
    331c:	ldr	w2, [sp, #132]
    3320:	ldr	w0, [sp, #120]
    3324:	eor	w2, w2, w0
    3328:	ldr	w0, [sp, #100]
    332c:	eor	w2, w2, w0
    3330:	ldr	w0, [sp, #140]
    3334:	eor	w0, w2, w0
    3338:	ror	w0, w0, #31
    333c:	str	w0, [sp, #132]
    3340:	ldr	w0, [sp, #132]
    3344:	add	w1, w1, w0
    3348:	mov	w0, #0xc1d6                	// #49622
    334c:	movk	w0, #0xca62, lsl #16
    3350:	add	w0, w1, w0
    3354:	ldr	w1, [sp, #60]
    3358:	add	w0, w1, w0
    335c:	str	w0, [sp, #60]
    3360:	ldr	w0, [sp, #48]
    3364:	ror	w0, w0, #2
    3368:	str	w0, [sp, #48]
    336c:	ldr	w0, [sp, #60]
    3370:	ror	w1, w0, #27
    3374:	ldr	w2, [sp, #44]
    3378:	ldr	w0, [sp, #48]
    337c:	eor	w2, w2, w0
    3380:	ldr	w0, [sp, #52]
    3384:	eor	w0, w2, w0
    3388:	add	w1, w1, w0
    338c:	ldr	w2, [sp, #136]
    3390:	ldr	w0, [sp, #124]
    3394:	eor	w2, w2, w0
    3398:	ldr	w0, [sp, #104]
    339c:	eor	w2, w2, w0
    33a0:	ldr	w0, [sp, #144]
    33a4:	eor	w0, w2, w0
    33a8:	ror	w0, w0, #31
    33ac:	str	w0, [sp, #136]
    33b0:	ldr	w0, [sp, #136]
    33b4:	add	w1, w1, w0
    33b8:	mov	w0, #0xc1d6                	// #49622
    33bc:	movk	w0, #0xca62, lsl #16
    33c0:	add	w0, w1, w0
    33c4:	ldr	w1, [sp, #56]
    33c8:	add	w0, w1, w0
    33cc:	str	w0, [sp, #56]
    33d0:	ldr	w0, [sp, #44]
    33d4:	ror	w0, w0, #2
    33d8:	str	w0, [sp, #44]
    33dc:	ldr	w0, [sp, #56]
    33e0:	ror	w1, w0, #27
    33e4:	ldr	w2, [sp, #60]
    33e8:	ldr	w0, [sp, #44]
    33ec:	eor	w2, w2, w0
    33f0:	ldr	w0, [sp, #48]
    33f4:	eor	w0, w2, w0
    33f8:	add	w1, w1, w0
    33fc:	ldr	w2, [sp, #140]
    3400:	ldr	w0, [sp, #128]
    3404:	eor	w2, w2, w0
    3408:	ldr	w0, [sp, #108]
    340c:	eor	w2, w2, w0
    3410:	ldr	w0, [sp, #148]
    3414:	eor	w0, w2, w0
    3418:	ror	w0, w0, #31
    341c:	str	w0, [sp, #140]
    3420:	ldr	w0, [sp, #140]
    3424:	add	w1, w1, w0
    3428:	mov	w0, #0xc1d6                	// #49622
    342c:	movk	w0, #0xca62, lsl #16
    3430:	add	w0, w1, w0
    3434:	ldr	w1, [sp, #52]
    3438:	add	w0, w1, w0
    343c:	str	w0, [sp, #52]
    3440:	ldr	w0, [sp, #60]
    3444:	ror	w0, w0, #2
    3448:	str	w0, [sp, #60]
    344c:	ldr	w0, [sp, #52]
    3450:	ror	w1, w0, #27
    3454:	ldr	w2, [sp, #56]
    3458:	ldr	w0, [sp, #60]
    345c:	eor	w2, w2, w0
    3460:	ldr	w0, [sp, #44]
    3464:	eor	w0, w2, w0
    3468:	add	w1, w1, w0
    346c:	ldr	w2, [sp, #144]
    3470:	ldr	w0, [sp, #132]
    3474:	eor	w2, w2, w0
    3478:	ldr	w0, [sp, #112]
    347c:	eor	w2, w2, w0
    3480:	ldr	w0, [sp, #88]
    3484:	eor	w0, w2, w0
    3488:	ror	w0, w0, #31
    348c:	str	w0, [sp, #144]
    3490:	ldr	w0, [sp, #144]
    3494:	add	w1, w1, w0
    3498:	mov	w0, #0xc1d6                	// #49622
    349c:	movk	w0, #0xca62, lsl #16
    34a0:	add	w0, w1, w0
    34a4:	ldr	w1, [sp, #48]
    34a8:	add	w0, w1, w0
    34ac:	str	w0, [sp, #48]
    34b0:	ldr	w0, [sp, #56]
    34b4:	ror	w0, w0, #2
    34b8:	str	w0, [sp, #56]
    34bc:	ldr	w0, [sp, #48]
    34c0:	ror	w1, w0, #27
    34c4:	ldr	w2, [sp, #52]
    34c8:	ldr	w0, [sp, #56]
    34cc:	eor	w2, w2, w0
    34d0:	ldr	w0, [sp, #60]
    34d4:	eor	w0, w2, w0
    34d8:	add	w1, w1, w0
    34dc:	ldr	w2, [sp, #148]
    34e0:	ldr	w0, [sp, #136]
    34e4:	eor	w2, w2, w0
    34e8:	ldr	w0, [sp, #116]
    34ec:	eor	w2, w2, w0
    34f0:	ldr	w0, [sp, #92]
    34f4:	eor	w0, w2, w0
    34f8:	ror	w0, w0, #31
    34fc:	str	w0, [sp, #148]
    3500:	ldr	w0, [sp, #148]
    3504:	add	w1, w1, w0
    3508:	mov	w0, #0xc1d6                	// #49622
    350c:	movk	w0, #0xca62, lsl #16
    3510:	add	w0, w1, w0
    3514:	ldr	w1, [sp, #44]
    3518:	add	w0, w1, w0
    351c:	str	w0, [sp, #44]
    3520:	ldr	w0, [sp, #52]
    3524:	ror	w0, w0, #2
    3528:	str	w0, [sp, #52]
    352c:	ldr	x0, [sp, #80]
    3530:	ldr	w1, [x0]
    3534:	ldr	w0, [sp, #44]
    3538:	add	w1, w1, w0
    353c:	ldr	x0, [sp, #80]
    3540:	str	w1, [x0]
    3544:	ldr	x0, [sp, #80]
    3548:	add	x0, x0, #0x4
    354c:	ldr	w2, [x0]
    3550:	ldr	x0, [sp, #80]
    3554:	add	x0, x0, #0x4
    3558:	ldr	w1, [sp, #48]
    355c:	add	w1, w2, w1
    3560:	str	w1, [x0]
    3564:	ldr	x0, [sp, #80]
    3568:	add	x0, x0, #0x8
    356c:	ldr	w2, [x0]
    3570:	ldr	x0, [sp, #80]
    3574:	add	x0, x0, #0x8
    3578:	ldr	w1, [sp, #52]
    357c:	add	w1, w2, w1
    3580:	str	w1, [x0]
    3584:	ldr	x0, [sp, #80]
    3588:	add	x0, x0, #0xc
    358c:	ldr	w2, [x0]
    3590:	ldr	x0, [sp, #80]
    3594:	add	x0, x0, #0xc
    3598:	ldr	w1, [sp, #56]
    359c:	add	w1, w2, w1
    35a0:	str	w1, [x0]
    35a4:	ldr	x0, [sp, #80]
    35a8:	add	x0, x0, #0x10
    35ac:	ldr	w2, [x0]
    35b0:	ldr	x0, [sp, #80]
    35b4:	add	x0, x0, #0x10
    35b8:	ldr	w1, [sp, #60]
    35bc:	add	w1, w2, w1
    35c0:	str	w1, [x0]
    35c4:	nop
    35c8:	adrp	x0, 1e000 <__FRAME_END__+0xfb78>
    35cc:	ldr	x0, [x0, #4048]
    35d0:	ldr	x1, [sp, #152]
    35d4:	ldr	x0, [x0]
    35d8:	eor	x0, x1, x0
    35dc:	cmp	x0, #0x0
    35e0:	b.eq	35e8 <sha1+0x2514>  // b.none
    35e4:	bl	e10 <__stack_chk_fail@plt>
    35e8:	ldp	x29, x30, [sp], #160
    35ec:	ret

00000000000035f0 <sha256>:
    35f0:	stp	x29, x30, [sp, #-176]!
    35f4:	mov	x29, sp
    35f8:	str	x0, [sp, #24]
    35fc:	str	x1, [sp, #16]
    3600:	adrp	x0, 1e000 <__FRAME_END__+0xfb78>
    3604:	ldr	x0, [x0, #4048]
    3608:	ldr	x1, [x0]
    360c:	str	x1, [sp, #168]
    3610:	mov	x1, #0x0                   	// #0
    3614:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    3618:	add	x0, x0, #0x88
    361c:	str	x0, [sp, #80]
    3620:	add	x0, sp, #0x68
    3624:	str	x0, [sp, #88]
    3628:	ldr	x0, [sp, #24]
    362c:	add	x0, x0, #0x10
    3630:	str	x0, [sp, #96]
    3634:	add	x0, sp, #0x68
    3638:	str	x0, [sp, #72]
    363c:	str	wzr, [sp, #32]
    3640:	b	36b4 <sha256+0xc4>
    3644:	ldr	x0, [sp, #16]
    3648:	ldrb	w0, [x0]
    364c:	lsl	w1, w0, #24
    3650:	ldr	x0, [sp, #16]
    3654:	add	x0, x0, #0x1
    3658:	ldrb	w0, [x0]
    365c:	lsl	w0, w0, #16
    3660:	orr	w1, w1, w0
    3664:	ldr	x0, [sp, #16]
    3668:	add	x0, x0, #0x2
    366c:	ldrb	w0, [x0]
    3670:	lsl	w0, w0, #8
    3674:	orr	w1, w1, w0
    3678:	ldr	x0, [sp, #16]
    367c:	add	x0, x0, #0x3
    3680:	ldrb	w0, [x0]
    3684:	mov	w3, w0
    3688:	ldr	x0, [sp, #72]
    368c:	add	x2, x0, #0x4
    3690:	str	x2, [sp, #72]
    3694:	orr	w1, w1, w3
    3698:	str	w1, [x0]
    369c:	ldr	w0, [sp, #32]
    36a0:	add	w0, w0, #0x1
    36a4:	str	w0, [sp, #32]
    36a8:	ldr	x0, [sp, #16]
    36ac:	add	x0, x0, #0x4
    36b0:	str	x0, [sp, #16]
    36b4:	ldr	w0, [sp, #32]
    36b8:	cmp	w0, #0xf
    36bc:	b.le	3644 <sha256+0x54>
    36c0:	ldr	x0, [sp, #96]
    36c4:	ldr	w0, [x0]
    36c8:	str	w0, [sp, #36]
    36cc:	ldr	x0, [sp, #96]
    36d0:	ldr	w0, [x0, #4]
    36d4:	str	w0, [sp, #40]
    36d8:	ldr	x0, [sp, #96]
    36dc:	ldr	w0, [x0, #8]
    36e0:	str	w0, [sp, #44]
    36e4:	ldr	x0, [sp, #96]
    36e8:	ldr	w0, [x0, #12]
    36ec:	str	w0, [sp, #48]
    36f0:	ldr	x0, [sp, #96]
    36f4:	ldr	w0, [x0, #16]
    36f8:	str	w0, [sp, #52]
    36fc:	ldr	x0, [sp, #96]
    3700:	ldr	w0, [x0, #20]
    3704:	str	w0, [sp, #56]
    3708:	ldr	x0, [sp, #96]
    370c:	ldr	w0, [x0, #24]
    3710:	str	w0, [sp, #60]
    3714:	ldr	x0, [sp, #96]
    3718:	ldr	w0, [x0, #28]
    371c:	str	w0, [sp, #64]
    3720:	ldr	w0, [sp, #52]
    3724:	ror	w1, w0, #6
    3728:	ldr	w0, [sp, #52]
    372c:	ror	w0, w0, #11
    3730:	eor	w1, w1, w0
    3734:	ldr	w0, [sp, #52]
    3738:	ror	w0, w0, #25
    373c:	eor	w1, w1, w0
    3740:	ldr	w0, [sp, #64]
    3744:	add	w1, w1, w0
    3748:	ldr	w2, [sp, #56]
    374c:	ldr	w0, [sp, #60]
    3750:	eor	w2, w2, w0
    3754:	ldr	w0, [sp, #52]
    3758:	and	w2, w2, w0
    375c:	ldr	w0, [sp, #60]
    3760:	eor	w0, w2, w0
    3764:	add	w1, w1, w0
    3768:	ldr	x0, [sp, #80]
    376c:	add	x2, x0, #0x4
    3770:	str	x2, [sp, #80]
    3774:	ldr	w0, [x0]
    3778:	add	w1, w1, w0
    377c:	ldr	x0, [sp, #88]
    3780:	add	x2, x0, #0x4
    3784:	str	x2, [sp, #88]
    3788:	ldr	w0, [x0]
    378c:	add	w0, w1, w0
    3790:	str	w0, [sp, #68]
    3794:	ldr	w0, [sp, #36]
    3798:	ror	w1, w0, #2
    379c:	ldr	w0, [sp, #36]
    37a0:	ror	w0, w0, #13
    37a4:	eor	w1, w1, w0
    37a8:	ldr	w0, [sp, #36]
    37ac:	ror	w0, w0, #22
    37b0:	eor	w1, w1, w0
    37b4:	ldr	w0, [sp, #68]
    37b8:	add	w1, w1, w0
    37bc:	ldr	w2, [sp, #36]
    37c0:	ldr	w0, [sp, #40]
    37c4:	and	w2, w2, w0
    37c8:	ldr	w3, [sp, #36]
    37cc:	ldr	w0, [sp, #40]
    37d0:	orr	w3, w3, w0
    37d4:	ldr	w0, [sp, #44]
    37d8:	and	w0, w3, w0
    37dc:	orr	w0, w2, w0
    37e0:	add	w0, w1, w0
    37e4:	str	w0, [sp, #64]
    37e8:	ldr	w1, [sp, #48]
    37ec:	ldr	w0, [sp, #68]
    37f0:	add	w0, w1, w0
    37f4:	str	w0, [sp, #48]
    37f8:	ldr	w0, [sp, #48]
    37fc:	ror	w1, w0, #6
    3800:	ldr	w0, [sp, #48]
    3804:	ror	w0, w0, #11
    3808:	eor	w1, w1, w0
    380c:	ldr	w0, [sp, #48]
    3810:	ror	w0, w0, #25
    3814:	eor	w1, w1, w0
    3818:	ldr	w0, [sp, #60]
    381c:	add	w1, w1, w0
    3820:	ldr	w2, [sp, #52]
    3824:	ldr	w0, [sp, #56]
    3828:	eor	w2, w2, w0
    382c:	ldr	w0, [sp, #48]
    3830:	and	w2, w2, w0
    3834:	ldr	w0, [sp, #56]
    3838:	eor	w0, w2, w0
    383c:	add	w1, w1, w0
    3840:	ldr	x0, [sp, #80]
    3844:	add	x2, x0, #0x4
    3848:	str	x2, [sp, #80]
    384c:	ldr	w0, [x0]
    3850:	add	w1, w1, w0
    3854:	ldr	x0, [sp, #88]
    3858:	add	x2, x0, #0x4
    385c:	str	x2, [sp, #88]
    3860:	ldr	w0, [x0]
    3864:	add	w0, w1, w0
    3868:	str	w0, [sp, #68]
    386c:	ldr	w0, [sp, #64]
    3870:	ror	w1, w0, #2
    3874:	ldr	w0, [sp, #64]
    3878:	ror	w0, w0, #13
    387c:	eor	w1, w1, w0
    3880:	ldr	w0, [sp, #64]
    3884:	ror	w0, w0, #22
    3888:	eor	w1, w1, w0
    388c:	ldr	w0, [sp, #68]
    3890:	add	w1, w1, w0
    3894:	ldr	w2, [sp, #64]
    3898:	ldr	w0, [sp, #36]
    389c:	and	w2, w2, w0
    38a0:	ldr	w3, [sp, #64]
    38a4:	ldr	w0, [sp, #36]
    38a8:	orr	w3, w3, w0
    38ac:	ldr	w0, [sp, #40]
    38b0:	and	w0, w3, w0
    38b4:	orr	w0, w2, w0
    38b8:	add	w0, w1, w0
    38bc:	str	w0, [sp, #60]
    38c0:	ldr	w1, [sp, #44]
    38c4:	ldr	w0, [sp, #68]
    38c8:	add	w0, w1, w0
    38cc:	str	w0, [sp, #44]
    38d0:	ldr	w0, [sp, #44]
    38d4:	ror	w1, w0, #6
    38d8:	ldr	w0, [sp, #44]
    38dc:	ror	w0, w0, #11
    38e0:	eor	w1, w1, w0
    38e4:	ldr	w0, [sp, #44]
    38e8:	ror	w0, w0, #25
    38ec:	eor	w1, w1, w0
    38f0:	ldr	w0, [sp, #56]
    38f4:	add	w1, w1, w0
    38f8:	ldr	w2, [sp, #48]
    38fc:	ldr	w0, [sp, #52]
    3900:	eor	w2, w2, w0
    3904:	ldr	w0, [sp, #44]
    3908:	and	w2, w2, w0
    390c:	ldr	w0, [sp, #52]
    3910:	eor	w0, w2, w0
    3914:	add	w1, w1, w0
    3918:	ldr	x0, [sp, #80]
    391c:	add	x2, x0, #0x4
    3920:	str	x2, [sp, #80]
    3924:	ldr	w0, [x0]
    3928:	add	w1, w1, w0
    392c:	ldr	x0, [sp, #88]
    3930:	add	x2, x0, #0x4
    3934:	str	x2, [sp, #88]
    3938:	ldr	w0, [x0]
    393c:	add	w0, w1, w0
    3940:	str	w0, [sp, #68]
    3944:	ldr	w0, [sp, #60]
    3948:	ror	w1, w0, #2
    394c:	ldr	w0, [sp, #60]
    3950:	ror	w0, w0, #13
    3954:	eor	w1, w1, w0
    3958:	ldr	w0, [sp, #60]
    395c:	ror	w0, w0, #22
    3960:	eor	w1, w1, w0
    3964:	ldr	w0, [sp, #68]
    3968:	add	w1, w1, w0
    396c:	ldr	w2, [sp, #60]
    3970:	ldr	w0, [sp, #64]
    3974:	and	w2, w2, w0
    3978:	ldr	w3, [sp, #60]
    397c:	ldr	w0, [sp, #64]
    3980:	orr	w3, w3, w0
    3984:	ldr	w0, [sp, #36]
    3988:	and	w0, w3, w0
    398c:	orr	w0, w2, w0
    3990:	add	w0, w1, w0
    3994:	str	w0, [sp, #56]
    3998:	ldr	w1, [sp, #40]
    399c:	ldr	w0, [sp, #68]
    39a0:	add	w0, w1, w0
    39a4:	str	w0, [sp, #40]
    39a8:	ldr	w0, [sp, #40]
    39ac:	ror	w1, w0, #6
    39b0:	ldr	w0, [sp, #40]
    39b4:	ror	w0, w0, #11
    39b8:	eor	w1, w1, w0
    39bc:	ldr	w0, [sp, #40]
    39c0:	ror	w0, w0, #25
    39c4:	eor	w1, w1, w0
    39c8:	ldr	w0, [sp, #52]
    39cc:	add	w1, w1, w0
    39d0:	ldr	w2, [sp, #44]
    39d4:	ldr	w0, [sp, #48]
    39d8:	eor	w2, w2, w0
    39dc:	ldr	w0, [sp, #40]
    39e0:	and	w2, w2, w0
    39e4:	ldr	w0, [sp, #48]
    39e8:	eor	w0, w2, w0
    39ec:	add	w1, w1, w0
    39f0:	ldr	x0, [sp, #80]
    39f4:	add	x2, x0, #0x4
    39f8:	str	x2, [sp, #80]
    39fc:	ldr	w0, [x0]
    3a00:	add	w1, w1, w0
    3a04:	ldr	x0, [sp, #88]
    3a08:	add	x2, x0, #0x4
    3a0c:	str	x2, [sp, #88]
    3a10:	ldr	w0, [x0]
    3a14:	add	w0, w1, w0
    3a18:	str	w0, [sp, #68]
    3a1c:	ldr	w0, [sp, #56]
    3a20:	ror	w1, w0, #2
    3a24:	ldr	w0, [sp, #56]
    3a28:	ror	w0, w0, #13
    3a2c:	eor	w1, w1, w0
    3a30:	ldr	w0, [sp, #56]
    3a34:	ror	w0, w0, #22
    3a38:	eor	w1, w1, w0
    3a3c:	ldr	w0, [sp, #68]
    3a40:	add	w1, w1, w0
    3a44:	ldr	w2, [sp, #56]
    3a48:	ldr	w0, [sp, #60]
    3a4c:	and	w2, w2, w0
    3a50:	ldr	w3, [sp, #56]
    3a54:	ldr	w0, [sp, #60]
    3a58:	orr	w3, w3, w0
    3a5c:	ldr	w0, [sp, #64]
    3a60:	and	w0, w3, w0
    3a64:	orr	w0, w2, w0
    3a68:	add	w0, w1, w0
    3a6c:	str	w0, [sp, #52]
    3a70:	ldr	w1, [sp, #36]
    3a74:	ldr	w0, [sp, #68]
    3a78:	add	w0, w1, w0
    3a7c:	str	w0, [sp, #36]
    3a80:	ldr	w0, [sp, #36]
    3a84:	ror	w1, w0, #6
    3a88:	ldr	w0, [sp, #36]
    3a8c:	ror	w0, w0, #11
    3a90:	eor	w1, w1, w0
    3a94:	ldr	w0, [sp, #36]
    3a98:	ror	w0, w0, #25
    3a9c:	eor	w1, w1, w0
    3aa0:	ldr	w0, [sp, #48]
    3aa4:	add	w1, w1, w0
    3aa8:	ldr	w2, [sp, #40]
    3aac:	ldr	w0, [sp, #44]
    3ab0:	eor	w2, w2, w0
    3ab4:	ldr	w0, [sp, #36]
    3ab8:	and	w2, w2, w0
    3abc:	ldr	w0, [sp, #44]
    3ac0:	eor	w0, w2, w0
    3ac4:	add	w1, w1, w0
    3ac8:	ldr	x0, [sp, #80]
    3acc:	add	x2, x0, #0x4
    3ad0:	str	x2, [sp, #80]
    3ad4:	ldr	w0, [x0]
    3ad8:	add	w1, w1, w0
    3adc:	ldr	x0, [sp, #88]
    3ae0:	add	x2, x0, #0x4
    3ae4:	str	x2, [sp, #88]
    3ae8:	ldr	w0, [x0]
    3aec:	add	w0, w1, w0
    3af0:	str	w0, [sp, #68]
    3af4:	ldr	w0, [sp, #52]
    3af8:	ror	w1, w0, #2
    3afc:	ldr	w0, [sp, #52]
    3b00:	ror	w0, w0, #13
    3b04:	eor	w1, w1, w0
    3b08:	ldr	w0, [sp, #52]
    3b0c:	ror	w0, w0, #22
    3b10:	eor	w1, w1, w0
    3b14:	ldr	w0, [sp, #68]
    3b18:	add	w1, w1, w0
    3b1c:	ldr	w2, [sp, #52]
    3b20:	ldr	w0, [sp, #56]
    3b24:	and	w2, w2, w0
    3b28:	ldr	w3, [sp, #52]
    3b2c:	ldr	w0, [sp, #56]
    3b30:	orr	w3, w3, w0
    3b34:	ldr	w0, [sp, #60]
    3b38:	and	w0, w3, w0
    3b3c:	orr	w0, w2, w0
    3b40:	add	w0, w1, w0
    3b44:	str	w0, [sp, #48]
    3b48:	ldr	w1, [sp, #64]
    3b4c:	ldr	w0, [sp, #68]
    3b50:	add	w0, w1, w0
    3b54:	str	w0, [sp, #64]
    3b58:	ldr	w0, [sp, #64]
    3b5c:	ror	w1, w0, #6
    3b60:	ldr	w0, [sp, #64]
    3b64:	ror	w0, w0, #11
    3b68:	eor	w1, w1, w0
    3b6c:	ldr	w0, [sp, #64]
    3b70:	ror	w0, w0, #25
    3b74:	eor	w1, w1, w0
    3b78:	ldr	w0, [sp, #44]
    3b7c:	add	w1, w1, w0
    3b80:	ldr	w2, [sp, #36]
    3b84:	ldr	w0, [sp, #40]
    3b88:	eor	w2, w2, w0
    3b8c:	ldr	w0, [sp, #64]
    3b90:	and	w2, w2, w0
    3b94:	ldr	w0, [sp, #40]
    3b98:	eor	w0, w2, w0
    3b9c:	add	w1, w1, w0
    3ba0:	ldr	x0, [sp, #80]
    3ba4:	add	x2, x0, #0x4
    3ba8:	str	x2, [sp, #80]
    3bac:	ldr	w0, [x0]
    3bb0:	add	w1, w1, w0
    3bb4:	ldr	x0, [sp, #88]
    3bb8:	add	x2, x0, #0x4
    3bbc:	str	x2, [sp, #88]
    3bc0:	ldr	w0, [x0]
    3bc4:	add	w0, w1, w0
    3bc8:	str	w0, [sp, #68]
    3bcc:	ldr	w0, [sp, #48]
    3bd0:	ror	w1, w0, #2
    3bd4:	ldr	w0, [sp, #48]
    3bd8:	ror	w0, w0, #13
    3bdc:	eor	w1, w1, w0
    3be0:	ldr	w0, [sp, #48]
    3be4:	ror	w0, w0, #22
    3be8:	eor	w1, w1, w0
    3bec:	ldr	w0, [sp, #68]
    3bf0:	add	w1, w1, w0
    3bf4:	ldr	w2, [sp, #48]
    3bf8:	ldr	w0, [sp, #52]
    3bfc:	and	w2, w2, w0
    3c00:	ldr	w3, [sp, #48]
    3c04:	ldr	w0, [sp, #52]
    3c08:	orr	w3, w3, w0
    3c0c:	ldr	w0, [sp, #56]
    3c10:	and	w0, w3, w0
    3c14:	orr	w0, w2, w0
    3c18:	add	w0, w1, w0
    3c1c:	str	w0, [sp, #44]
    3c20:	ldr	w1, [sp, #60]
    3c24:	ldr	w0, [sp, #68]
    3c28:	add	w0, w1, w0
    3c2c:	str	w0, [sp, #60]
    3c30:	ldr	w0, [sp, #60]
    3c34:	ror	w1, w0, #6
    3c38:	ldr	w0, [sp, #60]
    3c3c:	ror	w0, w0, #11
    3c40:	eor	w1, w1, w0
    3c44:	ldr	w0, [sp, #60]
    3c48:	ror	w0, w0, #25
    3c4c:	eor	w1, w1, w0
    3c50:	ldr	w0, [sp, #40]
    3c54:	add	w1, w1, w0
    3c58:	ldr	w2, [sp, #64]
    3c5c:	ldr	w0, [sp, #36]
    3c60:	eor	w2, w2, w0
    3c64:	ldr	w0, [sp, #60]
    3c68:	and	w2, w2, w0
    3c6c:	ldr	w0, [sp, #36]
    3c70:	eor	w0, w2, w0
    3c74:	add	w1, w1, w0
    3c78:	ldr	x0, [sp, #80]
    3c7c:	add	x2, x0, #0x4
    3c80:	str	x2, [sp, #80]
    3c84:	ldr	w0, [x0]
    3c88:	add	w1, w1, w0
    3c8c:	ldr	x0, [sp, #88]
    3c90:	add	x2, x0, #0x4
    3c94:	str	x2, [sp, #88]
    3c98:	ldr	w0, [x0]
    3c9c:	add	w0, w1, w0
    3ca0:	str	w0, [sp, #68]
    3ca4:	ldr	w0, [sp, #44]
    3ca8:	ror	w1, w0, #2
    3cac:	ldr	w0, [sp, #44]
    3cb0:	ror	w0, w0, #13
    3cb4:	eor	w1, w1, w0
    3cb8:	ldr	w0, [sp, #44]
    3cbc:	ror	w0, w0, #22
    3cc0:	eor	w1, w1, w0
    3cc4:	ldr	w0, [sp, #68]
    3cc8:	add	w1, w1, w0
    3ccc:	ldr	w2, [sp, #44]
    3cd0:	ldr	w0, [sp, #48]
    3cd4:	and	w2, w2, w0
    3cd8:	ldr	w3, [sp, #44]
    3cdc:	ldr	w0, [sp, #48]
    3ce0:	orr	w3, w3, w0
    3ce4:	ldr	w0, [sp, #52]
    3ce8:	and	w0, w3, w0
    3cec:	orr	w0, w2, w0
    3cf0:	add	w0, w1, w0
    3cf4:	str	w0, [sp, #40]
    3cf8:	ldr	w1, [sp, #56]
    3cfc:	ldr	w0, [sp, #68]
    3d00:	add	w0, w1, w0
    3d04:	str	w0, [sp, #56]
    3d08:	ldr	w0, [sp, #56]
    3d0c:	ror	w1, w0, #6
    3d10:	ldr	w0, [sp, #56]
    3d14:	ror	w0, w0, #11
    3d18:	eor	w1, w1, w0
    3d1c:	ldr	w0, [sp, #56]
    3d20:	ror	w0, w0, #25
    3d24:	eor	w1, w1, w0
    3d28:	ldr	w0, [sp, #36]
    3d2c:	add	w1, w1, w0
    3d30:	ldr	w2, [sp, #60]
    3d34:	ldr	w0, [sp, #64]
    3d38:	eor	w2, w2, w0
    3d3c:	ldr	w0, [sp, #56]
    3d40:	and	w2, w2, w0
    3d44:	ldr	w0, [sp, #64]
    3d48:	eor	w0, w2, w0
    3d4c:	add	w1, w1, w0
    3d50:	ldr	x0, [sp, #80]
    3d54:	add	x2, x0, #0x4
    3d58:	str	x2, [sp, #80]
    3d5c:	ldr	w0, [x0]
    3d60:	add	w1, w1, w0
    3d64:	ldr	x0, [sp, #88]
    3d68:	add	x2, x0, #0x4
    3d6c:	str	x2, [sp, #88]
    3d70:	ldr	w0, [x0]
    3d74:	add	w0, w1, w0
    3d78:	str	w0, [sp, #68]
    3d7c:	ldr	w0, [sp, #40]
    3d80:	ror	w1, w0, #2
    3d84:	ldr	w0, [sp, #40]
    3d88:	ror	w0, w0, #13
    3d8c:	eor	w1, w1, w0
    3d90:	ldr	w0, [sp, #40]
    3d94:	ror	w0, w0, #22
    3d98:	eor	w1, w1, w0
    3d9c:	ldr	w0, [sp, #68]
    3da0:	add	w1, w1, w0
    3da4:	ldr	w2, [sp, #40]
    3da8:	ldr	w0, [sp, #44]
    3dac:	and	w2, w2, w0
    3db0:	ldr	w3, [sp, #40]
    3db4:	ldr	w0, [sp, #44]
    3db8:	orr	w3, w3, w0
    3dbc:	ldr	w0, [sp, #48]
    3dc0:	and	w0, w3, w0
    3dc4:	orr	w0, w2, w0
    3dc8:	add	w0, w1, w0
    3dcc:	str	w0, [sp, #36]
    3dd0:	ldr	w1, [sp, #52]
    3dd4:	ldr	w0, [sp, #68]
    3dd8:	add	w0, w1, w0
    3ddc:	str	w0, [sp, #52]
    3de0:	ldr	w0, [sp, #52]
    3de4:	ror	w1, w0, #6
    3de8:	ldr	w0, [sp, #52]
    3dec:	ror	w0, w0, #11
    3df0:	eor	w1, w1, w0
    3df4:	ldr	w0, [sp, #52]
    3df8:	ror	w0, w0, #25
    3dfc:	eor	w1, w1, w0
    3e00:	ldr	w0, [sp, #64]
    3e04:	add	w1, w1, w0
    3e08:	ldr	w2, [sp, #56]
    3e0c:	ldr	w0, [sp, #60]
    3e10:	eor	w2, w2, w0
    3e14:	ldr	w0, [sp, #52]
    3e18:	and	w2, w2, w0
    3e1c:	ldr	w0, [sp, #60]
    3e20:	eor	w0, w2, w0
    3e24:	add	w1, w1, w0
    3e28:	ldr	x0, [sp, #80]
    3e2c:	add	x2, x0, #0x4
    3e30:	str	x2, [sp, #80]
    3e34:	ldr	w0, [x0]
    3e38:	add	w1, w1, w0
    3e3c:	ldr	x0, [sp, #88]
    3e40:	add	x2, x0, #0x4
    3e44:	str	x2, [sp, #88]
    3e48:	ldr	w0, [x0]
    3e4c:	add	w0, w1, w0
    3e50:	str	w0, [sp, #68]
    3e54:	ldr	w0, [sp, #36]
    3e58:	ror	w1, w0, #2
    3e5c:	ldr	w0, [sp, #36]
    3e60:	ror	w0, w0, #13
    3e64:	eor	w1, w1, w0
    3e68:	ldr	w0, [sp, #36]
    3e6c:	ror	w0, w0, #22
    3e70:	eor	w1, w1, w0
    3e74:	ldr	w0, [sp, #68]
    3e78:	add	w1, w1, w0
    3e7c:	ldr	w2, [sp, #36]
    3e80:	ldr	w0, [sp, #40]
    3e84:	and	w2, w2, w0
    3e88:	ldr	w3, [sp, #36]
    3e8c:	ldr	w0, [sp, #40]
    3e90:	orr	w3, w3, w0
    3e94:	ldr	w0, [sp, #44]
    3e98:	and	w0, w3, w0
    3e9c:	orr	w0, w2, w0
    3ea0:	add	w0, w1, w0
    3ea4:	str	w0, [sp, #64]
    3ea8:	ldr	w1, [sp, #48]
    3eac:	ldr	w0, [sp, #68]
    3eb0:	add	w0, w1, w0
    3eb4:	str	w0, [sp, #48]
    3eb8:	ldr	w0, [sp, #48]
    3ebc:	ror	w1, w0, #6
    3ec0:	ldr	w0, [sp, #48]
    3ec4:	ror	w0, w0, #11
    3ec8:	eor	w1, w1, w0
    3ecc:	ldr	w0, [sp, #48]
    3ed0:	ror	w0, w0, #25
    3ed4:	eor	w1, w1, w0
    3ed8:	ldr	w0, [sp, #60]
    3edc:	add	w1, w1, w0
    3ee0:	ldr	w2, [sp, #52]
    3ee4:	ldr	w0, [sp, #56]
    3ee8:	eor	w2, w2, w0
    3eec:	ldr	w0, [sp, #48]
    3ef0:	and	w2, w2, w0
    3ef4:	ldr	w0, [sp, #56]
    3ef8:	eor	w0, w2, w0
    3efc:	add	w1, w1, w0
    3f00:	ldr	x0, [sp, #80]
    3f04:	add	x2, x0, #0x4
    3f08:	str	x2, [sp, #80]
    3f0c:	ldr	w0, [x0]
    3f10:	add	w1, w1, w0
    3f14:	ldr	x0, [sp, #88]
    3f18:	add	x2, x0, #0x4
    3f1c:	str	x2, [sp, #88]
    3f20:	ldr	w0, [x0]
    3f24:	add	w0, w1, w0
    3f28:	str	w0, [sp, #68]
    3f2c:	ldr	w0, [sp, #64]
    3f30:	ror	w1, w0, #2
    3f34:	ldr	w0, [sp, #64]
    3f38:	ror	w0, w0, #13
    3f3c:	eor	w1, w1, w0
    3f40:	ldr	w0, [sp, #64]
    3f44:	ror	w0, w0, #22
    3f48:	eor	w1, w1, w0
    3f4c:	ldr	w0, [sp, #68]
    3f50:	add	w1, w1, w0
    3f54:	ldr	w2, [sp, #64]
    3f58:	ldr	w0, [sp, #36]
    3f5c:	and	w2, w2, w0
    3f60:	ldr	w3, [sp, #64]
    3f64:	ldr	w0, [sp, #36]
    3f68:	orr	w3, w3, w0
    3f6c:	ldr	w0, [sp, #40]
    3f70:	and	w0, w3, w0
    3f74:	orr	w0, w2, w0
    3f78:	add	w0, w1, w0
    3f7c:	str	w0, [sp, #60]
    3f80:	ldr	w1, [sp, #44]
    3f84:	ldr	w0, [sp, #68]
    3f88:	add	w0, w1, w0
    3f8c:	str	w0, [sp, #44]
    3f90:	ldr	w0, [sp, #44]
    3f94:	ror	w1, w0, #6
    3f98:	ldr	w0, [sp, #44]
    3f9c:	ror	w0, w0, #11
    3fa0:	eor	w1, w1, w0
    3fa4:	ldr	w0, [sp, #44]
    3fa8:	ror	w0, w0, #25
    3fac:	eor	w1, w1, w0
    3fb0:	ldr	w0, [sp, #56]
    3fb4:	add	w1, w1, w0
    3fb8:	ldr	w2, [sp, #48]
    3fbc:	ldr	w0, [sp, #52]
    3fc0:	eor	w2, w2, w0
    3fc4:	ldr	w0, [sp, #44]
    3fc8:	and	w2, w2, w0
    3fcc:	ldr	w0, [sp, #52]
    3fd0:	eor	w0, w2, w0
    3fd4:	add	w1, w1, w0
    3fd8:	ldr	x0, [sp, #80]
    3fdc:	add	x2, x0, #0x4
    3fe0:	str	x2, [sp, #80]
    3fe4:	ldr	w0, [x0]
    3fe8:	add	w1, w1, w0
    3fec:	ldr	x0, [sp, #88]
    3ff0:	add	x2, x0, #0x4
    3ff4:	str	x2, [sp, #88]
    3ff8:	ldr	w0, [x0]
    3ffc:	add	w0, w1, w0
    4000:	str	w0, [sp, #68]
    4004:	ldr	w0, [sp, #60]
    4008:	ror	w1, w0, #2
    400c:	ldr	w0, [sp, #60]
    4010:	ror	w0, w0, #13
    4014:	eor	w1, w1, w0
    4018:	ldr	w0, [sp, #60]
    401c:	ror	w0, w0, #22
    4020:	eor	w1, w1, w0
    4024:	ldr	w0, [sp, #68]
    4028:	add	w1, w1, w0
    402c:	ldr	w2, [sp, #60]
    4030:	ldr	w0, [sp, #64]
    4034:	and	w2, w2, w0
    4038:	ldr	w3, [sp, #60]
    403c:	ldr	w0, [sp, #64]
    4040:	orr	w3, w3, w0
    4044:	ldr	w0, [sp, #36]
    4048:	and	w0, w3, w0
    404c:	orr	w0, w2, w0
    4050:	add	w0, w1, w0
    4054:	str	w0, [sp, #56]
    4058:	ldr	w1, [sp, #40]
    405c:	ldr	w0, [sp, #68]
    4060:	add	w0, w1, w0
    4064:	str	w0, [sp, #40]
    4068:	ldr	w0, [sp, #40]
    406c:	ror	w1, w0, #6
    4070:	ldr	w0, [sp, #40]
    4074:	ror	w0, w0, #11
    4078:	eor	w1, w1, w0
    407c:	ldr	w0, [sp, #40]
    4080:	ror	w0, w0, #25
    4084:	eor	w1, w1, w0
    4088:	ldr	w0, [sp, #52]
    408c:	add	w1, w1, w0
    4090:	ldr	w2, [sp, #44]
    4094:	ldr	w0, [sp, #48]
    4098:	eor	w2, w2, w0
    409c:	ldr	w0, [sp, #40]
    40a0:	and	w2, w2, w0
    40a4:	ldr	w0, [sp, #48]
    40a8:	eor	w0, w2, w0
    40ac:	add	w1, w1, w0
    40b0:	ldr	x0, [sp, #80]
    40b4:	add	x2, x0, #0x4
    40b8:	str	x2, [sp, #80]
    40bc:	ldr	w0, [x0]
    40c0:	add	w1, w1, w0
    40c4:	ldr	x0, [sp, #88]
    40c8:	add	x2, x0, #0x4
    40cc:	str	x2, [sp, #88]
    40d0:	ldr	w0, [x0]
    40d4:	add	w0, w1, w0
    40d8:	str	w0, [sp, #68]
    40dc:	ldr	w0, [sp, #56]
    40e0:	ror	w1, w0, #2
    40e4:	ldr	w0, [sp, #56]
    40e8:	ror	w0, w0, #13
    40ec:	eor	w1, w1, w0
    40f0:	ldr	w0, [sp, #56]
    40f4:	ror	w0, w0, #22
    40f8:	eor	w1, w1, w0
    40fc:	ldr	w0, [sp, #68]
    4100:	add	w1, w1, w0
    4104:	ldr	w2, [sp, #56]
    4108:	ldr	w0, [sp, #60]
    410c:	and	w2, w2, w0
    4110:	ldr	w3, [sp, #56]
    4114:	ldr	w0, [sp, #60]
    4118:	orr	w3, w3, w0
    411c:	ldr	w0, [sp, #64]
    4120:	and	w0, w3, w0
    4124:	orr	w0, w2, w0
    4128:	add	w0, w1, w0
    412c:	str	w0, [sp, #52]
    4130:	ldr	w1, [sp, #36]
    4134:	ldr	w0, [sp, #68]
    4138:	add	w0, w1, w0
    413c:	str	w0, [sp, #36]
    4140:	ldr	w0, [sp, #36]
    4144:	ror	w1, w0, #6
    4148:	ldr	w0, [sp, #36]
    414c:	ror	w0, w0, #11
    4150:	eor	w1, w1, w0
    4154:	ldr	w0, [sp, #36]
    4158:	ror	w0, w0, #25
    415c:	eor	w1, w1, w0
    4160:	ldr	w0, [sp, #48]
    4164:	add	w1, w1, w0
    4168:	ldr	w2, [sp, #40]
    416c:	ldr	w0, [sp, #44]
    4170:	eor	w2, w2, w0
    4174:	ldr	w0, [sp, #36]
    4178:	and	w2, w2, w0
    417c:	ldr	w0, [sp, #44]
    4180:	eor	w0, w2, w0
    4184:	add	w1, w1, w0
    4188:	ldr	x0, [sp, #80]
    418c:	add	x2, x0, #0x4
    4190:	str	x2, [sp, #80]
    4194:	ldr	w0, [x0]
    4198:	add	w1, w1, w0
    419c:	ldr	x0, [sp, #88]
    41a0:	add	x2, x0, #0x4
    41a4:	str	x2, [sp, #88]
    41a8:	ldr	w0, [x0]
    41ac:	add	w0, w1, w0
    41b0:	str	w0, [sp, #68]
    41b4:	ldr	w0, [sp, #52]
    41b8:	ror	w1, w0, #2
    41bc:	ldr	w0, [sp, #52]
    41c0:	ror	w0, w0, #13
    41c4:	eor	w1, w1, w0
    41c8:	ldr	w0, [sp, #52]
    41cc:	ror	w0, w0, #22
    41d0:	eor	w1, w1, w0
    41d4:	ldr	w0, [sp, #68]
    41d8:	add	w1, w1, w0
    41dc:	ldr	w2, [sp, #52]
    41e0:	ldr	w0, [sp, #56]
    41e4:	and	w2, w2, w0
    41e8:	ldr	w3, [sp, #52]
    41ec:	ldr	w0, [sp, #56]
    41f0:	orr	w3, w3, w0
    41f4:	ldr	w0, [sp, #60]
    41f8:	and	w0, w3, w0
    41fc:	orr	w0, w2, w0
    4200:	add	w0, w1, w0
    4204:	str	w0, [sp, #48]
    4208:	ldr	w1, [sp, #64]
    420c:	ldr	w0, [sp, #68]
    4210:	add	w0, w1, w0
    4214:	str	w0, [sp, #64]
    4218:	ldr	w0, [sp, #64]
    421c:	ror	w1, w0, #6
    4220:	ldr	w0, [sp, #64]
    4224:	ror	w0, w0, #11
    4228:	eor	w1, w1, w0
    422c:	ldr	w0, [sp, #64]
    4230:	ror	w0, w0, #25
    4234:	eor	w1, w1, w0
    4238:	ldr	w0, [sp, #44]
    423c:	add	w1, w1, w0
    4240:	ldr	w2, [sp, #36]
    4244:	ldr	w0, [sp, #40]
    4248:	eor	w2, w2, w0
    424c:	ldr	w0, [sp, #64]
    4250:	and	w2, w2, w0
    4254:	ldr	w0, [sp, #40]
    4258:	eor	w0, w2, w0
    425c:	add	w1, w1, w0
    4260:	ldr	x0, [sp, #80]
    4264:	add	x2, x0, #0x4
    4268:	str	x2, [sp, #80]
    426c:	ldr	w0, [x0]
    4270:	add	w1, w1, w0
    4274:	ldr	x0, [sp, #88]
    4278:	add	x2, x0, #0x4
    427c:	str	x2, [sp, #88]
    4280:	ldr	w0, [x0]
    4284:	add	w0, w1, w0
    4288:	str	w0, [sp, #68]
    428c:	ldr	w0, [sp, #48]
    4290:	ror	w1, w0, #2
    4294:	ldr	w0, [sp, #48]
    4298:	ror	w0, w0, #13
    429c:	eor	w1, w1, w0
    42a0:	ldr	w0, [sp, #48]
    42a4:	ror	w0, w0, #22
    42a8:	eor	w1, w1, w0
    42ac:	ldr	w0, [sp, #68]
    42b0:	add	w1, w1, w0
    42b4:	ldr	w2, [sp, #48]
    42b8:	ldr	w0, [sp, #52]
    42bc:	and	w2, w2, w0
    42c0:	ldr	w3, [sp, #48]
    42c4:	ldr	w0, [sp, #52]
    42c8:	orr	w3, w3, w0
    42cc:	ldr	w0, [sp, #56]
    42d0:	and	w0, w3, w0
    42d4:	orr	w0, w2, w0
    42d8:	add	w0, w1, w0
    42dc:	str	w0, [sp, #44]
    42e0:	ldr	w1, [sp, #60]
    42e4:	ldr	w0, [sp, #68]
    42e8:	add	w0, w1, w0
    42ec:	str	w0, [sp, #60]
    42f0:	ldr	w0, [sp, #60]
    42f4:	ror	w1, w0, #6
    42f8:	ldr	w0, [sp, #60]
    42fc:	ror	w0, w0, #11
    4300:	eor	w1, w1, w0
    4304:	ldr	w0, [sp, #60]
    4308:	ror	w0, w0, #25
    430c:	eor	w1, w1, w0
    4310:	ldr	w0, [sp, #40]
    4314:	add	w1, w1, w0
    4318:	ldr	w2, [sp, #64]
    431c:	ldr	w0, [sp, #36]
    4320:	eor	w2, w2, w0
    4324:	ldr	w0, [sp, #60]
    4328:	and	w2, w2, w0
    432c:	ldr	w0, [sp, #36]
    4330:	eor	w0, w2, w0
    4334:	add	w1, w1, w0
    4338:	ldr	x0, [sp, #80]
    433c:	add	x2, x0, #0x4
    4340:	str	x2, [sp, #80]
    4344:	ldr	w0, [x0]
    4348:	add	w1, w1, w0
    434c:	ldr	x0, [sp, #88]
    4350:	add	x2, x0, #0x4
    4354:	str	x2, [sp, #88]
    4358:	ldr	w0, [x0]
    435c:	add	w0, w1, w0
    4360:	str	w0, [sp, #68]
    4364:	ldr	w0, [sp, #44]
    4368:	ror	w1, w0, #2
    436c:	ldr	w0, [sp, #44]
    4370:	ror	w0, w0, #13
    4374:	eor	w1, w1, w0
    4378:	ldr	w0, [sp, #44]
    437c:	ror	w0, w0, #22
    4380:	eor	w1, w1, w0
    4384:	ldr	w0, [sp, #68]
    4388:	add	w1, w1, w0
    438c:	ldr	w2, [sp, #44]
    4390:	ldr	w0, [sp, #48]
    4394:	and	w2, w2, w0
    4398:	ldr	w3, [sp, #44]
    439c:	ldr	w0, [sp, #48]
    43a0:	orr	w3, w3, w0
    43a4:	ldr	w0, [sp, #52]
    43a8:	and	w0, w3, w0
    43ac:	orr	w0, w2, w0
    43b0:	add	w0, w1, w0
    43b4:	str	w0, [sp, #40]
    43b8:	ldr	w1, [sp, #56]
    43bc:	ldr	w0, [sp, #68]
    43c0:	add	w0, w1, w0
    43c4:	str	w0, [sp, #56]
    43c8:	ldr	w0, [sp, #56]
    43cc:	ror	w1, w0, #6
    43d0:	ldr	w0, [sp, #56]
    43d4:	ror	w0, w0, #11
    43d8:	eor	w1, w1, w0
    43dc:	ldr	w0, [sp, #56]
    43e0:	ror	w0, w0, #25
    43e4:	eor	w1, w1, w0
    43e8:	ldr	w0, [sp, #36]
    43ec:	add	w1, w1, w0
    43f0:	ldr	w2, [sp, #60]
    43f4:	ldr	w0, [sp, #64]
    43f8:	eor	w2, w2, w0
    43fc:	ldr	w0, [sp, #56]
    4400:	and	w2, w2, w0
    4404:	ldr	w0, [sp, #64]
    4408:	eor	w0, w2, w0
    440c:	add	w1, w1, w0
    4410:	ldr	x0, [sp, #80]
    4414:	add	x2, x0, #0x4
    4418:	str	x2, [sp, #80]
    441c:	ldr	w0, [x0]
    4420:	add	w1, w1, w0
    4424:	ldr	x0, [sp, #88]
    4428:	ldr	w0, [x0]
    442c:	add	w0, w1, w0
    4430:	str	w0, [sp, #68]
    4434:	ldr	w0, [sp, #40]
    4438:	ror	w1, w0, #2
    443c:	ldr	w0, [sp, #40]
    4440:	ror	w0, w0, #13
    4444:	eor	w1, w1, w0
    4448:	ldr	w0, [sp, #40]
    444c:	ror	w0, w0, #22
    4450:	eor	w1, w1, w0
    4454:	ldr	w0, [sp, #68]
    4458:	add	w1, w1, w0
    445c:	ldr	w2, [sp, #40]
    4460:	ldr	w0, [sp, #44]
    4464:	and	w2, w2, w0
    4468:	ldr	w3, [sp, #40]
    446c:	ldr	w0, [sp, #44]
    4470:	orr	w3, w3, w0
    4474:	ldr	w0, [sp, #48]
    4478:	and	w0, w3, w0
    447c:	orr	w0, w2, w0
    4480:	add	w0, w1, w0
    4484:	str	w0, [sp, #36]
    4488:	ldr	w1, [sp, #52]
    448c:	ldr	w0, [sp, #68]
    4490:	add	w0, w1, w0
    4494:	str	w0, [sp, #52]
    4498:	ldr	w0, [sp, #52]
    449c:	ror	w1, w0, #6
    44a0:	ldr	w0, [sp, #52]
    44a4:	ror	w0, w0, #11
    44a8:	eor	w1, w1, w0
    44ac:	ldr	w0, [sp, #52]
    44b0:	ror	w0, w0, #25
    44b4:	eor	w1, w1, w0
    44b8:	ldr	w0, [sp, #64]
    44bc:	add	w1, w1, w0
    44c0:	ldr	w2, [sp, #56]
    44c4:	ldr	w0, [sp, #60]
    44c8:	eor	w2, w2, w0
    44cc:	ldr	w0, [sp, #52]
    44d0:	and	w2, w2, w0
    44d4:	ldr	w0, [sp, #60]
    44d8:	eor	w0, w2, w0
    44dc:	add	w1, w1, w0
    44e0:	ldr	x0, [sp, #80]
    44e4:	add	x2, x0, #0x4
    44e8:	str	x2, [sp, #80]
    44ec:	ldr	w0, [x0]
    44f0:	add	w1, w1, w0
    44f4:	ldr	w2, [sp, #104]
    44f8:	ldr	w0, [sp, #160]
    44fc:	ror	w3, w0, #17
    4500:	ldr	w0, [sp, #160]
    4504:	ror	w0, w0, #19
    4508:	eor	w3, w3, w0
    450c:	ldr	w0, [sp, #160]
    4510:	lsr	w0, w0, #10
    4514:	eor	w3, w3, w0
    4518:	ldr	w0, [sp, #140]
    451c:	add	w3, w3, w0
    4520:	ldr	w0, [sp, #108]
    4524:	ror	w4, w0, #7
    4528:	ldr	w0, [sp, #108]
    452c:	ror	w0, w0, #18
    4530:	eor	w4, w4, w0
    4534:	ldr	w0, [sp, #108]
    4538:	lsr	w0, w0, #3
    453c:	eor	w0, w4, w0
    4540:	add	w0, w3, w0
    4544:	add	w0, w2, w0
    4548:	str	w0, [sp, #104]
    454c:	ldr	w0, [sp, #104]
    4550:	add	w0, w1, w0
    4554:	str	w0, [sp, #68]
    4558:	ldr	w0, [sp, #36]
    455c:	ror	w1, w0, #2
    4560:	ldr	w0, [sp, #36]
    4564:	ror	w0, w0, #13
    4568:	eor	w1, w1, w0
    456c:	ldr	w0, [sp, #36]
    4570:	ror	w0, w0, #22
    4574:	eor	w1, w1, w0
    4578:	ldr	w0, [sp, #68]
    457c:	add	w1, w1, w0
    4580:	ldr	w2, [sp, #36]
    4584:	ldr	w0, [sp, #40]
    4588:	and	w2, w2, w0
    458c:	ldr	w3, [sp, #36]
    4590:	ldr	w0, [sp, #40]
    4594:	orr	w3, w3, w0
    4598:	ldr	w0, [sp, #44]
    459c:	and	w0, w3, w0
    45a0:	orr	w0, w2, w0
    45a4:	add	w0, w1, w0
    45a8:	str	w0, [sp, #64]
    45ac:	ldr	w1, [sp, #48]
    45b0:	ldr	w0, [sp, #68]
    45b4:	add	w0, w1, w0
    45b8:	str	w0, [sp, #48]
    45bc:	ldr	w0, [sp, #48]
    45c0:	ror	w1, w0, #6
    45c4:	ldr	w0, [sp, #48]
    45c8:	ror	w0, w0, #11
    45cc:	eor	w1, w1, w0
    45d0:	ldr	w0, [sp, #48]
    45d4:	ror	w0, w0, #25
    45d8:	eor	w1, w1, w0
    45dc:	ldr	w0, [sp, #60]
    45e0:	add	w1, w1, w0
    45e4:	ldr	w2, [sp, #52]
    45e8:	ldr	w0, [sp, #56]
    45ec:	eor	w2, w2, w0
    45f0:	ldr	w0, [sp, #48]
    45f4:	and	w2, w2, w0
    45f8:	ldr	w0, [sp, #56]
    45fc:	eor	w0, w2, w0
    4600:	add	w1, w1, w0
    4604:	ldr	x0, [sp, #80]
    4608:	add	x2, x0, #0x4
    460c:	str	x2, [sp, #80]
    4610:	ldr	w0, [x0]
    4614:	add	w1, w1, w0
    4618:	ldr	w2, [sp, #108]
    461c:	ldr	w0, [sp, #164]
    4620:	ror	w3, w0, #17
    4624:	ldr	w0, [sp, #164]
    4628:	ror	w0, w0, #19
    462c:	eor	w3, w3, w0
    4630:	ldr	w0, [sp, #164]
    4634:	lsr	w0, w0, #10
    4638:	eor	w3, w3, w0
    463c:	ldr	w0, [sp, #144]
    4640:	add	w3, w3, w0
    4644:	ldr	w0, [sp, #112]
    4648:	ror	w4, w0, #7
    464c:	ldr	w0, [sp, #112]
    4650:	ror	w0, w0, #18
    4654:	eor	w4, w4, w0
    4658:	ldr	w0, [sp, #112]
    465c:	lsr	w0, w0, #3
    4660:	eor	w0, w4, w0
    4664:	add	w0, w3, w0
    4668:	add	w0, w2, w0
    466c:	str	w0, [sp, #108]
    4670:	ldr	w0, [sp, #108]
    4674:	add	w0, w1, w0
    4678:	str	w0, [sp, #68]
    467c:	ldr	w0, [sp, #64]
    4680:	ror	w1, w0, #2
    4684:	ldr	w0, [sp, #64]
    4688:	ror	w0, w0, #13
    468c:	eor	w1, w1, w0
    4690:	ldr	w0, [sp, #64]
    4694:	ror	w0, w0, #22
    4698:	eor	w1, w1, w0
    469c:	ldr	w0, [sp, #68]
    46a0:	add	w1, w1, w0
    46a4:	ldr	w2, [sp, #64]
    46a8:	ldr	w0, [sp, #36]
    46ac:	and	w2, w2, w0
    46b0:	ldr	w3, [sp, #64]
    46b4:	ldr	w0, [sp, #36]
    46b8:	orr	w3, w3, w0
    46bc:	ldr	w0, [sp, #40]
    46c0:	and	w0, w3, w0
    46c4:	orr	w0, w2, w0
    46c8:	add	w0, w1, w0
    46cc:	str	w0, [sp, #60]
    46d0:	ldr	w1, [sp, #44]
    46d4:	ldr	w0, [sp, #68]
    46d8:	add	w0, w1, w0
    46dc:	str	w0, [sp, #44]
    46e0:	ldr	w0, [sp, #44]
    46e4:	ror	w1, w0, #6
    46e8:	ldr	w0, [sp, #44]
    46ec:	ror	w0, w0, #11
    46f0:	eor	w1, w1, w0
    46f4:	ldr	w0, [sp, #44]
    46f8:	ror	w0, w0, #25
    46fc:	eor	w1, w1, w0
    4700:	ldr	w0, [sp, #56]
    4704:	add	w1, w1, w0
    4708:	ldr	w2, [sp, #48]
    470c:	ldr	w0, [sp, #52]
    4710:	eor	w2, w2, w0
    4714:	ldr	w0, [sp, #44]
    4718:	and	w2, w2, w0
    471c:	ldr	w0, [sp, #52]
    4720:	eor	w0, w2, w0
    4724:	add	w1, w1, w0
    4728:	ldr	x0, [sp, #80]
    472c:	add	x2, x0, #0x4
    4730:	str	x2, [sp, #80]
    4734:	ldr	w0, [x0]
    4738:	add	w1, w1, w0
    473c:	ldr	w2, [sp, #112]
    4740:	ldr	w0, [sp, #104]
    4744:	ror	w3, w0, #17
    4748:	ldr	w0, [sp, #104]
    474c:	ror	w0, w0, #19
    4750:	eor	w3, w3, w0
    4754:	ldr	w0, [sp, #104]
    4758:	lsr	w0, w0, #10
    475c:	eor	w3, w3, w0
    4760:	ldr	w0, [sp, #148]
    4764:	add	w3, w3, w0
    4768:	ldr	w0, [sp, #116]
    476c:	ror	w4, w0, #7
    4770:	ldr	w0, [sp, #116]
    4774:	ror	w0, w0, #18
    4778:	eor	w4, w4, w0
    477c:	ldr	w0, [sp, #116]
    4780:	lsr	w0, w0, #3
    4784:	eor	w0, w4, w0
    4788:	add	w0, w3, w0
    478c:	add	w0, w2, w0
    4790:	str	w0, [sp, #112]
    4794:	ldr	w0, [sp, #112]
    4798:	add	w0, w1, w0
    479c:	str	w0, [sp, #68]
    47a0:	ldr	w0, [sp, #60]
    47a4:	ror	w1, w0, #2
    47a8:	ldr	w0, [sp, #60]
    47ac:	ror	w0, w0, #13
    47b0:	eor	w1, w1, w0
    47b4:	ldr	w0, [sp, #60]
    47b8:	ror	w0, w0, #22
    47bc:	eor	w1, w1, w0
    47c0:	ldr	w0, [sp, #68]
    47c4:	add	w1, w1, w0
    47c8:	ldr	w2, [sp, #60]
    47cc:	ldr	w0, [sp, #64]
    47d0:	and	w2, w2, w0
    47d4:	ldr	w3, [sp, #60]
    47d8:	ldr	w0, [sp, #64]
    47dc:	orr	w3, w3, w0
    47e0:	ldr	w0, [sp, #36]
    47e4:	and	w0, w3, w0
    47e8:	orr	w0, w2, w0
    47ec:	add	w0, w1, w0
    47f0:	str	w0, [sp, #56]
    47f4:	ldr	w1, [sp, #40]
    47f8:	ldr	w0, [sp, #68]
    47fc:	add	w0, w1, w0
    4800:	str	w0, [sp, #40]
    4804:	ldr	w0, [sp, #40]
    4808:	ror	w1, w0, #6
    480c:	ldr	w0, [sp, #40]
    4810:	ror	w0, w0, #11
    4814:	eor	w1, w1, w0
    4818:	ldr	w0, [sp, #40]
    481c:	ror	w0, w0, #25
    4820:	eor	w1, w1, w0
    4824:	ldr	w0, [sp, #52]
    4828:	add	w1, w1, w0
    482c:	ldr	w2, [sp, #44]
    4830:	ldr	w0, [sp, #48]
    4834:	eor	w2, w2, w0
    4838:	ldr	w0, [sp, #40]
    483c:	and	w2, w2, w0
    4840:	ldr	w0, [sp, #48]
    4844:	eor	w0, w2, w0
    4848:	add	w1, w1, w0
    484c:	ldr	x0, [sp, #80]
    4850:	add	x2, x0, #0x4
    4854:	str	x2, [sp, #80]
    4858:	ldr	w0, [x0]
    485c:	add	w1, w1, w0
    4860:	ldr	w2, [sp, #116]
    4864:	ldr	w0, [sp, #108]
    4868:	ror	w3, w0, #17
    486c:	ldr	w0, [sp, #108]
    4870:	ror	w0, w0, #19
    4874:	eor	w3, w3, w0
    4878:	ldr	w0, [sp, #108]
    487c:	lsr	w0, w0, #10
    4880:	eor	w3, w3, w0
    4884:	ldr	w0, [sp, #152]
    4888:	add	w3, w3, w0
    488c:	ldr	w0, [sp, #120]
    4890:	ror	w4, w0, #7
    4894:	ldr	w0, [sp, #120]
    4898:	ror	w0, w0, #18
    489c:	eor	w4, w4, w0
    48a0:	ldr	w0, [sp, #120]
    48a4:	lsr	w0, w0, #3
    48a8:	eor	w0, w4, w0
    48ac:	add	w0, w3, w0
    48b0:	add	w0, w2, w0
    48b4:	str	w0, [sp, #116]
    48b8:	ldr	w0, [sp, #116]
    48bc:	add	w0, w1, w0
    48c0:	str	w0, [sp, #68]
    48c4:	ldr	w0, [sp, #56]
    48c8:	ror	w1, w0, #2
    48cc:	ldr	w0, [sp, #56]
    48d0:	ror	w0, w0, #13
    48d4:	eor	w1, w1, w0
    48d8:	ldr	w0, [sp, #56]
    48dc:	ror	w0, w0, #22
    48e0:	eor	w1, w1, w0
    48e4:	ldr	w0, [sp, #68]
    48e8:	add	w1, w1, w0
    48ec:	ldr	w2, [sp, #56]
    48f0:	ldr	w0, [sp, #60]
    48f4:	and	w2, w2, w0
    48f8:	ldr	w3, [sp, #56]
    48fc:	ldr	w0, [sp, #60]
    4900:	orr	w3, w3, w0
    4904:	ldr	w0, [sp, #64]
    4908:	and	w0, w3, w0
    490c:	orr	w0, w2, w0
    4910:	add	w0, w1, w0
    4914:	str	w0, [sp, #52]
    4918:	ldr	w1, [sp, #36]
    491c:	ldr	w0, [sp, #68]
    4920:	add	w0, w1, w0
    4924:	str	w0, [sp, #36]
    4928:	ldr	w0, [sp, #36]
    492c:	ror	w1, w0, #6
    4930:	ldr	w0, [sp, #36]
    4934:	ror	w0, w0, #11
    4938:	eor	w1, w1, w0
    493c:	ldr	w0, [sp, #36]
    4940:	ror	w0, w0, #25
    4944:	eor	w1, w1, w0
    4948:	ldr	w0, [sp, #48]
    494c:	add	w1, w1, w0
    4950:	ldr	w2, [sp, #40]
    4954:	ldr	w0, [sp, #44]
    4958:	eor	w2, w2, w0
    495c:	ldr	w0, [sp, #36]
    4960:	and	w2, w2, w0
    4964:	ldr	w0, [sp, #44]
    4968:	eor	w0, w2, w0
    496c:	add	w1, w1, w0
    4970:	ldr	x0, [sp, #80]
    4974:	add	x2, x0, #0x4
    4978:	str	x2, [sp, #80]
    497c:	ldr	w0, [x0]
    4980:	add	w1, w1, w0
    4984:	ldr	w2, [sp, #120]
    4988:	ldr	w0, [sp, #112]
    498c:	ror	w3, w0, #17
    4990:	ldr	w0, [sp, #112]
    4994:	ror	w0, w0, #19
    4998:	eor	w3, w3, w0
    499c:	ldr	w0, [sp, #112]
    49a0:	lsr	w0, w0, #10
    49a4:	eor	w3, w3, w0
    49a8:	ldr	w0, [sp, #156]
    49ac:	add	w3, w3, w0
    49b0:	ldr	w0, [sp, #124]
    49b4:	ror	w4, w0, #7
    49b8:	ldr	w0, [sp, #124]
    49bc:	ror	w0, w0, #18
    49c0:	eor	w4, w4, w0
    49c4:	ldr	w0, [sp, #124]
    49c8:	lsr	w0, w0, #3
    49cc:	eor	w0, w4, w0
    49d0:	add	w0, w3, w0
    49d4:	add	w0, w2, w0
    49d8:	str	w0, [sp, #120]
    49dc:	ldr	w0, [sp, #120]
    49e0:	add	w0, w1, w0
    49e4:	str	w0, [sp, #68]
    49e8:	ldr	w0, [sp, #52]
    49ec:	ror	w1, w0, #2
    49f0:	ldr	w0, [sp, #52]
    49f4:	ror	w0, w0, #13
    49f8:	eor	w1, w1, w0
    49fc:	ldr	w0, [sp, #52]
    4a00:	ror	w0, w0, #22
    4a04:	eor	w1, w1, w0
    4a08:	ldr	w0, [sp, #68]
    4a0c:	add	w1, w1, w0
    4a10:	ldr	w2, [sp, #52]
    4a14:	ldr	w0, [sp, #56]
    4a18:	and	w2, w2, w0
    4a1c:	ldr	w3, [sp, #52]
    4a20:	ldr	w0, [sp, #56]
    4a24:	orr	w3, w3, w0
    4a28:	ldr	w0, [sp, #60]
    4a2c:	and	w0, w3, w0
    4a30:	orr	w0, w2, w0
    4a34:	add	w0, w1, w0
    4a38:	str	w0, [sp, #48]
    4a3c:	ldr	w1, [sp, #64]
    4a40:	ldr	w0, [sp, #68]
    4a44:	add	w0, w1, w0
    4a48:	str	w0, [sp, #64]
    4a4c:	ldr	w0, [sp, #64]
    4a50:	ror	w1, w0, #6
    4a54:	ldr	w0, [sp, #64]
    4a58:	ror	w0, w0, #11
    4a5c:	eor	w1, w1, w0
    4a60:	ldr	w0, [sp, #64]
    4a64:	ror	w0, w0, #25
    4a68:	eor	w1, w1, w0
    4a6c:	ldr	w0, [sp, #44]
    4a70:	add	w1, w1, w0
    4a74:	ldr	w2, [sp, #36]
    4a78:	ldr	w0, [sp, #40]
    4a7c:	eor	w2, w2, w0
    4a80:	ldr	w0, [sp, #64]
    4a84:	and	w2, w2, w0
    4a88:	ldr	w0, [sp, #40]
    4a8c:	eor	w0, w2, w0
    4a90:	add	w1, w1, w0
    4a94:	ldr	x0, [sp, #80]
    4a98:	add	x2, x0, #0x4
    4a9c:	str	x2, [sp, #80]
    4aa0:	ldr	w0, [x0]
    4aa4:	add	w1, w1, w0
    4aa8:	ldr	w2, [sp, #124]
    4aac:	ldr	w0, [sp, #116]
    4ab0:	ror	w3, w0, #17
    4ab4:	ldr	w0, [sp, #116]
    4ab8:	ror	w0, w0, #19
    4abc:	eor	w3, w3, w0
    4ac0:	ldr	w0, [sp, #116]
    4ac4:	lsr	w0, w0, #10
    4ac8:	eor	w3, w3, w0
    4acc:	ldr	w0, [sp, #160]
    4ad0:	add	w3, w3, w0
    4ad4:	ldr	w0, [sp, #128]
    4ad8:	ror	w4, w0, #7
    4adc:	ldr	w0, [sp, #128]
    4ae0:	ror	w0, w0, #18
    4ae4:	eor	w4, w4, w0
    4ae8:	ldr	w0, [sp, #128]
    4aec:	lsr	w0, w0, #3
    4af0:	eor	w0, w4, w0
    4af4:	add	w0, w3, w0
    4af8:	add	w0, w2, w0
    4afc:	str	w0, [sp, #124]
    4b00:	ldr	w0, [sp, #124]
    4b04:	add	w0, w1, w0
    4b08:	str	w0, [sp, #68]
    4b0c:	ldr	w0, [sp, #48]
    4b10:	ror	w1, w0, #2
    4b14:	ldr	w0, [sp, #48]
    4b18:	ror	w0, w0, #13
    4b1c:	eor	w1, w1, w0
    4b20:	ldr	w0, [sp, #48]
    4b24:	ror	w0, w0, #22
    4b28:	eor	w1, w1, w0
    4b2c:	ldr	w0, [sp, #68]
    4b30:	add	w1, w1, w0
    4b34:	ldr	w2, [sp, #48]
    4b38:	ldr	w0, [sp, #52]
    4b3c:	and	w2, w2, w0
    4b40:	ldr	w3, [sp, #48]
    4b44:	ldr	w0, [sp, #52]
    4b48:	orr	w3, w3, w0
    4b4c:	ldr	w0, [sp, #56]
    4b50:	and	w0, w3, w0
    4b54:	orr	w0, w2, w0
    4b58:	add	w0, w1, w0
    4b5c:	str	w0, [sp, #44]
    4b60:	ldr	w1, [sp, #60]
    4b64:	ldr	w0, [sp, #68]
    4b68:	add	w0, w1, w0
    4b6c:	str	w0, [sp, #60]
    4b70:	ldr	w0, [sp, #60]
    4b74:	ror	w1, w0, #6
    4b78:	ldr	w0, [sp, #60]
    4b7c:	ror	w0, w0, #11
    4b80:	eor	w1, w1, w0
    4b84:	ldr	w0, [sp, #60]
    4b88:	ror	w0, w0, #25
    4b8c:	eor	w1, w1, w0
    4b90:	ldr	w0, [sp, #40]
    4b94:	add	w1, w1, w0
    4b98:	ldr	w2, [sp, #64]
    4b9c:	ldr	w0, [sp, #36]
    4ba0:	eor	w2, w2, w0
    4ba4:	ldr	w0, [sp, #60]
    4ba8:	and	w2, w2, w0
    4bac:	ldr	w0, [sp, #36]
    4bb0:	eor	w0, w2, w0
    4bb4:	add	w1, w1, w0
    4bb8:	ldr	x0, [sp, #80]
    4bbc:	add	x2, x0, #0x4
    4bc0:	str	x2, [sp, #80]
    4bc4:	ldr	w0, [x0]
    4bc8:	add	w1, w1, w0
    4bcc:	ldr	w2, [sp, #128]
    4bd0:	ldr	w0, [sp, #120]
    4bd4:	ror	w3, w0, #17
    4bd8:	ldr	w0, [sp, #120]
    4bdc:	ror	w0, w0, #19
    4be0:	eor	w3, w3, w0
    4be4:	ldr	w0, [sp, #120]
    4be8:	lsr	w0, w0, #10
    4bec:	eor	w3, w3, w0
    4bf0:	ldr	w0, [sp, #164]
    4bf4:	add	w3, w3, w0
    4bf8:	ldr	w0, [sp, #132]
    4bfc:	ror	w4, w0, #7
    4c00:	ldr	w0, [sp, #132]
    4c04:	ror	w0, w0, #18
    4c08:	eor	w4, w4, w0
    4c0c:	ldr	w0, [sp, #132]
    4c10:	lsr	w0, w0, #3
    4c14:	eor	w0, w4, w0
    4c18:	add	w0, w3, w0
    4c1c:	add	w0, w2, w0
    4c20:	str	w0, [sp, #128]
    4c24:	ldr	w0, [sp, #128]
    4c28:	add	w0, w1, w0
    4c2c:	str	w0, [sp, #68]
    4c30:	ldr	w0, [sp, #44]
    4c34:	ror	w1, w0, #2
    4c38:	ldr	w0, [sp, #44]
    4c3c:	ror	w0, w0, #13
    4c40:	eor	w1, w1, w0
    4c44:	ldr	w0, [sp, #44]
    4c48:	ror	w0, w0, #22
    4c4c:	eor	w1, w1, w0
    4c50:	ldr	w0, [sp, #68]
    4c54:	add	w1, w1, w0
    4c58:	ldr	w2, [sp, #44]
    4c5c:	ldr	w0, [sp, #48]
    4c60:	and	w2, w2, w0
    4c64:	ldr	w3, [sp, #44]
    4c68:	ldr	w0, [sp, #48]
    4c6c:	orr	w3, w3, w0
    4c70:	ldr	w0, [sp, #52]
    4c74:	and	w0, w3, w0
    4c78:	orr	w0, w2, w0
    4c7c:	add	w0, w1, w0
    4c80:	str	w0, [sp, #40]
    4c84:	ldr	w1, [sp, #56]
    4c88:	ldr	w0, [sp, #68]
    4c8c:	add	w0, w1, w0
    4c90:	str	w0, [sp, #56]
    4c94:	ldr	w0, [sp, #56]
    4c98:	ror	w1, w0, #6
    4c9c:	ldr	w0, [sp, #56]
    4ca0:	ror	w0, w0, #11
    4ca4:	eor	w1, w1, w0
    4ca8:	ldr	w0, [sp, #56]
    4cac:	ror	w0, w0, #25
    4cb0:	eor	w1, w1, w0
    4cb4:	ldr	w0, [sp, #36]
    4cb8:	add	w1, w1, w0
    4cbc:	ldr	w2, [sp, #60]
    4cc0:	ldr	w0, [sp, #64]
    4cc4:	eor	w2, w2, w0
    4cc8:	ldr	w0, [sp, #56]
    4ccc:	and	w2, w2, w0
    4cd0:	ldr	w0, [sp, #64]
    4cd4:	eor	w0, w2, w0
    4cd8:	add	w1, w1, w0
    4cdc:	ldr	x0, [sp, #80]
    4ce0:	add	x2, x0, #0x4
    4ce4:	str	x2, [sp, #80]
    4ce8:	ldr	w0, [x0]
    4cec:	add	w1, w1, w0
    4cf0:	ldr	w2, [sp, #132]
    4cf4:	ldr	w0, [sp, #124]
    4cf8:	ror	w3, w0, #17
    4cfc:	ldr	w0, [sp, #124]
    4d00:	ror	w0, w0, #19
    4d04:	eor	w3, w3, w0
    4d08:	ldr	w0, [sp, #124]
    4d0c:	lsr	w0, w0, #10
    4d10:	eor	w3, w3, w0
    4d14:	ldr	w0, [sp, #104]
    4d18:	add	w3, w3, w0
    4d1c:	ldr	w0, [sp, #136]
    4d20:	ror	w4, w0, #7
    4d24:	ldr	w0, [sp, #136]
    4d28:	ror	w0, w0, #18
    4d2c:	eor	w4, w4, w0
    4d30:	ldr	w0, [sp, #136]
    4d34:	lsr	w0, w0, #3
    4d38:	eor	w0, w4, w0
    4d3c:	add	w0, w3, w0
    4d40:	add	w0, w2, w0
    4d44:	str	w0, [sp, #132]
    4d48:	ldr	w0, [sp, #132]
    4d4c:	add	w0, w1, w0
    4d50:	str	w0, [sp, #68]
    4d54:	ldr	w0, [sp, #40]
    4d58:	ror	w1, w0, #2
    4d5c:	ldr	w0, [sp, #40]
    4d60:	ror	w0, w0, #13
    4d64:	eor	w1, w1, w0
    4d68:	ldr	w0, [sp, #40]
    4d6c:	ror	w0, w0, #22
    4d70:	eor	w1, w1, w0
    4d74:	ldr	w0, [sp, #68]
    4d78:	add	w1, w1, w0
    4d7c:	ldr	w2, [sp, #40]
    4d80:	ldr	w0, [sp, #44]
    4d84:	and	w2, w2, w0
    4d88:	ldr	w3, [sp, #40]
    4d8c:	ldr	w0, [sp, #44]
    4d90:	orr	w3, w3, w0
    4d94:	ldr	w0, [sp, #48]
    4d98:	and	w0, w3, w0
    4d9c:	orr	w0, w2, w0
    4da0:	add	w0, w1, w0
    4da4:	str	w0, [sp, #36]
    4da8:	ldr	w1, [sp, #52]
    4dac:	ldr	w0, [sp, #68]
    4db0:	add	w0, w1, w0
    4db4:	str	w0, [sp, #52]
    4db8:	ldr	w0, [sp, #52]
    4dbc:	ror	w1, w0, #6
    4dc0:	ldr	w0, [sp, #52]
    4dc4:	ror	w0, w0, #11
    4dc8:	eor	w1, w1, w0
    4dcc:	ldr	w0, [sp, #52]
    4dd0:	ror	w0, w0, #25
    4dd4:	eor	w1, w1, w0
    4dd8:	ldr	w0, [sp, #64]
    4ddc:	add	w1, w1, w0
    4de0:	ldr	w2, [sp, #56]
    4de4:	ldr	w0, [sp, #60]
    4de8:	eor	w2, w2, w0
    4dec:	ldr	w0, [sp, #52]
    4df0:	and	w2, w2, w0
    4df4:	ldr	w0, [sp, #60]
    4df8:	eor	w0, w2, w0
    4dfc:	add	w1, w1, w0
    4e00:	ldr	x0, [sp, #80]
    4e04:	add	x2, x0, #0x4
    4e08:	str	x2, [sp, #80]
    4e0c:	ldr	w0, [x0]
    4e10:	add	w1, w1, w0
    4e14:	ldr	w2, [sp, #136]
    4e18:	ldr	w0, [sp, #128]
    4e1c:	ror	w3, w0, #17
    4e20:	ldr	w0, [sp, #128]
    4e24:	ror	w0, w0, #19
    4e28:	eor	w3, w3, w0
    4e2c:	ldr	w0, [sp, #128]
    4e30:	lsr	w0, w0, #10
    4e34:	eor	w3, w3, w0
    4e38:	ldr	w0, [sp, #108]
    4e3c:	add	w3, w3, w0
    4e40:	ldr	w0, [sp, #140]
    4e44:	ror	w4, w0, #7
    4e48:	ldr	w0, [sp, #140]
    4e4c:	ror	w0, w0, #18
    4e50:	eor	w4, w4, w0
    4e54:	ldr	w0, [sp, #140]
    4e58:	lsr	w0, w0, #3
    4e5c:	eor	w0, w4, w0
    4e60:	add	w0, w3, w0
    4e64:	add	w0, w2, w0
    4e68:	str	w0, [sp, #136]
    4e6c:	ldr	w0, [sp, #136]
    4e70:	add	w0, w1, w0
    4e74:	str	w0, [sp, #68]
    4e78:	ldr	w0, [sp, #36]
    4e7c:	ror	w1, w0, #2
    4e80:	ldr	w0, [sp, #36]
    4e84:	ror	w0, w0, #13
    4e88:	eor	w1, w1, w0
    4e8c:	ldr	w0, [sp, #36]
    4e90:	ror	w0, w0, #22
    4e94:	eor	w1, w1, w0
    4e98:	ldr	w0, [sp, #68]
    4e9c:	add	w1, w1, w0
    4ea0:	ldr	w2, [sp, #36]
    4ea4:	ldr	w0, [sp, #40]
    4ea8:	and	w2, w2, w0
    4eac:	ldr	w3, [sp, #36]
    4eb0:	ldr	w0, [sp, #40]
    4eb4:	orr	w3, w3, w0
    4eb8:	ldr	w0, [sp, #44]
    4ebc:	and	w0, w3, w0
    4ec0:	orr	w0, w2, w0
    4ec4:	add	w0, w1, w0
    4ec8:	str	w0, [sp, #64]
    4ecc:	ldr	w1, [sp, #48]
    4ed0:	ldr	w0, [sp, #68]
    4ed4:	add	w0, w1, w0
    4ed8:	str	w0, [sp, #48]
    4edc:	ldr	w0, [sp, #48]
    4ee0:	ror	w1, w0, #6
    4ee4:	ldr	w0, [sp, #48]
    4ee8:	ror	w0, w0, #11
    4eec:	eor	w1, w1, w0
    4ef0:	ldr	w0, [sp, #48]
    4ef4:	ror	w0, w0, #25
    4ef8:	eor	w1, w1, w0
    4efc:	ldr	w0, [sp, #60]
    4f00:	add	w1, w1, w0
    4f04:	ldr	w2, [sp, #52]
    4f08:	ldr	w0, [sp, #56]
    4f0c:	eor	w2, w2, w0
    4f10:	ldr	w0, [sp, #48]
    4f14:	and	w2, w2, w0
    4f18:	ldr	w0, [sp, #56]
    4f1c:	eor	w0, w2, w0
    4f20:	add	w1, w1, w0
    4f24:	ldr	x0, [sp, #80]
    4f28:	add	x2, x0, #0x4
    4f2c:	str	x2, [sp, #80]
    4f30:	ldr	w0, [x0]
    4f34:	add	w1, w1, w0
    4f38:	ldr	w2, [sp, #140]
    4f3c:	ldr	w0, [sp, #132]
    4f40:	ror	w3, w0, #17
    4f44:	ldr	w0, [sp, #132]
    4f48:	ror	w0, w0, #19
    4f4c:	eor	w3, w3, w0
    4f50:	ldr	w0, [sp, #132]
    4f54:	lsr	w0, w0, #10
    4f58:	eor	w3, w3, w0
    4f5c:	ldr	w0, [sp, #112]
    4f60:	add	w3, w3, w0
    4f64:	ldr	w0, [sp, #144]
    4f68:	ror	w4, w0, #7
    4f6c:	ldr	w0, [sp, #144]
    4f70:	ror	w0, w0, #18
    4f74:	eor	w4, w4, w0
    4f78:	ldr	w0, [sp, #144]
    4f7c:	lsr	w0, w0, #3
    4f80:	eor	w0, w4, w0
    4f84:	add	w0, w3, w0
    4f88:	add	w0, w2, w0
    4f8c:	str	w0, [sp, #140]
    4f90:	ldr	w0, [sp, #140]
    4f94:	add	w0, w1, w0
    4f98:	str	w0, [sp, #68]
    4f9c:	ldr	w0, [sp, #64]
    4fa0:	ror	w1, w0, #2
    4fa4:	ldr	w0, [sp, #64]
    4fa8:	ror	w0, w0, #13
    4fac:	eor	w1, w1, w0
    4fb0:	ldr	w0, [sp, #64]
    4fb4:	ror	w0, w0, #22
    4fb8:	eor	w1, w1, w0
    4fbc:	ldr	w0, [sp, #68]
    4fc0:	add	w1, w1, w0
    4fc4:	ldr	w2, [sp, #64]
    4fc8:	ldr	w0, [sp, #36]
    4fcc:	and	w2, w2, w0
    4fd0:	ldr	w3, [sp, #64]
    4fd4:	ldr	w0, [sp, #36]
    4fd8:	orr	w3, w3, w0
    4fdc:	ldr	w0, [sp, #40]
    4fe0:	and	w0, w3, w0
    4fe4:	orr	w0, w2, w0
    4fe8:	add	w0, w1, w0
    4fec:	str	w0, [sp, #60]
    4ff0:	ldr	w1, [sp, #44]
    4ff4:	ldr	w0, [sp, #68]
    4ff8:	add	w0, w1, w0
    4ffc:	str	w0, [sp, #44]
    5000:	ldr	w0, [sp, #44]
    5004:	ror	w1, w0, #6
    5008:	ldr	w0, [sp, #44]
    500c:	ror	w0, w0, #11
    5010:	eor	w1, w1, w0
    5014:	ldr	w0, [sp, #44]
    5018:	ror	w0, w0, #25
    501c:	eor	w1, w1, w0
    5020:	ldr	w0, [sp, #56]
    5024:	add	w1, w1, w0
    5028:	ldr	w2, [sp, #48]
    502c:	ldr	w0, [sp, #52]
    5030:	eor	w2, w2, w0
    5034:	ldr	w0, [sp, #44]
    5038:	and	w2, w2, w0
    503c:	ldr	w0, [sp, #52]
    5040:	eor	w0, w2, w0
    5044:	add	w1, w1, w0
    5048:	ldr	x0, [sp, #80]
    504c:	add	x2, x0, #0x4
    5050:	str	x2, [sp, #80]
    5054:	ldr	w0, [x0]
    5058:	add	w1, w1, w0
    505c:	ldr	w2, [sp, #144]
    5060:	ldr	w0, [sp, #136]
    5064:	ror	w3, w0, #17
    5068:	ldr	w0, [sp, #136]
    506c:	ror	w0, w0, #19
    5070:	eor	w3, w3, w0
    5074:	ldr	w0, [sp, #136]
    5078:	lsr	w0, w0, #10
    507c:	eor	w3, w3, w0
    5080:	ldr	w0, [sp, #116]
    5084:	add	w3, w3, w0
    5088:	ldr	w0, [sp, #148]
    508c:	ror	w4, w0, #7
    5090:	ldr	w0, [sp, #148]
    5094:	ror	w0, w0, #18
    5098:	eor	w4, w4, w0
    509c:	ldr	w0, [sp, #148]
    50a0:	lsr	w0, w0, #3
    50a4:	eor	w0, w4, w0
    50a8:	add	w0, w3, w0
    50ac:	add	w0, w2, w0
    50b0:	str	w0, [sp, #144]
    50b4:	ldr	w0, [sp, #144]
    50b8:	add	w0, w1, w0
    50bc:	str	w0, [sp, #68]
    50c0:	ldr	w0, [sp, #60]
    50c4:	ror	w1, w0, #2
    50c8:	ldr	w0, [sp, #60]
    50cc:	ror	w0, w0, #13
    50d0:	eor	w1, w1, w0
    50d4:	ldr	w0, [sp, #60]
    50d8:	ror	w0, w0, #22
    50dc:	eor	w1, w1, w0
    50e0:	ldr	w0, [sp, #68]
    50e4:	add	w1, w1, w0
    50e8:	ldr	w2, [sp, #60]
    50ec:	ldr	w0, [sp, #64]
    50f0:	and	w2, w2, w0
    50f4:	ldr	w3, [sp, #60]
    50f8:	ldr	w0, [sp, #64]
    50fc:	orr	w3, w3, w0
    5100:	ldr	w0, [sp, #36]
    5104:	and	w0, w3, w0
    5108:	orr	w0, w2, w0
    510c:	add	w0, w1, w0
    5110:	str	w0, [sp, #56]
    5114:	ldr	w1, [sp, #40]
    5118:	ldr	w0, [sp, #68]
    511c:	add	w0, w1, w0
    5120:	str	w0, [sp, #40]
    5124:	ldr	w0, [sp, #40]
    5128:	ror	w1, w0, #6
    512c:	ldr	w0, [sp, #40]
    5130:	ror	w0, w0, #11
    5134:	eor	w1, w1, w0
    5138:	ldr	w0, [sp, #40]
    513c:	ror	w0, w0, #25
    5140:	eor	w1, w1, w0
    5144:	ldr	w0, [sp, #52]
    5148:	add	w1, w1, w0
    514c:	ldr	w2, [sp, #44]
    5150:	ldr	w0, [sp, #48]
    5154:	eor	w2, w2, w0
    5158:	ldr	w0, [sp, #40]
    515c:	and	w2, w2, w0
    5160:	ldr	w0, [sp, #48]
    5164:	eor	w0, w2, w0
    5168:	add	w1, w1, w0
    516c:	ldr	x0, [sp, #80]
    5170:	add	x2, x0, #0x4
    5174:	str	x2, [sp, #80]
    5178:	ldr	w0, [x0]
    517c:	add	w1, w1, w0
    5180:	ldr	w2, [sp, #148]
    5184:	ldr	w0, [sp, #140]
    5188:	ror	w3, w0, #17
    518c:	ldr	w0, [sp, #140]
    5190:	ror	w0, w0, #19
    5194:	eor	w3, w3, w0
    5198:	ldr	w0, [sp, #140]
    519c:	lsr	w0, w0, #10
    51a0:	eor	w3, w3, w0
    51a4:	ldr	w0, [sp, #120]
    51a8:	add	w3, w3, w0
    51ac:	ldr	w0, [sp, #152]
    51b0:	ror	w4, w0, #7
    51b4:	ldr	w0, [sp, #152]
    51b8:	ror	w0, w0, #18
    51bc:	eor	w4, w4, w0
    51c0:	ldr	w0, [sp, #152]
    51c4:	lsr	w0, w0, #3
    51c8:	eor	w0, w4, w0
    51cc:	add	w0, w3, w0
    51d0:	add	w0, w2, w0
    51d4:	str	w0, [sp, #148]
    51d8:	ldr	w0, [sp, #148]
    51dc:	add	w0, w1, w0
    51e0:	str	w0, [sp, #68]
    51e4:	ldr	w0, [sp, #56]
    51e8:	ror	w1, w0, #2
    51ec:	ldr	w0, [sp, #56]
    51f0:	ror	w0, w0, #13
    51f4:	eor	w1, w1, w0
    51f8:	ldr	w0, [sp, #56]
    51fc:	ror	w0, w0, #22
    5200:	eor	w1, w1, w0
    5204:	ldr	w0, [sp, #68]
    5208:	add	w1, w1, w0
    520c:	ldr	w2, [sp, #56]
    5210:	ldr	w0, [sp, #60]
    5214:	and	w2, w2, w0
    5218:	ldr	w3, [sp, #56]
    521c:	ldr	w0, [sp, #60]
    5220:	orr	w3, w3, w0
    5224:	ldr	w0, [sp, #64]
    5228:	and	w0, w3, w0
    522c:	orr	w0, w2, w0
    5230:	add	w0, w1, w0
    5234:	str	w0, [sp, #52]
    5238:	ldr	w1, [sp, #36]
    523c:	ldr	w0, [sp, #68]
    5240:	add	w0, w1, w0
    5244:	str	w0, [sp, #36]
    5248:	ldr	w0, [sp, #36]
    524c:	ror	w1, w0, #6
    5250:	ldr	w0, [sp, #36]
    5254:	ror	w0, w0, #11
    5258:	eor	w1, w1, w0
    525c:	ldr	w0, [sp, #36]
    5260:	ror	w0, w0, #25
    5264:	eor	w1, w1, w0
    5268:	ldr	w0, [sp, #48]
    526c:	add	w1, w1, w0
    5270:	ldr	w2, [sp, #40]
    5274:	ldr	w0, [sp, #44]
    5278:	eor	w2, w2, w0
    527c:	ldr	w0, [sp, #36]
    5280:	and	w2, w2, w0
    5284:	ldr	w0, [sp, #44]
    5288:	eor	w0, w2, w0
    528c:	add	w1, w1, w0
    5290:	ldr	x0, [sp, #80]
    5294:	add	x2, x0, #0x4
    5298:	str	x2, [sp, #80]
    529c:	ldr	w0, [x0]
    52a0:	add	w1, w1, w0
    52a4:	ldr	w2, [sp, #152]
    52a8:	ldr	w0, [sp, #144]
    52ac:	ror	w3, w0, #17
    52b0:	ldr	w0, [sp, #144]
    52b4:	ror	w0, w0, #19
    52b8:	eor	w3, w3, w0
    52bc:	ldr	w0, [sp, #144]
    52c0:	lsr	w0, w0, #10
    52c4:	eor	w3, w3, w0
    52c8:	ldr	w0, [sp, #124]
    52cc:	add	w3, w3, w0
    52d0:	ldr	w0, [sp, #156]
    52d4:	ror	w4, w0, #7
    52d8:	ldr	w0, [sp, #156]
    52dc:	ror	w0, w0, #18
    52e0:	eor	w4, w4, w0
    52e4:	ldr	w0, [sp, #156]
    52e8:	lsr	w0, w0, #3
    52ec:	eor	w0, w4, w0
    52f0:	add	w0, w3, w0
    52f4:	add	w0, w2, w0
    52f8:	str	w0, [sp, #152]
    52fc:	ldr	w0, [sp, #152]
    5300:	add	w0, w1, w0
    5304:	str	w0, [sp, #68]
    5308:	ldr	w0, [sp, #52]
    530c:	ror	w1, w0, #2
    5310:	ldr	w0, [sp, #52]
    5314:	ror	w0, w0, #13
    5318:	eor	w1, w1, w0
    531c:	ldr	w0, [sp, #52]
    5320:	ror	w0, w0, #22
    5324:	eor	w1, w1, w0
    5328:	ldr	w0, [sp, #68]
    532c:	add	w1, w1, w0
    5330:	ldr	w2, [sp, #52]
    5334:	ldr	w0, [sp, #56]
    5338:	and	w2, w2, w0
    533c:	ldr	w3, [sp, #52]
    5340:	ldr	w0, [sp, #56]
    5344:	orr	w3, w3, w0
    5348:	ldr	w0, [sp, #60]
    534c:	and	w0, w3, w0
    5350:	orr	w0, w2, w0
    5354:	add	w0, w1, w0
    5358:	str	w0, [sp, #48]
    535c:	ldr	w1, [sp, #64]
    5360:	ldr	w0, [sp, #68]
    5364:	add	w0, w1, w0
    5368:	str	w0, [sp, #64]
    536c:	ldr	w0, [sp, #64]
    5370:	ror	w1, w0, #6
    5374:	ldr	w0, [sp, #64]
    5378:	ror	w0, w0, #11
    537c:	eor	w1, w1, w0
    5380:	ldr	w0, [sp, #64]
    5384:	ror	w0, w0, #25
    5388:	eor	w1, w1, w0
    538c:	ldr	w0, [sp, #44]
    5390:	add	w1, w1, w0
    5394:	ldr	w2, [sp, #36]
    5398:	ldr	w0, [sp, #40]
    539c:	eor	w2, w2, w0
    53a0:	ldr	w0, [sp, #64]
    53a4:	and	w2, w2, w0
    53a8:	ldr	w0, [sp, #40]
    53ac:	eor	w0, w2, w0
    53b0:	add	w1, w1, w0
    53b4:	ldr	x0, [sp, #80]
    53b8:	add	x2, x0, #0x4
    53bc:	str	x2, [sp, #80]
    53c0:	ldr	w0, [x0]
    53c4:	add	w1, w1, w0
    53c8:	ldr	w2, [sp, #156]
    53cc:	ldr	w0, [sp, #148]
    53d0:	ror	w3, w0, #17
    53d4:	ldr	w0, [sp, #148]
    53d8:	ror	w0, w0, #19
    53dc:	eor	w3, w3, w0
    53e0:	ldr	w0, [sp, #148]
    53e4:	lsr	w0, w0, #10
    53e8:	eor	w3, w3, w0
    53ec:	ldr	w0, [sp, #128]
    53f0:	add	w3, w3, w0
    53f4:	ldr	w0, [sp, #160]
    53f8:	ror	w4, w0, #7
    53fc:	ldr	w0, [sp, #160]
    5400:	ror	w0, w0, #18
    5404:	eor	w4, w4, w0
    5408:	ldr	w0, [sp, #160]
    540c:	lsr	w0, w0, #3
    5410:	eor	w0, w4, w0
    5414:	add	w0, w3, w0
    5418:	add	w0, w2, w0
    541c:	str	w0, [sp, #156]
    5420:	ldr	w0, [sp, #156]
    5424:	add	w0, w1, w0
    5428:	str	w0, [sp, #68]
    542c:	ldr	w0, [sp, #48]
    5430:	ror	w1, w0, #2
    5434:	ldr	w0, [sp, #48]
    5438:	ror	w0, w0, #13
    543c:	eor	w1, w1, w0
    5440:	ldr	w0, [sp, #48]
    5444:	ror	w0, w0, #22
    5448:	eor	w1, w1, w0
    544c:	ldr	w0, [sp, #68]
    5450:	add	w1, w1, w0
    5454:	ldr	w2, [sp, #48]
    5458:	ldr	w0, [sp, #52]
    545c:	and	w2, w2, w0
    5460:	ldr	w3, [sp, #48]
    5464:	ldr	w0, [sp, #52]
    5468:	orr	w3, w3, w0
    546c:	ldr	w0, [sp, #56]
    5470:	and	w0, w3, w0
    5474:	orr	w0, w2, w0
    5478:	add	w0, w1, w0
    547c:	str	w0, [sp, #44]
    5480:	ldr	w1, [sp, #60]
    5484:	ldr	w0, [sp, #68]
    5488:	add	w0, w1, w0
    548c:	str	w0, [sp, #60]
    5490:	ldr	w0, [sp, #60]
    5494:	ror	w1, w0, #6
    5498:	ldr	w0, [sp, #60]
    549c:	ror	w0, w0, #11
    54a0:	eor	w1, w1, w0
    54a4:	ldr	w0, [sp, #60]
    54a8:	ror	w0, w0, #25
    54ac:	eor	w1, w1, w0
    54b0:	ldr	w0, [sp, #40]
    54b4:	add	w1, w1, w0
    54b8:	ldr	w2, [sp, #64]
    54bc:	ldr	w0, [sp, #36]
    54c0:	eor	w2, w2, w0
    54c4:	ldr	w0, [sp, #60]
    54c8:	and	w2, w2, w0
    54cc:	ldr	w0, [sp, #36]
    54d0:	eor	w0, w2, w0
    54d4:	add	w1, w1, w0
    54d8:	ldr	x0, [sp, #80]
    54dc:	add	x2, x0, #0x4
    54e0:	str	x2, [sp, #80]
    54e4:	ldr	w0, [x0]
    54e8:	add	w1, w1, w0
    54ec:	ldr	w2, [sp, #160]
    54f0:	ldr	w0, [sp, #152]
    54f4:	ror	w3, w0, #17
    54f8:	ldr	w0, [sp, #152]
    54fc:	ror	w0, w0, #19
    5500:	eor	w3, w3, w0
    5504:	ldr	w0, [sp, #152]
    5508:	lsr	w0, w0, #10
    550c:	eor	w3, w3, w0
    5510:	ldr	w0, [sp, #132]
    5514:	add	w3, w3, w0
    5518:	ldr	w0, [sp, #164]
    551c:	ror	w4, w0, #7
    5520:	ldr	w0, [sp, #164]
    5524:	ror	w0, w0, #18
    5528:	eor	w4, w4, w0
    552c:	ldr	w0, [sp, #164]
    5530:	lsr	w0, w0, #3
    5534:	eor	w0, w4, w0
    5538:	add	w0, w3, w0
    553c:	add	w0, w2, w0
    5540:	str	w0, [sp, #160]
    5544:	ldr	w0, [sp, #160]
    5548:	add	w0, w1, w0
    554c:	str	w0, [sp, #68]
    5550:	ldr	w0, [sp, #44]
    5554:	ror	w1, w0, #2
    5558:	ldr	w0, [sp, #44]
    555c:	ror	w0, w0, #13
    5560:	eor	w1, w1, w0
    5564:	ldr	w0, [sp, #44]
    5568:	ror	w0, w0, #22
    556c:	eor	w1, w1, w0
    5570:	ldr	w0, [sp, #68]
    5574:	add	w1, w1, w0
    5578:	ldr	w2, [sp, #44]
    557c:	ldr	w0, [sp, #48]
    5580:	and	w2, w2, w0
    5584:	ldr	w3, [sp, #44]
    5588:	ldr	w0, [sp, #48]
    558c:	orr	w3, w3, w0
    5590:	ldr	w0, [sp, #52]
    5594:	and	w0, w3, w0
    5598:	orr	w0, w2, w0
    559c:	add	w0, w1, w0
    55a0:	str	w0, [sp, #40]
    55a4:	ldr	w1, [sp, #56]
    55a8:	ldr	w0, [sp, #68]
    55ac:	add	w0, w1, w0
    55b0:	str	w0, [sp, #56]
    55b4:	ldr	w0, [sp, #56]
    55b8:	ror	w1, w0, #6
    55bc:	ldr	w0, [sp, #56]
    55c0:	ror	w0, w0, #11
    55c4:	eor	w1, w1, w0
    55c8:	ldr	w0, [sp, #56]
    55cc:	ror	w0, w0, #25
    55d0:	eor	w1, w1, w0
    55d4:	ldr	w0, [sp, #36]
    55d8:	add	w1, w1, w0
    55dc:	ldr	w2, [sp, #60]
    55e0:	ldr	w0, [sp, #64]
    55e4:	eor	w2, w2, w0
    55e8:	ldr	w0, [sp, #56]
    55ec:	and	w2, w2, w0
    55f0:	ldr	w0, [sp, #64]
    55f4:	eor	w0, w2, w0
    55f8:	add	w1, w1, w0
    55fc:	ldr	x0, [sp, #80]
    5600:	add	x2, x0, #0x4
    5604:	str	x2, [sp, #80]
    5608:	ldr	w0, [x0]
    560c:	add	w1, w1, w0
    5610:	ldr	w2, [sp, #164]
    5614:	ldr	w0, [sp, #156]
    5618:	ror	w3, w0, #17
    561c:	ldr	w0, [sp, #156]
    5620:	ror	w0, w0, #19
    5624:	eor	w3, w3, w0
    5628:	ldr	w0, [sp, #156]
    562c:	lsr	w0, w0, #10
    5630:	eor	w3, w3, w0
    5634:	ldr	w0, [sp, #136]
    5638:	add	w3, w3, w0
    563c:	ldr	w0, [sp, #104]
    5640:	ror	w4, w0, #7
    5644:	ldr	w0, [sp, #104]
    5648:	ror	w0, w0, #18
    564c:	eor	w4, w4, w0
    5650:	ldr	w0, [sp, #104]
    5654:	lsr	w0, w0, #3
    5658:	eor	w0, w4, w0
    565c:	add	w0, w3, w0
    5660:	add	w0, w2, w0
    5664:	str	w0, [sp, #164]
    5668:	ldr	w0, [sp, #164]
    566c:	add	w0, w1, w0
    5670:	str	w0, [sp, #68]
    5674:	ldr	w0, [sp, #40]
    5678:	ror	w1, w0, #2
    567c:	ldr	w0, [sp, #40]
    5680:	ror	w0, w0, #13
    5684:	eor	w1, w1, w0
    5688:	ldr	w0, [sp, #40]
    568c:	ror	w0, w0, #22
    5690:	eor	w1, w1, w0
    5694:	ldr	w0, [sp, #68]
    5698:	add	w1, w1, w0
    569c:	ldr	w2, [sp, #40]
    56a0:	ldr	w0, [sp, #44]
    56a4:	and	w2, w2, w0
    56a8:	ldr	w3, [sp, #40]
    56ac:	ldr	w0, [sp, #44]
    56b0:	orr	w3, w3, w0
    56b4:	ldr	w0, [sp, #48]
    56b8:	and	w0, w3, w0
    56bc:	orr	w0, w2, w0
    56c0:	add	w0, w1, w0
    56c4:	str	w0, [sp, #36]
    56c8:	ldr	w1, [sp, #52]
    56cc:	ldr	w0, [sp, #68]
    56d0:	add	w0, w1, w0
    56d4:	str	w0, [sp, #52]
    56d8:	ldr	w0, [sp, #52]
    56dc:	ror	w1, w0, #6
    56e0:	ldr	w0, [sp, #52]
    56e4:	ror	w0, w0, #11
    56e8:	eor	w1, w1, w0
    56ec:	ldr	w0, [sp, #52]
    56f0:	ror	w0, w0, #25
    56f4:	eor	w1, w1, w0
    56f8:	ldr	w0, [sp, #64]
    56fc:	add	w1, w1, w0
    5700:	ldr	w2, [sp, #56]
    5704:	ldr	w0, [sp, #60]
    5708:	eor	w2, w2, w0
    570c:	ldr	w0, [sp, #52]
    5710:	and	w2, w2, w0
    5714:	ldr	w0, [sp, #60]
    5718:	eor	w0, w2, w0
    571c:	add	w1, w1, w0
    5720:	ldr	x0, [sp, #80]
    5724:	add	x2, x0, #0x4
    5728:	str	x2, [sp, #80]
    572c:	ldr	w0, [x0]
    5730:	add	w1, w1, w0
    5734:	ldr	w2, [sp, #104]
    5738:	ldr	w0, [sp, #160]
    573c:	ror	w3, w0, #17
    5740:	ldr	w0, [sp, #160]
    5744:	ror	w0, w0, #19
    5748:	eor	w3, w3, w0
    574c:	ldr	w0, [sp, #160]
    5750:	lsr	w0, w0, #10
    5754:	eor	w3, w3, w0
    5758:	ldr	w0, [sp, #140]
    575c:	add	w3, w3, w0
    5760:	ldr	w0, [sp, #108]
    5764:	ror	w4, w0, #7
    5768:	ldr	w0, [sp, #108]
    576c:	ror	w0, w0, #18
    5770:	eor	w4, w4, w0
    5774:	ldr	w0, [sp, #108]
    5778:	lsr	w0, w0, #3
    577c:	eor	w0, w4, w0
    5780:	add	w0, w3, w0
    5784:	add	w0, w2, w0
    5788:	str	w0, [sp, #104]
    578c:	ldr	w0, [sp, #104]
    5790:	add	w0, w1, w0
    5794:	str	w0, [sp, #68]
    5798:	ldr	w0, [sp, #36]
    579c:	ror	w1, w0, #2
    57a0:	ldr	w0, [sp, #36]
    57a4:	ror	w0, w0, #13
    57a8:	eor	w1, w1, w0
    57ac:	ldr	w0, [sp, #36]
    57b0:	ror	w0, w0, #22
    57b4:	eor	w1, w1, w0
    57b8:	ldr	w0, [sp, #68]
    57bc:	add	w1, w1, w0
    57c0:	ldr	w2, [sp, #36]
    57c4:	ldr	w0, [sp, #40]
    57c8:	and	w2, w2, w0
    57cc:	ldr	w3, [sp, #36]
    57d0:	ldr	w0, [sp, #40]
    57d4:	orr	w3, w3, w0
    57d8:	ldr	w0, [sp, #44]
    57dc:	and	w0, w3, w0
    57e0:	orr	w0, w2, w0
    57e4:	add	w0, w1, w0
    57e8:	str	w0, [sp, #64]
    57ec:	ldr	w1, [sp, #48]
    57f0:	ldr	w0, [sp, #68]
    57f4:	add	w0, w1, w0
    57f8:	str	w0, [sp, #48]
    57fc:	ldr	w0, [sp, #48]
    5800:	ror	w1, w0, #6
    5804:	ldr	w0, [sp, #48]
    5808:	ror	w0, w0, #11
    580c:	eor	w1, w1, w0
    5810:	ldr	w0, [sp, #48]
    5814:	ror	w0, w0, #25
    5818:	eor	w1, w1, w0
    581c:	ldr	w0, [sp, #60]
    5820:	add	w1, w1, w0
    5824:	ldr	w2, [sp, #52]
    5828:	ldr	w0, [sp, #56]
    582c:	eor	w2, w2, w0
    5830:	ldr	w0, [sp, #48]
    5834:	and	w2, w2, w0
    5838:	ldr	w0, [sp, #56]
    583c:	eor	w0, w2, w0
    5840:	add	w1, w1, w0
    5844:	ldr	x0, [sp, #80]
    5848:	add	x2, x0, #0x4
    584c:	str	x2, [sp, #80]
    5850:	ldr	w0, [x0]
    5854:	add	w1, w1, w0
    5858:	ldr	w2, [sp, #108]
    585c:	ldr	w0, [sp, #164]
    5860:	ror	w3, w0, #17
    5864:	ldr	w0, [sp, #164]
    5868:	ror	w0, w0, #19
    586c:	eor	w3, w3, w0
    5870:	ldr	w0, [sp, #164]
    5874:	lsr	w0, w0, #10
    5878:	eor	w3, w3, w0
    587c:	ldr	w0, [sp, #144]
    5880:	add	w3, w3, w0
    5884:	ldr	w0, [sp, #112]
    5888:	ror	w4, w0, #7
    588c:	ldr	w0, [sp, #112]
    5890:	ror	w0, w0, #18
    5894:	eor	w4, w4, w0
    5898:	ldr	w0, [sp, #112]
    589c:	lsr	w0, w0, #3
    58a0:	eor	w0, w4, w0
    58a4:	add	w0, w3, w0
    58a8:	add	w0, w2, w0
    58ac:	str	w0, [sp, #108]
    58b0:	ldr	w0, [sp, #108]
    58b4:	add	w0, w1, w0
    58b8:	str	w0, [sp, #68]
    58bc:	ldr	w0, [sp, #64]
    58c0:	ror	w1, w0, #2
    58c4:	ldr	w0, [sp, #64]
    58c8:	ror	w0, w0, #13
    58cc:	eor	w1, w1, w0
    58d0:	ldr	w0, [sp, #64]
    58d4:	ror	w0, w0, #22
    58d8:	eor	w1, w1, w0
    58dc:	ldr	w0, [sp, #68]
    58e0:	add	w1, w1, w0
    58e4:	ldr	w2, [sp, #64]
    58e8:	ldr	w0, [sp, #36]
    58ec:	and	w2, w2, w0
    58f0:	ldr	w3, [sp, #64]
    58f4:	ldr	w0, [sp, #36]
    58f8:	orr	w3, w3, w0
    58fc:	ldr	w0, [sp, #40]
    5900:	and	w0, w3, w0
    5904:	orr	w0, w2, w0
    5908:	add	w0, w1, w0
    590c:	str	w0, [sp, #60]
    5910:	ldr	w1, [sp, #44]
    5914:	ldr	w0, [sp, #68]
    5918:	add	w0, w1, w0
    591c:	str	w0, [sp, #44]
    5920:	ldr	w0, [sp, #44]
    5924:	ror	w1, w0, #6
    5928:	ldr	w0, [sp, #44]
    592c:	ror	w0, w0, #11
    5930:	eor	w1, w1, w0
    5934:	ldr	w0, [sp, #44]
    5938:	ror	w0, w0, #25
    593c:	eor	w1, w1, w0
    5940:	ldr	w0, [sp, #56]
    5944:	add	w1, w1, w0
    5948:	ldr	w2, [sp, #48]
    594c:	ldr	w0, [sp, #52]
    5950:	eor	w2, w2, w0
    5954:	ldr	w0, [sp, #44]
    5958:	and	w2, w2, w0
    595c:	ldr	w0, [sp, #52]
    5960:	eor	w0, w2, w0
    5964:	add	w1, w1, w0
    5968:	ldr	x0, [sp, #80]
    596c:	add	x2, x0, #0x4
    5970:	str	x2, [sp, #80]
    5974:	ldr	w0, [x0]
    5978:	add	w1, w1, w0
    597c:	ldr	w2, [sp, #112]
    5980:	ldr	w0, [sp, #104]
    5984:	ror	w3, w0, #17
    5988:	ldr	w0, [sp, #104]
    598c:	ror	w0, w0, #19
    5990:	eor	w3, w3, w0
    5994:	ldr	w0, [sp, #104]
    5998:	lsr	w0, w0, #10
    599c:	eor	w3, w3, w0
    59a0:	ldr	w0, [sp, #148]
    59a4:	add	w3, w3, w0
    59a8:	ldr	w0, [sp, #116]
    59ac:	ror	w4, w0, #7
    59b0:	ldr	w0, [sp, #116]
    59b4:	ror	w0, w0, #18
    59b8:	eor	w4, w4, w0
    59bc:	ldr	w0, [sp, #116]
    59c0:	lsr	w0, w0, #3
    59c4:	eor	w0, w4, w0
    59c8:	add	w0, w3, w0
    59cc:	add	w0, w2, w0
    59d0:	str	w0, [sp, #112]
    59d4:	ldr	w0, [sp, #112]
    59d8:	add	w0, w1, w0
    59dc:	str	w0, [sp, #68]
    59e0:	ldr	w0, [sp, #60]
    59e4:	ror	w1, w0, #2
    59e8:	ldr	w0, [sp, #60]
    59ec:	ror	w0, w0, #13
    59f0:	eor	w1, w1, w0
    59f4:	ldr	w0, [sp, #60]
    59f8:	ror	w0, w0, #22
    59fc:	eor	w1, w1, w0
    5a00:	ldr	w0, [sp, #68]
    5a04:	add	w1, w1, w0
    5a08:	ldr	w2, [sp, #60]
    5a0c:	ldr	w0, [sp, #64]
    5a10:	and	w2, w2, w0
    5a14:	ldr	w3, [sp, #60]
    5a18:	ldr	w0, [sp, #64]
    5a1c:	orr	w3, w3, w0
    5a20:	ldr	w0, [sp, #36]
    5a24:	and	w0, w3, w0
    5a28:	orr	w0, w2, w0
    5a2c:	add	w0, w1, w0
    5a30:	str	w0, [sp, #56]
    5a34:	ldr	w1, [sp, #40]
    5a38:	ldr	w0, [sp, #68]
    5a3c:	add	w0, w1, w0
    5a40:	str	w0, [sp, #40]
    5a44:	ldr	w0, [sp, #40]
    5a48:	ror	w1, w0, #6
    5a4c:	ldr	w0, [sp, #40]
    5a50:	ror	w0, w0, #11
    5a54:	eor	w1, w1, w0
    5a58:	ldr	w0, [sp, #40]
    5a5c:	ror	w0, w0, #25
    5a60:	eor	w1, w1, w0
    5a64:	ldr	w0, [sp, #52]
    5a68:	add	w1, w1, w0
    5a6c:	ldr	w2, [sp, #44]
    5a70:	ldr	w0, [sp, #48]
    5a74:	eor	w2, w2, w0
    5a78:	ldr	w0, [sp, #40]
    5a7c:	and	w2, w2, w0
    5a80:	ldr	w0, [sp, #48]
    5a84:	eor	w0, w2, w0
    5a88:	add	w1, w1, w0
    5a8c:	ldr	x0, [sp, #80]
    5a90:	add	x2, x0, #0x4
    5a94:	str	x2, [sp, #80]
    5a98:	ldr	w0, [x0]
    5a9c:	add	w1, w1, w0
    5aa0:	ldr	w2, [sp, #116]
    5aa4:	ldr	w0, [sp, #108]
    5aa8:	ror	w3, w0, #17
    5aac:	ldr	w0, [sp, #108]
    5ab0:	ror	w0, w0, #19
    5ab4:	eor	w3, w3, w0
    5ab8:	ldr	w0, [sp, #108]
    5abc:	lsr	w0, w0, #10
    5ac0:	eor	w3, w3, w0
    5ac4:	ldr	w0, [sp, #152]
    5ac8:	add	w3, w3, w0
    5acc:	ldr	w0, [sp, #120]
    5ad0:	ror	w4, w0, #7
    5ad4:	ldr	w0, [sp, #120]
    5ad8:	ror	w0, w0, #18
    5adc:	eor	w4, w4, w0
    5ae0:	ldr	w0, [sp, #120]
    5ae4:	lsr	w0, w0, #3
    5ae8:	eor	w0, w4, w0
    5aec:	add	w0, w3, w0
    5af0:	add	w0, w2, w0
    5af4:	str	w0, [sp, #116]
    5af8:	ldr	w0, [sp, #116]
    5afc:	add	w0, w1, w0
    5b00:	str	w0, [sp, #68]
    5b04:	ldr	w0, [sp, #56]
    5b08:	ror	w1, w0, #2
    5b0c:	ldr	w0, [sp, #56]
    5b10:	ror	w0, w0, #13
    5b14:	eor	w1, w1, w0
    5b18:	ldr	w0, [sp, #56]
    5b1c:	ror	w0, w0, #22
    5b20:	eor	w1, w1, w0
    5b24:	ldr	w0, [sp, #68]
    5b28:	add	w1, w1, w0
    5b2c:	ldr	w2, [sp, #56]
    5b30:	ldr	w0, [sp, #60]
    5b34:	and	w2, w2, w0
    5b38:	ldr	w3, [sp, #56]
    5b3c:	ldr	w0, [sp, #60]
    5b40:	orr	w3, w3, w0
    5b44:	ldr	w0, [sp, #64]
    5b48:	and	w0, w3, w0
    5b4c:	orr	w0, w2, w0
    5b50:	add	w0, w1, w0
    5b54:	str	w0, [sp, #52]
    5b58:	ldr	w1, [sp, #36]
    5b5c:	ldr	w0, [sp, #68]
    5b60:	add	w0, w1, w0
    5b64:	str	w0, [sp, #36]
    5b68:	ldr	w0, [sp, #36]
    5b6c:	ror	w1, w0, #6
    5b70:	ldr	w0, [sp, #36]
    5b74:	ror	w0, w0, #11
    5b78:	eor	w1, w1, w0
    5b7c:	ldr	w0, [sp, #36]
    5b80:	ror	w0, w0, #25
    5b84:	eor	w1, w1, w0
    5b88:	ldr	w0, [sp, #48]
    5b8c:	add	w1, w1, w0
    5b90:	ldr	w2, [sp, #40]
    5b94:	ldr	w0, [sp, #44]
    5b98:	eor	w2, w2, w0
    5b9c:	ldr	w0, [sp, #36]
    5ba0:	and	w2, w2, w0
    5ba4:	ldr	w0, [sp, #44]
    5ba8:	eor	w0, w2, w0
    5bac:	add	w1, w1, w0
    5bb0:	ldr	x0, [sp, #80]
    5bb4:	add	x2, x0, #0x4
    5bb8:	str	x2, [sp, #80]
    5bbc:	ldr	w0, [x0]
    5bc0:	add	w1, w1, w0
    5bc4:	ldr	w2, [sp, #120]
    5bc8:	ldr	w0, [sp, #112]
    5bcc:	ror	w3, w0, #17
    5bd0:	ldr	w0, [sp, #112]
    5bd4:	ror	w0, w0, #19
    5bd8:	eor	w3, w3, w0
    5bdc:	ldr	w0, [sp, #112]
    5be0:	lsr	w0, w0, #10
    5be4:	eor	w3, w3, w0
    5be8:	ldr	w0, [sp, #156]
    5bec:	add	w3, w3, w0
    5bf0:	ldr	w0, [sp, #124]
    5bf4:	ror	w4, w0, #7
    5bf8:	ldr	w0, [sp, #124]
    5bfc:	ror	w0, w0, #18
    5c00:	eor	w4, w4, w0
    5c04:	ldr	w0, [sp, #124]
    5c08:	lsr	w0, w0, #3
    5c0c:	eor	w0, w4, w0
    5c10:	add	w0, w3, w0
    5c14:	add	w0, w2, w0
    5c18:	str	w0, [sp, #120]
    5c1c:	ldr	w0, [sp, #120]
    5c20:	add	w0, w1, w0
    5c24:	str	w0, [sp, #68]
    5c28:	ldr	w0, [sp, #52]
    5c2c:	ror	w1, w0, #2
    5c30:	ldr	w0, [sp, #52]
    5c34:	ror	w0, w0, #13
    5c38:	eor	w1, w1, w0
    5c3c:	ldr	w0, [sp, #52]
    5c40:	ror	w0, w0, #22
    5c44:	eor	w1, w1, w0
    5c48:	ldr	w0, [sp, #68]
    5c4c:	add	w1, w1, w0
    5c50:	ldr	w2, [sp, #52]
    5c54:	ldr	w0, [sp, #56]
    5c58:	and	w2, w2, w0
    5c5c:	ldr	w3, [sp, #52]
    5c60:	ldr	w0, [sp, #56]
    5c64:	orr	w3, w3, w0
    5c68:	ldr	w0, [sp, #60]
    5c6c:	and	w0, w3, w0
    5c70:	orr	w0, w2, w0
    5c74:	add	w0, w1, w0
    5c78:	str	w0, [sp, #48]
    5c7c:	ldr	w1, [sp, #64]
    5c80:	ldr	w0, [sp, #68]
    5c84:	add	w0, w1, w0
    5c88:	str	w0, [sp, #64]
    5c8c:	ldr	w0, [sp, #64]
    5c90:	ror	w1, w0, #6
    5c94:	ldr	w0, [sp, #64]
    5c98:	ror	w0, w0, #11
    5c9c:	eor	w1, w1, w0
    5ca0:	ldr	w0, [sp, #64]
    5ca4:	ror	w0, w0, #25
    5ca8:	eor	w1, w1, w0
    5cac:	ldr	w0, [sp, #44]
    5cb0:	add	w1, w1, w0
    5cb4:	ldr	w2, [sp, #36]
    5cb8:	ldr	w0, [sp, #40]
    5cbc:	eor	w2, w2, w0
    5cc0:	ldr	w0, [sp, #64]
    5cc4:	and	w2, w2, w0
    5cc8:	ldr	w0, [sp, #40]
    5ccc:	eor	w0, w2, w0
    5cd0:	add	w1, w1, w0
    5cd4:	ldr	x0, [sp, #80]
    5cd8:	add	x2, x0, #0x4
    5cdc:	str	x2, [sp, #80]
    5ce0:	ldr	w0, [x0]
    5ce4:	add	w1, w1, w0
    5ce8:	ldr	w2, [sp, #124]
    5cec:	ldr	w0, [sp, #116]
    5cf0:	ror	w3, w0, #17
    5cf4:	ldr	w0, [sp, #116]
    5cf8:	ror	w0, w0, #19
    5cfc:	eor	w3, w3, w0
    5d00:	ldr	w0, [sp, #116]
    5d04:	lsr	w0, w0, #10
    5d08:	eor	w3, w3, w0
    5d0c:	ldr	w0, [sp, #160]
    5d10:	add	w3, w3, w0
    5d14:	ldr	w0, [sp, #128]
    5d18:	ror	w4, w0, #7
    5d1c:	ldr	w0, [sp, #128]
    5d20:	ror	w0, w0, #18
    5d24:	eor	w4, w4, w0
    5d28:	ldr	w0, [sp, #128]
    5d2c:	lsr	w0, w0, #3
    5d30:	eor	w0, w4, w0
    5d34:	add	w0, w3, w0
    5d38:	add	w0, w2, w0
    5d3c:	str	w0, [sp, #124]
    5d40:	ldr	w0, [sp, #124]
    5d44:	add	w0, w1, w0
    5d48:	str	w0, [sp, #68]
    5d4c:	ldr	w0, [sp, #48]
    5d50:	ror	w1, w0, #2
    5d54:	ldr	w0, [sp, #48]
    5d58:	ror	w0, w0, #13
    5d5c:	eor	w1, w1, w0
    5d60:	ldr	w0, [sp, #48]
    5d64:	ror	w0, w0, #22
    5d68:	eor	w1, w1, w0
    5d6c:	ldr	w0, [sp, #68]
    5d70:	add	w1, w1, w0
    5d74:	ldr	w2, [sp, #48]
    5d78:	ldr	w0, [sp, #52]
    5d7c:	and	w2, w2, w0
    5d80:	ldr	w3, [sp, #48]
    5d84:	ldr	w0, [sp, #52]
    5d88:	orr	w3, w3, w0
    5d8c:	ldr	w0, [sp, #56]
    5d90:	and	w0, w3, w0
    5d94:	orr	w0, w2, w0
    5d98:	add	w0, w1, w0
    5d9c:	str	w0, [sp, #44]
    5da0:	ldr	w1, [sp, #60]
    5da4:	ldr	w0, [sp, #68]
    5da8:	add	w0, w1, w0
    5dac:	str	w0, [sp, #60]
    5db0:	ldr	w0, [sp, #60]
    5db4:	ror	w1, w0, #6
    5db8:	ldr	w0, [sp, #60]
    5dbc:	ror	w0, w0, #11
    5dc0:	eor	w1, w1, w0
    5dc4:	ldr	w0, [sp, #60]
    5dc8:	ror	w0, w0, #25
    5dcc:	eor	w1, w1, w0
    5dd0:	ldr	w0, [sp, #40]
    5dd4:	add	w1, w1, w0
    5dd8:	ldr	w2, [sp, #64]
    5ddc:	ldr	w0, [sp, #36]
    5de0:	eor	w2, w2, w0
    5de4:	ldr	w0, [sp, #60]
    5de8:	and	w2, w2, w0
    5dec:	ldr	w0, [sp, #36]
    5df0:	eor	w0, w2, w0
    5df4:	add	w1, w1, w0
    5df8:	ldr	x0, [sp, #80]
    5dfc:	add	x2, x0, #0x4
    5e00:	str	x2, [sp, #80]
    5e04:	ldr	w0, [x0]
    5e08:	add	w1, w1, w0
    5e0c:	ldr	w2, [sp, #128]
    5e10:	ldr	w0, [sp, #120]
    5e14:	ror	w3, w0, #17
    5e18:	ldr	w0, [sp, #120]
    5e1c:	ror	w0, w0, #19
    5e20:	eor	w3, w3, w0
    5e24:	ldr	w0, [sp, #120]
    5e28:	lsr	w0, w0, #10
    5e2c:	eor	w3, w3, w0
    5e30:	ldr	w0, [sp, #164]
    5e34:	add	w3, w3, w0
    5e38:	ldr	w0, [sp, #132]
    5e3c:	ror	w4, w0, #7
    5e40:	ldr	w0, [sp, #132]
    5e44:	ror	w0, w0, #18
    5e48:	eor	w4, w4, w0
    5e4c:	ldr	w0, [sp, #132]
    5e50:	lsr	w0, w0, #3
    5e54:	eor	w0, w4, w0
    5e58:	add	w0, w3, w0
    5e5c:	add	w0, w2, w0
    5e60:	str	w0, [sp, #128]
    5e64:	ldr	w0, [sp, #128]
    5e68:	add	w0, w1, w0
    5e6c:	str	w0, [sp, #68]
    5e70:	ldr	w0, [sp, #44]
    5e74:	ror	w1, w0, #2
    5e78:	ldr	w0, [sp, #44]
    5e7c:	ror	w0, w0, #13
    5e80:	eor	w1, w1, w0
    5e84:	ldr	w0, [sp, #44]
    5e88:	ror	w0, w0, #22
    5e8c:	eor	w1, w1, w0
    5e90:	ldr	w0, [sp, #68]
    5e94:	add	w1, w1, w0
    5e98:	ldr	w2, [sp, #44]
    5e9c:	ldr	w0, [sp, #48]
    5ea0:	and	w2, w2, w0
    5ea4:	ldr	w3, [sp, #44]
    5ea8:	ldr	w0, [sp, #48]
    5eac:	orr	w3, w3, w0
    5eb0:	ldr	w0, [sp, #52]
    5eb4:	and	w0, w3, w0
    5eb8:	orr	w0, w2, w0
    5ebc:	add	w0, w1, w0
    5ec0:	str	w0, [sp, #40]
    5ec4:	ldr	w1, [sp, #56]
    5ec8:	ldr	w0, [sp, #68]
    5ecc:	add	w0, w1, w0
    5ed0:	str	w0, [sp, #56]
    5ed4:	ldr	w0, [sp, #56]
    5ed8:	ror	w1, w0, #6
    5edc:	ldr	w0, [sp, #56]
    5ee0:	ror	w0, w0, #11
    5ee4:	eor	w1, w1, w0
    5ee8:	ldr	w0, [sp, #56]
    5eec:	ror	w0, w0, #25
    5ef0:	eor	w1, w1, w0
    5ef4:	ldr	w0, [sp, #36]
    5ef8:	add	w1, w1, w0
    5efc:	ldr	w2, [sp, #60]
    5f00:	ldr	w0, [sp, #64]
    5f04:	eor	w2, w2, w0
    5f08:	ldr	w0, [sp, #56]
    5f0c:	and	w2, w2, w0
    5f10:	ldr	w0, [sp, #64]
    5f14:	eor	w0, w2, w0
    5f18:	add	w1, w1, w0
    5f1c:	ldr	x0, [sp, #80]
    5f20:	add	x2, x0, #0x4
    5f24:	str	x2, [sp, #80]
    5f28:	ldr	w0, [x0]
    5f2c:	add	w1, w1, w0
    5f30:	ldr	w2, [sp, #132]
    5f34:	ldr	w0, [sp, #124]
    5f38:	ror	w3, w0, #17
    5f3c:	ldr	w0, [sp, #124]
    5f40:	ror	w0, w0, #19
    5f44:	eor	w3, w3, w0
    5f48:	ldr	w0, [sp, #124]
    5f4c:	lsr	w0, w0, #10
    5f50:	eor	w3, w3, w0
    5f54:	ldr	w0, [sp, #104]
    5f58:	add	w3, w3, w0
    5f5c:	ldr	w0, [sp, #136]
    5f60:	ror	w4, w0, #7
    5f64:	ldr	w0, [sp, #136]
    5f68:	ror	w0, w0, #18
    5f6c:	eor	w4, w4, w0
    5f70:	ldr	w0, [sp, #136]
    5f74:	lsr	w0, w0, #3
    5f78:	eor	w0, w4, w0
    5f7c:	add	w0, w3, w0
    5f80:	add	w0, w2, w0
    5f84:	str	w0, [sp, #132]
    5f88:	ldr	w0, [sp, #132]
    5f8c:	add	w0, w1, w0
    5f90:	str	w0, [sp, #68]
    5f94:	ldr	w0, [sp, #40]
    5f98:	ror	w1, w0, #2
    5f9c:	ldr	w0, [sp, #40]
    5fa0:	ror	w0, w0, #13
    5fa4:	eor	w1, w1, w0
    5fa8:	ldr	w0, [sp, #40]
    5fac:	ror	w0, w0, #22
    5fb0:	eor	w1, w1, w0
    5fb4:	ldr	w0, [sp, #68]
    5fb8:	add	w1, w1, w0
    5fbc:	ldr	w2, [sp, #40]
    5fc0:	ldr	w0, [sp, #44]
    5fc4:	and	w2, w2, w0
    5fc8:	ldr	w3, [sp, #40]
    5fcc:	ldr	w0, [sp, #44]
    5fd0:	orr	w3, w3, w0
    5fd4:	ldr	w0, [sp, #48]
    5fd8:	and	w0, w3, w0
    5fdc:	orr	w0, w2, w0
    5fe0:	add	w0, w1, w0
    5fe4:	str	w0, [sp, #36]
    5fe8:	ldr	w1, [sp, #52]
    5fec:	ldr	w0, [sp, #68]
    5ff0:	add	w0, w1, w0
    5ff4:	str	w0, [sp, #52]
    5ff8:	ldr	w0, [sp, #52]
    5ffc:	ror	w1, w0, #6
    6000:	ldr	w0, [sp, #52]
    6004:	ror	w0, w0, #11
    6008:	eor	w1, w1, w0
    600c:	ldr	w0, [sp, #52]
    6010:	ror	w0, w0, #25
    6014:	eor	w1, w1, w0
    6018:	ldr	w0, [sp, #64]
    601c:	add	w1, w1, w0
    6020:	ldr	w2, [sp, #56]
    6024:	ldr	w0, [sp, #60]
    6028:	eor	w2, w2, w0
    602c:	ldr	w0, [sp, #52]
    6030:	and	w2, w2, w0
    6034:	ldr	w0, [sp, #60]
    6038:	eor	w0, w2, w0
    603c:	add	w1, w1, w0
    6040:	ldr	x0, [sp, #80]
    6044:	add	x2, x0, #0x4
    6048:	str	x2, [sp, #80]
    604c:	ldr	w0, [x0]
    6050:	add	w1, w1, w0
    6054:	ldr	w2, [sp, #136]
    6058:	ldr	w0, [sp, #128]
    605c:	ror	w3, w0, #17
    6060:	ldr	w0, [sp, #128]
    6064:	ror	w0, w0, #19
    6068:	eor	w3, w3, w0
    606c:	ldr	w0, [sp, #128]
    6070:	lsr	w0, w0, #10
    6074:	eor	w3, w3, w0
    6078:	ldr	w0, [sp, #108]
    607c:	add	w3, w3, w0
    6080:	ldr	w0, [sp, #140]
    6084:	ror	w4, w0, #7
    6088:	ldr	w0, [sp, #140]
    608c:	ror	w0, w0, #18
    6090:	eor	w4, w4, w0
    6094:	ldr	w0, [sp, #140]
    6098:	lsr	w0, w0, #3
    609c:	eor	w0, w4, w0
    60a0:	add	w0, w3, w0
    60a4:	add	w0, w2, w0
    60a8:	str	w0, [sp, #136]
    60ac:	ldr	w0, [sp, #136]
    60b0:	add	w0, w1, w0
    60b4:	str	w0, [sp, #68]
    60b8:	ldr	w0, [sp, #36]
    60bc:	ror	w1, w0, #2
    60c0:	ldr	w0, [sp, #36]
    60c4:	ror	w0, w0, #13
    60c8:	eor	w1, w1, w0
    60cc:	ldr	w0, [sp, #36]
    60d0:	ror	w0, w0, #22
    60d4:	eor	w1, w1, w0
    60d8:	ldr	w0, [sp, #68]
    60dc:	add	w1, w1, w0
    60e0:	ldr	w2, [sp, #36]
    60e4:	ldr	w0, [sp, #40]
    60e8:	and	w2, w2, w0
    60ec:	ldr	w3, [sp, #36]
    60f0:	ldr	w0, [sp, #40]
    60f4:	orr	w3, w3, w0
    60f8:	ldr	w0, [sp, #44]
    60fc:	and	w0, w3, w0
    6100:	orr	w0, w2, w0
    6104:	add	w0, w1, w0
    6108:	str	w0, [sp, #64]
    610c:	ldr	w1, [sp, #48]
    6110:	ldr	w0, [sp, #68]
    6114:	add	w0, w1, w0
    6118:	str	w0, [sp, #48]
    611c:	ldr	w0, [sp, #48]
    6120:	ror	w1, w0, #6
    6124:	ldr	w0, [sp, #48]
    6128:	ror	w0, w0, #11
    612c:	eor	w1, w1, w0
    6130:	ldr	w0, [sp, #48]
    6134:	ror	w0, w0, #25
    6138:	eor	w1, w1, w0
    613c:	ldr	w0, [sp, #60]
    6140:	add	w1, w1, w0
    6144:	ldr	w2, [sp, #52]
    6148:	ldr	w0, [sp, #56]
    614c:	eor	w2, w2, w0
    6150:	ldr	w0, [sp, #48]
    6154:	and	w2, w2, w0
    6158:	ldr	w0, [sp, #56]
    615c:	eor	w0, w2, w0
    6160:	add	w1, w1, w0
    6164:	ldr	x0, [sp, #80]
    6168:	add	x2, x0, #0x4
    616c:	str	x2, [sp, #80]
    6170:	ldr	w0, [x0]
    6174:	add	w1, w1, w0
    6178:	ldr	w2, [sp, #140]
    617c:	ldr	w0, [sp, #132]
    6180:	ror	w3, w0, #17
    6184:	ldr	w0, [sp, #132]
    6188:	ror	w0, w0, #19
    618c:	eor	w3, w3, w0
    6190:	ldr	w0, [sp, #132]
    6194:	lsr	w0, w0, #10
    6198:	eor	w3, w3, w0
    619c:	ldr	w0, [sp, #112]
    61a0:	add	w3, w3, w0
    61a4:	ldr	w0, [sp, #144]
    61a8:	ror	w4, w0, #7
    61ac:	ldr	w0, [sp, #144]
    61b0:	ror	w0, w0, #18
    61b4:	eor	w4, w4, w0
    61b8:	ldr	w0, [sp, #144]
    61bc:	lsr	w0, w0, #3
    61c0:	eor	w0, w4, w0
    61c4:	add	w0, w3, w0
    61c8:	add	w0, w2, w0
    61cc:	str	w0, [sp, #140]
    61d0:	ldr	w0, [sp, #140]
    61d4:	add	w0, w1, w0
    61d8:	str	w0, [sp, #68]
    61dc:	ldr	w0, [sp, #64]
    61e0:	ror	w1, w0, #2
    61e4:	ldr	w0, [sp, #64]
    61e8:	ror	w0, w0, #13
    61ec:	eor	w1, w1, w0
    61f0:	ldr	w0, [sp, #64]
    61f4:	ror	w0, w0, #22
    61f8:	eor	w1, w1, w0
    61fc:	ldr	w0, [sp, #68]
    6200:	add	w1, w1, w0
    6204:	ldr	w2, [sp, #64]
    6208:	ldr	w0, [sp, #36]
    620c:	and	w2, w2, w0
    6210:	ldr	w3, [sp, #64]
    6214:	ldr	w0, [sp, #36]
    6218:	orr	w3, w3, w0
    621c:	ldr	w0, [sp, #40]
    6220:	and	w0, w3, w0
    6224:	orr	w0, w2, w0
    6228:	add	w0, w1, w0
    622c:	str	w0, [sp, #60]
    6230:	ldr	w1, [sp, #44]
    6234:	ldr	w0, [sp, #68]
    6238:	add	w0, w1, w0
    623c:	str	w0, [sp, #44]
    6240:	ldr	w0, [sp, #44]
    6244:	ror	w1, w0, #6
    6248:	ldr	w0, [sp, #44]
    624c:	ror	w0, w0, #11
    6250:	eor	w1, w1, w0
    6254:	ldr	w0, [sp, #44]
    6258:	ror	w0, w0, #25
    625c:	eor	w1, w1, w0
    6260:	ldr	w0, [sp, #56]
    6264:	add	w1, w1, w0
    6268:	ldr	w2, [sp, #48]
    626c:	ldr	w0, [sp, #52]
    6270:	eor	w2, w2, w0
    6274:	ldr	w0, [sp, #44]
    6278:	and	w2, w2, w0
    627c:	ldr	w0, [sp, #52]
    6280:	eor	w0, w2, w0
    6284:	add	w1, w1, w0
    6288:	ldr	x0, [sp, #80]
    628c:	add	x2, x0, #0x4
    6290:	str	x2, [sp, #80]
    6294:	ldr	w0, [x0]
    6298:	add	w1, w1, w0
    629c:	ldr	w2, [sp, #144]
    62a0:	ldr	w0, [sp, #136]
    62a4:	ror	w3, w0, #17
    62a8:	ldr	w0, [sp, #136]
    62ac:	ror	w0, w0, #19
    62b0:	eor	w3, w3, w0
    62b4:	ldr	w0, [sp, #136]
    62b8:	lsr	w0, w0, #10
    62bc:	eor	w3, w3, w0
    62c0:	ldr	w0, [sp, #116]
    62c4:	add	w3, w3, w0
    62c8:	ldr	w0, [sp, #148]
    62cc:	ror	w4, w0, #7
    62d0:	ldr	w0, [sp, #148]
    62d4:	ror	w0, w0, #18
    62d8:	eor	w4, w4, w0
    62dc:	ldr	w0, [sp, #148]
    62e0:	lsr	w0, w0, #3
    62e4:	eor	w0, w4, w0
    62e8:	add	w0, w3, w0
    62ec:	add	w0, w2, w0
    62f0:	str	w0, [sp, #144]
    62f4:	ldr	w0, [sp, #144]
    62f8:	add	w0, w1, w0
    62fc:	str	w0, [sp, #68]
    6300:	ldr	w0, [sp, #60]
    6304:	ror	w1, w0, #2
    6308:	ldr	w0, [sp, #60]
    630c:	ror	w0, w0, #13
    6310:	eor	w1, w1, w0
    6314:	ldr	w0, [sp, #60]
    6318:	ror	w0, w0, #22
    631c:	eor	w1, w1, w0
    6320:	ldr	w0, [sp, #68]
    6324:	add	w1, w1, w0
    6328:	ldr	w2, [sp, #60]
    632c:	ldr	w0, [sp, #64]
    6330:	and	w2, w2, w0
    6334:	ldr	w3, [sp, #60]
    6338:	ldr	w0, [sp, #64]
    633c:	orr	w3, w3, w0
    6340:	ldr	w0, [sp, #36]
    6344:	and	w0, w3, w0
    6348:	orr	w0, w2, w0
    634c:	add	w0, w1, w0
    6350:	str	w0, [sp, #56]
    6354:	ldr	w1, [sp, #40]
    6358:	ldr	w0, [sp, #68]
    635c:	add	w0, w1, w0
    6360:	str	w0, [sp, #40]
    6364:	ldr	w0, [sp, #40]
    6368:	ror	w1, w0, #6
    636c:	ldr	w0, [sp, #40]
    6370:	ror	w0, w0, #11
    6374:	eor	w1, w1, w0
    6378:	ldr	w0, [sp, #40]
    637c:	ror	w0, w0, #25
    6380:	eor	w1, w1, w0
    6384:	ldr	w0, [sp, #52]
    6388:	add	w1, w1, w0
    638c:	ldr	w2, [sp, #44]
    6390:	ldr	w0, [sp, #48]
    6394:	eor	w2, w2, w0
    6398:	ldr	w0, [sp, #40]
    639c:	and	w2, w2, w0
    63a0:	ldr	w0, [sp, #48]
    63a4:	eor	w0, w2, w0
    63a8:	add	w1, w1, w0
    63ac:	ldr	x0, [sp, #80]
    63b0:	add	x2, x0, #0x4
    63b4:	str	x2, [sp, #80]
    63b8:	ldr	w0, [x0]
    63bc:	add	w1, w1, w0
    63c0:	ldr	w2, [sp, #148]
    63c4:	ldr	w0, [sp, #140]
    63c8:	ror	w3, w0, #17
    63cc:	ldr	w0, [sp, #140]
    63d0:	ror	w0, w0, #19
    63d4:	eor	w3, w3, w0
    63d8:	ldr	w0, [sp, #140]
    63dc:	lsr	w0, w0, #10
    63e0:	eor	w3, w3, w0
    63e4:	ldr	w0, [sp, #120]
    63e8:	add	w3, w3, w0
    63ec:	ldr	w0, [sp, #152]
    63f0:	ror	w4, w0, #7
    63f4:	ldr	w0, [sp, #152]
    63f8:	ror	w0, w0, #18
    63fc:	eor	w4, w4, w0
    6400:	ldr	w0, [sp, #152]
    6404:	lsr	w0, w0, #3
    6408:	eor	w0, w4, w0
    640c:	add	w0, w3, w0
    6410:	add	w0, w2, w0
    6414:	str	w0, [sp, #148]
    6418:	ldr	w0, [sp, #148]
    641c:	add	w0, w1, w0
    6420:	str	w0, [sp, #68]
    6424:	ldr	w0, [sp, #56]
    6428:	ror	w1, w0, #2
    642c:	ldr	w0, [sp, #56]
    6430:	ror	w0, w0, #13
    6434:	eor	w1, w1, w0
    6438:	ldr	w0, [sp, #56]
    643c:	ror	w0, w0, #22
    6440:	eor	w1, w1, w0
    6444:	ldr	w0, [sp, #68]
    6448:	add	w1, w1, w0
    644c:	ldr	w2, [sp, #56]
    6450:	ldr	w0, [sp, #60]
    6454:	and	w2, w2, w0
    6458:	ldr	w3, [sp, #56]
    645c:	ldr	w0, [sp, #60]
    6460:	orr	w3, w3, w0
    6464:	ldr	w0, [sp, #64]
    6468:	and	w0, w3, w0
    646c:	orr	w0, w2, w0
    6470:	add	w0, w1, w0
    6474:	str	w0, [sp, #52]
    6478:	ldr	w1, [sp, #36]
    647c:	ldr	w0, [sp, #68]
    6480:	add	w0, w1, w0
    6484:	str	w0, [sp, #36]
    6488:	ldr	w0, [sp, #36]
    648c:	ror	w1, w0, #6
    6490:	ldr	w0, [sp, #36]
    6494:	ror	w0, w0, #11
    6498:	eor	w1, w1, w0
    649c:	ldr	w0, [sp, #36]
    64a0:	ror	w0, w0, #25
    64a4:	eor	w1, w1, w0
    64a8:	ldr	w0, [sp, #48]
    64ac:	add	w1, w1, w0
    64b0:	ldr	w2, [sp, #40]
    64b4:	ldr	w0, [sp, #44]
    64b8:	eor	w2, w2, w0
    64bc:	ldr	w0, [sp, #36]
    64c0:	and	w2, w2, w0
    64c4:	ldr	w0, [sp, #44]
    64c8:	eor	w0, w2, w0
    64cc:	add	w1, w1, w0
    64d0:	ldr	x0, [sp, #80]
    64d4:	add	x2, x0, #0x4
    64d8:	str	x2, [sp, #80]
    64dc:	ldr	w0, [x0]
    64e0:	add	w1, w1, w0
    64e4:	ldr	w2, [sp, #152]
    64e8:	ldr	w0, [sp, #144]
    64ec:	ror	w3, w0, #17
    64f0:	ldr	w0, [sp, #144]
    64f4:	ror	w0, w0, #19
    64f8:	eor	w3, w3, w0
    64fc:	ldr	w0, [sp, #144]
    6500:	lsr	w0, w0, #10
    6504:	eor	w3, w3, w0
    6508:	ldr	w0, [sp, #124]
    650c:	add	w3, w3, w0
    6510:	ldr	w0, [sp, #156]
    6514:	ror	w4, w0, #7
    6518:	ldr	w0, [sp, #156]
    651c:	ror	w0, w0, #18
    6520:	eor	w4, w4, w0
    6524:	ldr	w0, [sp, #156]
    6528:	lsr	w0, w0, #3
    652c:	eor	w0, w4, w0
    6530:	add	w0, w3, w0
    6534:	add	w0, w2, w0
    6538:	str	w0, [sp, #152]
    653c:	ldr	w0, [sp, #152]
    6540:	add	w0, w1, w0
    6544:	str	w0, [sp, #68]
    6548:	ldr	w0, [sp, #52]
    654c:	ror	w1, w0, #2
    6550:	ldr	w0, [sp, #52]
    6554:	ror	w0, w0, #13
    6558:	eor	w1, w1, w0
    655c:	ldr	w0, [sp, #52]
    6560:	ror	w0, w0, #22
    6564:	eor	w1, w1, w0
    6568:	ldr	w0, [sp, #68]
    656c:	add	w1, w1, w0
    6570:	ldr	w2, [sp, #52]
    6574:	ldr	w0, [sp, #56]
    6578:	and	w2, w2, w0
    657c:	ldr	w3, [sp, #52]
    6580:	ldr	w0, [sp, #56]
    6584:	orr	w3, w3, w0
    6588:	ldr	w0, [sp, #60]
    658c:	and	w0, w3, w0
    6590:	orr	w0, w2, w0
    6594:	add	w0, w1, w0
    6598:	str	w0, [sp, #48]
    659c:	ldr	w1, [sp, #64]
    65a0:	ldr	w0, [sp, #68]
    65a4:	add	w0, w1, w0
    65a8:	str	w0, [sp, #64]
    65ac:	ldr	w0, [sp, #64]
    65b0:	ror	w1, w0, #6
    65b4:	ldr	w0, [sp, #64]
    65b8:	ror	w0, w0, #11
    65bc:	eor	w1, w1, w0
    65c0:	ldr	w0, [sp, #64]
    65c4:	ror	w0, w0, #25
    65c8:	eor	w1, w1, w0
    65cc:	ldr	w0, [sp, #44]
    65d0:	add	w1, w1, w0
    65d4:	ldr	w2, [sp, #36]
    65d8:	ldr	w0, [sp, #40]
    65dc:	eor	w2, w2, w0
    65e0:	ldr	w0, [sp, #64]
    65e4:	and	w2, w2, w0
    65e8:	ldr	w0, [sp, #40]
    65ec:	eor	w0, w2, w0
    65f0:	add	w1, w1, w0
    65f4:	ldr	x0, [sp, #80]
    65f8:	add	x2, x0, #0x4
    65fc:	str	x2, [sp, #80]
    6600:	ldr	w0, [x0]
    6604:	add	w1, w1, w0
    6608:	ldr	w2, [sp, #156]
    660c:	ldr	w0, [sp, #148]
    6610:	ror	w3, w0, #17
    6614:	ldr	w0, [sp, #148]
    6618:	ror	w0, w0, #19
    661c:	eor	w3, w3, w0
    6620:	ldr	w0, [sp, #148]
    6624:	lsr	w0, w0, #10
    6628:	eor	w3, w3, w0
    662c:	ldr	w0, [sp, #128]
    6630:	add	w3, w3, w0
    6634:	ldr	w0, [sp, #160]
    6638:	ror	w4, w0, #7
    663c:	ldr	w0, [sp, #160]
    6640:	ror	w0, w0, #18
    6644:	eor	w4, w4, w0
    6648:	ldr	w0, [sp, #160]
    664c:	lsr	w0, w0, #3
    6650:	eor	w0, w4, w0
    6654:	add	w0, w3, w0
    6658:	add	w0, w2, w0
    665c:	str	w0, [sp, #156]
    6660:	ldr	w0, [sp, #156]
    6664:	add	w0, w1, w0
    6668:	str	w0, [sp, #68]
    666c:	ldr	w0, [sp, #48]
    6670:	ror	w1, w0, #2
    6674:	ldr	w0, [sp, #48]
    6678:	ror	w0, w0, #13
    667c:	eor	w1, w1, w0
    6680:	ldr	w0, [sp, #48]
    6684:	ror	w0, w0, #22
    6688:	eor	w1, w1, w0
    668c:	ldr	w0, [sp, #68]
    6690:	add	w1, w1, w0
    6694:	ldr	w2, [sp, #48]
    6698:	ldr	w0, [sp, #52]
    669c:	and	w2, w2, w0
    66a0:	ldr	w3, [sp, #48]
    66a4:	ldr	w0, [sp, #52]
    66a8:	orr	w3, w3, w0
    66ac:	ldr	w0, [sp, #56]
    66b0:	and	w0, w3, w0
    66b4:	orr	w0, w2, w0
    66b8:	add	w0, w1, w0
    66bc:	str	w0, [sp, #44]
    66c0:	ldr	w1, [sp, #60]
    66c4:	ldr	w0, [sp, #68]
    66c8:	add	w0, w1, w0
    66cc:	str	w0, [sp, #60]
    66d0:	ldr	w0, [sp, #60]
    66d4:	ror	w1, w0, #6
    66d8:	ldr	w0, [sp, #60]
    66dc:	ror	w0, w0, #11
    66e0:	eor	w1, w1, w0
    66e4:	ldr	w0, [sp, #60]
    66e8:	ror	w0, w0, #25
    66ec:	eor	w1, w1, w0
    66f0:	ldr	w0, [sp, #40]
    66f4:	add	w1, w1, w0
    66f8:	ldr	w2, [sp, #64]
    66fc:	ldr	w0, [sp, #36]
    6700:	eor	w2, w2, w0
    6704:	ldr	w0, [sp, #60]
    6708:	and	w2, w2, w0
    670c:	ldr	w0, [sp, #36]
    6710:	eor	w0, w2, w0
    6714:	add	w1, w1, w0
    6718:	ldr	x0, [sp, #80]
    671c:	add	x2, x0, #0x4
    6720:	str	x2, [sp, #80]
    6724:	ldr	w0, [x0]
    6728:	add	w1, w1, w0
    672c:	ldr	w2, [sp, #160]
    6730:	ldr	w0, [sp, #152]
    6734:	ror	w3, w0, #17
    6738:	ldr	w0, [sp, #152]
    673c:	ror	w0, w0, #19
    6740:	eor	w3, w3, w0
    6744:	ldr	w0, [sp, #152]
    6748:	lsr	w0, w0, #10
    674c:	eor	w3, w3, w0
    6750:	ldr	w0, [sp, #132]
    6754:	add	w3, w3, w0
    6758:	ldr	w0, [sp, #164]
    675c:	ror	w4, w0, #7
    6760:	ldr	w0, [sp, #164]
    6764:	ror	w0, w0, #18
    6768:	eor	w4, w4, w0
    676c:	ldr	w0, [sp, #164]
    6770:	lsr	w0, w0, #3
    6774:	eor	w0, w4, w0
    6778:	add	w0, w3, w0
    677c:	add	w0, w2, w0
    6780:	str	w0, [sp, #160]
    6784:	ldr	w0, [sp, #160]
    6788:	add	w0, w1, w0
    678c:	str	w0, [sp, #68]
    6790:	ldr	w0, [sp, #44]
    6794:	ror	w1, w0, #2
    6798:	ldr	w0, [sp, #44]
    679c:	ror	w0, w0, #13
    67a0:	eor	w1, w1, w0
    67a4:	ldr	w0, [sp, #44]
    67a8:	ror	w0, w0, #22
    67ac:	eor	w1, w1, w0
    67b0:	ldr	w0, [sp, #68]
    67b4:	add	w1, w1, w0
    67b8:	ldr	w2, [sp, #44]
    67bc:	ldr	w0, [sp, #48]
    67c0:	and	w2, w2, w0
    67c4:	ldr	w3, [sp, #44]
    67c8:	ldr	w0, [sp, #48]
    67cc:	orr	w3, w3, w0
    67d0:	ldr	w0, [sp, #52]
    67d4:	and	w0, w3, w0
    67d8:	orr	w0, w2, w0
    67dc:	add	w0, w1, w0
    67e0:	str	w0, [sp, #40]
    67e4:	ldr	w1, [sp, #56]
    67e8:	ldr	w0, [sp, #68]
    67ec:	add	w0, w1, w0
    67f0:	str	w0, [sp, #56]
    67f4:	ldr	w0, [sp, #56]
    67f8:	ror	w1, w0, #6
    67fc:	ldr	w0, [sp, #56]
    6800:	ror	w0, w0, #11
    6804:	eor	w1, w1, w0
    6808:	ldr	w0, [sp, #56]
    680c:	ror	w0, w0, #25
    6810:	eor	w1, w1, w0
    6814:	ldr	w0, [sp, #36]
    6818:	add	w1, w1, w0
    681c:	ldr	w2, [sp, #60]
    6820:	ldr	w0, [sp, #64]
    6824:	eor	w2, w2, w0
    6828:	ldr	w0, [sp, #56]
    682c:	and	w2, w2, w0
    6830:	ldr	w0, [sp, #64]
    6834:	eor	w0, w2, w0
    6838:	add	w1, w1, w0
    683c:	ldr	x0, [sp, #80]
    6840:	add	x2, x0, #0x4
    6844:	str	x2, [sp, #80]
    6848:	ldr	w0, [x0]
    684c:	add	w1, w1, w0
    6850:	ldr	w2, [sp, #164]
    6854:	ldr	w0, [sp, #156]
    6858:	ror	w3, w0, #17
    685c:	ldr	w0, [sp, #156]
    6860:	ror	w0, w0, #19
    6864:	eor	w3, w3, w0
    6868:	ldr	w0, [sp, #156]
    686c:	lsr	w0, w0, #10
    6870:	eor	w3, w3, w0
    6874:	ldr	w0, [sp, #136]
    6878:	add	w3, w3, w0
    687c:	ldr	w0, [sp, #104]
    6880:	ror	w4, w0, #7
    6884:	ldr	w0, [sp, #104]
    6888:	ror	w0, w0, #18
    688c:	eor	w4, w4, w0
    6890:	ldr	w0, [sp, #104]
    6894:	lsr	w0, w0, #3
    6898:	eor	w0, w4, w0
    689c:	add	w0, w3, w0
    68a0:	add	w0, w2, w0
    68a4:	str	w0, [sp, #164]
    68a8:	ldr	w0, [sp, #164]
    68ac:	add	w0, w1, w0
    68b0:	str	w0, [sp, #68]
    68b4:	ldr	w0, [sp, #40]
    68b8:	ror	w1, w0, #2
    68bc:	ldr	w0, [sp, #40]
    68c0:	ror	w0, w0, #13
    68c4:	eor	w1, w1, w0
    68c8:	ldr	w0, [sp, #40]
    68cc:	ror	w0, w0, #22
    68d0:	eor	w1, w1, w0
    68d4:	ldr	w0, [sp, #68]
    68d8:	add	w1, w1, w0
    68dc:	ldr	w2, [sp, #40]
    68e0:	ldr	w0, [sp, #44]
    68e4:	and	w2, w2, w0
    68e8:	ldr	w3, [sp, #40]
    68ec:	ldr	w0, [sp, #44]
    68f0:	orr	w3, w3, w0
    68f4:	ldr	w0, [sp, #48]
    68f8:	and	w0, w3, w0
    68fc:	orr	w0, w2, w0
    6900:	add	w0, w1, w0
    6904:	str	w0, [sp, #36]
    6908:	ldr	w1, [sp, #52]
    690c:	ldr	w0, [sp, #68]
    6910:	add	w0, w1, w0
    6914:	str	w0, [sp, #52]
    6918:	ldr	w0, [sp, #52]
    691c:	ror	w1, w0, #6
    6920:	ldr	w0, [sp, #52]
    6924:	ror	w0, w0, #11
    6928:	eor	w1, w1, w0
    692c:	ldr	w0, [sp, #52]
    6930:	ror	w0, w0, #25
    6934:	eor	w1, w1, w0
    6938:	ldr	w0, [sp, #64]
    693c:	add	w1, w1, w0
    6940:	ldr	w2, [sp, #56]
    6944:	ldr	w0, [sp, #60]
    6948:	eor	w2, w2, w0
    694c:	ldr	w0, [sp, #52]
    6950:	and	w2, w2, w0
    6954:	ldr	w0, [sp, #60]
    6958:	eor	w0, w2, w0
    695c:	add	w1, w1, w0
    6960:	ldr	x0, [sp, #80]
    6964:	add	x2, x0, #0x4
    6968:	str	x2, [sp, #80]
    696c:	ldr	w0, [x0]
    6970:	add	w1, w1, w0
    6974:	ldr	w2, [sp, #104]
    6978:	ldr	w0, [sp, #160]
    697c:	ror	w3, w0, #17
    6980:	ldr	w0, [sp, #160]
    6984:	ror	w0, w0, #19
    6988:	eor	w3, w3, w0
    698c:	ldr	w0, [sp, #160]
    6990:	lsr	w0, w0, #10
    6994:	eor	w3, w3, w0
    6998:	ldr	w0, [sp, #140]
    699c:	add	w3, w3, w0
    69a0:	ldr	w0, [sp, #108]
    69a4:	ror	w4, w0, #7
    69a8:	ldr	w0, [sp, #108]
    69ac:	ror	w0, w0, #18
    69b0:	eor	w4, w4, w0
    69b4:	ldr	w0, [sp, #108]
    69b8:	lsr	w0, w0, #3
    69bc:	eor	w0, w4, w0
    69c0:	add	w0, w3, w0
    69c4:	add	w0, w2, w0
    69c8:	str	w0, [sp, #104]
    69cc:	ldr	w0, [sp, #104]
    69d0:	add	w0, w1, w0
    69d4:	str	w0, [sp, #68]
    69d8:	ldr	w0, [sp, #36]
    69dc:	ror	w1, w0, #2
    69e0:	ldr	w0, [sp, #36]
    69e4:	ror	w0, w0, #13
    69e8:	eor	w1, w1, w0
    69ec:	ldr	w0, [sp, #36]
    69f0:	ror	w0, w0, #22
    69f4:	eor	w1, w1, w0
    69f8:	ldr	w0, [sp, #68]
    69fc:	add	w1, w1, w0
    6a00:	ldr	w2, [sp, #36]
    6a04:	ldr	w0, [sp, #40]
    6a08:	and	w2, w2, w0
    6a0c:	ldr	w3, [sp, #36]
    6a10:	ldr	w0, [sp, #40]
    6a14:	orr	w3, w3, w0
    6a18:	ldr	w0, [sp, #44]
    6a1c:	and	w0, w3, w0
    6a20:	orr	w0, w2, w0
    6a24:	add	w0, w1, w0
    6a28:	str	w0, [sp, #64]
    6a2c:	ldr	w1, [sp, #48]
    6a30:	ldr	w0, [sp, #68]
    6a34:	add	w0, w1, w0
    6a38:	str	w0, [sp, #48]
    6a3c:	ldr	w0, [sp, #48]
    6a40:	ror	w1, w0, #6
    6a44:	ldr	w0, [sp, #48]
    6a48:	ror	w0, w0, #11
    6a4c:	eor	w1, w1, w0
    6a50:	ldr	w0, [sp, #48]
    6a54:	ror	w0, w0, #25
    6a58:	eor	w1, w1, w0
    6a5c:	ldr	w0, [sp, #60]
    6a60:	add	w1, w1, w0
    6a64:	ldr	w2, [sp, #52]
    6a68:	ldr	w0, [sp, #56]
    6a6c:	eor	w2, w2, w0
    6a70:	ldr	w0, [sp, #48]
    6a74:	and	w2, w2, w0
    6a78:	ldr	w0, [sp, #56]
    6a7c:	eor	w0, w2, w0
    6a80:	add	w1, w1, w0
    6a84:	ldr	x0, [sp, #80]
    6a88:	add	x2, x0, #0x4
    6a8c:	str	x2, [sp, #80]
    6a90:	ldr	w0, [x0]
    6a94:	add	w1, w1, w0
    6a98:	ldr	w2, [sp, #108]
    6a9c:	ldr	w0, [sp, #164]
    6aa0:	ror	w3, w0, #17
    6aa4:	ldr	w0, [sp, #164]
    6aa8:	ror	w0, w0, #19
    6aac:	eor	w3, w3, w0
    6ab0:	ldr	w0, [sp, #164]
    6ab4:	lsr	w0, w0, #10
    6ab8:	eor	w3, w3, w0
    6abc:	ldr	w0, [sp, #144]
    6ac0:	add	w3, w3, w0
    6ac4:	ldr	w0, [sp, #112]
    6ac8:	ror	w4, w0, #7
    6acc:	ldr	w0, [sp, #112]
    6ad0:	ror	w0, w0, #18
    6ad4:	eor	w4, w4, w0
    6ad8:	ldr	w0, [sp, #112]
    6adc:	lsr	w0, w0, #3
    6ae0:	eor	w0, w4, w0
    6ae4:	add	w0, w3, w0
    6ae8:	add	w0, w2, w0
    6aec:	str	w0, [sp, #108]
    6af0:	ldr	w0, [sp, #108]
    6af4:	add	w0, w1, w0
    6af8:	str	w0, [sp, #68]
    6afc:	ldr	w0, [sp, #64]
    6b00:	ror	w1, w0, #2
    6b04:	ldr	w0, [sp, #64]
    6b08:	ror	w0, w0, #13
    6b0c:	eor	w1, w1, w0
    6b10:	ldr	w0, [sp, #64]
    6b14:	ror	w0, w0, #22
    6b18:	eor	w1, w1, w0
    6b1c:	ldr	w0, [sp, #68]
    6b20:	add	w1, w1, w0
    6b24:	ldr	w2, [sp, #64]
    6b28:	ldr	w0, [sp, #36]
    6b2c:	and	w2, w2, w0
    6b30:	ldr	w3, [sp, #64]
    6b34:	ldr	w0, [sp, #36]
    6b38:	orr	w3, w3, w0
    6b3c:	ldr	w0, [sp, #40]
    6b40:	and	w0, w3, w0
    6b44:	orr	w0, w2, w0
    6b48:	add	w0, w1, w0
    6b4c:	str	w0, [sp, #60]
    6b50:	ldr	w1, [sp, #44]
    6b54:	ldr	w0, [sp, #68]
    6b58:	add	w0, w1, w0
    6b5c:	str	w0, [sp, #44]
    6b60:	ldr	w0, [sp, #44]
    6b64:	ror	w1, w0, #6
    6b68:	ldr	w0, [sp, #44]
    6b6c:	ror	w0, w0, #11
    6b70:	eor	w1, w1, w0
    6b74:	ldr	w0, [sp, #44]
    6b78:	ror	w0, w0, #25
    6b7c:	eor	w1, w1, w0
    6b80:	ldr	w0, [sp, #56]
    6b84:	add	w1, w1, w0
    6b88:	ldr	w2, [sp, #48]
    6b8c:	ldr	w0, [sp, #52]
    6b90:	eor	w2, w2, w0
    6b94:	ldr	w0, [sp, #44]
    6b98:	and	w2, w2, w0
    6b9c:	ldr	w0, [sp, #52]
    6ba0:	eor	w0, w2, w0
    6ba4:	add	w1, w1, w0
    6ba8:	ldr	x0, [sp, #80]
    6bac:	add	x2, x0, #0x4
    6bb0:	str	x2, [sp, #80]
    6bb4:	ldr	w0, [x0]
    6bb8:	add	w1, w1, w0
    6bbc:	ldr	w2, [sp, #112]
    6bc0:	ldr	w0, [sp, #104]
    6bc4:	ror	w3, w0, #17
    6bc8:	ldr	w0, [sp, #104]
    6bcc:	ror	w0, w0, #19
    6bd0:	eor	w3, w3, w0
    6bd4:	ldr	w0, [sp, #104]
    6bd8:	lsr	w0, w0, #10
    6bdc:	eor	w3, w3, w0
    6be0:	ldr	w0, [sp, #148]
    6be4:	add	w3, w3, w0
    6be8:	ldr	w0, [sp, #116]
    6bec:	ror	w4, w0, #7
    6bf0:	ldr	w0, [sp, #116]
    6bf4:	ror	w0, w0, #18
    6bf8:	eor	w4, w4, w0
    6bfc:	ldr	w0, [sp, #116]
    6c00:	lsr	w0, w0, #3
    6c04:	eor	w0, w4, w0
    6c08:	add	w0, w3, w0
    6c0c:	add	w0, w2, w0
    6c10:	str	w0, [sp, #112]
    6c14:	ldr	w0, [sp, #112]
    6c18:	add	w0, w1, w0
    6c1c:	str	w0, [sp, #68]
    6c20:	ldr	w0, [sp, #60]
    6c24:	ror	w1, w0, #2
    6c28:	ldr	w0, [sp, #60]
    6c2c:	ror	w0, w0, #13
    6c30:	eor	w1, w1, w0
    6c34:	ldr	w0, [sp, #60]
    6c38:	ror	w0, w0, #22
    6c3c:	eor	w1, w1, w0
    6c40:	ldr	w0, [sp, #68]
    6c44:	add	w1, w1, w0
    6c48:	ldr	w2, [sp, #60]
    6c4c:	ldr	w0, [sp, #64]
    6c50:	and	w2, w2, w0
    6c54:	ldr	w3, [sp, #60]
    6c58:	ldr	w0, [sp, #64]
    6c5c:	orr	w3, w3, w0
    6c60:	ldr	w0, [sp, #36]
    6c64:	and	w0, w3, w0
    6c68:	orr	w0, w2, w0
    6c6c:	add	w0, w1, w0
    6c70:	str	w0, [sp, #56]
    6c74:	ldr	w1, [sp, #40]
    6c78:	ldr	w0, [sp, #68]
    6c7c:	add	w0, w1, w0
    6c80:	str	w0, [sp, #40]
    6c84:	ldr	w0, [sp, #40]
    6c88:	ror	w1, w0, #6
    6c8c:	ldr	w0, [sp, #40]
    6c90:	ror	w0, w0, #11
    6c94:	eor	w1, w1, w0
    6c98:	ldr	w0, [sp, #40]
    6c9c:	ror	w0, w0, #25
    6ca0:	eor	w1, w1, w0
    6ca4:	ldr	w0, [sp, #52]
    6ca8:	add	w1, w1, w0
    6cac:	ldr	w2, [sp, #44]
    6cb0:	ldr	w0, [sp, #48]
    6cb4:	eor	w2, w2, w0
    6cb8:	ldr	w0, [sp, #40]
    6cbc:	and	w2, w2, w0
    6cc0:	ldr	w0, [sp, #48]
    6cc4:	eor	w0, w2, w0
    6cc8:	add	w1, w1, w0
    6ccc:	ldr	x0, [sp, #80]
    6cd0:	add	x2, x0, #0x4
    6cd4:	str	x2, [sp, #80]
    6cd8:	ldr	w0, [x0]
    6cdc:	add	w1, w1, w0
    6ce0:	ldr	w2, [sp, #116]
    6ce4:	ldr	w0, [sp, #108]
    6ce8:	ror	w3, w0, #17
    6cec:	ldr	w0, [sp, #108]
    6cf0:	ror	w0, w0, #19
    6cf4:	eor	w3, w3, w0
    6cf8:	ldr	w0, [sp, #108]
    6cfc:	lsr	w0, w0, #10
    6d00:	eor	w3, w3, w0
    6d04:	ldr	w0, [sp, #152]
    6d08:	add	w3, w3, w0
    6d0c:	ldr	w0, [sp, #120]
    6d10:	ror	w4, w0, #7
    6d14:	ldr	w0, [sp, #120]
    6d18:	ror	w0, w0, #18
    6d1c:	eor	w4, w4, w0
    6d20:	ldr	w0, [sp, #120]
    6d24:	lsr	w0, w0, #3
    6d28:	eor	w0, w4, w0
    6d2c:	add	w0, w3, w0
    6d30:	add	w0, w2, w0
    6d34:	str	w0, [sp, #116]
    6d38:	ldr	w0, [sp, #116]
    6d3c:	add	w0, w1, w0
    6d40:	str	w0, [sp, #68]
    6d44:	ldr	w0, [sp, #56]
    6d48:	ror	w1, w0, #2
    6d4c:	ldr	w0, [sp, #56]
    6d50:	ror	w0, w0, #13
    6d54:	eor	w1, w1, w0
    6d58:	ldr	w0, [sp, #56]
    6d5c:	ror	w0, w0, #22
    6d60:	eor	w1, w1, w0
    6d64:	ldr	w0, [sp, #68]
    6d68:	add	w1, w1, w0
    6d6c:	ldr	w2, [sp, #56]
    6d70:	ldr	w0, [sp, #60]
    6d74:	and	w2, w2, w0
    6d78:	ldr	w3, [sp, #56]
    6d7c:	ldr	w0, [sp, #60]
    6d80:	orr	w3, w3, w0
    6d84:	ldr	w0, [sp, #64]
    6d88:	and	w0, w3, w0
    6d8c:	orr	w0, w2, w0
    6d90:	add	w0, w1, w0
    6d94:	str	w0, [sp, #52]
    6d98:	ldr	w1, [sp, #36]
    6d9c:	ldr	w0, [sp, #68]
    6da0:	add	w0, w1, w0
    6da4:	str	w0, [sp, #36]
    6da8:	ldr	w0, [sp, #36]
    6dac:	ror	w1, w0, #6
    6db0:	ldr	w0, [sp, #36]
    6db4:	ror	w0, w0, #11
    6db8:	eor	w1, w1, w0
    6dbc:	ldr	w0, [sp, #36]
    6dc0:	ror	w0, w0, #25
    6dc4:	eor	w1, w1, w0
    6dc8:	ldr	w0, [sp, #48]
    6dcc:	add	w1, w1, w0
    6dd0:	ldr	w2, [sp, #40]
    6dd4:	ldr	w0, [sp, #44]
    6dd8:	eor	w2, w2, w0
    6ddc:	ldr	w0, [sp, #36]
    6de0:	and	w2, w2, w0
    6de4:	ldr	w0, [sp, #44]
    6de8:	eor	w0, w2, w0
    6dec:	add	w1, w1, w0
    6df0:	ldr	x0, [sp, #80]
    6df4:	add	x2, x0, #0x4
    6df8:	str	x2, [sp, #80]
    6dfc:	ldr	w0, [x0]
    6e00:	add	w1, w1, w0
    6e04:	ldr	w2, [sp, #120]
    6e08:	ldr	w0, [sp, #112]
    6e0c:	ror	w3, w0, #17
    6e10:	ldr	w0, [sp, #112]
    6e14:	ror	w0, w0, #19
    6e18:	eor	w3, w3, w0
    6e1c:	ldr	w0, [sp, #112]
    6e20:	lsr	w0, w0, #10
    6e24:	eor	w3, w3, w0
    6e28:	ldr	w0, [sp, #156]
    6e2c:	add	w3, w3, w0
    6e30:	ldr	w0, [sp, #124]
    6e34:	ror	w4, w0, #7
    6e38:	ldr	w0, [sp, #124]
    6e3c:	ror	w0, w0, #18
    6e40:	eor	w4, w4, w0
    6e44:	ldr	w0, [sp, #124]
    6e48:	lsr	w0, w0, #3
    6e4c:	eor	w0, w4, w0
    6e50:	add	w0, w3, w0
    6e54:	add	w0, w2, w0
    6e58:	str	w0, [sp, #120]
    6e5c:	ldr	w0, [sp, #120]
    6e60:	add	w0, w1, w0
    6e64:	str	w0, [sp, #68]
    6e68:	ldr	w0, [sp, #52]
    6e6c:	ror	w1, w0, #2
    6e70:	ldr	w0, [sp, #52]
    6e74:	ror	w0, w0, #13
    6e78:	eor	w1, w1, w0
    6e7c:	ldr	w0, [sp, #52]
    6e80:	ror	w0, w0, #22
    6e84:	eor	w1, w1, w0
    6e88:	ldr	w0, [sp, #68]
    6e8c:	add	w1, w1, w0
    6e90:	ldr	w2, [sp, #52]
    6e94:	ldr	w0, [sp, #56]
    6e98:	and	w2, w2, w0
    6e9c:	ldr	w3, [sp, #52]
    6ea0:	ldr	w0, [sp, #56]
    6ea4:	orr	w3, w3, w0
    6ea8:	ldr	w0, [sp, #60]
    6eac:	and	w0, w3, w0
    6eb0:	orr	w0, w2, w0
    6eb4:	add	w0, w1, w0
    6eb8:	str	w0, [sp, #48]
    6ebc:	ldr	w1, [sp, #64]
    6ec0:	ldr	w0, [sp, #68]
    6ec4:	add	w0, w1, w0
    6ec8:	str	w0, [sp, #64]
    6ecc:	ldr	w0, [sp, #64]
    6ed0:	ror	w1, w0, #6
    6ed4:	ldr	w0, [sp, #64]
    6ed8:	ror	w0, w0, #11
    6edc:	eor	w1, w1, w0
    6ee0:	ldr	w0, [sp, #64]
    6ee4:	ror	w0, w0, #25
    6ee8:	eor	w1, w1, w0
    6eec:	ldr	w0, [sp, #44]
    6ef0:	add	w1, w1, w0
    6ef4:	ldr	w2, [sp, #36]
    6ef8:	ldr	w0, [sp, #40]
    6efc:	eor	w2, w2, w0
    6f00:	ldr	w0, [sp, #64]
    6f04:	and	w2, w2, w0
    6f08:	ldr	w0, [sp, #40]
    6f0c:	eor	w0, w2, w0
    6f10:	add	w1, w1, w0
    6f14:	ldr	x0, [sp, #80]
    6f18:	add	x2, x0, #0x4
    6f1c:	str	x2, [sp, #80]
    6f20:	ldr	w0, [x0]
    6f24:	add	w1, w1, w0
    6f28:	ldr	w2, [sp, #124]
    6f2c:	ldr	w0, [sp, #116]
    6f30:	ror	w3, w0, #17
    6f34:	ldr	w0, [sp, #116]
    6f38:	ror	w0, w0, #19
    6f3c:	eor	w3, w3, w0
    6f40:	ldr	w0, [sp, #116]
    6f44:	lsr	w0, w0, #10
    6f48:	eor	w3, w3, w0
    6f4c:	ldr	w0, [sp, #160]
    6f50:	add	w3, w3, w0
    6f54:	ldr	w0, [sp, #128]
    6f58:	ror	w4, w0, #7
    6f5c:	ldr	w0, [sp, #128]
    6f60:	ror	w0, w0, #18
    6f64:	eor	w4, w4, w0
    6f68:	ldr	w0, [sp, #128]
    6f6c:	lsr	w0, w0, #3
    6f70:	eor	w0, w4, w0
    6f74:	add	w0, w3, w0
    6f78:	add	w0, w2, w0
    6f7c:	str	w0, [sp, #124]
    6f80:	ldr	w0, [sp, #124]
    6f84:	add	w0, w1, w0
    6f88:	str	w0, [sp, #68]
    6f8c:	ldr	w0, [sp, #48]
    6f90:	ror	w1, w0, #2
    6f94:	ldr	w0, [sp, #48]
    6f98:	ror	w0, w0, #13
    6f9c:	eor	w1, w1, w0
    6fa0:	ldr	w0, [sp, #48]
    6fa4:	ror	w0, w0, #22
    6fa8:	eor	w1, w1, w0
    6fac:	ldr	w0, [sp, #68]
    6fb0:	add	w1, w1, w0
    6fb4:	ldr	w2, [sp, #48]
    6fb8:	ldr	w0, [sp, #52]
    6fbc:	and	w2, w2, w0
    6fc0:	ldr	w3, [sp, #48]
    6fc4:	ldr	w0, [sp, #52]
    6fc8:	orr	w3, w3, w0
    6fcc:	ldr	w0, [sp, #56]
    6fd0:	and	w0, w3, w0
    6fd4:	orr	w0, w2, w0
    6fd8:	add	w0, w1, w0
    6fdc:	str	w0, [sp, #44]
    6fe0:	ldr	w1, [sp, #60]
    6fe4:	ldr	w0, [sp, #68]
    6fe8:	add	w0, w1, w0
    6fec:	str	w0, [sp, #60]
    6ff0:	ldr	w0, [sp, #60]
    6ff4:	ror	w1, w0, #6
    6ff8:	ldr	w0, [sp, #60]
    6ffc:	ror	w0, w0, #11
    7000:	eor	w1, w1, w0
    7004:	ldr	w0, [sp, #60]
    7008:	ror	w0, w0, #25
    700c:	eor	w1, w1, w0
    7010:	ldr	w0, [sp, #40]
    7014:	add	w1, w1, w0
    7018:	ldr	w2, [sp, #64]
    701c:	ldr	w0, [sp, #36]
    7020:	eor	w2, w2, w0
    7024:	ldr	w0, [sp, #60]
    7028:	and	w2, w2, w0
    702c:	ldr	w0, [sp, #36]
    7030:	eor	w0, w2, w0
    7034:	add	w1, w1, w0
    7038:	ldr	x0, [sp, #80]
    703c:	add	x2, x0, #0x4
    7040:	str	x2, [sp, #80]
    7044:	ldr	w0, [x0]
    7048:	add	w1, w1, w0
    704c:	ldr	w2, [sp, #128]
    7050:	ldr	w0, [sp, #120]
    7054:	ror	w3, w0, #17
    7058:	ldr	w0, [sp, #120]
    705c:	ror	w0, w0, #19
    7060:	eor	w3, w3, w0
    7064:	ldr	w0, [sp, #120]
    7068:	lsr	w0, w0, #10
    706c:	eor	w3, w3, w0
    7070:	ldr	w0, [sp, #164]
    7074:	add	w3, w3, w0
    7078:	ldr	w0, [sp, #132]
    707c:	ror	w4, w0, #7
    7080:	ldr	w0, [sp, #132]
    7084:	ror	w0, w0, #18
    7088:	eor	w4, w4, w0
    708c:	ldr	w0, [sp, #132]
    7090:	lsr	w0, w0, #3
    7094:	eor	w0, w4, w0
    7098:	add	w0, w3, w0
    709c:	add	w0, w2, w0
    70a0:	str	w0, [sp, #128]
    70a4:	ldr	w0, [sp, #128]
    70a8:	add	w0, w1, w0
    70ac:	str	w0, [sp, #68]
    70b0:	ldr	w0, [sp, #44]
    70b4:	ror	w1, w0, #2
    70b8:	ldr	w0, [sp, #44]
    70bc:	ror	w0, w0, #13
    70c0:	eor	w1, w1, w0
    70c4:	ldr	w0, [sp, #44]
    70c8:	ror	w0, w0, #22
    70cc:	eor	w1, w1, w0
    70d0:	ldr	w0, [sp, #68]
    70d4:	add	w1, w1, w0
    70d8:	ldr	w2, [sp, #44]
    70dc:	ldr	w0, [sp, #48]
    70e0:	and	w2, w2, w0
    70e4:	ldr	w3, [sp, #44]
    70e8:	ldr	w0, [sp, #48]
    70ec:	orr	w3, w3, w0
    70f0:	ldr	w0, [sp, #52]
    70f4:	and	w0, w3, w0
    70f8:	orr	w0, w2, w0
    70fc:	add	w0, w1, w0
    7100:	str	w0, [sp, #40]
    7104:	ldr	w1, [sp, #56]
    7108:	ldr	w0, [sp, #68]
    710c:	add	w0, w1, w0
    7110:	str	w0, [sp, #56]
    7114:	ldr	w0, [sp, #56]
    7118:	ror	w1, w0, #6
    711c:	ldr	w0, [sp, #56]
    7120:	ror	w0, w0, #11
    7124:	eor	w1, w1, w0
    7128:	ldr	w0, [sp, #56]
    712c:	ror	w0, w0, #25
    7130:	eor	w1, w1, w0
    7134:	ldr	w0, [sp, #36]
    7138:	add	w1, w1, w0
    713c:	ldr	w2, [sp, #60]
    7140:	ldr	w0, [sp, #64]
    7144:	eor	w2, w2, w0
    7148:	ldr	w0, [sp, #56]
    714c:	and	w2, w2, w0
    7150:	ldr	w0, [sp, #64]
    7154:	eor	w0, w2, w0
    7158:	add	w1, w1, w0
    715c:	ldr	x0, [sp, #80]
    7160:	add	x2, x0, #0x4
    7164:	str	x2, [sp, #80]
    7168:	ldr	w0, [x0]
    716c:	add	w1, w1, w0
    7170:	ldr	w2, [sp, #132]
    7174:	ldr	w0, [sp, #124]
    7178:	ror	w3, w0, #17
    717c:	ldr	w0, [sp, #124]
    7180:	ror	w0, w0, #19
    7184:	eor	w3, w3, w0
    7188:	ldr	w0, [sp, #124]
    718c:	lsr	w0, w0, #10
    7190:	eor	w3, w3, w0
    7194:	ldr	w0, [sp, #104]
    7198:	add	w3, w3, w0
    719c:	ldr	w0, [sp, #136]
    71a0:	ror	w4, w0, #7
    71a4:	ldr	w0, [sp, #136]
    71a8:	ror	w0, w0, #18
    71ac:	eor	w4, w4, w0
    71b0:	ldr	w0, [sp, #136]
    71b4:	lsr	w0, w0, #3
    71b8:	eor	w0, w4, w0
    71bc:	add	w0, w3, w0
    71c0:	add	w0, w2, w0
    71c4:	str	w0, [sp, #132]
    71c8:	ldr	w0, [sp, #132]
    71cc:	add	w0, w1, w0
    71d0:	str	w0, [sp, #68]
    71d4:	ldr	w0, [sp, #40]
    71d8:	ror	w1, w0, #2
    71dc:	ldr	w0, [sp, #40]
    71e0:	ror	w0, w0, #13
    71e4:	eor	w1, w1, w0
    71e8:	ldr	w0, [sp, #40]
    71ec:	ror	w0, w0, #22
    71f0:	eor	w1, w1, w0
    71f4:	ldr	w0, [sp, #68]
    71f8:	add	w1, w1, w0
    71fc:	ldr	w2, [sp, #40]
    7200:	ldr	w0, [sp, #44]
    7204:	and	w2, w2, w0
    7208:	ldr	w3, [sp, #40]
    720c:	ldr	w0, [sp, #44]
    7210:	orr	w3, w3, w0
    7214:	ldr	w0, [sp, #48]
    7218:	and	w0, w3, w0
    721c:	orr	w0, w2, w0
    7220:	add	w0, w1, w0
    7224:	str	w0, [sp, #36]
    7228:	ldr	w1, [sp, #52]
    722c:	ldr	w0, [sp, #68]
    7230:	add	w0, w1, w0
    7234:	str	w0, [sp, #52]
    7238:	ldr	w0, [sp, #52]
    723c:	ror	w1, w0, #6
    7240:	ldr	w0, [sp, #52]
    7244:	ror	w0, w0, #11
    7248:	eor	w1, w1, w0
    724c:	ldr	w0, [sp, #52]
    7250:	ror	w0, w0, #25
    7254:	eor	w1, w1, w0
    7258:	ldr	w0, [sp, #64]
    725c:	add	w1, w1, w0
    7260:	ldr	w2, [sp, #56]
    7264:	ldr	w0, [sp, #60]
    7268:	eor	w2, w2, w0
    726c:	ldr	w0, [sp, #52]
    7270:	and	w2, w2, w0
    7274:	ldr	w0, [sp, #60]
    7278:	eor	w0, w2, w0
    727c:	add	w1, w1, w0
    7280:	ldr	x0, [sp, #80]
    7284:	add	x2, x0, #0x4
    7288:	str	x2, [sp, #80]
    728c:	ldr	w0, [x0]
    7290:	add	w1, w1, w0
    7294:	ldr	w2, [sp, #136]
    7298:	ldr	w0, [sp, #128]
    729c:	ror	w3, w0, #17
    72a0:	ldr	w0, [sp, #128]
    72a4:	ror	w0, w0, #19
    72a8:	eor	w3, w3, w0
    72ac:	ldr	w0, [sp, #128]
    72b0:	lsr	w0, w0, #10
    72b4:	eor	w3, w3, w0
    72b8:	ldr	w0, [sp, #108]
    72bc:	add	w3, w3, w0
    72c0:	ldr	w0, [sp, #140]
    72c4:	ror	w4, w0, #7
    72c8:	ldr	w0, [sp, #140]
    72cc:	ror	w0, w0, #18
    72d0:	eor	w4, w4, w0
    72d4:	ldr	w0, [sp, #140]
    72d8:	lsr	w0, w0, #3
    72dc:	eor	w0, w4, w0
    72e0:	add	w0, w3, w0
    72e4:	add	w0, w2, w0
    72e8:	str	w0, [sp, #136]
    72ec:	ldr	w0, [sp, #136]
    72f0:	add	w0, w1, w0
    72f4:	str	w0, [sp, #68]
    72f8:	ldr	w0, [sp, #36]
    72fc:	ror	w1, w0, #2
    7300:	ldr	w0, [sp, #36]
    7304:	ror	w0, w0, #13
    7308:	eor	w1, w1, w0
    730c:	ldr	w0, [sp, #36]
    7310:	ror	w0, w0, #22
    7314:	eor	w1, w1, w0
    7318:	ldr	w0, [sp, #68]
    731c:	add	w1, w1, w0
    7320:	ldr	w2, [sp, #36]
    7324:	ldr	w0, [sp, #40]
    7328:	and	w2, w2, w0
    732c:	ldr	w3, [sp, #36]
    7330:	ldr	w0, [sp, #40]
    7334:	orr	w3, w3, w0
    7338:	ldr	w0, [sp, #44]
    733c:	and	w0, w3, w0
    7340:	orr	w0, w2, w0
    7344:	add	w0, w1, w0
    7348:	str	w0, [sp, #64]
    734c:	ldr	w1, [sp, #48]
    7350:	ldr	w0, [sp, #68]
    7354:	add	w0, w1, w0
    7358:	str	w0, [sp, #48]
    735c:	ldr	w0, [sp, #48]
    7360:	ror	w1, w0, #6
    7364:	ldr	w0, [sp, #48]
    7368:	ror	w0, w0, #11
    736c:	eor	w1, w1, w0
    7370:	ldr	w0, [sp, #48]
    7374:	ror	w0, w0, #25
    7378:	eor	w1, w1, w0
    737c:	ldr	w0, [sp, #60]
    7380:	add	w1, w1, w0
    7384:	ldr	w2, [sp, #52]
    7388:	ldr	w0, [sp, #56]
    738c:	eor	w2, w2, w0
    7390:	ldr	w0, [sp, #48]
    7394:	and	w2, w2, w0
    7398:	ldr	w0, [sp, #56]
    739c:	eor	w0, w2, w0
    73a0:	add	w1, w1, w0
    73a4:	ldr	x0, [sp, #80]
    73a8:	add	x2, x0, #0x4
    73ac:	str	x2, [sp, #80]
    73b0:	ldr	w0, [x0]
    73b4:	add	w1, w1, w0
    73b8:	ldr	w2, [sp, #140]
    73bc:	ldr	w0, [sp, #132]
    73c0:	ror	w3, w0, #17
    73c4:	ldr	w0, [sp, #132]
    73c8:	ror	w0, w0, #19
    73cc:	eor	w3, w3, w0
    73d0:	ldr	w0, [sp, #132]
    73d4:	lsr	w0, w0, #10
    73d8:	eor	w3, w3, w0
    73dc:	ldr	w0, [sp, #112]
    73e0:	add	w3, w3, w0
    73e4:	ldr	w0, [sp, #144]
    73e8:	ror	w4, w0, #7
    73ec:	ldr	w0, [sp, #144]
    73f0:	ror	w0, w0, #18
    73f4:	eor	w4, w4, w0
    73f8:	ldr	w0, [sp, #144]
    73fc:	lsr	w0, w0, #3
    7400:	eor	w0, w4, w0
    7404:	add	w0, w3, w0
    7408:	add	w0, w2, w0
    740c:	str	w0, [sp, #140]
    7410:	ldr	w0, [sp, #140]
    7414:	add	w0, w1, w0
    7418:	str	w0, [sp, #68]
    741c:	ldr	w0, [sp, #64]
    7420:	ror	w1, w0, #2
    7424:	ldr	w0, [sp, #64]
    7428:	ror	w0, w0, #13
    742c:	eor	w1, w1, w0
    7430:	ldr	w0, [sp, #64]
    7434:	ror	w0, w0, #22
    7438:	eor	w1, w1, w0
    743c:	ldr	w0, [sp, #68]
    7440:	add	w1, w1, w0
    7444:	ldr	w2, [sp, #64]
    7448:	ldr	w0, [sp, #36]
    744c:	and	w2, w2, w0
    7450:	ldr	w3, [sp, #64]
    7454:	ldr	w0, [sp, #36]
    7458:	orr	w3, w3, w0
    745c:	ldr	w0, [sp, #40]
    7460:	and	w0, w3, w0
    7464:	orr	w0, w2, w0
    7468:	add	w0, w1, w0
    746c:	str	w0, [sp, #60]
    7470:	ldr	w1, [sp, #44]
    7474:	ldr	w0, [sp, #68]
    7478:	add	w0, w1, w0
    747c:	str	w0, [sp, #44]
    7480:	ldr	w0, [sp, #44]
    7484:	ror	w1, w0, #6
    7488:	ldr	w0, [sp, #44]
    748c:	ror	w0, w0, #11
    7490:	eor	w1, w1, w0
    7494:	ldr	w0, [sp, #44]
    7498:	ror	w0, w0, #25
    749c:	eor	w1, w1, w0
    74a0:	ldr	w0, [sp, #56]
    74a4:	add	w1, w1, w0
    74a8:	ldr	w2, [sp, #48]
    74ac:	ldr	w0, [sp, #52]
    74b0:	eor	w2, w2, w0
    74b4:	ldr	w0, [sp, #44]
    74b8:	and	w2, w2, w0
    74bc:	ldr	w0, [sp, #52]
    74c0:	eor	w0, w2, w0
    74c4:	add	w1, w1, w0
    74c8:	ldr	x0, [sp, #80]
    74cc:	add	x2, x0, #0x4
    74d0:	str	x2, [sp, #80]
    74d4:	ldr	w0, [x0]
    74d8:	add	w1, w1, w0
    74dc:	ldr	w2, [sp, #144]
    74e0:	ldr	w0, [sp, #136]
    74e4:	ror	w3, w0, #17
    74e8:	ldr	w0, [sp, #136]
    74ec:	ror	w0, w0, #19
    74f0:	eor	w3, w3, w0
    74f4:	ldr	w0, [sp, #136]
    74f8:	lsr	w0, w0, #10
    74fc:	eor	w3, w3, w0
    7500:	ldr	w0, [sp, #116]
    7504:	add	w3, w3, w0
    7508:	ldr	w0, [sp, #148]
    750c:	ror	w4, w0, #7
    7510:	ldr	w0, [sp, #148]
    7514:	ror	w0, w0, #18
    7518:	eor	w4, w4, w0
    751c:	ldr	w0, [sp, #148]
    7520:	lsr	w0, w0, #3
    7524:	eor	w0, w4, w0
    7528:	add	w0, w3, w0
    752c:	add	w0, w2, w0
    7530:	str	w0, [sp, #144]
    7534:	ldr	w0, [sp, #144]
    7538:	add	w0, w1, w0
    753c:	str	w0, [sp, #68]
    7540:	ldr	w0, [sp, #60]
    7544:	ror	w1, w0, #2
    7548:	ldr	w0, [sp, #60]
    754c:	ror	w0, w0, #13
    7550:	eor	w1, w1, w0
    7554:	ldr	w0, [sp, #60]
    7558:	ror	w0, w0, #22
    755c:	eor	w1, w1, w0
    7560:	ldr	w0, [sp, #68]
    7564:	add	w1, w1, w0
    7568:	ldr	w2, [sp, #60]
    756c:	ldr	w0, [sp, #64]
    7570:	and	w2, w2, w0
    7574:	ldr	w3, [sp, #60]
    7578:	ldr	w0, [sp, #64]
    757c:	orr	w3, w3, w0
    7580:	ldr	w0, [sp, #36]
    7584:	and	w0, w3, w0
    7588:	orr	w0, w2, w0
    758c:	add	w0, w1, w0
    7590:	str	w0, [sp, #56]
    7594:	ldr	w1, [sp, #40]
    7598:	ldr	w0, [sp, #68]
    759c:	add	w0, w1, w0
    75a0:	str	w0, [sp, #40]
    75a4:	ldr	w0, [sp, #40]
    75a8:	ror	w1, w0, #6
    75ac:	ldr	w0, [sp, #40]
    75b0:	ror	w0, w0, #11
    75b4:	eor	w1, w1, w0
    75b8:	ldr	w0, [sp, #40]
    75bc:	ror	w0, w0, #25
    75c0:	eor	w1, w1, w0
    75c4:	ldr	w0, [sp, #52]
    75c8:	add	w1, w1, w0
    75cc:	ldr	w2, [sp, #44]
    75d0:	ldr	w0, [sp, #48]
    75d4:	eor	w2, w2, w0
    75d8:	ldr	w0, [sp, #40]
    75dc:	and	w2, w2, w0
    75e0:	ldr	w0, [sp, #48]
    75e4:	eor	w0, w2, w0
    75e8:	add	w1, w1, w0
    75ec:	ldr	x0, [sp, #80]
    75f0:	add	x2, x0, #0x4
    75f4:	str	x2, [sp, #80]
    75f8:	ldr	w0, [x0]
    75fc:	add	w1, w1, w0
    7600:	ldr	w2, [sp, #148]
    7604:	ldr	w0, [sp, #140]
    7608:	ror	w3, w0, #17
    760c:	ldr	w0, [sp, #140]
    7610:	ror	w0, w0, #19
    7614:	eor	w3, w3, w0
    7618:	ldr	w0, [sp, #140]
    761c:	lsr	w0, w0, #10
    7620:	eor	w3, w3, w0
    7624:	ldr	w0, [sp, #120]
    7628:	add	w3, w3, w0
    762c:	ldr	w0, [sp, #152]
    7630:	ror	w4, w0, #7
    7634:	ldr	w0, [sp, #152]
    7638:	ror	w0, w0, #18
    763c:	eor	w4, w4, w0
    7640:	ldr	w0, [sp, #152]
    7644:	lsr	w0, w0, #3
    7648:	eor	w0, w4, w0
    764c:	add	w0, w3, w0
    7650:	add	w0, w2, w0
    7654:	str	w0, [sp, #148]
    7658:	ldr	w0, [sp, #148]
    765c:	add	w0, w1, w0
    7660:	str	w0, [sp, #68]
    7664:	ldr	w0, [sp, #56]
    7668:	ror	w1, w0, #2
    766c:	ldr	w0, [sp, #56]
    7670:	ror	w0, w0, #13
    7674:	eor	w1, w1, w0
    7678:	ldr	w0, [sp, #56]
    767c:	ror	w0, w0, #22
    7680:	eor	w1, w1, w0
    7684:	ldr	w0, [sp, #68]
    7688:	add	w1, w1, w0
    768c:	ldr	w2, [sp, #56]
    7690:	ldr	w0, [sp, #60]
    7694:	and	w2, w2, w0
    7698:	ldr	w3, [sp, #56]
    769c:	ldr	w0, [sp, #60]
    76a0:	orr	w3, w3, w0
    76a4:	ldr	w0, [sp, #64]
    76a8:	and	w0, w3, w0
    76ac:	orr	w0, w2, w0
    76b0:	add	w0, w1, w0
    76b4:	str	w0, [sp, #52]
    76b8:	ldr	w1, [sp, #36]
    76bc:	ldr	w0, [sp, #68]
    76c0:	add	w0, w1, w0
    76c4:	str	w0, [sp, #36]
    76c8:	ldr	w0, [sp, #36]
    76cc:	ror	w1, w0, #6
    76d0:	ldr	w0, [sp, #36]
    76d4:	ror	w0, w0, #11
    76d8:	eor	w1, w1, w0
    76dc:	ldr	w0, [sp, #36]
    76e0:	ror	w0, w0, #25
    76e4:	eor	w1, w1, w0
    76e8:	ldr	w0, [sp, #48]
    76ec:	add	w1, w1, w0
    76f0:	ldr	w2, [sp, #40]
    76f4:	ldr	w0, [sp, #44]
    76f8:	eor	w2, w2, w0
    76fc:	ldr	w0, [sp, #36]
    7700:	and	w2, w2, w0
    7704:	ldr	w0, [sp, #44]
    7708:	eor	w0, w2, w0
    770c:	add	w1, w1, w0
    7710:	ldr	x0, [sp, #80]
    7714:	add	x2, x0, #0x4
    7718:	str	x2, [sp, #80]
    771c:	ldr	w0, [x0]
    7720:	add	w1, w1, w0
    7724:	ldr	w2, [sp, #152]
    7728:	ldr	w0, [sp, #144]
    772c:	ror	w3, w0, #17
    7730:	ldr	w0, [sp, #144]
    7734:	ror	w0, w0, #19
    7738:	eor	w3, w3, w0
    773c:	ldr	w0, [sp, #144]
    7740:	lsr	w0, w0, #10
    7744:	eor	w3, w3, w0
    7748:	ldr	w0, [sp, #124]
    774c:	add	w3, w3, w0
    7750:	ldr	w0, [sp, #156]
    7754:	ror	w4, w0, #7
    7758:	ldr	w0, [sp, #156]
    775c:	ror	w0, w0, #18
    7760:	eor	w4, w4, w0
    7764:	ldr	w0, [sp, #156]
    7768:	lsr	w0, w0, #3
    776c:	eor	w0, w4, w0
    7770:	add	w0, w3, w0
    7774:	add	w0, w2, w0
    7778:	str	w0, [sp, #152]
    777c:	ldr	w0, [sp, #152]
    7780:	add	w0, w1, w0
    7784:	str	w0, [sp, #68]
    7788:	ldr	w0, [sp, #52]
    778c:	ror	w1, w0, #2
    7790:	ldr	w0, [sp, #52]
    7794:	ror	w0, w0, #13
    7798:	eor	w1, w1, w0
    779c:	ldr	w0, [sp, #52]
    77a0:	ror	w0, w0, #22
    77a4:	eor	w1, w1, w0
    77a8:	ldr	w0, [sp, #68]
    77ac:	add	w1, w1, w0
    77b0:	ldr	w2, [sp, #52]
    77b4:	ldr	w0, [sp, #56]
    77b8:	and	w2, w2, w0
    77bc:	ldr	w3, [sp, #52]
    77c0:	ldr	w0, [sp, #56]
    77c4:	orr	w3, w3, w0
    77c8:	ldr	w0, [sp, #60]
    77cc:	and	w0, w3, w0
    77d0:	orr	w0, w2, w0
    77d4:	add	w0, w1, w0
    77d8:	str	w0, [sp, #48]
    77dc:	ldr	w1, [sp, #64]
    77e0:	ldr	w0, [sp, #68]
    77e4:	add	w0, w1, w0
    77e8:	str	w0, [sp, #64]
    77ec:	ldr	w0, [sp, #64]
    77f0:	ror	w1, w0, #6
    77f4:	ldr	w0, [sp, #64]
    77f8:	ror	w0, w0, #11
    77fc:	eor	w1, w1, w0
    7800:	ldr	w0, [sp, #64]
    7804:	ror	w0, w0, #25
    7808:	eor	w1, w1, w0
    780c:	ldr	w0, [sp, #44]
    7810:	add	w1, w1, w0
    7814:	ldr	w2, [sp, #36]
    7818:	ldr	w0, [sp, #40]
    781c:	eor	w2, w2, w0
    7820:	ldr	w0, [sp, #64]
    7824:	and	w2, w2, w0
    7828:	ldr	w0, [sp, #40]
    782c:	eor	w0, w2, w0
    7830:	add	w1, w1, w0
    7834:	ldr	x0, [sp, #80]
    7838:	add	x2, x0, #0x4
    783c:	str	x2, [sp, #80]
    7840:	ldr	w0, [x0]
    7844:	add	w1, w1, w0
    7848:	ldr	w2, [sp, #156]
    784c:	ldr	w0, [sp, #148]
    7850:	ror	w3, w0, #17
    7854:	ldr	w0, [sp, #148]
    7858:	ror	w0, w0, #19
    785c:	eor	w3, w3, w0
    7860:	ldr	w0, [sp, #148]
    7864:	lsr	w0, w0, #10
    7868:	eor	w3, w3, w0
    786c:	ldr	w0, [sp, #128]
    7870:	add	w3, w3, w0
    7874:	ldr	w0, [sp, #160]
    7878:	ror	w4, w0, #7
    787c:	ldr	w0, [sp, #160]
    7880:	ror	w0, w0, #18
    7884:	eor	w4, w4, w0
    7888:	ldr	w0, [sp, #160]
    788c:	lsr	w0, w0, #3
    7890:	eor	w0, w4, w0
    7894:	add	w0, w3, w0
    7898:	add	w0, w2, w0
    789c:	str	w0, [sp, #156]
    78a0:	ldr	w0, [sp, #156]
    78a4:	add	w0, w1, w0
    78a8:	str	w0, [sp, #68]
    78ac:	ldr	w0, [sp, #48]
    78b0:	ror	w1, w0, #2
    78b4:	ldr	w0, [sp, #48]
    78b8:	ror	w0, w0, #13
    78bc:	eor	w1, w1, w0
    78c0:	ldr	w0, [sp, #48]
    78c4:	ror	w0, w0, #22
    78c8:	eor	w1, w1, w0
    78cc:	ldr	w0, [sp, #68]
    78d0:	add	w1, w1, w0
    78d4:	ldr	w2, [sp, #48]
    78d8:	ldr	w0, [sp, #52]
    78dc:	and	w2, w2, w0
    78e0:	ldr	w3, [sp, #48]
    78e4:	ldr	w0, [sp, #52]
    78e8:	orr	w3, w3, w0
    78ec:	ldr	w0, [sp, #56]
    78f0:	and	w0, w3, w0
    78f4:	orr	w0, w2, w0
    78f8:	add	w0, w1, w0
    78fc:	str	w0, [sp, #44]
    7900:	ldr	w1, [sp, #60]
    7904:	ldr	w0, [sp, #68]
    7908:	add	w0, w1, w0
    790c:	str	w0, [sp, #60]
    7910:	ldr	w0, [sp, #60]
    7914:	ror	w1, w0, #6
    7918:	ldr	w0, [sp, #60]
    791c:	ror	w0, w0, #11
    7920:	eor	w1, w1, w0
    7924:	ldr	w0, [sp, #60]
    7928:	ror	w0, w0, #25
    792c:	eor	w1, w1, w0
    7930:	ldr	w0, [sp, #40]
    7934:	add	w1, w1, w0
    7938:	ldr	w2, [sp, #64]
    793c:	ldr	w0, [sp, #36]
    7940:	eor	w2, w2, w0
    7944:	ldr	w0, [sp, #60]
    7948:	and	w2, w2, w0
    794c:	ldr	w0, [sp, #36]
    7950:	eor	w0, w2, w0
    7954:	add	w1, w1, w0
    7958:	ldr	x0, [sp, #80]
    795c:	add	x2, x0, #0x4
    7960:	str	x2, [sp, #80]
    7964:	ldr	w0, [x0]
    7968:	add	w1, w1, w0
    796c:	ldr	w2, [sp, #160]
    7970:	ldr	w0, [sp, #152]
    7974:	ror	w3, w0, #17
    7978:	ldr	w0, [sp, #152]
    797c:	ror	w0, w0, #19
    7980:	eor	w3, w3, w0
    7984:	ldr	w0, [sp, #152]
    7988:	lsr	w0, w0, #10
    798c:	eor	w3, w3, w0
    7990:	ldr	w0, [sp, #132]
    7994:	add	w3, w3, w0
    7998:	ldr	w0, [sp, #164]
    799c:	ror	w4, w0, #7
    79a0:	ldr	w0, [sp, #164]
    79a4:	ror	w0, w0, #18
    79a8:	eor	w4, w4, w0
    79ac:	ldr	w0, [sp, #164]
    79b0:	lsr	w0, w0, #3
    79b4:	eor	w0, w4, w0
    79b8:	add	w0, w3, w0
    79bc:	add	w0, w2, w0
    79c0:	str	w0, [sp, #160]
    79c4:	ldr	w0, [sp, #160]
    79c8:	add	w0, w1, w0
    79cc:	str	w0, [sp, #68]
    79d0:	ldr	w0, [sp, #44]
    79d4:	ror	w1, w0, #2
    79d8:	ldr	w0, [sp, #44]
    79dc:	ror	w0, w0, #13
    79e0:	eor	w1, w1, w0
    79e4:	ldr	w0, [sp, #44]
    79e8:	ror	w0, w0, #22
    79ec:	eor	w1, w1, w0
    79f0:	ldr	w0, [sp, #68]
    79f4:	add	w1, w1, w0
    79f8:	ldr	w2, [sp, #44]
    79fc:	ldr	w0, [sp, #48]
    7a00:	and	w2, w2, w0
    7a04:	ldr	w3, [sp, #44]
    7a08:	ldr	w0, [sp, #48]
    7a0c:	orr	w3, w3, w0
    7a10:	ldr	w0, [sp, #52]
    7a14:	and	w0, w3, w0
    7a18:	orr	w0, w2, w0
    7a1c:	add	w0, w1, w0
    7a20:	str	w0, [sp, #40]
    7a24:	ldr	w1, [sp, #56]
    7a28:	ldr	w0, [sp, #68]
    7a2c:	add	w0, w1, w0
    7a30:	str	w0, [sp, #56]
    7a34:	ldr	w0, [sp, #56]
    7a38:	ror	w1, w0, #6
    7a3c:	ldr	w0, [sp, #56]
    7a40:	ror	w0, w0, #11
    7a44:	eor	w1, w1, w0
    7a48:	ldr	w0, [sp, #56]
    7a4c:	ror	w0, w0, #25
    7a50:	eor	w1, w1, w0
    7a54:	ldr	w0, [sp, #36]
    7a58:	add	w1, w1, w0
    7a5c:	ldr	w2, [sp, #60]
    7a60:	ldr	w0, [sp, #64]
    7a64:	eor	w2, w2, w0
    7a68:	ldr	w0, [sp, #56]
    7a6c:	and	w2, w2, w0
    7a70:	ldr	w0, [sp, #64]
    7a74:	eor	w0, w2, w0
    7a78:	add	w1, w1, w0
    7a7c:	ldr	x0, [sp, #80]
    7a80:	add	x2, x0, #0x4
    7a84:	str	x2, [sp, #80]
    7a88:	ldr	w0, [x0]
    7a8c:	add	w1, w1, w0
    7a90:	ldr	w2, [sp, #164]
    7a94:	ldr	w0, [sp, #156]
    7a98:	ror	w3, w0, #17
    7a9c:	ldr	w0, [sp, #156]
    7aa0:	ror	w0, w0, #19
    7aa4:	eor	w3, w3, w0
    7aa8:	ldr	w0, [sp, #156]
    7aac:	lsr	w0, w0, #10
    7ab0:	eor	w3, w3, w0
    7ab4:	ldr	w0, [sp, #136]
    7ab8:	add	w3, w3, w0
    7abc:	ldr	w0, [sp, #104]
    7ac0:	ror	w4, w0, #7
    7ac4:	ldr	w0, [sp, #104]
    7ac8:	ror	w0, w0, #18
    7acc:	eor	w4, w4, w0
    7ad0:	ldr	w0, [sp, #104]
    7ad4:	lsr	w0, w0, #3
    7ad8:	eor	w0, w4, w0
    7adc:	add	w0, w3, w0
    7ae0:	add	w0, w2, w0
    7ae4:	str	w0, [sp, #164]
    7ae8:	ldr	w0, [sp, #164]
    7aec:	add	w0, w1, w0
    7af0:	str	w0, [sp, #68]
    7af4:	ldr	w0, [sp, #40]
    7af8:	ror	w1, w0, #2
    7afc:	ldr	w0, [sp, #40]
    7b00:	ror	w0, w0, #13
    7b04:	eor	w1, w1, w0
    7b08:	ldr	w0, [sp, #40]
    7b0c:	ror	w0, w0, #22
    7b10:	eor	w1, w1, w0
    7b14:	ldr	w0, [sp, #68]
    7b18:	add	w1, w1, w0
    7b1c:	ldr	w2, [sp, #40]
    7b20:	ldr	w0, [sp, #44]
    7b24:	and	w2, w2, w0
    7b28:	ldr	w3, [sp, #40]
    7b2c:	ldr	w0, [sp, #44]
    7b30:	orr	w3, w3, w0
    7b34:	ldr	w0, [sp, #48]
    7b38:	and	w0, w3, w0
    7b3c:	orr	w0, w2, w0
    7b40:	add	w0, w1, w0
    7b44:	str	w0, [sp, #36]
    7b48:	ldr	w1, [sp, #52]
    7b4c:	ldr	w0, [sp, #68]
    7b50:	add	w0, w1, w0
    7b54:	str	w0, [sp, #52]
    7b58:	ldr	x0, [sp, #96]
    7b5c:	ldr	w1, [x0]
    7b60:	ldr	w0, [sp, #36]
    7b64:	add	w1, w1, w0
    7b68:	ldr	x0, [sp, #96]
    7b6c:	str	w1, [x0]
    7b70:	ldr	x0, [sp, #96]
    7b74:	add	x0, x0, #0x4
    7b78:	ldr	w2, [x0]
    7b7c:	ldr	x0, [sp, #96]
    7b80:	add	x0, x0, #0x4
    7b84:	ldr	w1, [sp, #40]
    7b88:	add	w1, w2, w1
    7b8c:	str	w1, [x0]
    7b90:	ldr	x0, [sp, #96]
    7b94:	add	x0, x0, #0x8
    7b98:	ldr	w2, [x0]
    7b9c:	ldr	x0, [sp, #96]
    7ba0:	add	x0, x0, #0x8
    7ba4:	ldr	w1, [sp, #44]
    7ba8:	add	w1, w2, w1
    7bac:	str	w1, [x0]
    7bb0:	ldr	x0, [sp, #96]
    7bb4:	add	x0, x0, #0xc
    7bb8:	ldr	w2, [x0]
    7bbc:	ldr	x0, [sp, #96]
    7bc0:	add	x0, x0, #0xc
    7bc4:	ldr	w1, [sp, #48]
    7bc8:	add	w1, w2, w1
    7bcc:	str	w1, [x0]
    7bd0:	ldr	x0, [sp, #96]
    7bd4:	add	x0, x0, #0x10
    7bd8:	ldr	w2, [x0]
    7bdc:	ldr	x0, [sp, #96]
    7be0:	add	x0, x0, #0x10
    7be4:	ldr	w1, [sp, #52]
    7be8:	add	w1, w2, w1
    7bec:	str	w1, [x0]
    7bf0:	ldr	x0, [sp, #96]
    7bf4:	add	x0, x0, #0x14
    7bf8:	ldr	w2, [x0]
    7bfc:	ldr	x0, [sp, #96]
    7c00:	add	x0, x0, #0x14
    7c04:	ldr	w1, [sp, #56]
    7c08:	add	w1, w2, w1
    7c0c:	str	w1, [x0]
    7c10:	ldr	x0, [sp, #96]
    7c14:	add	x0, x0, #0x18
    7c18:	ldr	w2, [x0]
    7c1c:	ldr	x0, [sp, #96]
    7c20:	add	x0, x0, #0x18
    7c24:	ldr	w1, [sp, #60]
    7c28:	add	w1, w2, w1
    7c2c:	str	w1, [x0]
    7c30:	ldr	x0, [sp, #96]
    7c34:	add	x0, x0, #0x1c
    7c38:	ldr	w2, [x0]
    7c3c:	ldr	x0, [sp, #96]
    7c40:	add	x0, x0, #0x1c
    7c44:	ldr	w1, [sp, #64]
    7c48:	add	w1, w2, w1
    7c4c:	str	w1, [x0]
    7c50:	nop
    7c54:	adrp	x0, 1e000 <__FRAME_END__+0xfb78>
    7c58:	ldr	x0, [x0, #4048]
    7c5c:	ldr	x1, [sp, #168]
    7c60:	ldr	x0, [x0]
    7c64:	eor	x0, x1, x0
    7c68:	cmp	x0, #0x0
    7c6c:	b.eq	7c74 <sha256+0x4684>  // b.none
    7c70:	bl	e10 <__stack_chk_fail@plt>
    7c74:	ldp	x29, x30, [sp], #176
    7c78:	ret

0000000000007c7c <sha512>:
    7c7c:	sub	sp, sp, #0x310
    7c80:	stp	x29, x30, [sp]
    7c84:	mov	x29, sp
    7c88:	str	x0, [sp, #24]
    7c8c:	str	x1, [sp, #16]
    7c90:	adrp	x0, 1e000 <__FRAME_END__+0xfb78>
    7c94:	ldr	x0, [x0, #4048]
    7c98:	ldr	x1, [x0]
    7c9c:	str	x1, [sp, #776]
    7ca0:	mov	x1, #0x0                   	// #0
    7ca4:	ldr	x0, [sp, #24]
    7ca8:	add	x0, x0, #0x30
    7cac:	str	x0, [sp, #112]
    7cb0:	add	x0, sp, #0x88
    7cb4:	str	x0, [sp, #104]
    7cb8:	str	wzr, [sp, #36]
    7cbc:	b	7d9c <sha512+0x120>
    7cc0:	ldr	x0, [sp, #16]
    7cc4:	ldrb	w0, [x0]
    7cc8:	and	x0, x0, #0xff
    7ccc:	lsl	x1, x0, #56
    7cd0:	ldr	x0, [sp, #16]
    7cd4:	add	x0, x0, #0x1
    7cd8:	ldrb	w0, [x0]
    7cdc:	and	x0, x0, #0xff
    7ce0:	lsl	x0, x0, #48
    7ce4:	orr	x1, x1, x0
    7ce8:	ldr	x0, [sp, #16]
    7cec:	add	x0, x0, #0x2
    7cf0:	ldrb	w0, [x0]
    7cf4:	and	x0, x0, #0xff
    7cf8:	lsl	x0, x0, #40
    7cfc:	orr	x1, x1, x0
    7d00:	ldr	x0, [sp, #16]
    7d04:	add	x0, x0, #0x3
    7d08:	ldrb	w0, [x0]
    7d0c:	and	x0, x0, #0xff
    7d10:	lsl	x0, x0, #32
    7d14:	orr	x1, x1, x0
    7d18:	ldr	x0, [sp, #16]
    7d1c:	add	x0, x0, #0x4
    7d20:	ldrb	w0, [x0]
    7d24:	and	x0, x0, #0xff
    7d28:	lsl	x0, x0, #24
    7d2c:	orr	x1, x1, x0
    7d30:	ldr	x0, [sp, #16]
    7d34:	add	x0, x0, #0x5
    7d38:	ldrb	w0, [x0]
    7d3c:	and	x0, x0, #0xff
    7d40:	lsl	x0, x0, #16
    7d44:	orr	x1, x1, x0
    7d48:	ldr	x0, [sp, #16]
    7d4c:	add	x0, x0, #0x6
    7d50:	ldrb	w0, [x0]
    7d54:	and	x0, x0, #0xff
    7d58:	lsl	x0, x0, #8
    7d5c:	orr	x2, x1, x0
    7d60:	ldr	x0, [sp, #16]
    7d64:	add	x0, x0, #0x7
    7d68:	ldrb	w0, [x0]
    7d6c:	and	x1, x0, #0xff
    7d70:	ldr	x0, [sp, #104]
    7d74:	add	x3, x0, #0x8
    7d78:	str	x3, [sp, #104]
    7d7c:	orr	x1, x2, x1
    7d80:	str	x1, [x0]
    7d84:	ldr	w0, [sp, #36]
    7d88:	add	w0, w0, #0x1
    7d8c:	str	w0, [sp, #36]
    7d90:	ldr	x0, [sp, #16]
    7d94:	add	x0, x0, #0x8
    7d98:	str	x0, [sp, #16]
    7d9c:	ldr	w0, [sp, #36]
    7da0:	cmp	w0, #0xf
    7da4:	b.le	7cc0 <sha512+0x44>
    7da8:	mov	w0, #0x10                  	// #16
    7dac:	str	w0, [sp, #32]
    7db0:	b	7ec4 <sha512+0x248>
    7db4:	ldr	w0, [sp, #32]
    7db8:	sub	w0, w0, #0x2
    7dbc:	sxtw	x0, w0
    7dc0:	lsl	x0, x0, #3
    7dc4:	add	x1, sp, #0x88
    7dc8:	ldr	x0, [x1, x0]
    7dcc:	ror	x1, x0, #19
    7dd0:	ldr	w0, [sp, #32]
    7dd4:	sub	w0, w0, #0x2
    7dd8:	sxtw	x0, w0
    7ddc:	lsl	x0, x0, #3
    7de0:	add	x2, sp, #0x88
    7de4:	ldr	x0, [x2, x0]
    7de8:	ror	x0, x0, #61
    7dec:	eor	x1, x1, x0
    7df0:	ldr	w0, [sp, #32]
    7df4:	sub	w0, w0, #0x2
    7df8:	sxtw	x0, w0
    7dfc:	lsl	x0, x0, #3
    7e00:	add	x2, sp, #0x88
    7e04:	ldr	x0, [x2, x0]
    7e08:	lsr	x0, x0, #6
    7e0c:	eor	x1, x1, x0
    7e10:	ldr	w0, [sp, #32]
    7e14:	sub	w0, w0, #0x7
    7e18:	sxtw	x0, w0
    7e1c:	lsl	x0, x0, #3
    7e20:	add	x2, sp, #0x88
    7e24:	ldr	x0, [x2, x0]
    7e28:	add	x1, x1, x0
    7e2c:	ldr	w0, [sp, #32]
    7e30:	sub	w0, w0, #0xf
    7e34:	sxtw	x0, w0
    7e38:	lsl	x0, x0, #3
    7e3c:	add	x2, sp, #0x88
    7e40:	ldr	x0, [x2, x0]
    7e44:	ror	x2, x0, #1
    7e48:	ldr	w0, [sp, #32]
    7e4c:	sub	w0, w0, #0xf
    7e50:	sxtw	x0, w0
    7e54:	lsl	x0, x0, #3
    7e58:	add	x3, sp, #0x88
    7e5c:	ldr	x0, [x3, x0]
    7e60:	ror	x0, x0, #8
    7e64:	eor	x2, x2, x0
    7e68:	ldr	w0, [sp, #32]
    7e6c:	sub	w0, w0, #0xf
    7e70:	sxtw	x0, w0
    7e74:	lsl	x0, x0, #3
    7e78:	add	x3, sp, #0x88
    7e7c:	ldr	x0, [x3, x0]
    7e80:	lsr	x0, x0, #7
    7e84:	eor	x0, x2, x0
    7e88:	add	x1, x1, x0
    7e8c:	ldr	w0, [sp, #32]
    7e90:	sub	w0, w0, #0x10
    7e94:	sxtw	x0, w0
    7e98:	lsl	x0, x0, #3
    7e9c:	add	x2, sp, #0x88
    7ea0:	ldr	x0, [x2, x0]
    7ea4:	add	x2, x1, x0
    7ea8:	ldrsw	x0, [sp, #32]
    7eac:	lsl	x0, x0, #3
    7eb0:	add	x1, sp, #0x88
    7eb4:	str	x2, [x1, x0]
    7eb8:	ldr	w0, [sp, #32]
    7ebc:	add	w0, w0, #0x1
    7ec0:	str	w0, [sp, #32]
    7ec4:	ldr	w0, [sp, #32]
    7ec8:	cmp	w0, #0x4f
    7ecc:	b.le	7db4 <sha512+0x138>
    7ed0:	ldr	x0, [sp, #112]
    7ed4:	ldr	x0, [x0]
    7ed8:	str	x0, [sp, #40]
    7edc:	ldr	x0, [sp, #112]
    7ee0:	ldr	x0, [x0, #8]
    7ee4:	str	x0, [sp, #48]
    7ee8:	ldr	x0, [sp, #112]
    7eec:	ldr	x0, [x0, #16]
    7ef0:	str	x0, [sp, #56]
    7ef4:	ldr	x0, [sp, #112]
    7ef8:	ldr	x0, [x0, #24]
    7efc:	str	x0, [sp, #64]
    7f00:	ldr	x0, [sp, #112]
    7f04:	ldr	x0, [x0, #32]
    7f08:	str	x0, [sp, #72]
    7f0c:	ldr	x0, [sp, #112]
    7f10:	ldr	x0, [x0, #40]
    7f14:	str	x0, [sp, #80]
    7f18:	ldr	x0, [sp, #112]
    7f1c:	ldr	x0, [x0, #48]
    7f20:	str	x0, [sp, #88]
    7f24:	ldr	x0, [sp, #112]
    7f28:	ldr	x0, [x0, #56]
    7f2c:	str	x0, [sp, #96]
    7f30:	str	wzr, [sp, #32]
    7f34:	b	8054 <sha512+0x3d8>
    7f38:	ldr	x0, [sp, #72]
    7f3c:	ror	x1, x0, #14
    7f40:	ldr	x0, [sp, #72]
    7f44:	ror	x0, x0, #18
    7f48:	eor	x1, x1, x0
    7f4c:	ldr	x0, [sp, #72]
    7f50:	ror	x0, x0, #41
    7f54:	eor	x1, x1, x0
    7f58:	ldr	x0, [sp, #96]
    7f5c:	add	x1, x1, x0
    7f60:	ldr	x2, [sp, #80]
    7f64:	ldr	x0, [sp, #88]
    7f68:	eor	x2, x2, x0
    7f6c:	ldr	x0, [sp, #72]
    7f70:	and	x2, x2, x0
    7f74:	ldr	x0, [sp, #88]
    7f78:	eor	x0, x2, x0
    7f7c:	add	x1, x1, x0
    7f80:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    7f84:	add	x0, x0, #0x1e8
    7f88:	ldrsw	x2, [sp, #32]
    7f8c:	ldr	x0, [x0, x2, lsl #3]
    7f90:	add	x1, x1, x0
    7f94:	ldrsw	x0, [sp, #32]
    7f98:	lsl	x0, x0, #3
    7f9c:	add	x2, sp, #0x88
    7fa0:	ldr	x0, [x2, x0]
    7fa4:	add	x0, x1, x0
    7fa8:	str	x0, [sp, #120]
    7fac:	ldr	x0, [sp, #40]
    7fb0:	ror	x1, x0, #28
    7fb4:	ldr	x0, [sp, #40]
    7fb8:	ror	x0, x0, #34
    7fbc:	eor	x1, x1, x0
    7fc0:	ldr	x0, [sp, #40]
    7fc4:	ror	x0, x0, #39
    7fc8:	eor	x1, x1, x0
    7fcc:	ldr	x2, [sp, #40]
    7fd0:	ldr	x0, [sp, #48]
    7fd4:	and	x2, x2, x0
    7fd8:	ldr	x3, [sp, #40]
    7fdc:	ldr	x0, [sp, #48]
    7fe0:	orr	x3, x3, x0
    7fe4:	ldr	x0, [sp, #56]
    7fe8:	and	x0, x3, x0
    7fec:	orr	x0, x2, x0
    7ff0:	add	x0, x1, x0
    7ff4:	str	x0, [sp, #128]
    7ff8:	ldr	x0, [sp, #88]
    7ffc:	str	x0, [sp, #96]
    8000:	ldr	x0, [sp, #80]
    8004:	str	x0, [sp, #88]
    8008:	ldr	x0, [sp, #72]
    800c:	str	x0, [sp, #80]
    8010:	ldr	x1, [sp, #64]
    8014:	ldr	x0, [sp, #120]
    8018:	add	x0, x1, x0
    801c:	str	x0, [sp, #72]
    8020:	ldr	x0, [sp, #56]
    8024:	str	x0, [sp, #64]
    8028:	ldr	x0, [sp, #48]
    802c:	str	x0, [sp, #56]
    8030:	ldr	x0, [sp, #40]
    8034:	str	x0, [sp, #48]
    8038:	ldr	x1, [sp, #120]
    803c:	ldr	x0, [sp, #128]
    8040:	add	x0, x1, x0
    8044:	str	x0, [sp, #40]
    8048:	ldr	w0, [sp, #32]
    804c:	add	w0, w0, #0x1
    8050:	str	w0, [sp, #32]
    8054:	ldr	w0, [sp, #32]
    8058:	cmp	w0, #0x4f
    805c:	b.le	7f38 <sha512+0x2bc>
    8060:	ldr	x0, [sp, #112]
    8064:	ldr	x1, [x0]
    8068:	ldr	x0, [sp, #40]
    806c:	add	x1, x1, x0
    8070:	ldr	x0, [sp, #112]
    8074:	str	x1, [x0]
    8078:	ldr	x0, [sp, #112]
    807c:	add	x0, x0, #0x8
    8080:	ldr	x2, [x0]
    8084:	ldr	x0, [sp, #112]
    8088:	add	x0, x0, #0x8
    808c:	ldr	x1, [sp, #48]
    8090:	add	x1, x2, x1
    8094:	str	x1, [x0]
    8098:	ldr	x0, [sp, #112]
    809c:	add	x0, x0, #0x10
    80a0:	ldr	x2, [x0]
    80a4:	ldr	x0, [sp, #112]
    80a8:	add	x0, x0, #0x10
    80ac:	ldr	x1, [sp, #56]
    80b0:	add	x1, x2, x1
    80b4:	str	x1, [x0]
    80b8:	ldr	x0, [sp, #112]
    80bc:	add	x0, x0, #0x18
    80c0:	ldr	x2, [x0]
    80c4:	ldr	x0, [sp, #112]
    80c8:	add	x0, x0, #0x18
    80cc:	ldr	x1, [sp, #64]
    80d0:	add	x1, x2, x1
    80d4:	str	x1, [x0]
    80d8:	ldr	x0, [sp, #112]
    80dc:	add	x0, x0, #0x20
    80e0:	ldr	x2, [x0]
    80e4:	ldr	x0, [sp, #112]
    80e8:	add	x0, x0, #0x20
    80ec:	ldr	x1, [sp, #72]
    80f0:	add	x1, x2, x1
    80f4:	str	x1, [x0]
    80f8:	ldr	x0, [sp, #112]
    80fc:	add	x0, x0, #0x28
    8100:	ldr	x2, [x0]
    8104:	ldr	x0, [sp, #112]
    8108:	add	x0, x0, #0x28
    810c:	ldr	x1, [sp, #80]
    8110:	add	x1, x2, x1
    8114:	str	x1, [x0]
    8118:	ldr	x0, [sp, #112]
    811c:	add	x0, x0, #0x30
    8120:	ldr	x2, [x0]
    8124:	ldr	x0, [sp, #112]
    8128:	add	x0, x0, #0x30
    812c:	ldr	x1, [sp, #88]
    8130:	add	x1, x2, x1
    8134:	str	x1, [x0]
    8138:	ldr	x0, [sp, #112]
    813c:	add	x0, x0, #0x38
    8140:	ldr	x2, [x0]
    8144:	ldr	x0, [sp, #112]
    8148:	add	x0, x0, #0x38
    814c:	ldr	x1, [sp, #96]
    8150:	add	x1, x2, x1
    8154:	str	x1, [x0]
    8158:	nop
    815c:	adrp	x0, 1e000 <__FRAME_END__+0xfb78>
    8160:	ldr	x0, [x0, #4048]
    8164:	ldr	x1, [sp, #776]
    8168:	ldr	x0, [x0]
    816c:	eor	x0, x1, x0
    8170:	cmp	x0, #0x0
    8174:	b.eq	817c <sha512+0x500>  // b.none
    8178:	bl	e10 <__stack_chk_fail@plt>
    817c:	ldp	x29, x30, [sp]
    8180:	add	sp, sp, #0x310
    8184:	ret

0000000000008188 <w32mem>:
    8188:	sub	sp, sp, #0x20
    818c:	str	x0, [sp, #8]
    8190:	str	w1, [sp, #4]
    8194:	str	wzr, [sp, #28]
    8198:	b	81d4 <w32mem+0x4c>
    819c:	mov	w1, #0x3                   	// #3
    81a0:	ldr	w0, [sp, #28]
    81a4:	sub	w0, w1, w0
    81a8:	lsl	w0, w0, #3
    81ac:	ldr	w1, [sp, #4]
    81b0:	lsr	w2, w1, w0
    81b4:	ldr	x0, [sp, #8]
    81b8:	add	x1, x0, #0x1
    81bc:	str	x1, [sp, #8]
    81c0:	and	w1, w2, #0xff
    81c4:	strb	w1, [x0]
    81c8:	ldr	w0, [sp, #28]
    81cc:	add	w0, w0, #0x1
    81d0:	str	w0, [sp, #28]
    81d4:	ldr	w0, [sp, #28]
    81d8:	cmp	w0, #0x3
    81dc:	b.le	819c <w32mem+0x14>
    81e0:	ldr	x0, [sp, #8]
    81e4:	add	sp, sp, #0x20
    81e8:	ret

00000000000081ec <memw32>:
    81ec:	sub	sp, sp, #0x20
    81f0:	str	x0, [sp, #8]
    81f4:	str	wzr, [sp, #28]
    81f8:	str	wzr, [sp, #24]
    81fc:	b	822c <memw32+0x40>
    8200:	ldr	w0, [sp, #28]
    8204:	lsl	w1, w0, #8
    8208:	ldr	x0, [sp, #8]
    820c:	add	x2, x0, #0x1
    8210:	str	x2, [sp, #8]
    8214:	ldrb	w0, [x0]
    8218:	add	w0, w1, w0
    821c:	str	w0, [sp, #28]
    8220:	ldr	w0, [sp, #24]
    8224:	add	w0, w0, #0x1
    8228:	str	w0, [sp, #24]
    822c:	ldr	w0, [sp, #24]
    8230:	cmp	w0, #0x3
    8234:	b.le	8200 <memw32+0x14>
    8238:	ldr	w0, [sp, #28]
    823c:	add	sp, sp, #0x20
    8240:	ret

0000000000008244 <digcpy>:
    8244:	stp	x29, x30, [sp, #-64]!
    8248:	mov	x29, sp
    824c:	str	x0, [sp, #24]
    8250:	ldr	x0, [sp, #24]
    8254:	add	x0, x0, #0x108
    8258:	str	x0, [sp, #40]
    825c:	ldr	x0, [sp, #24]
    8260:	add	x0, x0, #0x10
    8264:	str	x0, [sp, #48]
    8268:	ldr	x0, [sp, #24]
    826c:	add	x0, x0, #0x30
    8270:	str	x0, [sp, #56]
    8274:	ldr	x0, [sp, #24]
    8278:	ldr	w0, [x0]
    827c:	cmp	w0, #0x100
    8280:	b.gt	82d0 <digcpy+0x8c>
    8284:	str	wzr, [sp, #36]
    8288:	b	82c0 <digcpy+0x7c>
    828c:	ldr	x0, [sp, #48]
    8290:	add	x1, x0, #0x4
    8294:	str	x1, [sp, #48]
    8298:	ldr	w0, [x0]
    829c:	mov	w1, w0
    82a0:	ldr	x0, [sp, #40]
    82a4:	bl	8188 <w32mem>
    82a8:	ldr	w0, [sp, #36]
    82ac:	add	w0, w0, #0x1
    82b0:	str	w0, [sp, #36]
    82b4:	ldr	x0, [sp, #40]
    82b8:	add	x0, x0, #0x4
    82bc:	str	x0, [sp, #40]
    82c0:	ldr	w0, [sp, #36]
    82c4:	cmp	w0, #0x7
    82c8:	b.le	828c <digcpy+0x48>
    82cc:	b	8338 <digcpy+0xf4>
    82d0:	str	wzr, [sp, #36]
    82d4:	b	832c <digcpy+0xe8>
    82d8:	ldr	x0, [sp, #56]
    82dc:	ldr	x0, [x0]
    82e0:	lsr	x0, x0, #32
    82e4:	mov	w1, w0
    82e8:	ldr	x0, [sp, #40]
    82ec:	bl	8188 <w32mem>
    82f0:	ldr	x0, [sp, #40]
    82f4:	add	x2, x0, #0x4
    82f8:	ldr	x0, [sp, #56]
    82fc:	add	x1, x0, #0x8
    8300:	str	x1, [sp, #56]
    8304:	ldr	x0, [x0]
    8308:	mov	w1, w0
    830c:	mov	x0, x2
    8310:	bl	8188 <w32mem>
    8314:	ldr	w0, [sp, #36]
    8318:	add	w0, w0, #0x1
    831c:	str	w0, [sp, #36]
    8320:	ldr	x0, [sp, #40]
    8324:	add	x0, x0, #0x8
    8328:	str	x0, [sp, #40]
    832c:	ldr	w0, [sp, #36]
    8330:	cmp	w0, #0x7
    8334:	b.le	82d8 <digcpy+0x94>
    8338:	ldr	x0, [sp, #24]
    833c:	add	x0, x0, #0x108
    8340:	ldp	x29, x30, [sp], #64
    8344:	ret

0000000000008348 <statecpy>:
    8348:	stp	x29, x30, [sp, #-80]!
    834c:	mov	x29, sp
    8350:	str	x19, [sp, #16]
    8354:	str	x0, [sp, #40]
    8358:	str	x1, [sp, #32]
    835c:	ldr	x0, [sp, #40]
    8360:	add	x0, x0, #0x10
    8364:	str	x0, [sp, #64]
    8368:	ldr	x0, [sp, #40]
    836c:	add	x0, x0, #0x30
    8370:	str	x0, [sp, #72]
    8374:	ldr	x0, [sp, #40]
    8378:	ldr	w0, [x0]
    837c:	cmp	w0, #0x100
    8380:	b.gt	83cc <statecpy+0x84>
    8384:	str	wzr, [sp, #60]
    8388:	b	83bc <statecpy+0x74>
    838c:	ldr	x19, [sp, #64]
    8390:	add	x0, x19, #0x4
    8394:	str	x0, [sp, #64]
    8398:	ldr	x0, [sp, #32]
    839c:	bl	81ec <memw32>
    83a0:	str	w0, [x19]
    83a4:	ldr	w0, [sp, #60]
    83a8:	add	w0, w0, #0x1
    83ac:	str	w0, [sp, #60]
    83b0:	ldr	x0, [sp, #32]
    83b4:	add	x0, x0, #0x4
    83b8:	str	x0, [sp, #32]
    83bc:	ldr	w0, [sp, #60]
    83c0:	cmp	w0, #0x7
    83c4:	b.le	838c <statecpy+0x44>
    83c8:	b	842c <statecpy+0xe4>
    83cc:	str	wzr, [sp, #60]
    83d0:	b	8420 <statecpy+0xd8>
    83d4:	ldr	x0, [sp, #32]
    83d8:	bl	81ec <memw32>
    83dc:	mov	w0, w0
    83e0:	lsl	x19, x0, #32
    83e4:	ldr	x0, [sp, #32]
    83e8:	add	x0, x0, #0x4
    83ec:	bl	81ec <memw32>
    83f0:	mov	w1, w0
    83f4:	ldr	x0, [sp, #72]
    83f8:	add	x2, x0, #0x8
    83fc:	str	x2, [sp, #72]
    8400:	add	x1, x19, x1
    8404:	str	x1, [x0]
    8408:	ldr	w0, [sp, #60]
    840c:	add	w0, w0, #0x1
    8410:	str	w0, [sp, #60]
    8414:	ldr	x0, [sp, #32]
    8418:	add	x0, x0, #0x8
    841c:	str	x0, [sp, #32]
    8420:	ldr	w0, [sp, #60]
    8424:	cmp	w0, #0x7
    8428:	b.le	83d4 <statecpy+0x8c>
    842c:	ldr	x0, [sp, #32]
    8430:	ldr	x19, [sp, #16]
    8434:	ldp	x29, x30, [sp], #80
    8438:	ret

000000000000843c <sharewind>:
    843c:	stp	x29, x30, [sp, #-32]!
    8440:	mov	x29, sp
    8444:	str	x0, [sp, #24]
    8448:	ldr	x0, [sp, #24]
    844c:	ldr	w0, [x0]
    8450:	cmp	w0, #0x1
    8454:	b.ne	84ec <sharewind+0xb0>  // b.any
    8458:	mov	x2, #0x228                 	// #552
    845c:	mov	w1, #0x0                   	// #0
    8460:	ldr	x0, [sp, #24]
    8464:	bl	dd0 <memset@plt>
    8468:	ldr	x0, [sp, #24]
    846c:	mov	w1, #0x1                   	// #1
    8470:	str	w1, [x0]
    8474:	ldr	x0, [sp, #24]
    8478:	adrp	x1, 1000 <register_tm_clones+0x7c>
    847c:	add	x1, x1, #0xd4
    8480:	str	x1, [x0, #8]
    8484:	ldr	x0, [sp, #24]
    8488:	ldr	w0, [x0]
    848c:	cmp	w0, #0x100
    8490:	b.gt	84b4 <sharewind+0x78>
    8494:	ldr	x0, [sp, #24]
    8498:	add	x3, x0, #0x10
    849c:	mov	x2, #0x20                  	// #32
    84a0:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    84a4:	add	x1, x0, #0x188
    84a8:	mov	x0, x3
    84ac:	bl	d20 <memcpy@plt>
    84b0:	b	84d0 <sharewind+0x94>
    84b4:	ldr	x0, [sp, #24]
    84b8:	add	x3, x0, #0x30
    84bc:	mov	x2, #0x40                  	// #64
    84c0:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    84c4:	add	x1, x0, #0x188
    84c8:	mov	x0, x3
    84cc:	bl	d20 <memcpy@plt>
    84d0:	ldr	x0, [sp, #24]
    84d4:	mov	w1, #0x200                 	// #512
    84d8:	str	w1, [x0, #244]
    84dc:	ldr	x0, [sp, #24]
    84e0:	mov	w1, #0x14                  	// #20
    84e4:	str	w1, [x0, #328]
    84e8:	b	88d8 <sharewind+0x49c>
    84ec:	ldr	x0, [sp, #24]
    84f0:	ldr	w0, [x0]
    84f4:	cmp	w0, #0xe0
    84f8:	b.ne	8590 <sharewind+0x154>  // b.any
    84fc:	mov	x2, #0x228                 	// #552
    8500:	mov	w1, #0x0                   	// #0
    8504:	ldr	x0, [sp, #24]
    8508:	bl	dd0 <memset@plt>
    850c:	ldr	x0, [sp, #24]
    8510:	mov	w1, #0xe0                  	// #224
    8514:	str	w1, [x0]
    8518:	ldr	x0, [sp, #24]
    851c:	adrp	x1, 3000 <sha1+0x1f2c>
    8520:	add	x1, x1, #0x5f0
    8524:	str	x1, [x0, #8]
    8528:	ldr	x0, [sp, #24]
    852c:	ldr	w0, [x0]
    8530:	cmp	w0, #0x100
    8534:	b.gt	8558 <sharewind+0x11c>
    8538:	ldr	x0, [sp, #24]
    853c:	add	x3, x0, #0x10
    8540:	mov	x2, #0x20                  	// #32
    8544:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    8548:	add	x1, x0, #0x1a8
    854c:	mov	x0, x3
    8550:	bl	d20 <memcpy@plt>
    8554:	b	8574 <sharewind+0x138>
    8558:	ldr	x0, [sp, #24]
    855c:	add	x3, x0, #0x30
    8560:	mov	x2, #0x40                  	// #64
    8564:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    8568:	add	x1, x0, #0x1a8
    856c:	mov	x0, x3
    8570:	bl	d20 <memcpy@plt>
    8574:	ldr	x0, [sp, #24]
    8578:	mov	w1, #0x200                 	// #512
    857c:	str	w1, [x0, #244]
    8580:	ldr	x0, [sp, #24]
    8584:	mov	w1, #0x1c                  	// #28
    8588:	str	w1, [x0, #328]
    858c:	b	88d8 <sharewind+0x49c>
    8590:	ldr	x0, [sp, #24]
    8594:	ldr	w0, [x0]
    8598:	cmp	w0, #0x100
    859c:	b.ne	8634 <sharewind+0x1f8>  // b.any
    85a0:	mov	x2, #0x228                 	// #552
    85a4:	mov	w1, #0x0                   	// #0
    85a8:	ldr	x0, [sp, #24]
    85ac:	bl	dd0 <memset@plt>
    85b0:	ldr	x0, [sp, #24]
    85b4:	mov	w1, #0x100                 	// #256
    85b8:	str	w1, [x0]
    85bc:	ldr	x0, [sp, #24]
    85c0:	adrp	x1, 3000 <sha1+0x1f2c>
    85c4:	add	x1, x1, #0x5f0
    85c8:	str	x1, [x0, #8]
    85cc:	ldr	x0, [sp, #24]
    85d0:	ldr	w0, [x0]
    85d4:	cmp	w0, #0x100
    85d8:	b.gt	85fc <sharewind+0x1c0>
    85dc:	ldr	x0, [sp, #24]
    85e0:	add	x3, x0, #0x10
    85e4:	mov	x2, #0x20                  	// #32
    85e8:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    85ec:	add	x1, x0, #0x1c8
    85f0:	mov	x0, x3
    85f4:	bl	d20 <memcpy@plt>
    85f8:	b	8618 <sharewind+0x1dc>
    85fc:	ldr	x0, [sp, #24]
    8600:	add	x3, x0, #0x30
    8604:	mov	x2, #0x40                  	// #64
    8608:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    860c:	add	x1, x0, #0x1c8
    8610:	mov	x0, x3
    8614:	bl	d20 <memcpy@plt>
    8618:	ldr	x0, [sp, #24]
    861c:	mov	w1, #0x200                 	// #512
    8620:	str	w1, [x0, #244]
    8624:	ldr	x0, [sp, #24]
    8628:	mov	w1, #0x20                  	// #32
    862c:	str	w1, [x0, #328]
    8630:	b	88d8 <sharewind+0x49c>
    8634:	ldr	x0, [sp, #24]
    8638:	ldr	w0, [x0]
    863c:	cmp	w0, #0x180
    8640:	b.ne	86d8 <sharewind+0x29c>  // b.any
    8644:	mov	x2, #0x228                 	// #552
    8648:	mov	w1, #0x0                   	// #0
    864c:	ldr	x0, [sp, #24]
    8650:	bl	dd0 <memset@plt>
    8654:	ldr	x0, [sp, #24]
    8658:	mov	w1, #0x180                 	// #384
    865c:	str	w1, [x0]
    8660:	ldr	x0, [sp, #24]
    8664:	adrp	x1, 7000 <sha256+0x3a10>
    8668:	add	x1, x1, #0xc7c
    866c:	str	x1, [x0, #8]
    8670:	ldr	x0, [sp, #24]
    8674:	ldr	w0, [x0]
    8678:	cmp	w0, #0x100
    867c:	b.gt	86a0 <sharewind+0x264>
    8680:	ldr	x0, [sp, #24]
    8684:	add	x3, x0, #0x10
    8688:	mov	x2, #0x20                  	// #32
    868c:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    8690:	add	x1, x0, #0x468
    8694:	mov	x0, x3
    8698:	bl	d20 <memcpy@plt>
    869c:	b	86bc <sharewind+0x280>
    86a0:	ldr	x0, [sp, #24]
    86a4:	add	x3, x0, #0x30
    86a8:	mov	x2, #0x40                  	// #64
    86ac:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    86b0:	add	x1, x0, #0x468
    86b4:	mov	x0, x3
    86b8:	bl	d20 <memcpy@plt>
    86bc:	ldr	x0, [sp, #24]
    86c0:	mov	w1, #0x400                 	// #1024
    86c4:	str	w1, [x0, #244]
    86c8:	ldr	x0, [sp, #24]
    86cc:	mov	w1, #0x30                  	// #48
    86d0:	str	w1, [x0, #328]
    86d4:	b	88d8 <sharewind+0x49c>
    86d8:	ldr	x0, [sp, #24]
    86dc:	ldr	w0, [x0]
    86e0:	cmp	w0, #0x200
    86e4:	b.ne	877c <sharewind+0x340>  // b.any
    86e8:	mov	x2, #0x228                 	// #552
    86ec:	mov	w1, #0x0                   	// #0
    86f0:	ldr	x0, [sp, #24]
    86f4:	bl	dd0 <memset@plt>
    86f8:	ldr	x0, [sp, #24]
    86fc:	mov	w1, #0x200                 	// #512
    8700:	str	w1, [x0]
    8704:	ldr	x0, [sp, #24]
    8708:	adrp	x1, 7000 <sha256+0x3a10>
    870c:	add	x1, x1, #0xc7c
    8710:	str	x1, [x0, #8]
    8714:	ldr	x0, [sp, #24]
    8718:	ldr	w0, [x0]
    871c:	cmp	w0, #0x100
    8720:	b.gt	8744 <sharewind+0x308>
    8724:	ldr	x0, [sp, #24]
    8728:	add	x3, x0, #0x10
    872c:	mov	x2, #0x20                  	// #32
    8730:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    8734:	add	x1, x0, #0x4a8
    8738:	mov	x0, x3
    873c:	bl	d20 <memcpy@plt>
    8740:	b	8760 <sharewind+0x324>
    8744:	ldr	x0, [sp, #24]
    8748:	add	x3, x0, #0x30
    874c:	mov	x2, #0x40                  	// #64
    8750:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    8754:	add	x1, x0, #0x4a8
    8758:	mov	x0, x3
    875c:	bl	d20 <memcpy@plt>
    8760:	ldr	x0, [sp, #24]
    8764:	mov	w1, #0x400                 	// #1024
    8768:	str	w1, [x0, #244]
    876c:	ldr	x0, [sp, #24]
    8770:	mov	w1, #0x40                  	// #64
    8774:	str	w1, [x0, #328]
    8778:	b	88d8 <sharewind+0x49c>
    877c:	ldr	x0, [sp, #24]
    8780:	ldr	w1, [x0]
    8784:	mov	w0, #0xd0e0                	// #53472
    8788:	movk	w0, #0x7, lsl #16
    878c:	cmp	w1, w0
    8790:	b.ne	882c <sharewind+0x3f0>  // b.any
    8794:	mov	x2, #0x228                 	// #552
    8798:	mov	w1, #0x0                   	// #0
    879c:	ldr	x0, [sp, #24]
    87a0:	bl	dd0 <memset@plt>
    87a4:	ldr	x0, [sp, #24]
    87a8:	mov	w1, #0xd0e0                	// #53472
    87ac:	movk	w1, #0x7, lsl #16
    87b0:	str	w1, [x0]
    87b4:	ldr	x0, [sp, #24]
    87b8:	adrp	x1, 7000 <sha256+0x3a10>
    87bc:	add	x1, x1, #0xc7c
    87c0:	str	x1, [x0, #8]
    87c4:	ldr	x0, [sp, #24]
    87c8:	ldr	w0, [x0]
    87cc:	cmp	w0, #0x100
    87d0:	b.gt	87f4 <sharewind+0x3b8>
    87d4:	ldr	x0, [sp, #24]
    87d8:	add	x3, x0, #0x10
    87dc:	mov	x2, #0x20                  	// #32
    87e0:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    87e4:	add	x1, x0, #0x4e8
    87e8:	mov	x0, x3
    87ec:	bl	d20 <memcpy@plt>
    87f0:	b	8810 <sharewind+0x3d4>
    87f4:	ldr	x0, [sp, #24]
    87f8:	add	x3, x0, #0x30
    87fc:	mov	x2, #0x40                  	// #64
    8800:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    8804:	add	x1, x0, #0x4e8
    8808:	mov	x0, x3
    880c:	bl	d20 <memcpy@plt>
    8810:	ldr	x0, [sp, #24]
    8814:	mov	w1, #0x400                 	// #1024
    8818:	str	w1, [x0, #244]
    881c:	ldr	x0, [sp, #24]
    8820:	mov	w1, #0x1c                  	// #28
    8824:	str	w1, [x0, #328]
    8828:	b	88d8 <sharewind+0x49c>
    882c:	ldr	x0, [sp, #24]
    8830:	ldr	w1, [x0]
    8834:	mov	w0, #0xd100                	// #53504
    8838:	movk	w0, #0x7, lsl #16
    883c:	cmp	w1, w0
    8840:	b.ne	88d8 <sharewind+0x49c>  // b.any
    8844:	mov	x2, #0x228                 	// #552
    8848:	mov	w1, #0x0                   	// #0
    884c:	ldr	x0, [sp, #24]
    8850:	bl	dd0 <memset@plt>
    8854:	ldr	x0, [sp, #24]
    8858:	mov	w1, #0xd100                	// #53504
    885c:	movk	w1, #0x7, lsl #16
    8860:	str	w1, [x0]
    8864:	ldr	x0, [sp, #24]
    8868:	adrp	x1, 7000 <sha256+0x3a10>
    886c:	add	x1, x1, #0xc7c
    8870:	str	x1, [x0, #8]
    8874:	ldr	x0, [sp, #24]
    8878:	ldr	w0, [x0]
    887c:	cmp	w0, #0x100
    8880:	b.gt	88a4 <sharewind+0x468>
    8884:	ldr	x0, [sp, #24]
    8888:	add	x3, x0, #0x10
    888c:	mov	x2, #0x20                  	// #32
    8890:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    8894:	add	x1, x0, #0x528
    8898:	mov	x0, x3
    889c:	bl	d20 <memcpy@plt>
    88a0:	b	88c0 <sharewind+0x484>
    88a4:	ldr	x0, [sp, #24]
    88a8:	add	x3, x0, #0x30
    88ac:	mov	x2, #0x40                  	// #64
    88b0:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    88b4:	add	x1, x0, #0x528
    88b8:	mov	x0, x3
    88bc:	bl	d20 <memcpy@plt>
    88c0:	ldr	x0, [sp, #24]
    88c4:	mov	w1, #0x400                 	// #1024
    88c8:	str	w1, [x0, #244]
    88cc:	ldr	x0, [sp, #24]
    88d0:	mov	w1, #0x20                  	// #32
    88d4:	str	w1, [x0, #328]
    88d8:	nop
    88dc:	ldp	x29, x30, [sp], #32
    88e0:	ret

00000000000088e4 <shainit>:
    88e4:	stp	x29, x30, [sp, #-32]!
    88e8:	mov	x29, sp
    88ec:	str	x0, [sp, #24]
    88f0:	str	w1, [sp, #20]
    88f4:	ldr	w0, [sp, #20]
    88f8:	cmp	w0, #0x1
    88fc:	b.eq	8960 <shainit+0x7c>  // b.none
    8900:	ldr	w0, [sp, #20]
    8904:	cmp	w0, #0xe0
    8908:	b.eq	8960 <shainit+0x7c>  // b.none
    890c:	ldr	w0, [sp, #20]
    8910:	cmp	w0, #0x100
    8914:	b.eq	8960 <shainit+0x7c>  // b.none
    8918:	ldr	w0, [sp, #20]
    891c:	cmp	w0, #0x180
    8920:	b.eq	8960 <shainit+0x7c>  // b.none
    8924:	ldr	w0, [sp, #20]
    8928:	cmp	w0, #0x200
    892c:	b.eq	8960 <shainit+0x7c>  // b.none
    8930:	ldr	w1, [sp, #20]
    8934:	mov	w0, #0xd0e0                	// #53472
    8938:	movk	w0, #0x7, lsl #16
    893c:	cmp	w1, w0
    8940:	b.eq	8960 <shainit+0x7c>  // b.none
    8944:	ldr	w1, [sp, #20]
    8948:	mov	w0, #0xd100                	// #53504
    894c:	movk	w0, #0x7, lsl #16
    8950:	cmp	w1, w0
    8954:	b.eq	8960 <shainit+0x7c>  // b.none
    8958:	mov	w0, #0x0                   	// #0
    895c:	b	8978 <shainit+0x94>
    8960:	ldr	x0, [sp, #24]
    8964:	ldr	w1, [sp, #20]
    8968:	str	w1, [x0]
    896c:	ldr	x0, [sp, #24]
    8970:	bl	843c <sharewind>
    8974:	mov	w0, #0x1                   	// #1
    8978:	ldp	x29, x30, [sp], #32
    897c:	ret

0000000000008980 <shadirect>:
    8980:	stp	x29, x30, [sp, #-64]!
    8984:	mov	x29, sp
    8988:	str	x0, [sp, #40]
    898c:	str	x1, [sp, #32]
    8990:	str	x2, [sp, #24]
    8994:	ldr	x0, [sp, #32]
    8998:	str	x0, [sp, #56]
    899c:	b	89e8 <shadirect+0x68>
    89a0:	ldr	x0, [sp, #24]
    89a4:	ldr	x2, [x0, #8]
    89a8:	ldr	x1, [sp, #40]
    89ac:	ldr	x0, [sp, #24]
    89b0:	blr	x2
    89b4:	ldr	x0, [sp, #24]
    89b8:	ldr	w0, [x0, #244]
    89bc:	lsr	w0, w0, #3
    89c0:	mov	w0, w0
    89c4:	ldr	x1, [sp, #40]
    89c8:	add	x0, x1, x0
    89cc:	str	x0, [sp, #40]
    89d0:	ldr	x0, [sp, #24]
    89d4:	ldr	w0, [x0, #244]
    89d8:	mov	w0, w0
    89dc:	ldr	x1, [sp, #32]
    89e0:	sub	x0, x1, x0
    89e4:	str	x0, [sp, #32]
    89e8:	ldr	x0, [sp, #24]
    89ec:	ldr	w0, [x0, #244]
    89f0:	mov	w0, w0
    89f4:	ldr	x1, [sp, #32]
    89f8:	cmp	x1, x0
    89fc:	b.cs	89a0 <shadirect+0x20>  // b.hs, b.nlast
    8a00:	ldr	x0, [sp, #32]
    8a04:	cmp	x0, #0x0
    8a08:	b.eq	8a40 <shadirect+0xc0>  // b.none
    8a0c:	ldr	x0, [sp, #24]
    8a10:	add	x3, x0, #0x70
    8a14:	ldr	x0, [sp, #32]
    8a18:	add	x0, x0, #0x7
    8a1c:	lsr	x0, x0, #3
    8a20:	mov	x2, x0
    8a24:	ldr	x1, [sp, #40]
    8a28:	mov	x0, x3
    8a2c:	bl	d20 <memcpy@plt>
    8a30:	ldr	x0, [sp, #32]
    8a34:	mov	w1, w0
    8a38:	ldr	x0, [sp, #24]
    8a3c:	str	w1, [x0, #240]
    8a40:	ldr	x0, [sp, #56]
    8a44:	ldp	x29, x30, [sp], #64
    8a48:	ret

0000000000008a4c <shabytes>:
    8a4c:	stp	x29, x30, [sp, #-64]!
    8a50:	mov	x29, sp
    8a54:	str	x0, [sp, #40]
    8a58:	str	x1, [sp, #32]
    8a5c:	str	x2, [sp, #24]
    8a60:	ldr	x0, [sp, #32]
    8a64:	str	x0, [sp, #56]
    8a68:	ldr	x0, [sp, #24]
    8a6c:	ldr	w0, [x0, #240]
    8a70:	lsr	w0, w0, #3
    8a74:	str	w0, [sp, #48]
    8a78:	ldr	x0, [sp, #24]
    8a7c:	ldr	w0, [x0, #240]
    8a80:	mov	w1, w0
    8a84:	ldr	x0, [sp, #32]
    8a88:	add	x1, x1, x0
    8a8c:	ldr	x0, [sp, #24]
    8a90:	ldr	w0, [x0, #244]
    8a94:	mov	w0, w0
    8a98:	cmp	x1, x0
    8a9c:	b.cc	8b44 <shabytes+0xf8>  // b.lo, b.ul, b.last
    8aa0:	ldr	x0, [sp, #24]
    8aa4:	ldr	w1, [x0, #244]
    8aa8:	ldr	x0, [sp, #24]
    8aac:	ldr	w0, [x0, #240]
    8ab0:	sub	w0, w1, w0
    8ab4:	str	w0, [sp, #52]
    8ab8:	ldr	x0, [sp, #24]
    8abc:	add	x1, x0, #0x70
    8ac0:	ldr	w0, [sp, #48]
    8ac4:	add	x3, x1, x0
    8ac8:	ldr	w0, [sp, #52]
    8acc:	lsr	w0, w0, #3
    8ad0:	mov	w0, w0
    8ad4:	mov	x2, x0
    8ad8:	ldr	x1, [sp, #40]
    8adc:	mov	x0, x3
    8ae0:	bl	d20 <memcpy@plt>
    8ae4:	ldr	w0, [sp, #52]
    8ae8:	ldr	x1, [sp, #32]
    8aec:	sub	x0, x1, x0
    8af0:	str	x0, [sp, #32]
    8af4:	ldr	w0, [sp, #52]
    8af8:	lsr	w0, w0, #3
    8afc:	mov	w0, w0
    8b00:	ldr	x1, [sp, #40]
    8b04:	add	x0, x1, x0
    8b08:	str	x0, [sp, #40]
    8b0c:	ldr	x0, [sp, #24]
    8b10:	ldr	x2, [x0, #8]
    8b14:	ldr	x0, [sp, #24]
    8b18:	add	x0, x0, #0x70
    8b1c:	mov	x1, x0
    8b20:	ldr	x0, [sp, #24]
    8b24:	blr	x2
    8b28:	ldr	x0, [sp, #24]
    8b2c:	str	wzr, [x0, #240]
    8b30:	ldr	x2, [sp, #24]
    8b34:	ldr	x1, [sp, #32]
    8b38:	ldr	x0, [sp, #40]
    8b3c:	bl	8980 <shadirect>
    8b40:	b	8b88 <shabytes+0x13c>
    8b44:	ldr	x0, [sp, #24]
    8b48:	add	x1, x0, #0x70
    8b4c:	ldr	w0, [sp, #48]
    8b50:	add	x3, x1, x0
    8b54:	ldr	x0, [sp, #32]
    8b58:	add	x0, x0, #0x7
    8b5c:	lsr	x0, x0, #3
    8b60:	mov	x2, x0
    8b64:	ldr	x1, [sp, #40]
    8b68:	mov	x0, x3
    8b6c:	bl	d20 <memcpy@plt>
    8b70:	ldr	x0, [sp, #24]
    8b74:	ldr	w0, [x0, #240]
    8b78:	ldr	x1, [sp, #32]
    8b7c:	add	w1, w0, w1
    8b80:	ldr	x0, [sp, #24]
    8b84:	str	w1, [x0, #240]
    8b88:	ldr	x0, [sp, #56]
    8b8c:	ldp	x29, x30, [sp], #64
    8b90:	ret

0000000000008b94 <shabits>:
    8b94:	stp	x29, x30, [sp, #-64]!
    8b98:	mov	x29, sp
    8b9c:	str	x0, [sp, #40]
    8ba0:	str	x1, [sp, #32]
    8ba4:	str	x2, [sp, #24]
    8ba8:	str	xzr, [sp, #56]
    8bac:	b	8d14 <shabits+0x180>
    8bb0:	ldr	x0, [sp, #56]
    8bb4:	lsr	x0, x0, #3
    8bb8:	ldr	x1, [sp, #40]
    8bbc:	add	x0, x1, x0
    8bc0:	ldrb	w1, [x0]
    8bc4:	ldr	x0, [sp, #56]
    8bc8:	mvn	w0, w0
    8bcc:	and	w0, w0, #0x7
    8bd0:	mov	w2, #0x1                   	// #1
    8bd4:	lsl	w0, w2, w0
    8bd8:	and	w0, w0, #0xff
    8bdc:	and	w0, w1, w0
    8be0:	and	w0, w0, #0xff
    8be4:	cmp	w0, #0x0
    8be8:	b.eq	8c50 <shabits+0xbc>  // b.none
    8bec:	ldr	x0, [sp, #24]
    8bf0:	ldr	w0, [x0, #240]
    8bf4:	lsr	w0, w0, #3
    8bf8:	ldr	x1, [sp, #24]
    8bfc:	mov	w0, w0
    8c00:	add	x0, x1, x0
    8c04:	ldrb	w1, [x0, #112]
    8c08:	ldr	x0, [sp, #24]
    8c0c:	ldr	w0, [x0, #240]
    8c10:	mvn	w0, w0
    8c14:	and	w0, w0, #0x7
    8c18:	mov	w2, #0x1                   	// #1
    8c1c:	lsl	w0, w2, w0
    8c20:	and	w0, w0, #0xff
    8c24:	ldr	x2, [sp, #24]
    8c28:	ldr	w2, [x2, #240]
    8c2c:	lsr	w3, w2, #3
    8c30:	orr	w0, w1, w0
    8c34:	and	w2, w0, #0xff
    8c38:	ldr	x1, [sp, #24]
    8c3c:	mov	w0, w3
    8c40:	add	x0, x1, x0
    8c44:	mov	w1, w2
    8c48:	strb	w1, [x0, #112]
    8c4c:	b	8cb8 <shabits+0x124>
    8c50:	ldr	x0, [sp, #24]
    8c54:	ldr	w0, [x0, #240]
    8c58:	lsr	w0, w0, #3
    8c5c:	ldr	x1, [sp, #24]
    8c60:	mov	w0, w0
    8c64:	add	x0, x1, x0
    8c68:	ldrb	w1, [x0, #112]
    8c6c:	ldr	x0, [sp, #24]
    8c70:	ldr	w0, [x0, #240]
    8c74:	mvn	w0, w0
    8c78:	and	w0, w0, #0x7
    8c7c:	mov	w2, #0x1                   	// #1
    8c80:	lsl	w0, w2, w0
    8c84:	and	w0, w0, #0xff
    8c88:	mvn	w0, w0
    8c8c:	and	w0, w0, #0xff
    8c90:	ldr	x2, [sp, #24]
    8c94:	ldr	w2, [x2, #240]
    8c98:	lsr	w3, w2, #3
    8c9c:	and	w0, w1, w0
    8ca0:	and	w2, w0, #0xff
    8ca4:	ldr	x1, [sp, #24]
    8ca8:	mov	w0, w3
    8cac:	add	x0, x1, x0
    8cb0:	mov	w1, w2
    8cb4:	strb	w1, [x0, #112]
    8cb8:	ldr	x0, [sp, #24]
    8cbc:	ldr	w0, [x0, #240]
    8cc0:	add	w1, w0, #0x1
    8cc4:	ldr	x0, [sp, #24]
    8cc8:	str	w1, [x0, #240]
    8ccc:	ldr	x0, [sp, #24]
    8cd0:	ldr	w1, [x0, #240]
    8cd4:	ldr	x0, [sp, #24]
    8cd8:	ldr	w0, [x0, #244]
    8cdc:	cmp	w1, w0
    8ce0:	b.ne	8d08 <shabits+0x174>  // b.any
    8ce4:	ldr	x0, [sp, #24]
    8ce8:	ldr	x2, [x0, #8]
    8cec:	ldr	x0, [sp, #24]
    8cf0:	add	x0, x0, #0x70
    8cf4:	mov	x1, x0
    8cf8:	ldr	x0, [sp, #24]
    8cfc:	blr	x2
    8d00:	ldr	x0, [sp, #24]
    8d04:	str	wzr, [x0, #240]
    8d08:	ldr	x0, [sp, #56]
    8d0c:	add	x0, x0, #0x1
    8d10:	str	x0, [sp, #56]
    8d14:	ldr	x1, [sp, #56]
    8d18:	ldr	x0, [sp, #32]
    8d1c:	cmp	x1, x0
    8d20:	b.cc	8bb0 <shabits+0x1c>  // b.lo, b.ul, b.last
    8d24:	ldr	x0, [sp, #32]
    8d28:	ldp	x29, x30, [sp], #64
    8d2c:	ret

0000000000008d30 <shawrite>:
    8d30:	stp	x29, x30, [sp, #-48]!
    8d34:	mov	x29, sp
    8d38:	str	x0, [sp, #40]
    8d3c:	str	x1, [sp, #32]
    8d40:	str	x2, [sp, #24]
    8d44:	ldr	x0, [sp, #32]
    8d48:	cmp	x0, #0x0
    8d4c:	b.ne	8d58 <shawrite+0x28>  // b.any
    8d50:	mov	x0, #0x0                   	// #0
    8d54:	b	8e40 <shawrite+0x110>
    8d58:	ldr	x0, [sp, #24]
    8d5c:	ldr	w0, [x0, #260]
    8d60:	ldr	x1, [sp, #32]
    8d64:	add	w1, w0, w1
    8d68:	ldr	x0, [sp, #24]
    8d6c:	str	w1, [x0, #260]
    8d70:	ldr	x0, [sp, #24]
    8d74:	ldr	w0, [x0, #260]
    8d78:	mov	w0, w0
    8d7c:	ldr	x1, [sp, #32]
    8d80:	cmp	x1, x0
    8d84:	b.ls	8de4 <shawrite+0xb4>  // b.plast
    8d88:	ldr	x0, [sp, #24]
    8d8c:	ldr	w0, [x0, #256]
    8d90:	add	w1, w0, #0x1
    8d94:	ldr	x0, [sp, #24]
    8d98:	str	w1, [x0, #256]
    8d9c:	ldr	x0, [sp, #24]
    8da0:	ldr	w0, [x0, #256]
    8da4:	cmp	w0, #0x0
    8da8:	b.ne	8de4 <shawrite+0xb4>  // b.any
    8dac:	ldr	x0, [sp, #24]
    8db0:	ldr	w0, [x0, #252]
    8db4:	add	w1, w0, #0x1
    8db8:	ldr	x0, [sp, #24]
    8dbc:	str	w1, [x0, #252]
    8dc0:	ldr	x0, [sp, #24]
    8dc4:	ldr	w0, [x0, #252]
    8dc8:	cmp	w0, #0x0
    8dcc:	b.ne	8de4 <shawrite+0xb4>  // b.any
    8dd0:	ldr	x0, [sp, #24]
    8dd4:	ldr	w0, [x0, #248]
    8dd8:	add	w1, w0, #0x1
    8ddc:	ldr	x0, [sp, #24]
    8de0:	str	w1, [x0, #248]
    8de4:	ldr	x0, [sp, #24]
    8de8:	ldr	w0, [x0, #240]
    8dec:	cmp	w0, #0x0
    8df0:	b.ne	8e08 <shawrite+0xd8>  // b.any
    8df4:	ldr	x2, [sp, #24]
    8df8:	ldr	x1, [sp, #32]
    8dfc:	ldr	x0, [sp, #40]
    8e00:	bl	8980 <shadirect>
    8e04:	b	8e40 <shawrite+0x110>
    8e08:	ldr	x0, [sp, #24]
    8e0c:	ldr	w0, [x0, #240]
    8e10:	and	w0, w0, #0x7
    8e14:	cmp	w0, #0x0
    8e18:	b.ne	8e30 <shawrite+0x100>  // b.any
    8e1c:	ldr	x2, [sp, #24]
    8e20:	ldr	x1, [sp, #32]
    8e24:	ldr	x0, [sp, #40]
    8e28:	bl	8a4c <shabytes>
    8e2c:	b	8e40 <shawrite+0x110>
    8e30:	ldr	x2, [sp, #24]
    8e34:	ldr	x1, [sp, #32]
    8e38:	ldr	x0, [sp, #40]
    8e3c:	bl	8b94 <shabits>
    8e40:	ldp	x29, x30, [sp], #48
    8e44:	ret

0000000000008e48 <shafinish>:
    8e48:	stp	x29, x30, [sp, #-48]!
    8e4c:	mov	x29, sp
    8e50:	str	x0, [sp, #24]
    8e54:	ldr	x0, [sp, #24]
    8e58:	ldr	w0, [x0, #244]
    8e5c:	cmp	w0, #0x200
    8e60:	b.ne	8e6c <shafinish+0x24>  // b.any
    8e64:	mov	w0, #0x1c0                 	// #448
    8e68:	b	8e70 <shafinish+0x28>
    8e6c:	mov	w0, #0x380                 	// #896
    8e70:	str	w0, [sp, #36]
    8e74:	ldr	x0, [sp, #24]
    8e78:	ldr	w0, [x0, #244]
    8e7c:	cmp	w0, #0x200
    8e80:	b.ne	8e8c <shafinish+0x44>  // b.any
    8e84:	mov	w0, #0x38                  	// #56
    8e88:	b	8e90 <shafinish+0x48>
    8e8c:	mov	w0, #0x78                  	// #120
    8e90:	str	w0, [sp, #40]
    8e94:	ldr	x0, [sp, #24]
    8e98:	ldr	w0, [x0, #244]
    8e9c:	cmp	w0, #0x200
    8ea0:	b.ne	8eac <shafinish+0x64>  // b.any
    8ea4:	mov	w0, #0x3c                  	// #60
    8ea8:	b	8eb0 <shafinish+0x68>
    8eac:	mov	w0, #0x7c                  	// #124
    8eb0:	str	w0, [sp, #44]
    8eb4:	ldr	x0, [sp, #24]
    8eb8:	ldr	w0, [x0, #240]
    8ebc:	lsr	w0, w0, #3
    8ec0:	ldr	x1, [sp, #24]
    8ec4:	mov	w0, w0
    8ec8:	add	x0, x1, x0
    8ecc:	ldrb	w1, [x0, #112]
    8ed0:	ldr	x0, [sp, #24]
    8ed4:	ldr	w0, [x0, #240]
    8ed8:	mvn	w0, w0
    8edc:	and	w0, w0, #0x7
    8ee0:	mov	w2, #0x1                   	// #1
    8ee4:	lsl	w0, w2, w0
    8ee8:	and	w0, w0, #0xff
    8eec:	ldr	x2, [sp, #24]
    8ef0:	ldr	w2, [x2, #240]
    8ef4:	lsr	w3, w2, #3
    8ef8:	orr	w0, w1, w0
    8efc:	and	w2, w0, #0xff
    8f00:	ldr	x1, [sp, #24]
    8f04:	mov	w0, w3
    8f08:	add	x0, x1, x0
    8f0c:	mov	w1, w2
    8f10:	strb	w1, [x0, #112]
    8f14:	ldr	x0, [sp, #24]
    8f18:	ldr	w0, [x0, #240]
    8f1c:	add	w1, w0, #0x1
    8f20:	ldr	x0, [sp, #24]
    8f24:	str	w1, [x0, #240]
    8f28:	b	8fe8 <shafinish+0x1a0>
    8f2c:	ldr	x0, [sp, #24]
    8f30:	ldr	w1, [x0, #240]
    8f34:	ldr	x0, [sp, #24]
    8f38:	ldr	w0, [x0, #244]
    8f3c:	cmp	w1, w0
    8f40:	b.cs	8fc4 <shafinish+0x17c>  // b.hs, b.nlast
    8f44:	ldr	x0, [sp, #24]
    8f48:	ldr	w0, [x0, #240]
    8f4c:	lsr	w0, w0, #3
    8f50:	ldr	x1, [sp, #24]
    8f54:	mov	w0, w0
    8f58:	add	x0, x1, x0
    8f5c:	ldrb	w1, [x0, #112]
    8f60:	ldr	x0, [sp, #24]
    8f64:	ldr	w0, [x0, #240]
    8f68:	mvn	w0, w0
    8f6c:	and	w0, w0, #0x7
    8f70:	mov	w2, #0x1                   	// #1
    8f74:	lsl	w0, w2, w0
    8f78:	and	w0, w0, #0xff
    8f7c:	mvn	w0, w0
    8f80:	and	w0, w0, #0xff
    8f84:	ldr	x2, [sp, #24]
    8f88:	ldr	w2, [x2, #240]
    8f8c:	lsr	w3, w2, #3
    8f90:	and	w0, w1, w0
    8f94:	and	w2, w0, #0xff
    8f98:	ldr	x1, [sp, #24]
    8f9c:	mov	w0, w3
    8fa0:	add	x0, x1, x0
    8fa4:	mov	w1, w2
    8fa8:	strb	w1, [x0, #112]
    8fac:	ldr	x0, [sp, #24]
    8fb0:	ldr	w0, [x0, #240]
    8fb4:	add	w1, w0, #0x1
    8fb8:	ldr	x0, [sp, #24]
    8fbc:	str	w1, [x0, #240]
    8fc0:	b	8fe8 <shafinish+0x1a0>
    8fc4:	ldr	x0, [sp, #24]
    8fc8:	ldr	x2, [x0, #8]
    8fcc:	ldr	x0, [sp, #24]
    8fd0:	add	x0, x0, #0x70
    8fd4:	mov	x1, x0
    8fd8:	ldr	x0, [sp, #24]
    8fdc:	blr	x2
    8fe0:	ldr	x0, [sp, #24]
    8fe4:	str	wzr, [x0, #240]
    8fe8:	ldr	x0, [sp, #24]
    8fec:	ldr	w0, [x0, #240]
    8ff0:	ldr	w1, [sp, #36]
    8ff4:	cmp	w1, w0
    8ff8:	b.cc	8f2c <shafinish+0xe4>  // b.lo, b.ul, b.last
    8ffc:	b	907c <shafinish+0x234>
    9000:	ldr	x0, [sp, #24]
    9004:	ldr	w0, [x0, #240]
    9008:	lsr	w0, w0, #3
    900c:	ldr	x1, [sp, #24]
    9010:	mov	w0, w0
    9014:	add	x0, x1, x0
    9018:	ldrb	w1, [x0, #112]
    901c:	ldr	x0, [sp, #24]
    9020:	ldr	w0, [x0, #240]
    9024:	mvn	w0, w0
    9028:	and	w0, w0, #0x7
    902c:	mov	w2, #0x1                   	// #1
    9030:	lsl	w0, w2, w0
    9034:	and	w0, w0, #0xff
    9038:	mvn	w0, w0
    903c:	and	w0, w0, #0xff
    9040:	ldr	x2, [sp, #24]
    9044:	ldr	w2, [x2, #240]
    9048:	lsr	w3, w2, #3
    904c:	and	w0, w1, w0
    9050:	and	w2, w0, #0xff
    9054:	ldr	x1, [sp, #24]
    9058:	mov	w0, w3
    905c:	add	x0, x1, x0
    9060:	mov	w1, w2
    9064:	strb	w1, [x0, #112]
    9068:	ldr	x0, [sp, #24]
    906c:	ldr	w0, [x0, #240]
    9070:	add	w1, w0, #0x1
    9074:	ldr	x0, [sp, #24]
    9078:	str	w1, [x0, #240]
    907c:	ldr	x0, [sp, #24]
    9080:	ldr	w0, [x0, #240]
    9084:	ldr	w1, [sp, #36]
    9088:	cmp	w1, w0
    908c:	b.hi	9000 <shafinish+0x1b8>  // b.pmore
    9090:	ldr	x0, [sp, #24]
    9094:	ldr	w0, [x0, #244]
    9098:	cmp	w0, #0x200
    909c:	b.ls	90e0 <shafinish+0x298>  // b.plast
    90a0:	ldr	x0, [sp, #24]
    90a4:	add	x0, x0, #0x70
    90a8:	add	x2, x0, #0x70
    90ac:	ldr	x0, [sp, #24]
    90b0:	ldr	w0, [x0, #248]
    90b4:	mov	w1, w0
    90b8:	mov	x0, x2
    90bc:	bl	8188 <w32mem>
    90c0:	ldr	x0, [sp, #24]
    90c4:	add	x0, x0, #0x70
    90c8:	add	x2, x0, #0x74
    90cc:	ldr	x0, [sp, #24]
    90d0:	ldr	w0, [x0, #252]
    90d4:	mov	w1, w0
    90d8:	mov	x0, x2
    90dc:	bl	8188 <w32mem>
    90e0:	ldr	x0, [sp, #24]
    90e4:	add	x1, x0, #0x70
    90e8:	ldr	w0, [sp, #40]
    90ec:	add	x2, x1, x0
    90f0:	ldr	x0, [sp, #24]
    90f4:	ldr	w0, [x0, #256]
    90f8:	mov	w1, w0
    90fc:	mov	x0, x2
    9100:	bl	8188 <w32mem>
    9104:	ldr	x0, [sp, #24]
    9108:	add	x1, x0, #0x70
    910c:	ldr	w0, [sp, #44]
    9110:	add	x2, x1, x0
    9114:	ldr	x0, [sp, #24]
    9118:	ldr	w0, [x0, #260]
    911c:	mov	w1, w0
    9120:	mov	x0, x2
    9124:	bl	8188 <w32mem>
    9128:	ldr	x0, [sp, #24]
    912c:	ldr	x2, [x0, #8]
    9130:	ldr	x0, [sp, #24]
    9134:	add	x0, x0, #0x70
    9138:	mov	x1, x0
    913c:	ldr	x0, [sp, #24]
    9140:	blr	x2
    9144:	nop
    9148:	ldp	x29, x30, [sp], #48
    914c:	ret

0000000000009150 <shahex>:
    9150:	stp	x29, x30, [sp, #-64]!
    9154:	mov	x29, sp
    9158:	str	x0, [sp, #24]
    915c:	ldr	x0, [sp, #24]
    9160:	bl	8244 <digcpy>
    9164:	str	x0, [sp, #56]
    9168:	ldr	x0, [sp, #24]
    916c:	strb	wzr, [x0, #332]
    9170:	ldr	x0, [sp, #24]
    9174:	ldr	w0, [x0, #328]
    9178:	mov	w0, w0
    917c:	lsl	x0, x0, #1
    9180:	cmp	x0, #0x80
    9184:	b.ls	9194 <shahex+0x44>  // b.plast
    9188:	ldr	x0, [sp, #24]
    918c:	add	x0, x0, #0x14c
    9190:	b	9240 <shahex+0xf0>
    9194:	str	wzr, [sp, #44]
    9198:	ldr	x0, [sp, #24]
    919c:	add	x0, x0, #0x14c
    91a0:	str	x0, [sp, #48]
    91a4:	b	921c <shahex+0xcc>
    91a8:	ldr	x0, [sp, #56]
    91ac:	ldrb	w0, [x0]
    91b0:	lsr	w0, w0, #4
    91b4:	and	w0, w0, #0xff
    91b8:	and	w3, w0, #0xf
    91bc:	ldr	x0, [sp, #48]
    91c0:	add	x1, x0, #0x1
    91c4:	str	x1, [sp, #48]
    91c8:	adrp	x1, d000 <boot_Digest__SHA+0xe50>
    91cc:	add	x2, x1, #0x568
    91d0:	sxtw	x1, w3
    91d4:	ldrb	w1, [x2, x1]
    91d8:	strb	w1, [x0]
    91dc:	ldr	x0, [sp, #56]
    91e0:	add	x1, x0, #0x1
    91e4:	str	x1, [sp, #56]
    91e8:	ldrb	w0, [x0]
    91ec:	and	w3, w0, #0xf
    91f0:	ldr	x0, [sp, #48]
    91f4:	add	x1, x0, #0x1
    91f8:	str	x1, [sp, #48]
    91fc:	adrp	x1, d000 <boot_Digest__SHA+0xe50>
    9200:	add	x2, x1, #0x568
    9204:	sxtw	x1, w3
    9208:	ldrb	w1, [x2, x1]
    920c:	strb	w1, [x0]
    9210:	ldr	w0, [sp, #44]
    9214:	add	w0, w0, #0x1
    9218:	str	w0, [sp, #44]
    921c:	ldr	x0, [sp, #24]
    9220:	ldr	w0, [x0, #328]
    9224:	ldr	w1, [sp, #44]
    9228:	cmp	w1, w0
    922c:	b.cc	91a8 <shahex+0x58>  // b.lo, b.ul, b.last
    9230:	ldr	x0, [sp, #48]
    9234:	strb	wzr, [x0]
    9238:	ldr	x0, [sp, #24]
    923c:	add	x0, x0, #0x14c
    9240:	ldp	x29, x30, [sp], #64
    9244:	ret

0000000000009248 <encbase64>:
    9248:	stp	x29, x30, [sp, #-64]!
    924c:	mov	x29, sp
    9250:	str	x0, [sp, #40]
    9254:	str	w1, [sp, #36]
    9258:	str	x2, [sp, #24]
    925c:	adrp	x0, 1e000 <__FRAME_END__+0xfb78>
    9260:	ldr	x0, [x0, #4048]
    9264:	ldr	x1, [x0]
    9268:	str	x1, [sp, #56]
    926c:	mov	x1, #0x0                   	// #0
    9270:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    9274:	add	x1, x0, #0x5c8
    9278:	add	x0, sp, #0x30
    927c:	ldrh	w2, [x1]
    9280:	strh	w2, [x0]
    9284:	ldrb	w1, [x1, #2]
    9288:	strb	w1, [x0, #2]
    928c:	ldr	x0, [sp, #24]
    9290:	strb	wzr, [x0]
    9294:	ldr	w0, [sp, #36]
    9298:	cmp	w0, #0x0
    929c:	b.eq	9398 <encbase64+0x150>  // b.none
    92a0:	ldr	w0, [sp, #36]
    92a4:	cmp	w0, #0x3
    92a8:	b.hi	9398 <encbase64+0x150>  // b.pmore
    92ac:	ldr	w1, [sp, #36]
    92b0:	add	x0, sp, #0x30
    92b4:	mov	x2, x1
    92b8:	ldr	x1, [sp, #40]
    92bc:	bl	d20 <memcpy@plt>
    92c0:	ldrb	w0, [sp, #48]
    92c4:	lsr	w0, w0, #2
    92c8:	and	w0, w0, #0xff
    92cc:	mov	w2, w0
    92d0:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    92d4:	add	x1, x0, #0x580
    92d8:	sxtw	x0, w2
    92dc:	ldrb	w1, [x1, x0]
    92e0:	ldr	x0, [sp, #24]
    92e4:	strb	w1, [x0]
    92e8:	ldrb	w0, [sp, #48]
    92ec:	lsl	w0, w0, #4
    92f0:	and	w0, w0, #0x30
    92f4:	ldrb	w1, [sp, #49]
    92f8:	lsr	w1, w1, #4
    92fc:	and	w1, w1, #0xff
    9300:	orr	w3, w0, w1
    9304:	ldr	x0, [sp, #24]
    9308:	add	x0, x0, #0x1
    930c:	adrp	x1, d000 <boot_Digest__SHA+0xe50>
    9310:	add	x2, x1, #0x580
    9314:	sxtw	x1, w3
    9318:	ldrb	w1, [x2, x1]
    931c:	strb	w1, [x0]
    9320:	ldrb	w0, [sp, #49]
    9324:	lsl	w0, w0, #2
    9328:	and	w0, w0, #0x3c
    932c:	ldrb	w1, [sp, #50]
    9330:	lsr	w1, w1, #6
    9334:	and	w1, w1, #0xff
    9338:	orr	w3, w0, w1
    933c:	ldr	x0, [sp, #24]
    9340:	add	x0, x0, #0x2
    9344:	adrp	x1, d000 <boot_Digest__SHA+0xe50>
    9348:	add	x2, x1, #0x580
    934c:	sxtw	x1, w3
    9350:	ldrb	w1, [x2, x1]
    9354:	strb	w1, [x0]
    9358:	ldrb	w0, [sp, #50]
    935c:	and	w3, w0, #0x3f
    9360:	ldr	x0, [sp, #24]
    9364:	add	x0, x0, #0x3
    9368:	adrp	x1, d000 <boot_Digest__SHA+0xe50>
    936c:	add	x2, x1, #0x580
    9370:	sxtw	x1, w3
    9374:	ldrb	w1, [x2, x1]
    9378:	strb	w1, [x0]
    937c:	ldr	w0, [sp, #36]
    9380:	add	w0, w0, #0x1
    9384:	mov	w0, w0
    9388:	ldr	x1, [sp, #24]
    938c:	add	x0, x1, x0
    9390:	strb	wzr, [x0]
    9394:	b	939c <encbase64+0x154>
    9398:	nop
    939c:	adrp	x0, 1e000 <__FRAME_END__+0xfb78>
    93a0:	ldr	x0, [x0, #4048]
    93a4:	ldr	x1, [sp, #56]
    93a8:	ldr	x0, [x0]
    93ac:	eor	x0, x1, x0
    93b0:	cmp	x0, #0x0
    93b4:	b.eq	93bc <encbase64+0x174>  // b.none
    93b8:	bl	e10 <__stack_chk_fail@plt>
    93bc:	ldp	x29, x30, [sp], #64
    93c0:	ret

00000000000093c4 <shabase64>:
    93c4:	stp	x29, x30, [sp, #-64]!
    93c8:	mov	x29, sp
    93cc:	str	x0, [sp, #24]
    93d0:	adrp	x0, 1e000 <__FRAME_END__+0xfb78>
    93d4:	ldr	x0, [x0, #4048]
    93d8:	ldr	x1, [x0]
    93dc:	str	x1, [sp, #56]
    93e0:	mov	x1, #0x0                   	// #0
    93e4:	ldr	x0, [sp, #24]
    93e8:	bl	8244 <digcpy>
    93ec:	str	x0, [sp, #40]
    93f0:	ldr	x0, [sp, #24]
    93f4:	strb	wzr, [x0, #461]
    93f8:	ldr	x0, [sp, #24]
    93fc:	ldr	w2, [x0, #328]
    9400:	mov	w0, #0xaaab                	// #43691
    9404:	movk	w0, #0xaaaa, lsl #16
    9408:	umull	x0, w2, w0
    940c:	lsr	x0, x0, #32
    9410:	lsr	w1, w0, #1
    9414:	mov	w0, w1
    9418:	lsl	w0, w0, #1
    941c:	add	w0, w0, w1
    9420:	sub	w1, w2, w0
    9424:	cmp	w1, #0x0
    9428:	b.ne	9460 <shabase64+0x9c>  // b.any
    942c:	ldr	x0, [sp, #24]
    9430:	ldr	w1, [x0, #328]
    9434:	mov	w0, #0xaaab                	// #43691
    9438:	movk	w0, #0xaaaa, lsl #16
    943c:	umull	x0, w1, w0
    9440:	lsr	x0, x0, #32
    9444:	lsr	w0, w0, #1
    9448:	mov	w0, w0
    944c:	lsl	x0, x0, #2
    9450:	cmp	x0, #0x56
    9454:	cset	w0, hi  // hi = pmore
    9458:	and	w0, w0, #0xff
    945c:	b	94c8 <shabase64+0x104>
    9460:	ldr	x0, [sp, #24]
    9464:	ldr	w1, [x0, #328]
    9468:	mov	w0, #0xaaab                	// #43691
    946c:	movk	w0, #0xaaaa, lsl #16
    9470:	umull	x0, w1, w0
    9474:	lsr	x0, x0, #32
    9478:	lsr	w0, w0, #1
    947c:	mov	w0, w0
    9480:	lsl	x3, x0, #2
    9484:	ldr	x0, [sp, #24]
    9488:	ldr	w2, [x0, #328]
    948c:	mov	w0, #0xaaab                	// #43691
    9490:	movk	w0, #0xaaaa, lsl #16
    9494:	umull	x0, w2, w0
    9498:	lsr	x0, x0, #32
    949c:	lsr	w1, w0, #1
    94a0:	mov	w0, w1
    94a4:	lsl	w0, w0, #1
    94a8:	add	w0, w0, w1
    94ac:	sub	w1, w2, w0
    94b0:	mov	w0, w1
    94b4:	add	x0, x3, x0
    94b8:	add	x0, x0, #0x1
    94bc:	cmp	x0, #0x56
    94c0:	cset	w0, hi  // hi = pmore
    94c4:	and	w0, w0, #0xff
    94c8:	cmp	w0, #0x0
    94cc:	b.eq	94dc <shabase64+0x118>  // b.none
    94d0:	ldr	x0, [sp, #24]
    94d4:	add	x0, x0, #0x1cd
    94d8:	b	9560 <shabase64+0x19c>
    94dc:	ldr	x0, [sp, #24]
    94e0:	ldr	w0, [x0, #328]
    94e4:	str	w0, [sp, #36]
    94e8:	b	9528 <shabase64+0x164>
    94ec:	add	x0, sp, #0x30
    94f0:	mov	x2, x0
    94f4:	mov	w1, #0x3                   	// #3
    94f8:	ldr	x0, [sp, #40]
    94fc:	bl	9248 <encbase64>
    9500:	ldr	x0, [sp, #24]
    9504:	add	x0, x0, #0x1cd
    9508:	add	x1, sp, #0x30
    950c:	bl	db0 <strcat@plt>
    9510:	ldr	w0, [sp, #36]
    9514:	sub	w0, w0, #0x3
    9518:	str	w0, [sp, #36]
    951c:	ldr	x0, [sp, #40]
    9520:	add	x0, x0, #0x3
    9524:	str	x0, [sp, #40]
    9528:	ldr	w0, [sp, #36]
    952c:	cmp	w0, #0x3
    9530:	b.hi	94ec <shabase64+0x128>  // b.pmore
    9534:	add	x0, sp, #0x30
    9538:	mov	x2, x0
    953c:	ldr	w1, [sp, #36]
    9540:	ldr	x0, [sp, #40]
    9544:	bl	9248 <encbase64>
    9548:	ldr	x0, [sp, #24]
    954c:	add	x0, x0, #0x1cd
    9550:	add	x1, sp, #0x30
    9554:	bl	db0 <strcat@plt>
    9558:	ldr	x0, [sp, #24]
    955c:	add	x0, x0, #0x1cd
    9560:	mov	x1, x0
    9564:	adrp	x0, 1e000 <__FRAME_END__+0xfb78>
    9568:	ldr	x0, [x0, #4048]
    956c:	ldr	x2, [sp, #56]
    9570:	ldr	x0, [x0]
    9574:	eor	x0, x2, x0
    9578:	cmp	x0, #0x0
    957c:	b.eq	9584 <shabase64+0x1c0>  // b.none
    9580:	bl	e10 <__stack_chk_fail@plt>
    9584:	mov	x0, x1
    9588:	ldp	x29, x30, [sp], #64
    958c:	ret

0000000000009590 <hmacinit>:
    9590:	sub	sp, sp, #0x280
    9594:	stp	x29, x30, [sp]
    9598:	mov	x29, sp
    959c:	str	x19, [sp, #16]
    95a0:	str	x0, [sp, #56]
    95a4:	str	w1, [sp, #52]
    95a8:	str	x2, [sp, #40]
    95ac:	str	w3, [sp, #48]
    95b0:	adrp	x0, 1e000 <__FRAME_END__+0xfb78>
    95b4:	ldr	x0, [x0, #4048]
    95b8:	ldr	x1, [x0]
    95bc:	str	x1, [sp, #632]
    95c0:	mov	x1, #0x0                   	// #0
    95c4:	mov	x2, #0x4d8                 	// #1240
    95c8:	mov	w1, #0x0                   	// #0
    95cc:	ldr	x0, [sp, #56]
    95d0:	bl	dd0 <memset@plt>
    95d4:	ldr	x0, [sp, #56]
    95d8:	ldr	w1, [sp, #52]
    95dc:	bl	88e4 <shainit>
    95e0:	cmp	w0, #0x0
    95e4:	b.ne	95f0 <hmacinit+0x60>  // b.any
    95e8:	mov	x0, #0x0                   	// #0
    95ec:	b	97e0 <hmacinit+0x250>
    95f0:	ldr	x0, [sp, #56]
    95f4:	add	x0, x0, #0x228
    95f8:	ldr	w1, [sp, #52]
    95fc:	bl	88e4 <shainit>
    9600:	cmp	w0, #0x0
    9604:	b.ne	9610 <hmacinit+0x80>  // b.any
    9608:	mov	x0, #0x0                   	// #0
    960c:	b	97e0 <hmacinit+0x250>
    9610:	ldr	x0, [sp, #56]
    9614:	ldr	w0, [x0, #796]
    9618:	lsr	w0, w0, #3
    961c:	ldr	w1, [sp, #48]
    9620:	cmp	w1, w0
    9624:	b.hi	9644 <hmacinit+0xb4>  // b.pmore
    9628:	ldr	x0, [sp, #56]
    962c:	add	x0, x0, #0x454
    9630:	ldr	w1, [sp, #48]
    9634:	mov	x2, x1
    9638:	ldr	x1, [sp, #40]
    963c:	bl	d20 <memcpy@plt>
    9640:	b	96b0 <hmacinit+0x120>
    9644:	add	x0, sp, #0x50
    9648:	ldr	w1, [sp, #52]
    964c:	bl	88e4 <shainit>
    9650:	cmp	w0, #0x0
    9654:	b.ne	9660 <hmacinit+0xd0>  // b.any
    9658:	mov	x0, #0x0                   	// #0
    965c:	b	97e0 <hmacinit+0x250>
    9660:	ldr	w0, [sp, #48]
    9664:	lsl	w0, w0, #3
    9668:	mov	w0, w0
    966c:	add	x1, sp, #0x50
    9670:	mov	x2, x1
    9674:	mov	x1, x0
    9678:	ldr	x0, [sp, #40]
    967c:	bl	8d30 <shawrite>
    9680:	add	x0, sp, #0x50
    9684:	bl	8e48 <shafinish>
    9688:	ldr	x0, [sp, #56]
    968c:	add	x19, x0, #0x454
    9690:	add	x0, sp, #0x50
    9694:	bl	8244 <digcpy>
    9698:	mov	x1, x0
    969c:	ldr	w0, [sp, #408]
    96a0:	mov	w0, w0
    96a4:	mov	x2, x0
    96a8:	mov	x0, x19
    96ac:	bl	d20 <memcpy@plt>
    96b0:	ldr	x0, [sp, #56]
    96b4:	ldr	w1, [x0, #880]
    96b8:	ldr	x0, [sp, #56]
    96bc:	str	w1, [x0, #1104]
    96c0:	str	wzr, [sp, #76]
    96c4:	b	9704 <hmacinit+0x174>
    96c8:	ldr	x1, [sp, #56]
    96cc:	ldr	w0, [sp, #76]
    96d0:	add	x0, x1, x0
    96d4:	ldrb	w1, [x0, #1108]
    96d8:	mov	w0, #0x5c                  	// #92
    96dc:	eor	w0, w1, w0
    96e0:	and	w2, w0, #0xff
    96e4:	ldr	x1, [sp, #56]
    96e8:	ldr	w0, [sp, #76]
    96ec:	add	x0, x1, x0
    96f0:	mov	w1, w2
    96f4:	strb	w1, [x0, #1108]
    96f8:	ldr	w0, [sp, #76]
    96fc:	add	w0, w0, #0x1
    9700:	str	w0, [sp, #76]
    9704:	ldr	x0, [sp, #56]
    9708:	ldr	w0, [x0, #796]
    970c:	lsr	w0, w0, #3
    9710:	ldr	w1, [sp, #76]
    9714:	cmp	w1, w0
    9718:	b.cc	96c8 <hmacinit+0x138>  // b.lo, b.ul, b.last
    971c:	ldr	x0, [sp, #56]
    9720:	add	x3, x0, #0x454
    9724:	ldr	x0, [sp, #56]
    9728:	ldr	w0, [x0, #796]
    972c:	mov	w1, w0
    9730:	ldr	x0, [sp, #56]
    9734:	add	x0, x0, #0x228
    9738:	mov	x2, x0
    973c:	mov	x0, x3
    9740:	bl	8d30 <shawrite>
    9744:	str	wzr, [sp, #76]
    9748:	b	9788 <hmacinit+0x1f8>
    974c:	ldr	x1, [sp, #56]
    9750:	ldr	w0, [sp, #76]
    9754:	add	x0, x1, x0
    9758:	ldrb	w1, [x0, #1108]
    975c:	mov	w0, #0x6a                  	// #106
    9760:	eor	w0, w1, w0
    9764:	and	w2, w0, #0xff
    9768:	ldr	x1, [sp, #56]
    976c:	ldr	w0, [sp, #76]
    9770:	add	x0, x1, x0
    9774:	mov	w1, w2
    9778:	strb	w1, [x0, #1108]
    977c:	ldr	w0, [sp, #76]
    9780:	add	w0, w0, #0x1
    9784:	str	w0, [sp, #76]
    9788:	ldr	x0, [sp, #56]
    978c:	ldr	w0, [x0, #244]
    9790:	lsr	w0, w0, #3
    9794:	ldr	w1, [sp, #76]
    9798:	cmp	w1, w0
    979c:	b.cc	974c <hmacinit+0x1bc>  // b.lo, b.ul, b.last
    97a0:	ldr	x0, [sp, #56]
    97a4:	add	x3, x0, #0x454
    97a8:	ldr	x0, [sp, #56]
    97ac:	ldr	w0, [x0, #244]
    97b0:	mov	w0, w0
    97b4:	ldr	x1, [sp, #56]
    97b8:	mov	x2, x1
    97bc:	mov	x1, x0
    97c0:	mov	x0, x3
    97c4:	bl	8d30 <shawrite>
    97c8:	ldr	x0, [sp, #56]
    97cc:	add	x0, x0, #0x454
    97d0:	mov	x2, #0x80                  	// #128
    97d4:	mov	w1, #0x0                   	// #0
    97d8:	bl	dd0 <memset@plt>
    97dc:	ldr	x0, [sp, #56]
    97e0:	mov	x1, x0
    97e4:	adrp	x0, 1e000 <__FRAME_END__+0xfb78>
    97e8:	ldr	x0, [x0, #4048]
    97ec:	ldr	x2, [sp, #632]
    97f0:	ldr	x0, [x0]
    97f4:	eor	x0, x2, x0
    97f8:	cmp	x0, #0x0
    97fc:	b.eq	9804 <hmacinit+0x274>  // b.none
    9800:	bl	e10 <__stack_chk_fail@plt>
    9804:	mov	x0, x1
    9808:	ldr	x19, [sp, #16]
    980c:	ldp	x29, x30, [sp]
    9810:	add	sp, sp, #0x280
    9814:	ret

0000000000009818 <hmacwrite>:
    9818:	stp	x29, x30, [sp, #-48]!
    981c:	mov	x29, sp
    9820:	str	x0, [sp, #40]
    9824:	str	x1, [sp, #32]
    9828:	str	x2, [sp, #24]
    982c:	ldr	x0, [sp, #24]
    9830:	mov	x2, x0
    9834:	ldr	x1, [sp, #32]
    9838:	ldr	x0, [sp, #40]
    983c:	bl	8d30 <shawrite>
    9840:	ldp	x29, x30, [sp], #48
    9844:	ret

0000000000009848 <hmacfinish>:
    9848:	stp	x29, x30, [sp, #-32]!
    984c:	mov	x29, sp
    9850:	str	x0, [sp, #24]
    9854:	ldr	x0, [sp, #24]
    9858:	bl	8e48 <shafinish>
    985c:	ldr	x0, [sp, #24]
    9860:	bl	8244 <digcpy>
    9864:	mov	x3, x0
    9868:	ldr	x0, [sp, #24]
    986c:	ldr	w0, [x0, #328]
    9870:	lsl	w0, w0, #3
    9874:	mov	w1, w0
    9878:	ldr	x0, [sp, #24]
    987c:	add	x0, x0, #0x228
    9880:	mov	x2, x0
    9884:	mov	x0, x3
    9888:	bl	8d30 <shawrite>
    988c:	ldr	x0, [sp, #24]
    9890:	add	x0, x0, #0x228
    9894:	bl	8e48 <shafinish>
    9898:	nop
    989c:	ldp	x29, x30, [sp], #32
    98a0:	ret

00000000000098a4 <hmachex>:
    98a4:	stp	x29, x30, [sp, #-32]!
    98a8:	mov	x29, sp
    98ac:	str	x0, [sp, #24]
    98b0:	ldr	x0, [sp, #24]
    98b4:	add	x0, x0, #0x228
    98b8:	bl	9150 <shahex>
    98bc:	ldp	x29, x30, [sp], #32
    98c0:	ret

00000000000098c4 <hmacbase64>:
    98c4:	stp	x29, x30, [sp, #-32]!
    98c8:	mov	x29, sp
    98cc:	str	x0, [sp, #24]
    98d0:	ldr	x0, [sp, #24]
    98d4:	add	x0, x0, #0x228
    98d8:	bl	93c4 <shabase64>
    98dc:	ldp	x29, x30, [sp], #32
    98e0:	ret

00000000000098e4 <getSHA>:
    98e4:	stp	x29, x30, [sp, #-32]!
    98e8:	mov	x29, sp
    98ec:	str	x0, [sp, #24]
    98f0:	str	x1, [sp, #16]
    98f4:	ldr	x1, [sp, #16]
    98f8:	ldr	x0, [sp, #24]
    98fc:	bl	e20 <Perl_sv_isobject@plt>
    9900:	cmp	w0, #0x0
    9904:	b.eq	9930 <getSHA+0x4c>  // b.none
    9908:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    990c:	add	x2, x0, #0x628
    9910:	ldr	x1, [sp, #16]
    9914:	ldr	x0, [sp, #24]
    9918:	bl	d70 <Perl_sv_derived_from@plt>
    991c:	and	w0, w0, #0xff
    9920:	eor	w0, w0, #0x1
    9924:	and	w0, w0, #0xff
    9928:	cmp	w0, #0x0
    992c:	b.eq	9938 <getSHA+0x54>  // b.none
    9930:	mov	x0, #0x0                   	// #0
    9934:	b	9984 <getSHA+0xa0>
    9938:	ldr	x0, [sp, #16]
    993c:	ldr	x0, [x0, #16]
    9940:	ldr	w1, [x0, #12]
    9944:	mov	w0, #0x100                 	// #256
    9948:	movk	w0, #0x20, lsl #16
    994c:	and	w0, w1, w0
    9950:	cmp	w0, #0x100
    9954:	b.ne	996c <getSHA+0x88>  // b.any
    9958:	ldr	x0, [sp, #16]
    995c:	ldr	x0, [x0, #16]
    9960:	ldr	x0, [x0]
    9964:	ldr	x0, [x0, #32]
    9968:	b	9984 <getSHA+0xa0>
    996c:	ldr	x0, [sp, #16]
    9970:	ldr	x0, [x0, #16]
    9974:	mov	w2, #0x2                   	// #2
    9978:	mov	x1, x0
    997c:	ldr	x0, [sp, #24]
    9980:	bl	d40 <Perl_sv_2iv_flags@plt>
    9984:	ldp	x29, x30, [sp], #32
    9988:	ret

000000000000998c <XS_Digest__SHA_shainit>:
    998c:	stp	x29, x30, [sp, #-96]!
    9990:	mov	x29, sp
    9994:	str	x0, [sp, #24]
    9998:	str	x1, [sp, #16]
    999c:	ldr	x0, [sp, #24]
    99a0:	ldr	x0, [x0]
    99a4:	str	x0, [sp, #48]
    99a8:	ldr	x0, [sp, #24]
    99ac:	bl	1090 <S_POPMARK>
    99b0:	str	w0, [sp, #32]
    99b4:	ldr	x0, [sp, #24]
    99b8:	ldr	x1, [x0, #24]
    99bc:	ldr	w0, [sp, #32]
    99c0:	add	w2, w0, #0x1
    99c4:	str	w2, [sp, #32]
    99c8:	sxtw	x0, w0
    99cc:	lsl	x0, x0, #3
    99d0:	add	x0, x1, x0
    99d4:	str	x0, [sp, #56]
    99d8:	ldr	x1, [sp, #48]
    99dc:	ldr	x0, [sp, #56]
    99e0:	sub	x0, x1, x0
    99e4:	asr	x0, x0, #3
    99e8:	str	w0, [sp, #36]
    99ec:	ldr	w0, [sp, #36]
    99f0:	cmp	w0, #0x2
    99f4:	b.eq	9a08 <XS_Digest__SHA_shainit+0x7c>  // b.none
    99f8:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    99fc:	add	x1, x0, #0x638
    9a00:	ldr	x0, [sp, #16]
    9a04:	bl	e40 <Perl_croak_xs_usage@plt>
    9a08:	ldr	x0, [sp, #24]
    9a0c:	ldr	x1, [x0, #24]
    9a10:	ldrsw	x0, [sp, #32]
    9a14:	lsl	x0, x0, #3
    9a18:	add	x0, x1, x0
    9a1c:	ldr	x0, [x0]
    9a20:	mov	x1, x0
    9a24:	ldr	x0, [sp, #24]
    9a28:	bl	98e4 <getSHA>
    9a2c:	str	x0, [sp, #64]
    9a30:	ldr	x0, [sp, #24]
    9a34:	ldr	x1, [x0, #24]
    9a38:	ldrsw	x0, [sp, #32]
    9a3c:	add	x0, x0, #0x1
    9a40:	lsl	x0, x0, #3
    9a44:	add	x0, x1, x0
    9a48:	ldr	x0, [x0]
    9a4c:	ldr	w1, [x0, #12]
    9a50:	mov	w0, #0x100                 	// #256
    9a54:	movk	w0, #0x20, lsl #16
    9a58:	and	w0, w1, w0
    9a5c:	cmp	w0, #0x100
    9a60:	b.ne	9a8c <XS_Digest__SHA_shainit+0x100>  // b.any
    9a64:	ldr	x0, [sp, #24]
    9a68:	ldr	x1, [x0, #24]
    9a6c:	ldrsw	x0, [sp, #32]
    9a70:	add	x0, x0, #0x1
    9a74:	lsl	x0, x0, #3
    9a78:	add	x0, x1, x0
    9a7c:	ldr	x0, [x0]
    9a80:	ldr	x0, [x0]
    9a84:	ldr	x0, [x0, #32]
    9a88:	b	9ab8 <XS_Digest__SHA_shainit+0x12c>
    9a8c:	ldr	x0, [sp, #24]
    9a90:	ldr	x1, [x0, #24]
    9a94:	ldrsw	x0, [sp, #32]
    9a98:	add	x0, x0, #0x1
    9a9c:	lsl	x0, x0, #3
    9aa0:	add	x0, x1, x0
    9aa4:	ldr	x0, [x0]
    9aa8:	mov	w2, #0x2                   	// #2
    9aac:	mov	x1, x0
    9ab0:	ldr	x0, [sp, #24]
    9ab4:	bl	d40 <Perl_sv_2iv_flags@plt>
    9ab8:	str	w0, [sp, #40]
    9abc:	ldr	x0, [sp, #24]
    9ac0:	ldr	x0, [x0, #8]
    9ac4:	ldrb	w0, [x0, #35]
    9ac8:	and	w0, w0, #0x4
    9acc:	cmp	w0, #0x0
    9ad0:	b.eq	9af8 <XS_Digest__SHA_shainit+0x16c>  // b.none
    9ad4:	ldr	x0, [sp, #24]
    9ad8:	ldr	x1, [x0, #16]
    9adc:	ldr	x0, [sp, #24]
    9ae0:	ldr	x0, [x0, #8]
    9ae4:	ldr	x0, [x0, #24]
    9ae8:	lsl	x0, x0, #3
    9aec:	add	x0, x1, x0
    9af0:	ldr	x0, [x0]
    9af4:	b	9b00 <XS_Digest__SHA_shainit+0x174>
    9af8:	ldr	x0, [sp, #24]
    9afc:	bl	ef0 <Perl_sv_newmortal@plt>
    9b00:	str	x0, [sp, #72]
    9b04:	ldr	w1, [sp, #40]
    9b08:	ldr	x0, [sp, #64]
    9b0c:	bl	88e4 <shainit>
    9b10:	str	w0, [sp, #44]
    9b14:	ldr	x0, [sp, #24]
    9b18:	ldr	x1, [x0, #24]
    9b1c:	ldrsw	x0, [sp, #32]
    9b20:	lsl	x0, x0, #3
    9b24:	sub	x0, x0, #0x8
    9b28:	add	x0, x1, x0
    9b2c:	str	x0, [sp, #48]
    9b30:	ldrsw	x0, [sp, #44]
    9b34:	str	x0, [sp, #80]
    9b38:	ldr	x0, [sp, #72]
    9b3c:	ldr	w1, [x0, #12]
    9b40:	mov	w0, #0x8ff                 	// #2303
    9b44:	movk	w0, #0x9981, lsl #16
    9b48:	and	w0, w1, w0
    9b4c:	cmp	w0, #0x1
    9b50:	cset	w0, eq  // eq = none
    9b54:	and	w0, w0, #0xff
    9b58:	mov	w1, w0
    9b5c:	ldr	x0, [sp, #24]
    9b60:	ldrb	w0, [x0, #185]
    9b64:	eor	w0, w0, #0x1
    9b68:	and	w0, w0, #0xff
    9b6c:	and	w0, w1, w0
    9b70:	cmp	w0, #0x0
    9b74:	cset	w0, ne  // ne = any
    9b78:	and	w0, w0, #0xff
    9b7c:	and	x0, x0, #0xff
    9b80:	cmp	x0, #0x0
    9b84:	b.eq	9bb0 <XS_Digest__SHA_shainit+0x224>  // b.none
    9b88:	ldr	x0, [sp, #72]
    9b8c:	ldr	w1, [x0, #12]
    9b90:	mov	w0, #0x1100                	// #4352
    9b94:	orr	w1, w1, w0
    9b98:	ldr	x0, [sp, #72]
    9b9c:	str	w1, [x0, #12]
    9ba0:	ldr	x0, [sp, #72]
    9ba4:	ldr	x1, [sp, #80]
    9ba8:	str	x1, [x0, #16]
    9bac:	b	9bc0 <XS_Digest__SHA_shainit+0x234>
    9bb0:	ldr	x2, [sp, #80]
    9bb4:	ldr	x1, [sp, #72]
    9bb8:	ldr	x0, [sp, #24]
    9bbc:	bl	da0 <Perl_sv_setiv_mg@plt>
    9bc0:	ldr	x0, [sp, #48]
    9bc4:	add	x0, x0, #0x8
    9bc8:	str	x0, [sp, #48]
    9bcc:	ldr	x0, [sp, #48]
    9bd0:	ldr	x1, [sp, #72]
    9bd4:	str	x1, [x0]
    9bd8:	mov	x0, #0x1                   	// #1
    9bdc:	str	x0, [sp, #88]
    9be0:	ldr	x0, [sp, #24]
    9be4:	ldr	x1, [x0, #24]
    9be8:	ldrsw	x2, [sp, #32]
    9bec:	ldr	x0, [sp, #88]
    9bf0:	add	x0, x2, x0
    9bf4:	lsl	x0, x0, #3
    9bf8:	sub	x0, x0, #0x8
    9bfc:	add	x1, x1, x0
    9c00:	ldr	x0, [sp, #24]
    9c04:	str	x1, [x0]
    9c08:	nop
    9c0c:	ldp	x29, x30, [sp], #96
    9c10:	ret

0000000000009c14 <XS_Digest__SHA_sharewind>:
    9c14:	stp	x29, x30, [sp, #-80]!
    9c18:	mov	x29, sp
    9c1c:	str	x0, [sp, #24]
    9c20:	str	x1, [sp, #16]
    9c24:	ldr	x0, [sp, #24]
    9c28:	ldr	x0, [x0]
    9c2c:	str	x0, [sp, #48]
    9c30:	ldr	x0, [sp, #24]
    9c34:	bl	1090 <S_POPMARK>
    9c38:	str	w0, [sp, #40]
    9c3c:	ldr	x0, [sp, #24]
    9c40:	ldr	x1, [x0, #24]
    9c44:	ldr	w0, [sp, #40]
    9c48:	add	w2, w0, #0x1
    9c4c:	str	w2, [sp, #40]
    9c50:	sxtw	x0, w0
    9c54:	lsl	x0, x0, #3
    9c58:	add	x0, x1, x0
    9c5c:	str	x0, [sp, #56]
    9c60:	ldr	x1, [sp, #48]
    9c64:	ldr	x0, [sp, #56]
    9c68:	sub	x0, x1, x0
    9c6c:	asr	x0, x0, #3
    9c70:	str	w0, [sp, #44]
    9c74:	ldr	w0, [sp, #44]
    9c78:	cmp	w0, #0x1
    9c7c:	b.eq	9c90 <XS_Digest__SHA_sharewind+0x7c>  // b.none
    9c80:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    9c84:	add	x1, x0, #0x640
    9c88:	ldr	x0, [sp, #16]
    9c8c:	bl	e40 <Perl_croak_xs_usage@plt>
    9c90:	ldr	x0, [sp, #24]
    9c94:	ldr	x1, [x0, #24]
    9c98:	ldrsw	x0, [sp, #40]
    9c9c:	lsl	x0, x0, #3
    9ca0:	add	x0, x1, x0
    9ca4:	ldr	x0, [x0]
    9ca8:	mov	x1, x0
    9cac:	ldr	x0, [sp, #24]
    9cb0:	bl	98e4 <getSHA>
    9cb4:	str	x0, [sp, #64]
    9cb8:	ldr	x0, [sp, #64]
    9cbc:	bl	843c <sharewind>
    9cc0:	str	xzr, [sp, #72]
    9cc4:	ldr	x0, [sp, #24]
    9cc8:	ldr	x1, [x0, #24]
    9ccc:	ldrsw	x2, [sp, #40]
    9cd0:	ldr	x0, [sp, #72]
    9cd4:	add	x0, x2, x0
    9cd8:	lsl	x0, x0, #3
    9cdc:	sub	x0, x0, #0x8
    9ce0:	add	x1, x1, x0
    9ce4:	ldr	x0, [sp, #24]
    9ce8:	str	x1, [x0]
    9cec:	nop
    9cf0:	ldp	x29, x30, [sp], #80
    9cf4:	ret

0000000000009cf8 <XS_Digest__SHA_shawrite>:
    9cf8:	stp	x29, x30, [sp, #-112]!
    9cfc:	mov	x29, sp
    9d00:	str	x0, [sp, #24]
    9d04:	str	x1, [sp, #16]
    9d08:	ldr	x0, [sp, #24]
    9d0c:	ldr	x0, [x0]
    9d10:	str	x0, [sp, #40]
    9d14:	ldr	x0, [sp, #24]
    9d18:	bl	1090 <S_POPMARK>
    9d1c:	str	w0, [sp, #32]
    9d20:	ldr	x0, [sp, #24]
    9d24:	ldr	x1, [x0, #24]
    9d28:	ldr	w0, [sp, #32]
    9d2c:	add	w2, w0, #0x1
    9d30:	str	w2, [sp, #32]
    9d34:	sxtw	x0, w0
    9d38:	lsl	x0, x0, #3
    9d3c:	add	x0, x1, x0
    9d40:	str	x0, [sp, #48]
    9d44:	ldr	x1, [sp, #40]
    9d48:	ldr	x0, [sp, #48]
    9d4c:	sub	x0, x1, x0
    9d50:	asr	x0, x0, #3
    9d54:	str	w0, [sp, #36]
    9d58:	ldr	w0, [sp, #36]
    9d5c:	cmp	w0, #0x3
    9d60:	b.eq	9d74 <XS_Digest__SHA_shawrite+0x7c>  // b.none
    9d64:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    9d68:	add	x1, x0, #0x648
    9d6c:	ldr	x0, [sp, #16]
    9d70:	bl	e40 <Perl_croak_xs_usage@plt>
    9d74:	ldr	x0, [sp, #24]
    9d78:	ldr	x1, [x0, #24]
    9d7c:	ldrsw	x0, [sp, #32]
    9d80:	lsl	x0, x0, #3
    9d84:	add	x0, x1, x0
    9d88:	ldr	x0, [x0]
    9d8c:	ldr	w1, [x0, #12]
    9d90:	mov	w0, #0x400                 	// #1024
    9d94:	movk	w0, #0x20, lsl #16
    9d98:	and	w0, w1, w0
    9d9c:	cmp	w0, #0x400
    9da0:	b.ne	9dc4 <XS_Digest__SHA_shawrite+0xcc>  // b.any
    9da4:	ldr	x0, [sp, #24]
    9da8:	ldr	x1, [x0, #24]
    9dac:	ldrsw	x0, [sp, #32]
    9db0:	lsl	x0, x0, #3
    9db4:	add	x0, x1, x0
    9db8:	ldr	x0, [x0]
    9dbc:	ldr	x0, [x0, #16]
    9dc0:	b	9df0 <XS_Digest__SHA_shawrite+0xf8>
    9dc4:	ldr	x0, [sp, #24]
    9dc8:	ldr	x1, [x0, #24]
    9dcc:	ldrsw	x0, [sp, #32]
    9dd0:	lsl	x0, x0, #3
    9dd4:	add	x0, x1, x0
    9dd8:	ldr	x0, [x0]
    9ddc:	mov	w3, #0x2                   	// #2
    9de0:	mov	x2, #0x0                   	// #0
    9de4:	mov	x1, x0
    9de8:	ldr	x0, [sp, #24]
    9dec:	bl	de0 <Perl_sv_2pv_flags@plt>
    9df0:	str	x0, [sp, #56]
    9df4:	ldr	x0, [sp, #24]
    9df8:	ldr	x1, [x0, #24]
    9dfc:	ldrsw	x0, [sp, #32]
    9e00:	add	x0, x0, #0x1
    9e04:	lsl	x0, x0, #3
    9e08:	add	x0, x1, x0
    9e0c:	ldr	x0, [x0]
    9e10:	ldr	w1, [x0, #12]
    9e14:	mov	w0, #0x100                 	// #256
    9e18:	movk	w0, #0x8020, lsl #16
    9e1c:	and	w1, w1, w0
    9e20:	mov	w0, #0x100                 	// #256
    9e24:	movk	w0, #0x8000, lsl #16
    9e28:	cmp	w1, w0
    9e2c:	b.ne	9e58 <XS_Digest__SHA_shawrite+0x160>  // b.any
    9e30:	ldr	x0, [sp, #24]
    9e34:	ldr	x1, [x0, #24]
    9e38:	ldrsw	x0, [sp, #32]
    9e3c:	add	x0, x0, #0x1
    9e40:	lsl	x0, x0, #3
    9e44:	add	x0, x1, x0
    9e48:	ldr	x0, [x0]
    9e4c:	ldr	x0, [x0]
    9e50:	ldr	x0, [x0, #32]
    9e54:	b	9e84 <XS_Digest__SHA_shawrite+0x18c>
    9e58:	ldr	x0, [sp, #24]
    9e5c:	ldr	x1, [x0, #24]
    9e60:	ldrsw	x0, [sp, #32]
    9e64:	add	x0, x0, #0x1
    9e68:	lsl	x0, x0, #3
    9e6c:	add	x0, x1, x0
    9e70:	ldr	x0, [x0]
    9e74:	mov	w2, #0x2                   	// #2
    9e78:	mov	x1, x0
    9e7c:	ldr	x0, [sp, #24]
    9e80:	bl	d50 <Perl_sv_2uv_flags@plt>
    9e84:	str	x0, [sp, #64]
    9e88:	ldr	x0, [sp, #24]
    9e8c:	ldr	x1, [x0, #24]
    9e90:	ldrsw	x0, [sp, #32]
    9e94:	add	x0, x0, #0x2
    9e98:	lsl	x0, x0, #3
    9e9c:	add	x0, x1, x0
    9ea0:	ldr	x0, [x0]
    9ea4:	mov	x1, x0
    9ea8:	ldr	x0, [sp, #24]
    9eac:	bl	98e4 <getSHA>
    9eb0:	str	x0, [sp, #72]
    9eb4:	ldr	x0, [sp, #24]
    9eb8:	ldr	x0, [x0, #8]
    9ebc:	ldrb	w0, [x0, #35]
    9ec0:	and	w0, w0, #0x4
    9ec4:	cmp	w0, #0x0
    9ec8:	b.eq	9ef0 <XS_Digest__SHA_shawrite+0x1f8>  // b.none
    9ecc:	ldr	x0, [sp, #24]
    9ed0:	ldr	x1, [x0, #16]
    9ed4:	ldr	x0, [sp, #24]
    9ed8:	ldr	x0, [x0, #8]
    9edc:	ldr	x0, [x0, #24]
    9ee0:	lsl	x0, x0, #3
    9ee4:	add	x0, x1, x0
    9ee8:	ldr	x0, [x0]
    9eec:	b	9ef8 <XS_Digest__SHA_shawrite+0x200>
    9ef0:	ldr	x0, [sp, #24]
    9ef4:	bl	ef0 <Perl_sv_newmortal@plt>
    9ef8:	str	x0, [sp, #80]
    9efc:	ldr	x2, [sp, #72]
    9f00:	ldr	x1, [sp, #64]
    9f04:	ldr	x0, [sp, #56]
    9f08:	bl	8d30 <shawrite>
    9f0c:	str	x0, [sp, #88]
    9f10:	ldr	x0, [sp, #24]
    9f14:	ldr	x1, [x0, #24]
    9f18:	ldrsw	x0, [sp, #32]
    9f1c:	lsl	x0, x0, #3
    9f20:	sub	x0, x0, #0x8
    9f24:	add	x0, x1, x0
    9f28:	str	x0, [sp, #40]
    9f2c:	ldr	x0, [sp, #88]
    9f30:	str	x0, [sp, #96]
    9f34:	ldr	x0, [sp, #80]
    9f38:	ldr	w1, [x0, #12]
    9f3c:	mov	w0, #0x8ff                 	// #2303
    9f40:	movk	w0, #0x9981, lsl #16
    9f44:	and	w0, w1, w0
    9f48:	cmp	w0, #0x1
    9f4c:	cset	w0, eq  // eq = none
    9f50:	and	w0, w0, #0xff
    9f54:	mov	w1, w0
    9f58:	ldr	x0, [sp, #24]
    9f5c:	ldrb	w0, [x0, #185]
    9f60:	eor	w0, w0, #0x1
    9f64:	and	w0, w0, #0xff
    9f68:	and	w0, w1, w0
    9f6c:	ldr	x1, [sp, #96]
    9f70:	mvn	x1, x1
    9f74:	lsr	x1, x1, #63
    9f78:	and	w1, w1, #0xff
    9f7c:	and	w0, w0, w1
    9f80:	cmp	w0, #0x0
    9f84:	cset	w0, ne  // ne = any
    9f88:	and	w0, w0, #0xff
    9f8c:	and	x0, x0, #0xff
    9f90:	cmp	x0, #0x0
    9f94:	b.eq	9fc0 <XS_Digest__SHA_shawrite+0x2c8>  // b.none
    9f98:	ldr	x0, [sp, #80]
    9f9c:	ldr	w1, [x0, #12]
    9fa0:	mov	w0, #0x1100                	// #4352
    9fa4:	orr	w1, w1, w0
    9fa8:	ldr	x0, [sp, #80]
    9fac:	str	w1, [x0, #12]
    9fb0:	ldr	x1, [sp, #96]
    9fb4:	ldr	x0, [sp, #80]
    9fb8:	str	x1, [x0, #16]
    9fbc:	b	9fd0 <XS_Digest__SHA_shawrite+0x2d8>
    9fc0:	ldr	x2, [sp, #96]
    9fc4:	ldr	x1, [sp, #80]
    9fc8:	ldr	x0, [sp, #24]
    9fcc:	bl	ee0 <Perl_sv_setuv_mg@plt>
    9fd0:	ldr	x0, [sp, #40]
    9fd4:	add	x0, x0, #0x8
    9fd8:	str	x0, [sp, #40]
    9fdc:	ldr	x0, [sp, #40]
    9fe0:	ldr	x1, [sp, #80]
    9fe4:	str	x1, [x0]
    9fe8:	mov	x0, #0x1                   	// #1
    9fec:	str	x0, [sp, #104]
    9ff0:	ldr	x0, [sp, #24]
    9ff4:	ldr	x1, [x0, #24]
    9ff8:	ldrsw	x2, [sp, #32]
    9ffc:	ldr	x0, [sp, #104]
    a000:	add	x0, x2, x0
    a004:	lsl	x0, x0, #3
    a008:	sub	x0, x0, #0x8
    a00c:	add	x1, x1, x0
    a010:	ldr	x0, [sp, #24]
    a014:	str	x1, [x0]
    a018:	nop
    a01c:	ldp	x29, x30, [sp], #112
    a020:	ret

000000000000a024 <XS_Digest__SHA_newSHA>:
    a024:	stp	x29, x30, [sp, #-112]!
    a028:	mov	x29, sp
    a02c:	str	x0, [sp, #24]
    a030:	str	x1, [sp, #16]
    a034:	ldr	x0, [sp, #24]
    a038:	ldr	x0, [x0]
    a03c:	str	x0, [sp, #56]
    a040:	ldr	x0, [sp, #24]
    a044:	bl	1090 <S_POPMARK>
    a048:	str	w0, [sp, #44]
    a04c:	ldr	x0, [sp, #24]
    a050:	ldr	x1, [x0, #24]
    a054:	ldr	w0, [sp, #44]
    a058:	add	w2, w0, #0x1
    a05c:	str	w2, [sp, #44]
    a060:	sxtw	x0, w0
    a064:	lsl	x0, x0, #3
    a068:	add	x0, x1, x0
    a06c:	str	x0, [sp, #64]
    a070:	ldr	x1, [sp, #56]
    a074:	ldr	x0, [sp, #64]
    a078:	sub	x0, x1, x0
    a07c:	asr	x0, x0, #3
    a080:	str	w0, [sp, #48]
    a084:	ldr	w0, [sp, #48]
    a088:	cmp	w0, #0x2
    a08c:	b.eq	a0a0 <XS_Digest__SHA_newSHA+0x7c>  // b.none
    a090:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    a094:	add	x1, x0, #0x660
    a098:	ldr	x0, [sp, #16]
    a09c:	bl	e40 <Perl_croak_xs_usage@plt>
    a0a0:	ldr	x0, [sp, #24]
    a0a4:	ldr	x1, [x0, #24]
    a0a8:	ldrsw	x0, [sp, #44]
    a0ac:	lsl	x0, x0, #3
    a0b0:	add	x0, x1, x0
    a0b4:	ldr	x0, [x0]
    a0b8:	ldr	w1, [x0, #12]
    a0bc:	mov	w0, #0x400                 	// #1024
    a0c0:	movk	w0, #0x20, lsl #16
    a0c4:	and	w0, w1, w0
    a0c8:	cmp	w0, #0x400
    a0cc:	b.ne	a0f0 <XS_Digest__SHA_newSHA+0xcc>  // b.any
    a0d0:	ldr	x0, [sp, #24]
    a0d4:	ldr	x1, [x0, #24]
    a0d8:	ldrsw	x0, [sp, #44]
    a0dc:	lsl	x0, x0, #3
    a0e0:	add	x0, x1, x0
    a0e4:	ldr	x0, [x0]
    a0e8:	ldr	x0, [x0, #16]
    a0ec:	b	a11c <XS_Digest__SHA_newSHA+0xf8>
    a0f0:	ldr	x0, [sp, #24]
    a0f4:	ldr	x1, [x0, #24]
    a0f8:	ldrsw	x0, [sp, #44]
    a0fc:	lsl	x0, x0, #3
    a100:	add	x0, x1, x0
    a104:	ldr	x0, [x0]
    a108:	mov	w3, #0x2                   	// #2
    a10c:	mov	x2, #0x0                   	// #0
    a110:	mov	x1, x0
    a114:	ldr	x0, [sp, #24]
    a118:	bl	de0 <Perl_sv_2pv_flags@plt>
    a11c:	str	x0, [sp, #72]
    a120:	ldr	x0, [sp, #24]
    a124:	ldr	x1, [x0, #24]
    a128:	ldrsw	x0, [sp, #44]
    a12c:	add	x0, x0, #0x1
    a130:	lsl	x0, x0, #3
    a134:	add	x0, x1, x0
    a138:	ldr	x0, [x0]
    a13c:	ldr	w1, [x0, #12]
    a140:	mov	w0, #0x100                 	// #256
    a144:	movk	w0, #0x20, lsl #16
    a148:	and	w0, w1, w0
    a14c:	cmp	w0, #0x100
    a150:	b.ne	a17c <XS_Digest__SHA_newSHA+0x158>  // b.any
    a154:	ldr	x0, [sp, #24]
    a158:	ldr	x1, [x0, #24]
    a15c:	ldrsw	x0, [sp, #44]
    a160:	add	x0, x0, #0x1
    a164:	lsl	x0, x0, #3
    a168:	add	x0, x1, x0
    a16c:	ldr	x0, [x0]
    a170:	ldr	x0, [x0]
    a174:	ldr	x0, [x0, #32]
    a178:	b	a1a8 <XS_Digest__SHA_newSHA+0x184>
    a17c:	ldr	x0, [sp, #24]
    a180:	ldr	x1, [x0, #24]
    a184:	ldrsw	x0, [sp, #44]
    a188:	add	x0, x0, #0x1
    a18c:	lsl	x0, x0, #3
    a190:	add	x0, x1, x0
    a194:	ldr	x0, [x0]
    a198:	mov	w2, #0x2                   	// #2
    a19c:	mov	x1, x0
    a1a0:	ldr	x0, [sp, #24]
    a1a4:	bl	d40 <Perl_sv_2iv_flags@plt>
    a1a8:	str	w0, [sp, #52]
    a1ac:	mov	x1, #0x228                 	// #552
    a1b0:	mov	x0, #0x1                   	// #1
    a1b4:	bl	e60 <Perl_safesyscalloc@plt>
    a1b8:	str	x0, [sp, #80]
    a1bc:	ldr	w1, [sp, #52]
    a1c0:	ldr	x0, [sp, #80]
    a1c4:	bl	88e4 <shainit>
    a1c8:	cmp	w0, #0x0
    a1cc:	b.ne	a22c <XS_Digest__SHA_newSHA+0x208>  // b.any
    a1d0:	ldr	x0, [sp, #80]
    a1d4:	bl	eb0 <Perl_safesysfree@plt>
    a1d8:	ldr	x0, [sp, #24]
    a1dc:	ldr	x1, [x0, #24]
    a1e0:	ldrsw	x0, [sp, #44]
    a1e4:	lsl	x0, x0, #3
    a1e8:	add	x0, x1, x0
    a1ec:	ldr	x1, [sp, #24]
    a1f0:	add	x1, x1, #0x150
    a1f4:	str	x1, [x0]
    a1f8:	mov	x0, #0x1                   	// #1
    a1fc:	str	x0, [sp, #104]
    a200:	ldr	x0, [sp, #24]
    a204:	ldr	x1, [x0, #24]
    a208:	ldrsw	x2, [sp, #44]
    a20c:	ldr	x0, [sp, #104]
    a210:	add	x0, x2, x0
    a214:	lsl	x0, x0, #3
    a218:	sub	x0, x0, #0x8
    a21c:	add	x1, x1, x0
    a220:	ldr	x0, [sp, #24]
    a224:	str	x1, [x0]
    a228:	b	a2cc <XS_Digest__SHA_newSHA+0x2a8>
    a22c:	mov	x1, #0x0                   	// #0
    a230:	ldr	x0, [sp, #24]
    a234:	bl	d90 <Perl_newSV@plt>
    a238:	str	x0, [sp, #88]
    a23c:	ldr	x3, [sp, #80]
    a240:	ldr	x2, [sp, #72]
    a244:	ldr	x1, [sp, #88]
    a248:	ldr	x0, [sp, #24]
    a24c:	bl	d30 <Perl_sv_setref_pv@plt>
    a250:	ldr	x0, [sp, #88]
    a254:	ldr	x0, [x0, #16]
    a258:	ldr	w1, [x0, #12]
    a25c:	ldr	x0, [sp, #88]
    a260:	ldr	x0, [x0, #16]
    a264:	orr	w1, w1, #0x8000000
    a268:	str	w1, [x0, #12]
    a26c:	ldr	x1, [sp, #88]
    a270:	ldr	x0, [sp, #24]
    a274:	bl	ea0 <Perl_sv_2mortal@plt>
    a278:	str	x0, [sp, #88]
    a27c:	ldr	x0, [sp, #24]
    a280:	ldr	x1, [x0, #24]
    a284:	ldrsw	x0, [sp, #44]
    a288:	lsl	x0, x0, #3
    a28c:	add	x0, x1, x0
    a290:	ldr	x1, [sp, #88]
    a294:	str	x1, [x0]
    a298:	mov	x0, #0x1                   	// #1
    a29c:	str	x0, [sp, #96]
    a2a0:	ldr	x0, [sp, #24]
    a2a4:	ldr	x1, [x0, #24]
    a2a8:	ldrsw	x2, [sp, #44]
    a2ac:	ldr	x0, [sp, #96]
    a2b0:	add	x0, x2, x0
    a2b4:	lsl	x0, x0, #3
    a2b8:	sub	x0, x0, #0x8
    a2bc:	add	x1, x1, x0
    a2c0:	ldr	x0, [sp, #24]
    a2c4:	str	x1, [x0]
    a2c8:	nop
    a2cc:	ldp	x29, x30, [sp], #112
    a2d0:	ret

000000000000a2d4 <XS_Digest__SHA_clone>:
    a2d4:	stp	x29, x30, [sp, #-112]!
    a2d8:	mov	x29, sp
    a2dc:	str	x0, [sp, #24]
    a2e0:	str	x1, [sp, #16]
    a2e4:	ldr	x0, [sp, #24]
    a2e8:	ldr	x0, [x0]
    a2ec:	str	x0, [sp, #48]
    a2f0:	ldr	x0, [sp, #24]
    a2f4:	bl	1090 <S_POPMARK>
    a2f8:	str	w0, [sp, #40]
    a2fc:	ldr	x0, [sp, #24]
    a300:	ldr	x1, [x0, #24]
    a304:	ldr	w0, [sp, #40]
    a308:	add	w2, w0, #0x1
    a30c:	str	w2, [sp, #40]
    a310:	sxtw	x0, w0
    a314:	lsl	x0, x0, #3
    a318:	add	x0, x1, x0
    a31c:	str	x0, [sp, #56]
    a320:	ldr	x1, [sp, #48]
    a324:	ldr	x0, [sp, #56]
    a328:	sub	x0, x1, x0
    a32c:	asr	x0, x0, #3
    a330:	str	w0, [sp, #44]
    a334:	ldr	w0, [sp, #44]
    a338:	cmp	w0, #0x1
    a33c:	b.eq	a350 <XS_Digest__SHA_clone+0x7c>  // b.none
    a340:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    a344:	add	x1, x0, #0x670
    a348:	ldr	x0, [sp, #16]
    a34c:	bl	e40 <Perl_croak_xs_usage@plt>
    a350:	ldr	x0, [sp, #24]
    a354:	ldr	x1, [x0, #24]
    a358:	ldrsw	x0, [sp, #40]
    a35c:	lsl	x0, x0, #3
    a360:	add	x0, x1, x0
    a364:	ldr	x0, [x0]
    a368:	str	x0, [sp, #64]
    a36c:	ldr	x1, [sp, #64]
    a370:	ldr	x0, [sp, #24]
    a374:	bl	98e4 <getSHA>
    a378:	str	x0, [sp, #72]
    a37c:	ldr	x0, [sp, #72]
    a380:	cmp	x0, #0x0
    a384:	b.ne	a3dc <XS_Digest__SHA_clone+0x108>  // b.any
    a388:	ldr	x0, [sp, #24]
    a38c:	ldr	x1, [x0, #24]
    a390:	ldrsw	x0, [sp, #40]
    a394:	lsl	x0, x0, #3
    a398:	add	x0, x1, x0
    a39c:	ldr	x1, [sp, #24]
    a3a0:	add	x1, x1, #0x150
    a3a4:	str	x1, [x0]
    a3a8:	mov	x0, #0x1                   	// #1
    a3ac:	str	x0, [sp, #104]
    a3b0:	ldr	x0, [sp, #24]
    a3b4:	ldr	x1, [x0, #24]
    a3b8:	ldrsw	x2, [sp, #40]
    a3bc:	ldr	x0, [sp, #104]
    a3c0:	add	x0, x2, x0
    a3c4:	lsl	x0, x0, #3
    a3c8:	sub	x0, x0, #0x8
    a3cc:	add	x1, x1, x0
    a3d0:	ldr	x0, [sp, #24]
    a3d4:	str	x1, [x0]
    a3d8:	b	a4b0 <XS_Digest__SHA_clone+0x1dc>
    a3dc:	mov	x0, #0x228                 	// #552
    a3e0:	bl	e00 <Perl_safesysmalloc@plt>
    a3e4:	str	x0, [sp, #80]
    a3e8:	mov	x1, #0x0                   	// #0
    a3ec:	ldr	x0, [sp, #24]
    a3f0:	bl	d90 <Perl_newSV@plt>
    a3f4:	str	x0, [sp, #88]
    a3f8:	ldr	x0, [sp, #64]
    a3fc:	ldr	x0, [x0, #16]
    a400:	mov	w2, #0x1                   	// #1
    a404:	mov	x1, x0
    a408:	ldr	x0, [sp, #24]
    a40c:	bl	d80 <Perl_sv_reftype@plt>
    a410:	ldr	x3, [sp, #80]
    a414:	mov	x2, x0
    a418:	ldr	x1, [sp, #88]
    a41c:	ldr	x0, [sp, #24]
    a420:	bl	d30 <Perl_sv_setref_pv@plt>
    a424:	ldr	x0, [sp, #88]
    a428:	ldr	x0, [x0, #16]
    a42c:	ldr	w1, [x0, #12]
    a430:	ldr	x0, [sp, #88]
    a434:	ldr	x0, [x0, #16]
    a438:	orr	w1, w1, #0x8000000
    a43c:	str	w1, [x0, #12]
    a440:	mov	x2, #0x228                 	// #552
    a444:	ldr	x1, [sp, #72]
    a448:	ldr	x0, [sp, #80]
    a44c:	bl	d20 <memcpy@plt>
    a450:	ldr	x1, [sp, #88]
    a454:	ldr	x0, [sp, #24]
    a458:	bl	ea0 <Perl_sv_2mortal@plt>
    a45c:	str	x0, [sp, #88]
    a460:	ldr	x0, [sp, #24]
    a464:	ldr	x1, [x0, #24]
    a468:	ldrsw	x0, [sp, #40]
    a46c:	lsl	x0, x0, #3
    a470:	add	x0, x1, x0
    a474:	ldr	x1, [sp, #88]
    a478:	str	x1, [x0]
    a47c:	mov	x0, #0x1                   	// #1
    a480:	str	x0, [sp, #96]
    a484:	ldr	x0, [sp, #24]
    a488:	ldr	x1, [x0, #24]
    a48c:	ldrsw	x2, [sp, #40]
    a490:	ldr	x0, [sp, #96]
    a494:	add	x0, x2, x0
    a498:	lsl	x0, x0, #3
    a49c:	sub	x0, x0, #0x8
    a4a0:	add	x1, x1, x0
    a4a4:	ldr	x0, [sp, #24]
    a4a8:	str	x1, [x0]
    a4ac:	nop
    a4b0:	ldp	x29, x30, [sp], #112
    a4b4:	ret

000000000000a4b8 <XS_Digest__SHA_DESTROY>:
    a4b8:	stp	x29, x30, [sp, #-80]!
    a4bc:	mov	x29, sp
    a4c0:	str	x0, [sp, #24]
    a4c4:	str	x1, [sp, #16]
    a4c8:	ldr	x0, [sp, #24]
    a4cc:	ldr	x0, [x0]
    a4d0:	str	x0, [sp, #48]
    a4d4:	ldr	x0, [sp, #24]
    a4d8:	bl	1090 <S_POPMARK>
    a4dc:	str	w0, [sp, #40]
    a4e0:	ldr	x0, [sp, #24]
    a4e4:	ldr	x1, [x0, #24]
    a4e8:	ldr	w0, [sp, #40]
    a4ec:	add	w2, w0, #0x1
    a4f0:	str	w2, [sp, #40]
    a4f4:	sxtw	x0, w0
    a4f8:	lsl	x0, x0, #3
    a4fc:	add	x0, x1, x0
    a500:	str	x0, [sp, #56]
    a504:	ldr	x1, [sp, #48]
    a508:	ldr	x0, [sp, #56]
    a50c:	sub	x0, x1, x0
    a510:	asr	x0, x0, #3
    a514:	str	w0, [sp, #44]
    a518:	ldr	w0, [sp, #44]
    a51c:	cmp	w0, #0x1
    a520:	b.eq	a534 <XS_Digest__SHA_DESTROY+0x7c>  // b.none
    a524:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    a528:	add	x1, x0, #0x640
    a52c:	ldr	x0, [sp, #16]
    a530:	bl	e40 <Perl_croak_xs_usage@plt>
    a534:	ldr	x0, [sp, #24]
    a538:	ldr	x1, [x0, #24]
    a53c:	ldrsw	x0, [sp, #40]
    a540:	lsl	x0, x0, #3
    a544:	add	x0, x1, x0
    a548:	ldr	x0, [x0]
    a54c:	mov	x1, x0
    a550:	ldr	x0, [sp, #24]
    a554:	bl	98e4 <getSHA>
    a558:	str	x0, [sp, #64]
    a55c:	ldr	x0, [sp, #64]
    a560:	bl	eb0 <Perl_safesysfree@plt>
    a564:	str	xzr, [sp, #72]
    a568:	ldr	x0, [sp, #24]
    a56c:	ldr	x1, [x0, #24]
    a570:	ldrsw	x2, [sp, #40]
    a574:	ldr	x0, [sp, #72]
    a578:	add	x0, x2, x0
    a57c:	lsl	x0, x0, #3
    a580:	sub	x0, x0, #0x8
    a584:	add	x1, x1, x0
    a588:	ldr	x0, [sp, #24]
    a58c:	str	x1, [x0]
    a590:	nop
    a594:	ldp	x29, x30, [sp], #80
    a598:	ret

000000000000a59c <XS_Digest__SHA_sha1>:
    a59c:	sub	sp, sp, #0x2b0
    a5a0:	stp	x29, x30, [sp]
    a5a4:	mov	x29, sp
    a5a8:	str	x0, [sp, #24]
    a5ac:	str	x1, [sp, #16]
    a5b0:	adrp	x0, 1e000 <__FRAME_END__+0xfb78>
    a5b4:	ldr	x0, [x0, #4048]
    a5b8:	ldr	x1, [x0]
    a5bc:	str	x1, [sp, #680]
    a5c0:	mov	x1, #0x0                   	// #0
    a5c4:	ldr	x0, [sp, #24]
    a5c8:	ldr	x0, [x0]
    a5cc:	str	x0, [sp, #80]
    a5d0:	ldr	x0, [sp, #24]
    a5d4:	bl	1090 <S_POPMARK>
    a5d8:	str	w0, [sp, #44]
    a5dc:	ldr	x0, [sp, #24]
    a5e0:	ldr	x1, [x0, #24]
    a5e4:	ldr	w0, [sp, #44]
    a5e8:	add	w2, w0, #0x1
    a5ec:	str	w2, [sp, #44]
    a5f0:	sxtw	x0, w0
    a5f4:	lsl	x0, x0, #3
    a5f8:	add	x0, x1, x0
    a5fc:	str	x0, [sp, #88]
    a600:	ldr	x1, [sp, #80]
    a604:	ldr	x0, [sp, #88]
    a608:	sub	x0, x1, x0
    a60c:	asr	x0, x0, #3
    a610:	str	w0, [sp, #48]
    a614:	ldr	x0, [sp, #16]
    a618:	ldr	x0, [x0]
    a61c:	str	x0, [sp, #96]
    a620:	ldr	x0, [sp, #96]
    a624:	ldr	w0, [x0, #40]
    a628:	str	w0, [sp, #52]
    a62c:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    a630:	add	x0, x0, #0x5d0
    a634:	ldrsw	x1, [sp, #52]
    a638:	ldr	w1, [x0, x1, lsl #2]
    a63c:	add	x0, sp, #0x80
    a640:	bl	88e4 <shainit>
    a644:	cmp	w0, #0x0
    a648:	b.ne	a6a0 <XS_Digest__SHA_sha1+0x104>  // b.any
    a64c:	ldr	x0, [sp, #24]
    a650:	ldr	x1, [x0, #24]
    a654:	ldrsw	x0, [sp, #44]
    a658:	lsl	x0, x0, #3
    a65c:	add	x0, x1, x0
    a660:	ldr	x1, [sp, #24]
    a664:	add	x1, x1, #0x150
    a668:	str	x1, [x0]
    a66c:	mov	x0, #0x1                   	// #1
    a670:	str	x0, [sp, #120]
    a674:	ldr	x0, [sp, #24]
    a678:	ldr	x1, [x0, #24]
    a67c:	ldrsw	x2, [sp, #44]
    a680:	ldr	x0, [sp, #120]
    a684:	add	x0, x2, x0
    a688:	lsl	x0, x0, #3
    a68c:	sub	x0, x0, #0x8
    a690:	add	x1, x1, x0
    a694:	ldr	x0, [sp, #24]
    a698:	str	x1, [x0]
    a69c:	b	a914 <XS_Digest__SHA_sha1+0x378>
    a6a0:	str	wzr, [sp, #40]
    a6a4:	b	a7e0 <XS_Digest__SHA_sha1+0x244>
    a6a8:	ldr	x0, [sp, #24]
    a6ac:	ldr	x1, [x0, #24]
    a6b0:	ldr	w2, [sp, #44]
    a6b4:	ldr	w0, [sp, #40]
    a6b8:	add	w0, w2, w0
    a6bc:	sxtw	x0, w0
    a6c0:	lsl	x0, x0, #3
    a6c4:	add	x0, x1, x0
    a6c8:	ldr	x0, [x0]
    a6cc:	ldr	w1, [x0, #12]
    a6d0:	mov	w0, #0x400                 	// #1024
    a6d4:	movk	w0, #0x2020, lsl #16
    a6d8:	and	w0, w1, w0
    a6dc:	cmp	w0, #0x400
    a6e0:	b.ne	a740 <XS_Digest__SHA_sha1+0x1a4>  // b.any
    a6e4:	ldr	x0, [sp, #24]
    a6e8:	ldr	x1, [x0, #24]
    a6ec:	ldr	w2, [sp, #44]
    a6f0:	ldr	w0, [sp, #40]
    a6f4:	add	w0, w2, w0
    a6f8:	sxtw	x0, w0
    a6fc:	lsl	x0, x0, #3
    a700:	add	x0, x1, x0
    a704:	ldr	x0, [x0]
    a708:	ldr	x0, [x0]
    a70c:	ldr	x0, [x0, #16]
    a710:	str	x0, [sp, #56]
    a714:	ldr	x0, [sp, #24]
    a718:	ldr	x1, [x0, #24]
    a71c:	ldr	w2, [sp, #44]
    a720:	ldr	w0, [sp, #40]
    a724:	add	w0, w2, w0
    a728:	sxtw	x0, w0
    a72c:	lsl	x0, x0, #3
    a730:	add	x0, x1, x0
    a734:	ldr	x0, [x0]
    a738:	ldr	x0, [x0, #16]
    a73c:	b	a778 <XS_Digest__SHA_sha1+0x1dc>
    a740:	ldr	x0, [sp, #24]
    a744:	ldr	x1, [x0, #24]
    a748:	ldr	w2, [sp, #44]
    a74c:	ldr	w0, [sp, #40]
    a750:	add	w0, w2, w0
    a754:	sxtw	x0, w0
    a758:	lsl	x0, x0, #3
    a75c:	add	x0, x1, x0
    a760:	ldr	x0, [x0]
    a764:	add	x1, sp, #0x38
    a768:	mov	x2, x1
    a76c:	mov	x1, x0
    a770:	ldr	x0, [sp, #24]
    a774:	bl	dc0 <Perl_sv_2pvbyte@plt>
    a778:	str	x0, [sp, #64]
    a77c:	b	a7ac <XS_Digest__SHA_sha1+0x210>
    a780:	add	x0, sp, #0x80
    a784:	mov	x2, x0
    a788:	mov	x1, #0x20000               	// #131072
    a78c:	ldr	x0, [sp, #64]
    a790:	bl	8d30 <shawrite>
    a794:	ldr	x0, [sp, #64]
    a798:	add	x0, x0, #0x4, lsl #12
    a79c:	str	x0, [sp, #64]
    a7a0:	ldr	x0, [sp, #56]
    a7a4:	sub	x0, x0, #0x4, lsl #12
    a7a8:	str	x0, [sp, #56]
    a7ac:	ldr	x0, [sp, #56]
    a7b0:	cmp	x0, #0x4, lsl #12
    a7b4:	b.hi	a780 <XS_Digest__SHA_sha1+0x1e4>  // b.pmore
    a7b8:	ldr	x0, [sp, #56]
    a7bc:	lsl	x0, x0, #3
    a7c0:	add	x1, sp, #0x80
    a7c4:	mov	x2, x1
    a7c8:	mov	x1, x0
    a7cc:	ldr	x0, [sp, #64]
    a7d0:	bl	8d30 <shawrite>
    a7d4:	ldr	w0, [sp, #40]
    a7d8:	add	w0, w0, #0x1
    a7dc:	str	w0, [sp, #40]
    a7e0:	ldr	w1, [sp, #40]
    a7e4:	ldr	w0, [sp, #48]
    a7e8:	cmp	w1, w0
    a7ec:	b.lt	a6a8 <XS_Digest__SHA_sha1+0x10c>  // b.tstop
    a7f0:	add	x0, sp, #0x80
    a7f4:	bl	8e48 <shafinish>
    a7f8:	str	xzr, [sp, #56]
    a7fc:	ldr	w2, [sp, #52]
    a800:	mov	w0, #0x5556                	// #21846
    a804:	movk	w0, #0x5555, lsl #16
    a808:	smull	x0, w2, w0
    a80c:	lsr	x1, x0, #32
    a810:	asr	w0, w2, #31
    a814:	sub	w1, w1, w0
    a818:	mov	w0, w1
    a81c:	lsl	w0, w0, #1
    a820:	add	w0, w0, w1
    a824:	sub	w1, w2, w0
    a828:	cmp	w1, #0x0
    a82c:	b.ne	a84c <XS_Digest__SHA_sha1+0x2b0>  // b.any
    a830:	add	x0, sp, #0x80
    a834:	bl	8244 <digcpy>
    a838:	str	x0, [sp, #72]
    a83c:	ldr	w0, [sp, #456]
    a840:	mov	w0, w0
    a844:	str	x0, [sp, #56]
    a848:	b	a89c <XS_Digest__SHA_sha1+0x300>
    a84c:	ldr	w2, [sp, #52]
    a850:	mov	w0, #0x5556                	// #21846
    a854:	movk	w0, #0x5555, lsl #16
    a858:	smull	x0, w2, w0
    a85c:	lsr	x1, x0, #32
    a860:	asr	w0, w2, #31
    a864:	sub	w1, w1, w0
    a868:	mov	w0, w1
    a86c:	lsl	w0, w0, #1
    a870:	add	w0, w0, w1
    a874:	sub	w1, w2, w0
    a878:	cmp	w1, #0x1
    a87c:	b.ne	a890 <XS_Digest__SHA_sha1+0x2f4>  // b.any
    a880:	add	x0, sp, #0x80
    a884:	bl	9150 <shahex>
    a888:	str	x0, [sp, #72]
    a88c:	b	a89c <XS_Digest__SHA_sha1+0x300>
    a890:	add	x0, sp, #0x80
    a894:	bl	93c4 <shabase64>
    a898:	str	x0, [sp, #72]
    a89c:	ldr	x0, [sp, #56]
    a8a0:	mov	x2, x0
    a8a4:	ldr	x1, [sp, #72]
    a8a8:	ldr	x0, [sp, #24]
    a8ac:	bl	e50 <Perl_newSVpv@plt>
    a8b0:	str	x0, [sp, #104]
    a8b4:	ldr	x1, [sp, #104]
    a8b8:	ldr	x0, [sp, #24]
    a8bc:	bl	ea0 <Perl_sv_2mortal@plt>
    a8c0:	str	x0, [sp, #104]
    a8c4:	ldr	x0, [sp, #24]
    a8c8:	ldr	x1, [x0, #24]
    a8cc:	ldrsw	x0, [sp, #44]
    a8d0:	lsl	x0, x0, #3
    a8d4:	add	x0, x1, x0
    a8d8:	ldr	x1, [sp, #104]
    a8dc:	str	x1, [x0]
    a8e0:	mov	x0, #0x1                   	// #1
    a8e4:	str	x0, [sp, #112]
    a8e8:	ldr	x0, [sp, #24]
    a8ec:	ldr	x1, [x0, #24]
    a8f0:	ldrsw	x2, [sp, #44]
    a8f4:	ldr	x0, [sp, #112]
    a8f8:	add	x0, x2, x0
    a8fc:	lsl	x0, x0, #3
    a900:	sub	x0, x0, #0x8
    a904:	add	x1, x1, x0
    a908:	ldr	x0, [sp, #24]
    a90c:	str	x1, [x0]
    a910:	nop
    a914:	adrp	x0, 1e000 <__FRAME_END__+0xfb78>
    a918:	ldr	x0, [x0, #4048]
    a91c:	ldr	x1, [sp, #680]
    a920:	ldr	x0, [x0]
    a924:	eor	x0, x1, x0
    a928:	cmp	x0, #0x0
    a92c:	b.eq	a934 <XS_Digest__SHA_sha1+0x398>  // b.none
    a930:	bl	e10 <__stack_chk_fail@plt>
    a934:	ldp	x29, x30, [sp]
    a938:	add	sp, sp, #0x2b0
    a93c:	ret

000000000000a940 <XS_Digest__SHA_hmac_sha1>:
    a940:	sub	sp, sp, #0x560
    a944:	stp	x29, x30, [sp]
    a948:	mov	x29, sp
    a94c:	str	x0, [sp, #24]
    a950:	str	x1, [sp, #16]
    a954:	adrp	x0, 1e000 <__FRAME_END__+0xfb78>
    a958:	ldr	x0, [x0, #4048]
    a95c:	ldr	x1, [x0]
    a960:	str	x1, [sp, #1368]
    a964:	mov	x1, #0x0                   	// #0
    a968:	ldr	x0, [sp, #24]
    a96c:	ldr	x0, [x0]
    a970:	str	x0, [sp, #80]
    a974:	ldr	x0, [sp, #24]
    a978:	bl	1090 <S_POPMARK>
    a97c:	str	w0, [sp, #36]
    a980:	ldr	x0, [sp, #24]
    a984:	ldr	x1, [x0, #24]
    a988:	ldr	w0, [sp, #36]
    a98c:	add	w2, w0, #0x1
    a990:	str	w2, [sp, #36]
    a994:	sxtw	x0, w0
    a998:	lsl	x0, x0, #3
    a99c:	add	x0, x1, x0
    a9a0:	str	x0, [sp, #88]
    a9a4:	ldr	x1, [sp, #80]
    a9a8:	ldr	x0, [sp, #88]
    a9ac:	sub	x0, x1, x0
    a9b0:	asr	x0, x0, #3
    a9b4:	str	w0, [sp, #40]
    a9b8:	ldr	x0, [sp, #16]
    a9bc:	ldr	x0, [x0]
    a9c0:	str	x0, [sp, #96]
    a9c4:	ldr	x0, [sp, #96]
    a9c8:	ldr	w0, [x0, #40]
    a9cc:	str	w0, [sp, #44]
    a9d0:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    a9d4:	add	x0, x0, #0x678
    a9d8:	str	x0, [sp, #56]
    a9dc:	str	xzr, [sp, #48]
    a9e0:	ldr	w0, [sp, #40]
    a9e4:	cmp	w0, #0x0
    a9e8:	b.le	aad0 <XS_Digest__SHA_hmac_sha1+0x190>
    a9ec:	ldr	x0, [sp, #24]
    a9f0:	ldr	x1, [x0, #24]
    a9f4:	ldr	w2, [sp, #40]
    a9f8:	ldr	w0, [sp, #36]
    a9fc:	add	w0, w2, w0
    aa00:	sub	w0, w0, #0x1
    aa04:	sxtw	x0, w0
    aa08:	lsl	x0, x0, #3
    aa0c:	add	x0, x1, x0
    aa10:	ldr	x0, [x0]
    aa14:	ldr	w1, [x0, #12]
    aa18:	mov	w0, #0x400                 	// #1024
    aa1c:	movk	w0, #0x2020, lsl #16
    aa20:	and	w0, w1, w0
    aa24:	cmp	w0, #0x400
    aa28:	b.ne	aa90 <XS_Digest__SHA_hmac_sha1+0x150>  // b.any
    aa2c:	ldr	x0, [sp, #24]
    aa30:	ldr	x1, [x0, #24]
    aa34:	ldr	w2, [sp, #40]
    aa38:	ldr	w0, [sp, #36]
    aa3c:	add	w0, w2, w0
    aa40:	sub	w0, w0, #0x1
    aa44:	sxtw	x0, w0
    aa48:	lsl	x0, x0, #3
    aa4c:	add	x0, x1, x0
    aa50:	ldr	x0, [x0]
    aa54:	ldr	x0, [x0]
    aa58:	ldr	x0, [x0, #16]
    aa5c:	str	x0, [sp, #48]
    aa60:	ldr	x0, [sp, #24]
    aa64:	ldr	x1, [x0, #24]
    aa68:	ldr	w2, [sp, #40]
    aa6c:	ldr	w0, [sp, #36]
    aa70:	add	w0, w2, w0
    aa74:	sub	w0, w0, #0x1
    aa78:	sxtw	x0, w0
    aa7c:	lsl	x0, x0, #3
    aa80:	add	x0, x1, x0
    aa84:	ldr	x0, [x0]
    aa88:	ldr	x0, [x0, #16]
    aa8c:	b	aacc <XS_Digest__SHA_hmac_sha1+0x18c>
    aa90:	ldr	x0, [sp, #24]
    aa94:	ldr	x1, [x0, #24]
    aa98:	ldr	w2, [sp, #40]
    aa9c:	ldr	w0, [sp, #36]
    aaa0:	add	w0, w2, w0
    aaa4:	sub	w0, w0, #0x1
    aaa8:	sxtw	x0, w0
    aaac:	lsl	x0, x0, #3
    aab0:	add	x0, x1, x0
    aab4:	ldr	x0, [x0]
    aab8:	add	x1, sp, #0x30
    aabc:	mov	x2, x1
    aac0:	mov	x1, x0
    aac4:	ldr	x0, [sp, #24]
    aac8:	bl	dc0 <Perl_sv_2pvbyte@plt>
    aacc:	str	x0, [sp, #56]
    aad0:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    aad4:	add	x0, x0, #0x5d0
    aad8:	ldrsw	x1, [sp, #44]
    aadc:	ldr	w1, [x0, x1, lsl #2]
    aae0:	ldr	x0, [sp, #48]
    aae4:	mov	w2, w0
    aae8:	add	x0, sp, #0x80
    aaec:	mov	w3, w2
    aaf0:	ldr	x2, [sp, #56]
    aaf4:	bl	9590 <hmacinit>
    aaf8:	cmp	x0, #0x0
    aafc:	b.ne	ab54 <XS_Digest__SHA_hmac_sha1+0x214>  // b.any
    ab00:	ldr	x0, [sp, #24]
    ab04:	ldr	x1, [x0, #24]
    ab08:	ldrsw	x0, [sp, #36]
    ab0c:	lsl	x0, x0, #3
    ab10:	add	x0, x1, x0
    ab14:	ldr	x1, [sp, #24]
    ab18:	add	x1, x1, #0x150
    ab1c:	str	x1, [x0]
    ab20:	mov	x0, #0x1                   	// #1
    ab24:	str	x0, [sp, #120]
    ab28:	ldr	x0, [sp, #24]
    ab2c:	ldr	x1, [x0, #24]
    ab30:	ldrsw	x2, [sp, #36]
    ab34:	ldr	x0, [sp, #120]
    ab38:	add	x0, x2, x0
    ab3c:	lsl	x0, x0, #3
    ab40:	sub	x0, x0, #0x8
    ab44:	add	x1, x1, x0
    ab48:	ldr	x0, [sp, #24]
    ab4c:	str	x1, [x0]
    ab50:	b	add0 <XS_Digest__SHA_hmac_sha1+0x490>
    ab54:	str	wzr, [sp, #32]
    ab58:	b	ac94 <XS_Digest__SHA_hmac_sha1+0x354>
    ab5c:	ldr	x0, [sp, #24]
    ab60:	ldr	x1, [x0, #24]
    ab64:	ldr	w2, [sp, #36]
    ab68:	ldr	w0, [sp, #32]
    ab6c:	add	w0, w2, w0
    ab70:	sxtw	x0, w0
    ab74:	lsl	x0, x0, #3
    ab78:	add	x0, x1, x0
    ab7c:	ldr	x0, [x0]
    ab80:	ldr	w1, [x0, #12]
    ab84:	mov	w0, #0x400                 	// #1024
    ab88:	movk	w0, #0x2020, lsl #16
    ab8c:	and	w0, w1, w0
    ab90:	cmp	w0, #0x400
    ab94:	b.ne	abf4 <XS_Digest__SHA_hmac_sha1+0x2b4>  // b.any
    ab98:	ldr	x0, [sp, #24]
    ab9c:	ldr	x1, [x0, #24]
    aba0:	ldr	w2, [sp, #36]
    aba4:	ldr	w0, [sp, #32]
    aba8:	add	w0, w2, w0
    abac:	sxtw	x0, w0
    abb0:	lsl	x0, x0, #3
    abb4:	add	x0, x1, x0
    abb8:	ldr	x0, [x0]
    abbc:	ldr	x0, [x0]
    abc0:	ldr	x0, [x0, #16]
    abc4:	str	x0, [sp, #48]
    abc8:	ldr	x0, [sp, #24]
    abcc:	ldr	x1, [x0, #24]
    abd0:	ldr	w2, [sp, #36]
    abd4:	ldr	w0, [sp, #32]
    abd8:	add	w0, w2, w0
    abdc:	sxtw	x0, w0
    abe0:	lsl	x0, x0, #3
    abe4:	add	x0, x1, x0
    abe8:	ldr	x0, [x0]
    abec:	ldr	x0, [x0, #16]
    abf0:	b	ac2c <XS_Digest__SHA_hmac_sha1+0x2ec>
    abf4:	ldr	x0, [sp, #24]
    abf8:	ldr	x1, [x0, #24]
    abfc:	ldr	w2, [sp, #36]
    ac00:	ldr	w0, [sp, #32]
    ac04:	add	w0, w2, w0
    ac08:	sxtw	x0, w0
    ac0c:	lsl	x0, x0, #3
    ac10:	add	x0, x1, x0
    ac14:	ldr	x0, [x0]
    ac18:	add	x1, sp, #0x30
    ac1c:	mov	x2, x1
    ac20:	mov	x1, x0
    ac24:	ldr	x0, [sp, #24]
    ac28:	bl	dc0 <Perl_sv_2pvbyte@plt>
    ac2c:	str	x0, [sp, #64]
    ac30:	b	ac60 <XS_Digest__SHA_hmac_sha1+0x320>
    ac34:	add	x0, sp, #0x80
    ac38:	mov	x2, x0
    ac3c:	mov	x1, #0x20000               	// #131072
    ac40:	ldr	x0, [sp, #64]
    ac44:	bl	9818 <hmacwrite>
    ac48:	ldr	x0, [sp, #64]
    ac4c:	add	x0, x0, #0x4, lsl #12
    ac50:	str	x0, [sp, #64]
    ac54:	ldr	x0, [sp, #48]
    ac58:	sub	x0, x0, #0x4, lsl #12
    ac5c:	str	x0, [sp, #48]
    ac60:	ldr	x0, [sp, #48]
    ac64:	cmp	x0, #0x4, lsl #12
    ac68:	b.hi	ac34 <XS_Digest__SHA_hmac_sha1+0x2f4>  // b.pmore
    ac6c:	ldr	x0, [sp, #48]
    ac70:	lsl	x0, x0, #3
    ac74:	add	x1, sp, #0x80
    ac78:	mov	x2, x1
    ac7c:	mov	x1, x0
    ac80:	ldr	x0, [sp, #64]
    ac84:	bl	9818 <hmacwrite>
    ac88:	ldr	w0, [sp, #32]
    ac8c:	add	w0, w0, #0x1
    ac90:	str	w0, [sp, #32]
    ac94:	ldr	w0, [sp, #40]
    ac98:	sub	w0, w0, #0x1
    ac9c:	ldr	w1, [sp, #32]
    aca0:	cmp	w1, w0
    aca4:	b.lt	ab5c <XS_Digest__SHA_hmac_sha1+0x21c>  // b.tstop
    aca8:	add	x0, sp, #0x80
    acac:	bl	9848 <hmacfinish>
    acb0:	str	xzr, [sp, #48]
    acb4:	ldr	w2, [sp, #44]
    acb8:	mov	w0, #0x5556                	// #21846
    acbc:	movk	w0, #0x5555, lsl #16
    acc0:	smull	x0, w2, w0
    acc4:	lsr	x1, x0, #32
    acc8:	asr	w0, w2, #31
    accc:	sub	w1, w1, w0
    acd0:	mov	w0, w1
    acd4:	lsl	w0, w0, #1
    acd8:	add	w0, w0, w1
    acdc:	sub	w1, w2, w0
    ace0:	cmp	w1, #0x0
    ace4:	b.ne	ad08 <XS_Digest__SHA_hmac_sha1+0x3c8>  // b.any
    ace8:	add	x0, sp, #0x80
    acec:	add	x0, x0, #0x228
    acf0:	bl	8244 <digcpy>
    acf4:	str	x0, [sp, #72]
    acf8:	ldr	w0, [sp, #1232]
    acfc:	mov	w0, w0
    ad00:	str	x0, [sp, #48]
    ad04:	b	ad58 <XS_Digest__SHA_hmac_sha1+0x418>
    ad08:	ldr	w2, [sp, #44]
    ad0c:	mov	w0, #0x5556                	// #21846
    ad10:	movk	w0, #0x5555, lsl #16
    ad14:	smull	x0, w2, w0
    ad18:	lsr	x1, x0, #32
    ad1c:	asr	w0, w2, #31
    ad20:	sub	w1, w1, w0
    ad24:	mov	w0, w1
    ad28:	lsl	w0, w0, #1
    ad2c:	add	w0, w0, w1
    ad30:	sub	w1, w2, w0
    ad34:	cmp	w1, #0x1
    ad38:	b.ne	ad4c <XS_Digest__SHA_hmac_sha1+0x40c>  // b.any
    ad3c:	add	x0, sp, #0x80
    ad40:	bl	98a4 <hmachex>
    ad44:	str	x0, [sp, #72]
    ad48:	b	ad58 <XS_Digest__SHA_hmac_sha1+0x418>
    ad4c:	add	x0, sp, #0x80
    ad50:	bl	98c4 <hmacbase64>
    ad54:	str	x0, [sp, #72]
    ad58:	ldr	x0, [sp, #48]
    ad5c:	mov	x2, x0
    ad60:	ldr	x1, [sp, #72]
    ad64:	ldr	x0, [sp, #24]
    ad68:	bl	e50 <Perl_newSVpv@plt>
    ad6c:	str	x0, [sp, #104]
    ad70:	ldr	x1, [sp, #104]
    ad74:	ldr	x0, [sp, #24]
    ad78:	bl	ea0 <Perl_sv_2mortal@plt>
    ad7c:	str	x0, [sp, #104]
    ad80:	ldr	x0, [sp, #24]
    ad84:	ldr	x1, [x0, #24]
    ad88:	ldrsw	x0, [sp, #36]
    ad8c:	lsl	x0, x0, #3
    ad90:	add	x0, x1, x0
    ad94:	ldr	x1, [sp, #104]
    ad98:	str	x1, [x0]
    ad9c:	mov	x0, #0x1                   	// #1
    ada0:	str	x0, [sp, #112]
    ada4:	ldr	x0, [sp, #24]
    ada8:	ldr	x1, [x0, #24]
    adac:	ldrsw	x2, [sp, #36]
    adb0:	ldr	x0, [sp, #112]
    adb4:	add	x0, x2, x0
    adb8:	lsl	x0, x0, #3
    adbc:	sub	x0, x0, #0x8
    adc0:	add	x1, x1, x0
    adc4:	ldr	x0, [sp, #24]
    adc8:	str	x1, [x0]
    adcc:	nop
    add0:	adrp	x0, 1e000 <__FRAME_END__+0xfb78>
    add4:	ldr	x0, [x0, #4048]
    add8:	ldr	x1, [sp, #1368]
    addc:	ldr	x0, [x0]
    ade0:	eor	x0, x1, x0
    ade4:	cmp	x0, #0x0
    ade8:	b.eq	adf0 <XS_Digest__SHA_hmac_sha1+0x4b0>  // b.none
    adec:	bl	e10 <__stack_chk_fail@plt>
    adf0:	ldp	x29, x30, [sp]
    adf4:	add	sp, sp, #0x560
    adf8:	ret

000000000000adfc <XS_Digest__SHA_hashsize>:
    adfc:	stp	x29, x30, [sp, #-128]!
    ae00:	mov	x29, sp
    ae04:	str	x0, [sp, #24]
    ae08:	str	x1, [sp, #16]
    ae0c:	ldr	x0, [sp, #24]
    ae10:	ldr	x0, [x0]
    ae14:	str	x0, [sp, #56]
    ae18:	ldr	x0, [sp, #24]
    ae1c:	bl	1090 <S_POPMARK>
    ae20:	str	w0, [sp, #40]
    ae24:	ldr	x0, [sp, #24]
    ae28:	ldr	x1, [x0, #24]
    ae2c:	ldr	w0, [sp, #40]
    ae30:	add	w2, w0, #0x1
    ae34:	str	w2, [sp, #40]
    ae38:	sxtw	x0, w0
    ae3c:	lsl	x0, x0, #3
    ae40:	add	x0, x1, x0
    ae44:	str	x0, [sp, #64]
    ae48:	ldr	x1, [sp, #56]
    ae4c:	ldr	x0, [sp, #64]
    ae50:	sub	x0, x1, x0
    ae54:	asr	x0, x0, #3
    ae58:	str	w0, [sp, #44]
    ae5c:	ldr	x0, [sp, #16]
    ae60:	ldr	x0, [x0]
    ae64:	str	x0, [sp, #72]
    ae68:	ldr	x0, [sp, #72]
    ae6c:	ldr	w0, [x0, #40]
    ae70:	str	w0, [sp, #48]
    ae74:	ldr	w0, [sp, #44]
    ae78:	cmp	w0, #0x1
    ae7c:	b.eq	ae90 <XS_Digest__SHA_hashsize+0x94>  // b.none
    ae80:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    ae84:	add	x1, x0, #0x670
    ae88:	ldr	x0, [sp, #16]
    ae8c:	bl	e40 <Perl_croak_xs_usage@plt>
    ae90:	ldr	x0, [sp, #24]
    ae94:	ldr	x1, [x0, #24]
    ae98:	ldrsw	x0, [sp, #40]
    ae9c:	lsl	x0, x0, #3
    aea0:	add	x0, x1, x0
    aea4:	ldr	x0, [x0]
    aea8:	str	x0, [sp, #80]
    aeac:	ldr	x0, [sp, #24]
    aeb0:	ldr	x0, [x0, #8]
    aeb4:	ldrb	w0, [x0, #35]
    aeb8:	and	w0, w0, #0x4
    aebc:	cmp	w0, #0x0
    aec0:	b.eq	aee8 <XS_Digest__SHA_hashsize+0xec>  // b.none
    aec4:	ldr	x0, [sp, #24]
    aec8:	ldr	x1, [x0, #16]
    aecc:	ldr	x0, [sp, #24]
    aed0:	ldr	x0, [x0, #8]
    aed4:	ldr	x0, [x0, #24]
    aed8:	lsl	x0, x0, #3
    aedc:	add	x0, x1, x0
    aee0:	ldr	x0, [x0]
    aee4:	b	aef0 <XS_Digest__SHA_hashsize+0xf4>
    aee8:	ldr	x0, [sp, #24]
    aeec:	bl	ef0 <Perl_sv_newmortal@plt>
    aef0:	str	x0, [sp, #88]
    aef4:	ldr	x1, [sp, #80]
    aef8:	ldr	x0, [sp, #24]
    aefc:	bl	98e4 <getSHA>
    af00:	str	x0, [sp, #96]
    af04:	ldr	x0, [sp, #96]
    af08:	cmp	x0, #0x0
    af0c:	b.ne	af64 <XS_Digest__SHA_hashsize+0x168>  // b.any
    af10:	ldr	x0, [sp, #24]
    af14:	ldr	x1, [x0, #24]
    af18:	ldrsw	x0, [sp, #40]
    af1c:	lsl	x0, x0, #3
    af20:	add	x0, x1, x0
    af24:	ldr	x1, [sp, #24]
    af28:	add	x1, x1, #0x150
    af2c:	str	x1, [x0]
    af30:	mov	x0, #0x1                   	// #1
    af34:	str	x0, [sp, #120]
    af38:	ldr	x0, [sp, #24]
    af3c:	ldr	x1, [x0, #24]
    af40:	ldrsw	x2, [sp, #40]
    af44:	ldr	x0, [sp, #120]
    af48:	add	x0, x2, x0
    af4c:	lsl	x0, x0, #3
    af50:	sub	x0, x0, #0x8
    af54:	add	x1, x1, x0
    af58:	ldr	x0, [sp, #24]
    af5c:	str	x1, [x0]
    af60:	b	b084 <XS_Digest__SHA_hashsize+0x288>
    af64:	ldr	w0, [sp, #48]
    af68:	cmp	w0, #0x0
    af6c:	b.eq	af7c <XS_Digest__SHA_hashsize+0x180>  // b.none
    af70:	ldr	x0, [sp, #96]
    af74:	ldr	w0, [x0]
    af78:	b	af88 <XS_Digest__SHA_hashsize+0x18c>
    af7c:	ldr	x0, [sp, #96]
    af80:	ldr	w0, [x0, #328]
    af84:	lsl	w0, w0, #3
    af88:	str	w0, [sp, #52]
    af8c:	ldr	x0, [sp, #24]
    af90:	ldr	x1, [x0, #24]
    af94:	ldrsw	x0, [sp, #40]
    af98:	lsl	x0, x0, #3
    af9c:	sub	x0, x0, #0x8
    afa0:	add	x0, x1, x0
    afa4:	str	x0, [sp, #56]
    afa8:	ldrsw	x0, [sp, #52]
    afac:	str	x0, [sp, #104]
    afb0:	ldr	x0, [sp, #88]
    afb4:	ldr	w1, [x0, #12]
    afb8:	mov	w0, #0x8ff                 	// #2303
    afbc:	movk	w0, #0x9981, lsl #16
    afc0:	and	w0, w1, w0
    afc4:	cmp	w0, #0x1
    afc8:	cset	w0, eq  // eq = none
    afcc:	and	w0, w0, #0xff
    afd0:	mov	w1, w0
    afd4:	ldr	x0, [sp, #24]
    afd8:	ldrb	w0, [x0, #185]
    afdc:	eor	w0, w0, #0x1
    afe0:	and	w0, w0, #0xff
    afe4:	and	w0, w1, w0
    afe8:	cmp	w0, #0x0
    afec:	cset	w0, ne  // ne = any
    aff0:	and	w0, w0, #0xff
    aff4:	and	x0, x0, #0xff
    aff8:	cmp	x0, #0x0
    affc:	b.eq	b028 <XS_Digest__SHA_hashsize+0x22c>  // b.none
    b000:	ldr	x0, [sp, #88]
    b004:	ldr	w1, [x0, #12]
    b008:	mov	w0, #0x1100                	// #4352
    b00c:	orr	w1, w1, w0
    b010:	ldr	x0, [sp, #88]
    b014:	str	w1, [x0, #12]
    b018:	ldr	x0, [sp, #88]
    b01c:	ldr	x1, [sp, #104]
    b020:	str	x1, [x0, #16]
    b024:	b	b038 <XS_Digest__SHA_hashsize+0x23c>
    b028:	ldr	x2, [sp, #104]
    b02c:	ldr	x1, [sp, #88]
    b030:	ldr	x0, [sp, #24]
    b034:	bl	da0 <Perl_sv_setiv_mg@plt>
    b038:	ldr	x0, [sp, #56]
    b03c:	add	x0, x0, #0x8
    b040:	str	x0, [sp, #56]
    b044:	ldr	x0, [sp, #56]
    b048:	ldr	x1, [sp, #88]
    b04c:	str	x1, [x0]
    b050:	mov	x0, #0x1                   	// #1
    b054:	str	x0, [sp, #112]
    b058:	ldr	x0, [sp, #24]
    b05c:	ldr	x1, [x0, #24]
    b060:	ldrsw	x2, [sp, #40]
    b064:	ldr	x0, [sp, #112]
    b068:	add	x0, x2, x0
    b06c:	lsl	x0, x0, #3
    b070:	sub	x0, x0, #0x8
    b074:	add	x1, x1, x0
    b078:	ldr	x0, [sp, #24]
    b07c:	str	x1, [x0]
    b080:	nop
    b084:	ldp	x29, x30, [sp], #128
    b088:	ret

000000000000b08c <XS_Digest__SHA_add>:
    b08c:	stp	x29, x30, [sp, #-128]!
    b090:	mov	x29, sp
    b094:	str	x0, [sp, #24]
    b098:	str	x1, [sp, #16]
    b09c:	adrp	x0, 1e000 <__FRAME_END__+0xfb78>
    b0a0:	ldr	x0, [x0, #4048]
    b0a4:	ldr	x1, [x0]
    b0a8:	str	x1, [sp, #120]
    b0ac:	mov	x1, #0x0                   	// #0
    b0b0:	ldr	x0, [sp, #24]
    b0b4:	ldr	x0, [x0]
    b0b8:	str	x0, [sp, #72]
    b0bc:	ldr	x0, [sp, #24]
    b0c0:	bl	1090 <S_POPMARK>
    b0c4:	str	w0, [sp, #48]
    b0c8:	ldr	x0, [sp, #24]
    b0cc:	ldr	x1, [x0, #24]
    b0d0:	ldr	w0, [sp, #48]
    b0d4:	add	w2, w0, #0x1
    b0d8:	str	w2, [sp, #48]
    b0dc:	sxtw	x0, w0
    b0e0:	lsl	x0, x0, #3
    b0e4:	add	x0, x1, x0
    b0e8:	str	x0, [sp, #80]
    b0ec:	ldr	x1, [sp, #72]
    b0f0:	ldr	x0, [sp, #80]
    b0f4:	sub	x0, x1, x0
    b0f8:	asr	x0, x0, #3
    b0fc:	str	w0, [sp, #52]
    b100:	ldr	w0, [sp, #52]
    b104:	cmp	w0, #0x0
    b108:	b.gt	b11c <XS_Digest__SHA_add+0x90>
    b10c:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    b110:	add	x1, x0, #0x680
    b114:	ldr	x0, [sp, #16]
    b118:	bl	e40 <Perl_croak_xs_usage@plt>
    b11c:	ldrsw	x0, [sp, #52]
    b120:	lsl	x0, x0, #3
    b124:	neg	x0, x0
    b128:	ldr	x1, [sp, #72]
    b12c:	add	x0, x1, x0
    b130:	str	x0, [sp, #72]
    b134:	ldr	x0, [sp, #24]
    b138:	ldr	x1, [x0, #24]
    b13c:	ldrsw	x0, [sp, #48]
    b140:	lsl	x0, x0, #3
    b144:	add	x0, x1, x0
    b148:	ldr	x0, [x0]
    b14c:	str	x0, [sp, #88]
    b150:	ldr	x1, [sp, #88]
    b154:	ldr	x0, [sp, #24]
    b158:	bl	98e4 <getSHA>
    b15c:	str	x0, [sp, #96]
    b160:	ldr	x0, [sp, #96]
    b164:	cmp	x0, #0x0
    b168:	b.ne	b1c0 <XS_Digest__SHA_add+0x134>  // b.any
    b16c:	ldr	x0, [sp, #24]
    b170:	ldr	x1, [x0, #24]
    b174:	ldrsw	x0, [sp, #48]
    b178:	lsl	x0, x0, #3
    b17c:	add	x0, x1, x0
    b180:	ldr	x1, [sp, #24]
    b184:	add	x1, x1, #0x150
    b188:	str	x1, [x0]
    b18c:	mov	x0, #0x1                   	// #1
    b190:	str	x0, [sp, #112]
    b194:	ldr	x0, [sp, #24]
    b198:	ldr	x1, [x0, #24]
    b19c:	ldrsw	x2, [sp, #48]
    b1a0:	ldr	x0, [sp, #112]
    b1a4:	add	x0, x2, x0
    b1a8:	lsl	x0, x0, #3
    b1ac:	sub	x0, x0, #0x8
    b1b0:	add	x1, x1, x0
    b1b4:	ldr	x0, [sp, #24]
    b1b8:	str	x1, [x0]
    b1bc:	b	b340 <XS_Digest__SHA_add+0x2b4>
    b1c0:	mov	w0, #0x1                   	// #1
    b1c4:	str	w0, [sp, #44]
    b1c8:	b	b2fc <XS_Digest__SHA_add+0x270>
    b1cc:	ldr	x0, [sp, #24]
    b1d0:	ldr	x1, [x0, #24]
    b1d4:	ldr	w2, [sp, #48]
    b1d8:	ldr	w0, [sp, #44]
    b1dc:	add	w0, w2, w0
    b1e0:	sxtw	x0, w0
    b1e4:	lsl	x0, x0, #3
    b1e8:	add	x0, x1, x0
    b1ec:	ldr	x0, [x0]
    b1f0:	ldr	w1, [x0, #12]
    b1f4:	mov	w0, #0x400                 	// #1024
    b1f8:	movk	w0, #0x2020, lsl #16
    b1fc:	and	w0, w1, w0
    b200:	cmp	w0, #0x400
    b204:	b.ne	b264 <XS_Digest__SHA_add+0x1d8>  // b.any
    b208:	ldr	x0, [sp, #24]
    b20c:	ldr	x1, [x0, #24]
    b210:	ldr	w2, [sp, #48]
    b214:	ldr	w0, [sp, #44]
    b218:	add	w0, w2, w0
    b21c:	sxtw	x0, w0
    b220:	lsl	x0, x0, #3
    b224:	add	x0, x1, x0
    b228:	ldr	x0, [x0]
    b22c:	ldr	x0, [x0]
    b230:	ldr	x0, [x0, #16]
    b234:	str	x0, [sp, #56]
    b238:	ldr	x0, [sp, #24]
    b23c:	ldr	x1, [x0, #24]
    b240:	ldr	w2, [sp, #48]
    b244:	ldr	w0, [sp, #44]
    b248:	add	w0, w2, w0
    b24c:	sxtw	x0, w0
    b250:	lsl	x0, x0, #3
    b254:	add	x0, x1, x0
    b258:	ldr	x0, [x0]
    b25c:	ldr	x0, [x0, #16]
    b260:	b	b29c <XS_Digest__SHA_add+0x210>
    b264:	ldr	x0, [sp, #24]
    b268:	ldr	x1, [x0, #24]
    b26c:	ldr	w2, [sp, #48]
    b270:	ldr	w0, [sp, #44]
    b274:	add	w0, w2, w0
    b278:	sxtw	x0, w0
    b27c:	lsl	x0, x0, #3
    b280:	add	x0, x1, x0
    b284:	ldr	x0, [x0]
    b288:	add	x1, sp, #0x38
    b28c:	mov	x2, x1
    b290:	mov	x1, x0
    b294:	ldr	x0, [sp, #24]
    b298:	bl	dc0 <Perl_sv_2pvbyte@plt>
    b29c:	str	x0, [sp, #64]
    b2a0:	b	b2cc <XS_Digest__SHA_add+0x240>
    b2a4:	ldr	x2, [sp, #96]
    b2a8:	mov	x1, #0x20000               	// #131072
    b2ac:	ldr	x0, [sp, #64]
    b2b0:	bl	8d30 <shawrite>
    b2b4:	ldr	x0, [sp, #64]
    b2b8:	add	x0, x0, #0x4, lsl #12
    b2bc:	str	x0, [sp, #64]
    b2c0:	ldr	x0, [sp, #56]
    b2c4:	sub	x0, x0, #0x4, lsl #12
    b2c8:	str	x0, [sp, #56]
    b2cc:	ldr	x0, [sp, #56]
    b2d0:	cmp	x0, #0x4, lsl #12
    b2d4:	b.hi	b2a4 <XS_Digest__SHA_add+0x218>  // b.pmore
    b2d8:	ldr	x0, [sp, #56]
    b2dc:	lsl	x0, x0, #3
    b2e0:	ldr	x2, [sp, #96]
    b2e4:	mov	x1, x0
    b2e8:	ldr	x0, [sp, #64]
    b2ec:	bl	8d30 <shawrite>
    b2f0:	ldr	w0, [sp, #44]
    b2f4:	add	w0, w0, #0x1
    b2f8:	str	w0, [sp, #44]
    b2fc:	ldr	w1, [sp, #44]
    b300:	ldr	w0, [sp, #52]
    b304:	cmp	w1, w0
    b308:	b.lt	b1cc <XS_Digest__SHA_add+0x140>  // b.tstop
    b30c:	mov	x0, #0x1                   	// #1
    b310:	str	x0, [sp, #104]
    b314:	ldr	x0, [sp, #24]
    b318:	ldr	x1, [x0, #24]
    b31c:	ldrsw	x2, [sp, #48]
    b320:	ldr	x0, [sp, #104]
    b324:	add	x0, x2, x0
    b328:	lsl	x0, x0, #3
    b32c:	sub	x0, x0, #0x8
    b330:	add	x1, x1, x0
    b334:	ldr	x0, [sp, #24]
    b338:	str	x1, [x0]
    b33c:	nop
    b340:	adrp	x0, 1e000 <__FRAME_END__+0xfb78>
    b344:	ldr	x0, [x0, #4048]
    b348:	ldr	x1, [sp, #120]
    b34c:	ldr	x0, [x0]
    b350:	eor	x0, x1, x0
    b354:	cmp	x0, #0x0
    b358:	b.eq	b360 <XS_Digest__SHA_add+0x2d4>  // b.none
    b35c:	bl	e10 <__stack_chk_fail@plt>
    b360:	ldp	x29, x30, [sp], #128
    b364:	ret

000000000000b368 <XS_Digest__SHA_digest>:
    b368:	stp	x29, x30, [sp, #-128]!
    b36c:	mov	x29, sp
    b370:	str	x0, [sp, #24]
    b374:	str	x1, [sp, #16]
    b378:	ldr	x0, [sp, #24]
    b37c:	ldr	x0, [x0]
    b380:	str	x0, [sp, #64]
    b384:	ldr	x0, [sp, #24]
    b388:	bl	1090 <S_POPMARK>
    b38c:	str	w0, [sp, #36]
    b390:	ldr	x0, [sp, #24]
    b394:	ldr	x1, [x0, #24]
    b398:	ldr	w0, [sp, #36]
    b39c:	add	w2, w0, #0x1
    b3a0:	str	w2, [sp, #36]
    b3a4:	sxtw	x0, w0
    b3a8:	lsl	x0, x0, #3
    b3ac:	add	x0, x1, x0
    b3b0:	str	x0, [sp, #72]
    b3b4:	ldr	x1, [sp, #64]
    b3b8:	ldr	x0, [sp, #72]
    b3bc:	sub	x0, x1, x0
    b3c0:	asr	x0, x0, #3
    b3c4:	str	w0, [sp, #40]
    b3c8:	ldr	x0, [sp, #16]
    b3cc:	ldr	x0, [x0]
    b3d0:	str	x0, [sp, #80]
    b3d4:	ldr	x0, [sp, #80]
    b3d8:	ldr	w0, [x0, #40]
    b3dc:	str	w0, [sp, #44]
    b3e0:	ldr	w0, [sp, #40]
    b3e4:	cmp	w0, #0x1
    b3e8:	b.eq	b3fc <XS_Digest__SHA_digest+0x94>  // b.none
    b3ec:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    b3f0:	add	x1, x0, #0x670
    b3f4:	ldr	x0, [sp, #16]
    b3f8:	bl	e40 <Perl_croak_xs_usage@plt>
    b3fc:	ldr	x0, [sp, #24]
    b400:	ldr	x1, [x0, #24]
    b404:	ldrsw	x0, [sp, #36]
    b408:	lsl	x0, x0, #3
    b40c:	add	x0, x1, x0
    b410:	ldr	x0, [x0]
    b414:	str	x0, [sp, #88]
    b418:	ldr	x1, [sp, #88]
    b41c:	ldr	x0, [sp, #24]
    b420:	bl	98e4 <getSHA>
    b424:	str	x0, [sp, #96]
    b428:	ldr	x0, [sp, #96]
    b42c:	cmp	x0, #0x0
    b430:	b.ne	b488 <XS_Digest__SHA_digest+0x120>  // b.any
    b434:	ldr	x0, [sp, #24]
    b438:	ldr	x1, [x0, #24]
    b43c:	ldrsw	x0, [sp, #36]
    b440:	lsl	x0, x0, #3
    b444:	add	x0, x1, x0
    b448:	ldr	x1, [sp, #24]
    b44c:	add	x1, x1, #0x150
    b450:	str	x1, [x0]
    b454:	mov	x0, #0x1                   	// #1
    b458:	str	x0, [sp, #120]
    b45c:	ldr	x0, [sp, #24]
    b460:	ldr	x1, [x0, #24]
    b464:	ldrsw	x2, [sp, #36]
    b468:	ldr	x0, [sp, #120]
    b46c:	add	x0, x2, x0
    b470:	lsl	x0, x0, #3
    b474:	sub	x0, x0, #0x8
    b478:	add	x1, x1, x0
    b47c:	ldr	x0, [sp, #24]
    b480:	str	x1, [x0]
    b484:	b	b564 <XS_Digest__SHA_digest+0x1fc>
    b488:	ldr	x0, [sp, #96]
    b48c:	bl	8e48 <shafinish>
    b490:	str	xzr, [sp, #48]
    b494:	ldr	w0, [sp, #44]
    b498:	cmp	w0, #0x0
    b49c:	b.ne	b4c0 <XS_Digest__SHA_digest+0x158>  // b.any
    b4a0:	ldr	x0, [sp, #96]
    b4a4:	bl	8244 <digcpy>
    b4a8:	str	x0, [sp, #56]
    b4ac:	ldr	x0, [sp, #96]
    b4b0:	ldr	w0, [x0, #328]
    b4b4:	mov	w0, w0
    b4b8:	str	x0, [sp, #48]
    b4bc:	b	b4e8 <XS_Digest__SHA_digest+0x180>
    b4c0:	ldr	w0, [sp, #44]
    b4c4:	cmp	w0, #0x1
    b4c8:	b.ne	b4dc <XS_Digest__SHA_digest+0x174>  // b.any
    b4cc:	ldr	x0, [sp, #96]
    b4d0:	bl	9150 <shahex>
    b4d4:	str	x0, [sp, #56]
    b4d8:	b	b4e8 <XS_Digest__SHA_digest+0x180>
    b4dc:	ldr	x0, [sp, #96]
    b4e0:	bl	93c4 <shabase64>
    b4e4:	str	x0, [sp, #56]
    b4e8:	ldr	x2, [sp, #48]
    b4ec:	ldr	x1, [sp, #56]
    b4f0:	ldr	x0, [sp, #24]
    b4f4:	bl	e50 <Perl_newSVpv@plt>
    b4f8:	str	x0, [sp, #104]
    b4fc:	ldr	x0, [sp, #96]
    b500:	bl	843c <sharewind>
    b504:	ldr	x1, [sp, #104]
    b508:	ldr	x0, [sp, #24]
    b50c:	bl	ea0 <Perl_sv_2mortal@plt>
    b510:	str	x0, [sp, #104]
    b514:	ldr	x0, [sp, #24]
    b518:	ldr	x1, [x0, #24]
    b51c:	ldrsw	x0, [sp, #36]
    b520:	lsl	x0, x0, #3
    b524:	add	x0, x1, x0
    b528:	ldr	x1, [sp, #104]
    b52c:	str	x1, [x0]
    b530:	mov	x0, #0x1                   	// #1
    b534:	str	x0, [sp, #112]
    b538:	ldr	x0, [sp, #24]
    b53c:	ldr	x1, [x0, #24]
    b540:	ldrsw	x2, [sp, #36]
    b544:	ldr	x0, [sp, #112]
    b548:	add	x0, x2, x0
    b54c:	lsl	x0, x0, #3
    b550:	sub	x0, x0, #0x8
    b554:	add	x1, x1, x0
    b558:	ldr	x0, [sp, #24]
    b55c:	str	x1, [x0]
    b560:	nop
    b564:	ldp	x29, x30, [sp], #128
    b568:	ret

000000000000b56c <XS_Digest__SHA__getstate>:
    b56c:	stp	x29, x30, [sp, #-368]!
    b570:	mov	x29, sp
    b574:	str	x0, [sp, #24]
    b578:	str	x1, [sp, #16]
    b57c:	adrp	x0, 1e000 <__FRAME_END__+0xfb78>
    b580:	ldr	x0, [x0, #4048]
    b584:	ldr	x1, [x0]
    b588:	str	x1, [sp, #360]
    b58c:	mov	x1, #0x0                   	// #0
    b590:	ldr	x0, [sp, #24]
    b594:	ldr	x0, [x0]
    b598:	str	x0, [sp, #40]
    b59c:	ldr	x0, [sp, #24]
    b5a0:	bl	1090 <S_POPMARK>
    b5a4:	str	w0, [sp, #32]
    b5a8:	ldr	x0, [sp, #24]
    b5ac:	ldr	x1, [x0, #24]
    b5b0:	ldr	w0, [sp, #32]
    b5b4:	add	w2, w0, #0x1
    b5b8:	str	w2, [sp, #32]
    b5bc:	sxtw	x0, w0
    b5c0:	lsl	x0, x0, #3
    b5c4:	add	x0, x1, x0
    b5c8:	str	x0, [sp, #48]
    b5cc:	ldr	x1, [sp, #40]
    b5d0:	ldr	x0, [sp, #48]
    b5d4:	sub	x0, x1, x0
    b5d8:	asr	x0, x0, #3
    b5dc:	str	w0, [sp, #36]
    b5e0:	ldr	w0, [sp, #36]
    b5e4:	cmp	w0, #0x1
    b5e8:	b.eq	b5fc <XS_Digest__SHA__getstate+0x90>  // b.none
    b5ec:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    b5f0:	add	x1, x0, #0x670
    b5f4:	ldr	x0, [sp, #16]
    b5f8:	bl	e40 <Perl_croak_xs_usage@plt>
    b5fc:	ldr	x0, [sp, #24]
    b600:	ldr	x1, [x0, #24]
    b604:	ldrsw	x0, [sp, #32]
    b608:	lsl	x0, x0, #3
    b60c:	add	x0, x1, x0
    b610:	ldr	x0, [x0]
    b614:	str	x0, [sp, #56]
    b618:	add	x0, sp, #0x68
    b61c:	str	x0, [sp, #64]
    b620:	ldr	x1, [sp, #56]
    b624:	ldr	x0, [sp, #24]
    b628:	bl	98e4 <getSHA>
    b62c:	str	x0, [sp, #72]
    b630:	ldr	x0, [sp, #72]
    b634:	cmp	x0, #0x0
    b638:	b.ne	b690 <XS_Digest__SHA__getstate+0x124>  // b.any
    b63c:	ldr	x0, [sp, #24]
    b640:	ldr	x1, [x0, #24]
    b644:	ldrsw	x0, [sp, #32]
    b648:	lsl	x0, x0, #3
    b64c:	add	x0, x1, x0
    b650:	ldr	x1, [sp, #24]
    b654:	add	x1, x1, #0x150
    b658:	str	x1, [x0]
    b65c:	mov	x0, #0x1                   	// #1
    b660:	str	x0, [sp, #96]
    b664:	ldr	x0, [sp, #24]
    b668:	ldr	x1, [x0, #24]
    b66c:	ldrsw	x2, [sp, #32]
    b670:	ldr	x0, [sp, #96]
    b674:	add	x0, x2, x0
    b678:	lsl	x0, x0, #3
    b67c:	sub	x0, x0, #0x8
    b680:	add	x1, x1, x0
    b684:	ldr	x0, [sp, #24]
    b688:	str	x1, [x0]
    b68c:	b	b844 <XS_Digest__SHA__getstate+0x2d8>
    b690:	ldr	x0, [sp, #72]
    b694:	bl	8244 <digcpy>
    b698:	mov	x1, x0
    b69c:	ldr	x0, [sp, #72]
    b6a0:	ldr	w0, [x0]
    b6a4:	cmp	w0, #0x100
    b6a8:	b.gt	b6b4 <XS_Digest__SHA__getstate+0x148>
    b6ac:	mov	x0, #0x20                  	// #32
    b6b0:	b	b6b8 <XS_Digest__SHA__getstate+0x14c>
    b6b4:	mov	x0, #0x40                  	// #64
    b6b8:	mov	x2, x0
    b6bc:	ldr	x0, [sp, #64]
    b6c0:	bl	d20 <memcpy@plt>
    b6c4:	ldr	x0, [sp, #72]
    b6c8:	ldr	w0, [x0]
    b6cc:	cmp	w0, #0x100
    b6d0:	b.gt	b6dc <XS_Digest__SHA__getstate+0x170>
    b6d4:	mov	x0, #0x20                  	// #32
    b6d8:	b	b6e0 <XS_Digest__SHA__getstate+0x174>
    b6dc:	mov	x0, #0x40                  	// #64
    b6e0:	ldr	x1, [sp, #64]
    b6e4:	add	x0, x1, x0
    b6e8:	str	x0, [sp, #64]
    b6ec:	ldr	x0, [sp, #72]
    b6f0:	add	x1, x0, #0x70
    b6f4:	ldr	x0, [sp, #72]
    b6f8:	ldr	w0, [x0]
    b6fc:	cmp	w0, #0x100
    b700:	b.gt	b70c <XS_Digest__SHA__getstate+0x1a0>
    b704:	mov	x0, #0x40                  	// #64
    b708:	b	b710 <XS_Digest__SHA__getstate+0x1a4>
    b70c:	mov	x0, #0x80                  	// #128
    b710:	mov	x2, x0
    b714:	ldr	x0, [sp, #64]
    b718:	bl	d20 <memcpy@plt>
    b71c:	ldr	x0, [sp, #72]
    b720:	ldr	w0, [x0]
    b724:	cmp	w0, #0x100
    b728:	b.gt	b734 <XS_Digest__SHA__getstate+0x1c8>
    b72c:	mov	x0, #0x40                  	// #64
    b730:	b	b738 <XS_Digest__SHA__getstate+0x1cc>
    b734:	mov	x0, #0x80                  	// #128
    b738:	ldr	x1, [sp, #64]
    b73c:	add	x0, x1, x0
    b740:	str	x0, [sp, #64]
    b744:	ldr	x0, [sp, #72]
    b748:	ldr	w0, [x0, #240]
    b74c:	mov	w1, w0
    b750:	ldr	x0, [sp, #64]
    b754:	bl	8188 <w32mem>
    b758:	str	x0, [sp, #64]
    b75c:	ldr	x0, [sp, #72]
    b760:	ldr	w0, [x0, #248]
    b764:	mov	w1, w0
    b768:	ldr	x0, [sp, #64]
    b76c:	bl	8188 <w32mem>
    b770:	str	x0, [sp, #64]
    b774:	ldr	x0, [sp, #72]
    b778:	ldr	w0, [x0, #252]
    b77c:	mov	w1, w0
    b780:	ldr	x0, [sp, #64]
    b784:	bl	8188 <w32mem>
    b788:	str	x0, [sp, #64]
    b78c:	ldr	x0, [sp, #72]
    b790:	ldr	w0, [x0, #256]
    b794:	mov	w1, w0
    b798:	ldr	x0, [sp, #64]
    b79c:	bl	8188 <w32mem>
    b7a0:	str	x0, [sp, #64]
    b7a4:	ldr	x0, [sp, #72]
    b7a8:	ldr	w0, [x0, #260]
    b7ac:	mov	w1, w0
    b7b0:	ldr	x0, [sp, #64]
    b7b4:	bl	8188 <w32mem>
    b7b8:	str	x0, [sp, #64]
    b7bc:	add	x0, sp, #0x68
    b7c0:	ldr	x1, [sp, #64]
    b7c4:	sub	x0, x1, x0
    b7c8:	mov	x1, x0
    b7cc:	add	x0, sp, #0x68
    b7d0:	mov	x2, x1
    b7d4:	mov	x1, x0
    b7d8:	ldr	x0, [sp, #24]
    b7dc:	bl	e50 <Perl_newSVpv@plt>
    b7e0:	str	x0, [sp, #80]
    b7e4:	ldr	x1, [sp, #80]
    b7e8:	ldr	x0, [sp, #24]
    b7ec:	bl	ea0 <Perl_sv_2mortal@plt>
    b7f0:	str	x0, [sp, #80]
    b7f4:	ldr	x0, [sp, #24]
    b7f8:	ldr	x1, [x0, #24]
    b7fc:	ldrsw	x0, [sp, #32]
    b800:	lsl	x0, x0, #3
    b804:	add	x0, x1, x0
    b808:	ldr	x1, [sp, #80]
    b80c:	str	x1, [x0]
    b810:	mov	x0, #0x1                   	// #1
    b814:	str	x0, [sp, #88]
    b818:	ldr	x0, [sp, #24]
    b81c:	ldr	x1, [x0, #24]
    b820:	ldrsw	x2, [sp, #32]
    b824:	ldr	x0, [sp, #88]
    b828:	add	x0, x2, x0
    b82c:	lsl	x0, x0, #3
    b830:	sub	x0, x0, #0x8
    b834:	add	x1, x1, x0
    b838:	ldr	x0, [sp, #24]
    b83c:	str	x1, [x0]
    b840:	nop
    b844:	adrp	x0, 1e000 <__FRAME_END__+0xfb78>
    b848:	ldr	x0, [x0, #4048]
    b84c:	ldr	x1, [sp, #360]
    b850:	ldr	x0, [x0]
    b854:	eor	x0, x1, x0
    b858:	cmp	x0, #0x0
    b85c:	b.eq	b864 <XS_Digest__SHA__getstate+0x2f8>  // b.none
    b860:	bl	e10 <__stack_chk_fail@plt>
    b864:	ldp	x29, x30, [sp], #368
    b868:	ret

000000000000b86c <XS_Digest__SHA__putstate>:
    b86c:	stp	x29, x30, [sp, #-144]!
    b870:	mov	x29, sp
    b874:	str	x0, [sp, #24]
    b878:	str	x1, [sp, #16]
    b87c:	adrp	x0, 1e000 <__FRAME_END__+0xfb78>
    b880:	ldr	x0, [x0, #4048]
    b884:	ldr	x1, [x0]
    b888:	str	x1, [sp, #136]
    b88c:	mov	x1, #0x0                   	// #0
    b890:	ldr	x0, [sp, #24]
    b894:	ldr	x0, [x0]
    b898:	str	x0, [sp, #56]
    b89c:	ldr	x0, [sp, #24]
    b8a0:	bl	1090 <S_POPMARK>
    b8a4:	str	w0, [sp, #36]
    b8a8:	ldr	x0, [sp, #24]
    b8ac:	ldr	x1, [x0, #24]
    b8b0:	ldr	w0, [sp, #36]
    b8b4:	add	w2, w0, #0x1
    b8b8:	str	w2, [sp, #36]
    b8bc:	sxtw	x0, w0
    b8c0:	lsl	x0, x0, #3
    b8c4:	add	x0, x1, x0
    b8c8:	str	x0, [sp, #64]
    b8cc:	ldr	x1, [sp, #56]
    b8d0:	ldr	x0, [sp, #64]
    b8d4:	sub	x0, x1, x0
    b8d8:	asr	x0, x0, #3
    b8dc:	str	w0, [sp, #40]
    b8e0:	ldr	w0, [sp, #40]
    b8e4:	cmp	w0, #0x2
    b8e8:	b.eq	b8fc <XS_Digest__SHA__putstate+0x90>  // b.none
    b8ec:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    b8f0:	add	x1, x0, #0x690
    b8f4:	ldr	x0, [sp, #16]
    b8f8:	bl	e40 <Perl_croak_xs_usage@plt>
    b8fc:	ldrsw	x0, [sp, #40]
    b900:	lsl	x0, x0, #3
    b904:	neg	x0, x0
    b908:	ldr	x1, [sp, #56]
    b90c:	add	x0, x1, x0
    b910:	str	x0, [sp, #56]
    b914:	ldr	x0, [sp, #24]
    b918:	ldr	x1, [x0, #24]
    b91c:	ldrsw	x0, [sp, #36]
    b920:	lsl	x0, x0, #3
    b924:	add	x0, x1, x0
    b928:	ldr	x0, [x0]
    b92c:	str	x0, [sp, #72]
    b930:	ldr	x0, [sp, #24]
    b934:	ldr	x1, [x0, #24]
    b938:	ldrsw	x0, [sp, #36]
    b93c:	add	x0, x0, #0x1
    b940:	lsl	x0, x0, #3
    b944:	add	x0, x1, x0
    b948:	ldr	x0, [x0]
    b94c:	str	x0, [sp, #80]
    b950:	ldr	x1, [sp, #72]
    b954:	ldr	x0, [sp, #24]
    b958:	bl	98e4 <getSHA>
    b95c:	str	x0, [sp, #88]
    b960:	ldr	x0, [sp, #88]
    b964:	cmp	x0, #0x0
    b968:	b.ne	b9c0 <XS_Digest__SHA__putstate+0x154>  // b.any
    b96c:	ldr	x0, [sp, #24]
    b970:	ldr	x1, [x0, #24]
    b974:	ldrsw	x0, [sp, #36]
    b978:	lsl	x0, x0, #3
    b97c:	add	x0, x1, x0
    b980:	ldr	x1, [sp, #24]
    b984:	add	x1, x1, #0x150
    b988:	str	x1, [x0]
    b98c:	mov	x0, #0x1                   	// #1
    b990:	str	x0, [sp, #128]
    b994:	ldr	x0, [sp, #24]
    b998:	ldr	x1, [x0, #24]
    b99c:	ldrsw	x2, [sp, #36]
    b9a0:	ldr	x0, [sp, #128]
    b9a4:	add	x0, x2, x0
    b9a8:	lsl	x0, x0, #3
    b9ac:	sub	x0, x0, #0x8
    b9b0:	add	x1, x1, x0
    b9b4:	ldr	x0, [sp, #24]
    b9b8:	str	x1, [x0]
    b9bc:	b	bc2c <XS_Digest__SHA__putstate+0x3c0>
    b9c0:	ldr	x0, [sp, #80]
    b9c4:	ldr	w1, [x0, #12]
    b9c8:	mov	w0, #0x400                 	// #1024
    b9cc:	movk	w0, #0x20, lsl #16
    b9d0:	and	w0, w1, w0
    b9d4:	cmp	w0, #0x400
    b9d8:	b.ne	b9f8 <XS_Digest__SHA__putstate+0x18c>  // b.any
    b9dc:	ldr	x0, [sp, #80]
    b9e0:	ldr	x0, [x0]
    b9e4:	ldr	x0, [x0, #16]
    b9e8:	str	x0, [sp, #48]
    b9ec:	ldr	x0, [sp, #80]
    b9f0:	ldr	x0, [x0, #16]
    b9f4:	b	ba10 <XS_Digest__SHA__putstate+0x1a4>
    b9f8:	add	x0, sp, #0x30
    b9fc:	mov	w3, #0x2                   	// #2
    ba00:	mov	x2, x0
    ba04:	ldr	x1, [sp, #80]
    ba08:	ldr	x0, [sp, #24]
    ba0c:	bl	de0 <Perl_sv_2pv_flags@plt>
    ba10:	str	x0, [sp, #96]
    ba14:	ldr	x0, [sp, #88]
    ba18:	ldr	w0, [x0]
    ba1c:	cmp	w0, #0x100
    ba20:	b.gt	ba2c <XS_Digest__SHA__putstate+0x1c0>
    ba24:	mov	x0, #0x74                  	// #116
    ba28:	b	ba30 <XS_Digest__SHA__putstate+0x1c4>
    ba2c:	mov	x0, #0xd4                  	// #212
    ba30:	ldr	x1, [sp, #48]
    ba34:	cmp	x0, x1
    ba38:	b.eq	ba90 <XS_Digest__SHA__putstate+0x224>  // b.none
    ba3c:	ldr	x0, [sp, #24]
    ba40:	ldr	x1, [x0, #24]
    ba44:	ldrsw	x0, [sp, #36]
    ba48:	lsl	x0, x0, #3
    ba4c:	add	x0, x1, x0
    ba50:	ldr	x1, [sp, #24]
    ba54:	add	x1, x1, #0x150
    ba58:	str	x1, [x0]
    ba5c:	mov	x0, #0x1                   	// #1
    ba60:	str	x0, [sp, #120]
    ba64:	ldr	x0, [sp, #24]
    ba68:	ldr	x1, [x0, #24]
    ba6c:	ldrsw	x2, [sp, #36]
    ba70:	ldr	x0, [sp, #120]
    ba74:	add	x0, x2, x0
    ba78:	lsl	x0, x0, #3
    ba7c:	sub	x0, x0, #0x8
    ba80:	add	x1, x1, x0
    ba84:	ldr	x0, [sp, #24]
    ba88:	str	x1, [x0]
    ba8c:	b	bc2c <XS_Digest__SHA__putstate+0x3c0>
    ba90:	ldr	x1, [sp, #96]
    ba94:	ldr	x0, [sp, #88]
    ba98:	bl	8348 <statecpy>
    ba9c:	str	x0, [sp, #96]
    baa0:	ldr	x0, [sp, #88]
    baa4:	add	x3, x0, #0x70
    baa8:	ldr	x0, [sp, #88]
    baac:	ldr	w0, [x0, #244]
    bab0:	lsr	w0, w0, #3
    bab4:	mov	w0, w0
    bab8:	mov	x2, x0
    babc:	ldr	x1, [sp, #96]
    bac0:	mov	x0, x3
    bac4:	bl	d20 <memcpy@plt>
    bac8:	ldr	x0, [sp, #88]
    bacc:	ldr	w0, [x0, #244]
    bad0:	lsr	w0, w0, #3
    bad4:	mov	w0, w0
    bad8:	ldr	x1, [sp, #96]
    badc:	add	x0, x1, x0
    bae0:	str	x0, [sp, #96]
    bae4:	ldr	x0, [sp, #96]
    bae8:	bl	81ec <memw32>
    baec:	str	w0, [sp, #44]
    baf0:	ldr	x0, [sp, #96]
    baf4:	add	x0, x0, #0x4
    baf8:	str	x0, [sp, #96]
    bafc:	ldr	x0, [sp, #88]
    bb00:	ldr	w0, [x0]
    bb04:	cmp	w0, #0x100
    bb08:	b.gt	bb14 <XS_Digest__SHA__putstate+0x2a8>
    bb0c:	mov	w0, #0x200                 	// #512
    bb10:	b	bb18 <XS_Digest__SHA__putstate+0x2ac>
    bb14:	mov	w0, #0x400                 	// #1024
    bb18:	ldr	w1, [sp, #44]
    bb1c:	cmp	w0, w1
    bb20:	b.hi	bb78 <XS_Digest__SHA__putstate+0x30c>  // b.pmore
    bb24:	ldr	x0, [sp, #24]
    bb28:	ldr	x1, [x0, #24]
    bb2c:	ldrsw	x0, [sp, #36]
    bb30:	lsl	x0, x0, #3
    bb34:	add	x0, x1, x0
    bb38:	ldr	x1, [sp, #24]
    bb3c:	add	x1, x1, #0x150
    bb40:	str	x1, [x0]
    bb44:	mov	x0, #0x1                   	// #1
    bb48:	str	x0, [sp, #112]
    bb4c:	ldr	x0, [sp, #24]
    bb50:	ldr	x1, [x0, #24]
    bb54:	ldrsw	x2, [sp, #36]
    bb58:	ldr	x0, [sp, #112]
    bb5c:	add	x0, x2, x0
    bb60:	lsl	x0, x0, #3
    bb64:	sub	x0, x0, #0x8
    bb68:	add	x1, x1, x0
    bb6c:	ldr	x0, [sp, #24]
    bb70:	str	x1, [x0]
    bb74:	b	bc2c <XS_Digest__SHA__putstate+0x3c0>
    bb78:	ldr	x0, [sp, #88]
    bb7c:	ldr	w1, [sp, #44]
    bb80:	str	w1, [x0, #240]
    bb84:	ldr	x0, [sp, #96]
    bb88:	bl	81ec <memw32>
    bb8c:	mov	w1, w0
    bb90:	ldr	x0, [sp, #88]
    bb94:	str	w1, [x0, #248]
    bb98:	ldr	x0, [sp, #96]
    bb9c:	add	x0, x0, #0x4
    bba0:	str	x0, [sp, #96]
    bba4:	ldr	x0, [sp, #96]
    bba8:	bl	81ec <memw32>
    bbac:	mov	w1, w0
    bbb0:	ldr	x0, [sp, #88]
    bbb4:	str	w1, [x0, #252]
    bbb8:	ldr	x0, [sp, #96]
    bbbc:	add	x0, x0, #0x4
    bbc0:	str	x0, [sp, #96]
    bbc4:	ldr	x0, [sp, #96]
    bbc8:	bl	81ec <memw32>
    bbcc:	mov	w1, w0
    bbd0:	ldr	x0, [sp, #88]
    bbd4:	str	w1, [x0, #256]
    bbd8:	ldr	x0, [sp, #96]
    bbdc:	add	x0, x0, #0x4
    bbe0:	str	x0, [sp, #96]
    bbe4:	ldr	x0, [sp, #96]
    bbe8:	bl	81ec <memw32>
    bbec:	mov	w1, w0
    bbf0:	ldr	x0, [sp, #88]
    bbf4:	str	w1, [x0, #260]
    bbf8:	mov	x0, #0x1                   	// #1
    bbfc:	str	x0, [sp, #104]
    bc00:	ldr	x0, [sp, #24]
    bc04:	ldr	x1, [x0, #24]
    bc08:	ldrsw	x2, [sp, #36]
    bc0c:	ldr	x0, [sp, #104]
    bc10:	add	x0, x2, x0
    bc14:	lsl	x0, x0, #3
    bc18:	sub	x0, x0, #0x8
    bc1c:	add	x1, x1, x0
    bc20:	ldr	x0, [sp, #24]
    bc24:	str	x1, [x0]
    bc28:	nop
    bc2c:	adrp	x0, 1e000 <__FRAME_END__+0xfb78>
    bc30:	ldr	x0, [x0, #4048]
    bc34:	ldr	x1, [sp, #136]
    bc38:	ldr	x0, [x0]
    bc3c:	eor	x0, x1, x0
    bc40:	cmp	x0, #0x0
    bc44:	b.eq	bc4c <XS_Digest__SHA__putstate+0x3e0>  // b.none
    bc48:	bl	e10 <__stack_chk_fail@plt>
    bc4c:	ldp	x29, x30, [sp], #144
    bc50:	ret

000000000000bc54 <XS_Digest__SHA__addfilebin>:
    bc54:	mov	x12, #0x1070                	// #4208
    bc58:	sub	sp, sp, x12
    bc5c:	stp	x29, x30, [sp]
    bc60:	mov	x29, sp
    bc64:	str	x0, [sp, #24]
    bc68:	str	x1, [sp, #16]
    bc6c:	adrp	x0, 1e000 <__FRAME_END__+0xfb78>
    bc70:	ldr	x0, [x0, #4048]
    bc74:	ldr	x1, [x0]
    bc78:	str	x1, [sp, #4200]
    bc7c:	mov	x1, #0x0                   	// #0
    bc80:	ldr	x0, [sp, #24]
    bc84:	ldr	x0, [x0]
    bc88:	str	x0, [sp, #48]
    bc8c:	ldr	x0, [sp, #24]
    bc90:	bl	1090 <S_POPMARK>
    bc94:	str	w0, [sp, #36]
    bc98:	ldr	x0, [sp, #24]
    bc9c:	ldr	x1, [x0, #24]
    bca0:	ldr	w0, [sp, #36]
    bca4:	add	w2, w0, #0x1
    bca8:	str	w2, [sp, #36]
    bcac:	sxtw	x0, w0
    bcb0:	lsl	x0, x0, #3
    bcb4:	add	x0, x1, x0
    bcb8:	str	x0, [sp, #56]
    bcbc:	ldr	x1, [sp, #48]
    bcc0:	ldr	x0, [sp, #56]
    bcc4:	sub	x0, x1, x0
    bcc8:	asr	x0, x0, #3
    bccc:	str	w0, [sp, #40]
    bcd0:	ldr	w0, [sp, #40]
    bcd4:	cmp	w0, #0x2
    bcd8:	b.eq	bcec <XS_Digest__SHA__addfilebin+0x98>  // b.none
    bcdc:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    bce0:	add	x1, x0, #0x6a8
    bce4:	ldr	x0, [sp, #16]
    bce8:	bl	e40 <Perl_croak_xs_usage@plt>
    bcec:	ldrsw	x0, [sp, #40]
    bcf0:	lsl	x0, x0, #3
    bcf4:	neg	x0, x0
    bcf8:	ldr	x1, [sp, #48]
    bcfc:	add	x0, x1, x0
    bd00:	str	x0, [sp, #48]
    bd04:	ldr	x0, [sp, #24]
    bd08:	ldr	x1, [x0, #24]
    bd0c:	ldrsw	x0, [sp, #36]
    bd10:	lsl	x0, x0, #3
    bd14:	add	x0, x1, x0
    bd18:	ldr	x0, [x0]
    bd1c:	str	x0, [sp, #64]
    bd20:	ldr	x0, [sp, #24]
    bd24:	ldr	x1, [x0, #24]
    bd28:	ldrsw	x0, [sp, #36]
    bd2c:	add	x0, x0, #0x1
    bd30:	lsl	x0, x0, #3
    bd34:	add	x0, x1, x0
    bd38:	ldr	x0, [x0]
    bd3c:	mov	x1, x0
    bd40:	ldr	x0, [sp, #24]
    bd44:	bl	ec0 <Perl_sv_2io@plt>
    bd48:	ldr	x0, [x0, #16]
    bd4c:	str	x0, [sp, #72]
    bd50:	ldr	x0, [sp, #72]
    bd54:	cmp	x0, #0x0
    bd58:	b.eq	bd78 <XS_Digest__SHA__addfilebin+0x124>  // b.none
    bd5c:	ldr	x1, [sp, #64]
    bd60:	ldr	x0, [sp, #24]
    bd64:	bl	98e4 <getSHA>
    bd68:	str	x0, [sp, #80]
    bd6c:	ldr	x0, [sp, #80]
    bd70:	cmp	x0, #0x0
    bd74:	b.ne	bde0 <XS_Digest__SHA__addfilebin+0x18c>  // b.any
    bd78:	ldr	x0, [sp, #24]
    bd7c:	ldr	x1, [x0, #24]
    bd80:	ldrsw	x0, [sp, #36]
    bd84:	lsl	x0, x0, #3
    bd88:	add	x0, x1, x0
    bd8c:	ldr	x1, [sp, #24]
    bd90:	add	x1, x1, #0x150
    bd94:	str	x1, [x0]
    bd98:	mov	x0, #0x1                   	// #1
    bd9c:	str	x0, [sp, #96]
    bda0:	ldr	x0, [sp, #24]
    bda4:	ldr	x1, [x0, #24]
    bda8:	ldrsw	x2, [sp, #36]
    bdac:	ldr	x0, [sp, #96]
    bdb0:	add	x0, x2, x0
    bdb4:	lsl	x0, x0, #3
    bdb8:	sub	x0, x0, #0x8
    bdbc:	add	x1, x1, x0
    bdc0:	ldr	x0, [sp, #24]
    bdc4:	str	x1, [x0]
    bdc8:	b	be3c <XS_Digest__SHA__addfilebin+0x1e8>
    bdcc:	ldrsw	x0, [sp, #44]
    bdd0:	lsl	x1, x0, #3
    bdd4:	add	x0, sp, #0x68
    bdd8:	ldr	x2, [sp, #80]
    bddc:	bl	8d30 <shawrite>
    bde0:	add	x0, sp, #0x68
    bde4:	mov	x3, #0x1000                	// #4096
    bde8:	mov	x2, x0
    bdec:	ldr	x1, [sp, #72]
    bdf0:	ldr	x0, [sp, #24]
    bdf4:	bl	e80 <Perl_PerlIO_read@plt>
    bdf8:	str	w0, [sp, #44]
    bdfc:	ldr	w0, [sp, #44]
    be00:	cmp	w0, #0x0
    be04:	b.gt	bdcc <XS_Digest__SHA__addfilebin+0x178>
    be08:	mov	x0, #0x1                   	// #1
    be0c:	str	x0, [sp, #88]
    be10:	ldr	x0, [sp, #24]
    be14:	ldr	x1, [x0, #24]
    be18:	ldrsw	x2, [sp, #36]
    be1c:	ldr	x0, [sp, #88]
    be20:	add	x0, x2, x0
    be24:	lsl	x0, x0, #3
    be28:	sub	x0, x0, #0x8
    be2c:	add	x1, x1, x0
    be30:	ldr	x0, [sp, #24]
    be34:	str	x1, [x0]
    be38:	nop
    be3c:	adrp	x0, 1e000 <__FRAME_END__+0xfb78>
    be40:	ldr	x0, [x0, #4048]
    be44:	ldr	x1, [sp, #4200]
    be48:	ldr	x0, [x0]
    be4c:	eor	x0, x1, x0
    be50:	cmp	x0, #0x0
    be54:	b.eq	be5c <XS_Digest__SHA__addfilebin+0x208>  // b.none
    be58:	bl	e10 <__stack_chk_fail@plt>
    be5c:	ldp	x29, x30, [sp]
    be60:	mov	x12, #0x1070                	// #4208
    be64:	add	sp, sp, x12
    be68:	ret

000000000000be6c <XS_Digest__SHA__addfileuniv>:
    be6c:	mov	x12, #0x1090                	// #4240
    be70:	sub	sp, sp, x12
    be74:	stp	x29, x30, [sp]
    be78:	mov	x29, sp
    be7c:	str	x0, [sp, #24]
    be80:	str	x1, [sp, #16]
    be84:	adrp	x0, 1e000 <__FRAME_END__+0xfb78>
    be88:	ldr	x0, [x0, #4048]
    be8c:	ldr	x1, [x0]
    be90:	str	x1, [sp, #4232]
    be94:	mov	x1, #0x0                   	// #0
    be98:	ldr	x0, [sp, #24]
    be9c:	ldr	x0, [x0]
    bea0:	str	x0, [sp, #72]
    bea4:	ldr	x0, [sp, #24]
    bea8:	bl	1090 <S_POPMARK>
    beac:	str	w0, [sp, #48]
    beb0:	ldr	x0, [sp, #24]
    beb4:	ldr	x1, [x0, #24]
    beb8:	ldr	w0, [sp, #48]
    bebc:	add	w2, w0, #0x1
    bec0:	str	w2, [sp, #48]
    bec4:	sxtw	x0, w0
    bec8:	lsl	x0, x0, #3
    becc:	add	x0, x1, x0
    bed0:	str	x0, [sp, #80]
    bed4:	ldr	x1, [sp, #72]
    bed8:	ldr	x0, [sp, #80]
    bedc:	sub	x0, x1, x0
    bee0:	asr	x0, x0, #3
    bee4:	str	w0, [sp, #52]
    bee8:	ldr	w0, [sp, #52]
    beec:	cmp	w0, #0x2
    bef0:	b.eq	bf04 <XS_Digest__SHA__addfileuniv+0x98>  // b.none
    bef4:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    bef8:	add	x1, x0, #0x6a8
    befc:	ldr	x0, [sp, #16]
    bf00:	bl	e40 <Perl_croak_xs_usage@plt>
    bf04:	ldrsw	x0, [sp, #52]
    bf08:	lsl	x0, x0, #3
    bf0c:	neg	x0, x0
    bf10:	ldr	x1, [sp, #72]
    bf14:	add	x0, x1, x0
    bf18:	str	x0, [sp, #72]
    bf1c:	ldr	x0, [sp, #24]
    bf20:	ldr	x1, [x0, #24]
    bf24:	ldrsw	x0, [sp, #48]
    bf28:	lsl	x0, x0, #3
    bf2c:	add	x0, x1, x0
    bf30:	ldr	x0, [x0]
    bf34:	str	x0, [sp, #88]
    bf38:	ldr	x0, [sp, #24]
    bf3c:	ldr	x1, [x0, #24]
    bf40:	ldrsw	x0, [sp, #48]
    bf44:	add	x0, x0, #0x1
    bf48:	lsl	x0, x0, #3
    bf4c:	add	x0, x1, x0
    bf50:	ldr	x0, [x0]
    bf54:	mov	x1, x0
    bf58:	ldr	x0, [sp, #24]
    bf5c:	bl	ec0 <Perl_sv_2io@plt>
    bf60:	ldr	x0, [x0, #16]
    bf64:	str	x0, [sp, #96]
    bf68:	str	wzr, [sp, #44]
    bf6c:	ldr	x0, [sp, #96]
    bf70:	cmp	x0, #0x0
    bf74:	b.eq	bf94 <XS_Digest__SHA__addfileuniv+0x128>  // b.none
    bf78:	ldr	x1, [sp, #88]
    bf7c:	ldr	x0, [sp, #24]
    bf80:	bl	98e4 <getSHA>
    bf84:	str	x0, [sp, #104]
    bf88:	ldr	x0, [sp, #104]
    bf8c:	cmp	x0, #0x0
    bf90:	b.ne	c0fc <XS_Digest__SHA__addfileuniv+0x290>  // b.any
    bf94:	ldr	x0, [sp, #24]
    bf98:	ldr	x1, [x0, #24]
    bf9c:	ldrsw	x0, [sp, #48]
    bfa0:	lsl	x0, x0, #3
    bfa4:	add	x0, x1, x0
    bfa8:	ldr	x1, [sp, #24]
    bfac:	add	x1, x1, #0x150
    bfb0:	str	x1, [x0]
    bfb4:	mov	x0, #0x1                   	// #1
    bfb8:	str	x0, [sp, #120]
    bfbc:	ldr	x0, [sp, #24]
    bfc0:	ldr	x1, [x0, #24]
    bfc4:	ldrsw	x2, [sp, #48]
    bfc8:	ldr	x0, [sp, #120]
    bfcc:	add	x0, x2, x0
    bfd0:	lsl	x0, x0, #3
    bfd4:	sub	x0, x0, #0x8
    bfd8:	add	x1, x1, x0
    bfdc:	ldr	x0, [sp, #24]
    bfe0:	str	x1, [x0]
    bfe4:	b	c180 <XS_Digest__SHA__addfileuniv+0x314>
    bfe8:	add	x0, sp, #0x80
    bfec:	str	x0, [sp, #64]
    bff0:	add	x0, sp, #0x80
    bff4:	add	x0, x0, #0x1
    bff8:	str	x0, [sp, #56]
    bffc:	b	c0d4 <XS_Digest__SHA__addfileuniv+0x268>
    c000:	ldr	x0, [sp, #56]
    c004:	add	x1, x0, #0x1
    c008:	str	x1, [sp, #56]
    c00c:	ldrb	w0, [x0]
    c010:	strb	w0, [sp, #39]
    c014:	ldr	w0, [sp, #44]
    c018:	cmp	w0, #0x0
    c01c:	b.ne	c050 <XS_Digest__SHA__addfileuniv+0x1e4>  // b.any
    c020:	ldrb	w0, [sp, #39]
    c024:	cmp	w0, #0xd
    c028:	b.ne	c038 <XS_Digest__SHA__addfileuniv+0x1cc>  // b.any
    c02c:	mov	w0, #0x1                   	// #1
    c030:	str	w0, [sp, #44]
    c034:	b	c0c8 <XS_Digest__SHA__addfileuniv+0x25c>
    c038:	ldr	x0, [sp, #64]
    c03c:	add	x1, x0, #0x1
    c040:	str	x1, [sp, #64]
    c044:	ldrb	w1, [sp, #39]
    c048:	strb	w1, [x0]
    c04c:	b	c0c8 <XS_Digest__SHA__addfileuniv+0x25c>
    c050:	ldrb	w0, [sp, #39]
    c054:	cmp	w0, #0xd
    c058:	b.ne	c074 <XS_Digest__SHA__addfileuniv+0x208>  // b.any
    c05c:	ldr	x0, [sp, #64]
    c060:	add	x1, x0, #0x1
    c064:	str	x1, [sp, #64]
    c068:	mov	w1, #0xa                   	// #10
    c06c:	strb	w1, [x0]
    c070:	b	c0c8 <XS_Digest__SHA__addfileuniv+0x25c>
    c074:	ldrb	w0, [sp, #39]
    c078:	cmp	w0, #0xa
    c07c:	b.ne	c09c <XS_Digest__SHA__addfileuniv+0x230>  // b.any
    c080:	ldr	x0, [sp, #64]
    c084:	add	x1, x0, #0x1
    c088:	str	x1, [sp, #64]
    c08c:	mov	w1, #0xa                   	// #10
    c090:	strb	w1, [x0]
    c094:	str	wzr, [sp, #44]
    c098:	b	c0c8 <XS_Digest__SHA__addfileuniv+0x25c>
    c09c:	ldr	x0, [sp, #64]
    c0a0:	add	x1, x0, #0x1
    c0a4:	str	x1, [sp, #64]
    c0a8:	mov	w1, #0xa                   	// #10
    c0ac:	strb	w1, [x0]
    c0b0:	ldr	x0, [sp, #64]
    c0b4:	add	x1, x0, #0x1
    c0b8:	str	x1, [sp, #64]
    c0bc:	ldrb	w1, [sp, #39]
    c0c0:	strb	w1, [x0]
    c0c4:	str	wzr, [sp, #44]
    c0c8:	ldr	w0, [sp, #40]
    c0cc:	sub	w0, w0, #0x1
    c0d0:	str	w0, [sp, #40]
    c0d4:	ldr	w0, [sp, #40]
    c0d8:	cmp	w0, #0x0
    c0dc:	b.ne	c000 <XS_Digest__SHA__addfileuniv+0x194>  // b.any
    c0e0:	add	x0, sp, #0x80
    c0e4:	ldr	x1, [sp, #64]
    c0e8:	sub	x0, x1, x0
    c0ec:	lsl	x1, x0, #3
    c0f0:	add	x0, sp, #0x80
    c0f4:	ldr	x2, [sp, #104]
    c0f8:	bl	8d30 <shawrite>
    c0fc:	add	x0, sp, #0x80
    c100:	add	x0, x0, #0x1
    c104:	mov	x3, #0x1000                	// #4096
    c108:	mov	x2, x0
    c10c:	ldr	x1, [sp, #96]
    c110:	ldr	x0, [sp, #24]
    c114:	bl	e80 <Perl_PerlIO_read@plt>
    c118:	str	w0, [sp, #40]
    c11c:	ldr	w0, [sp, #40]
    c120:	cmp	w0, #0x0
    c124:	b.gt	bfe8 <XS_Digest__SHA__addfileuniv+0x17c>
    c128:	ldr	w0, [sp, #44]
    c12c:	cmp	w0, #0x0
    c130:	b.eq	c14c <XS_Digest__SHA__addfileuniv+0x2e0>  // b.none
    c134:	mov	w0, #0xa                   	// #10
    c138:	strb	w0, [sp, #128]
    c13c:	add	x0, sp, #0x80
    c140:	ldr	x2, [sp, #104]
    c144:	mov	x1, #0x8                   	// #8
    c148:	bl	8d30 <shawrite>
    c14c:	mov	x0, #0x1                   	// #1
    c150:	str	x0, [sp, #112]
    c154:	ldr	x0, [sp, #24]
    c158:	ldr	x1, [x0, #24]
    c15c:	ldrsw	x2, [sp, #48]
    c160:	ldr	x0, [sp, #112]
    c164:	add	x0, x2, x0
    c168:	lsl	x0, x0, #3
    c16c:	sub	x0, x0, #0x8
    c170:	add	x1, x1, x0
    c174:	ldr	x0, [sp, #24]
    c178:	str	x1, [x0]
    c17c:	nop
    c180:	adrp	x0, 1e000 <__FRAME_END__+0xfb78>
    c184:	ldr	x0, [x0, #4048]
    c188:	ldr	x1, [sp, #4232]
    c18c:	ldr	x0, [x0]
    c190:	eor	x0, x1, x0
    c194:	cmp	x0, #0x0
    c198:	b.eq	c1a0 <XS_Digest__SHA__addfileuniv+0x334>  // b.none
    c19c:	bl	e10 <__stack_chk_fail@plt>
    c1a0:	ldp	x29, x30, [sp]
    c1a4:	mov	x12, #0x1090                	// #4240
    c1a8:	add	sp, sp, x12
    c1ac:	ret

000000000000c1b0 <boot_Digest__SHA>:
    c1b0:	stp	x29, x30, [sp, #-448]!
    c1b4:	mov	x29, sp
    c1b8:	str	x0, [sp, #24]
    c1bc:	str	x1, [sp, #16]
    c1c0:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c1c4:	add	x4, x0, #0x6b0
    c1c8:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c1cc:	add	x3, x0, #0x6b8
    c1d0:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c1d4:	add	x2, x0, #0x6c0
    c1d8:	ldr	x1, [sp, #24]
    c1dc:	mov	w0, #0x4e7                 	// #1255
    c1e0:	movk	w0, #0xd30, lsl #16
    c1e4:	bl	ed0 <Perl_xs_handshake@plt>
    c1e8:	str	w0, [sp, #40]
    c1ec:	ldr	x0, [sp, #24]
    c1f0:	ldr	x1, [x0, #24]
    c1f4:	ldrsw	x0, [sp, #40]
    c1f8:	lsl	x0, x0, #3
    c1fc:	add	x0, x1, x0
    c200:	str	x0, [sp, #48]
    c204:	ldr	x0, [sp, #24]
    c208:	ldr	x0, [x0]
    c20c:	str	x0, [sp, #56]
    c210:	ldr	x1, [sp, #56]
    c214:	ldr	x0, [sp, #48]
    c218:	sub	x0, x1, x0
    c21c:	asr	x0, x0, #3
    c220:	str	w0, [sp, #44]
    c224:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c228:	add	x0, x0, #0x6c0
    c22c:	str	x0, [sp, #64]
    c230:	mov	w5, #0x0                   	// #0
    c234:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c238:	add	x4, x0, #0x6c8
    c23c:	ldr	x3, [sp, #64]
    c240:	adrp	x0, 9000 <shafinish+0x1b8>
    c244:	add	x2, x0, #0x98c
    c248:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c24c:	add	x1, x0, #0x6d0
    c250:	ldr	x0, [sp, #24]
    c254:	bl	e90 <Perl_newXS_flags@plt>
    c258:	mov	w5, #0x0                   	// #0
    c25c:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c260:	add	x4, x0, #0x6e8
    c264:	ldr	x3, [sp, #64]
    c268:	adrp	x0, 9000 <shafinish+0x1b8>
    c26c:	add	x2, x0, #0xc14
    c270:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c274:	add	x1, x0, #0x6f0
    c278:	ldr	x0, [sp, #24]
    c27c:	bl	e90 <Perl_newXS_flags@plt>
    c280:	mov	w5, #0x0                   	// #0
    c284:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c288:	add	x4, x0, #0x708
    c28c:	ldr	x3, [sp, #64]
    c290:	adrp	x0, 9000 <shafinish+0x1b8>
    c294:	add	x2, x0, #0xcf8
    c298:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c29c:	add	x1, x0, #0x710
    c2a0:	ldr	x0, [sp, #24]
    c2a4:	bl	e90 <Perl_newXS_flags@plt>
    c2a8:	mov	w5, #0x0                   	// #0
    c2ac:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c2b0:	add	x4, x0, #0x6c8
    c2b4:	ldr	x3, [sp, #64]
    c2b8:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    c2bc:	add	x2, x0, #0x24
    c2c0:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c2c4:	add	x1, x0, #0x728
    c2c8:	ldr	x0, [sp, #24]
    c2cc:	bl	e90 <Perl_newXS_flags@plt>
    c2d0:	mov	w5, #0x0                   	// #0
    c2d4:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c2d8:	add	x4, x0, #0x6e8
    c2dc:	ldr	x3, [sp, #64]
    c2e0:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    c2e4:	add	x2, x0, #0x2d4
    c2e8:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c2ec:	add	x1, x0, #0x740
    c2f0:	ldr	x0, [sp, #24]
    c2f4:	bl	e90 <Perl_newXS_flags@plt>
    c2f8:	mov	w5, #0x0                   	// #0
    c2fc:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c300:	add	x4, x0, #0x6e8
    c304:	ldr	x3, [sp, #64]
    c308:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    c30c:	add	x2, x0, #0x4b8
    c310:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c314:	add	x1, x0, #0x758
    c318:	ldr	x0, [sp, #24]
    c31c:	bl	e90 <Perl_newXS_flags@plt>
    c320:	mov	w5, #0x0                   	// #0
    c324:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c328:	add	x4, x0, #0x770
    c32c:	ldr	x3, [sp, #64]
    c330:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    c334:	add	x2, x0, #0x59c
    c338:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c33c:	add	x1, x0, #0x778
    c340:	ldr	x0, [sp, #24]
    c344:	bl	e90 <Perl_newXS_flags@plt>
    c348:	str	x0, [sp, #16]
    c34c:	ldr	x0, [sp, #16]
    c350:	ldr	x0, [x0]
    c354:	str	x0, [sp, #72]
    c358:	ldr	x0, [sp, #72]
    c35c:	str	wzr, [x0, #40]
    c360:	mov	w5, #0x0                   	// #0
    c364:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c368:	add	x4, x0, #0x770
    c36c:	ldr	x3, [sp, #64]
    c370:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    c374:	add	x2, x0, #0x59c
    c378:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c37c:	add	x1, x0, #0x790
    c380:	ldr	x0, [sp, #24]
    c384:	bl	e90 <Perl_newXS_flags@plt>
    c388:	str	x0, [sp, #16]
    c38c:	ldr	x0, [sp, #16]
    c390:	ldr	x0, [x0]
    c394:	str	x0, [sp, #80]
    c398:	ldr	x0, [sp, #80]
    c39c:	mov	w1, #0x2                   	// #2
    c3a0:	str	w1, [x0, #40]
    c3a4:	mov	w5, #0x0                   	// #0
    c3a8:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c3ac:	add	x4, x0, #0x770
    c3b0:	ldr	x3, [sp, #64]
    c3b4:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    c3b8:	add	x2, x0, #0x59c
    c3bc:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c3c0:	add	x1, x0, #0x7b0
    c3c4:	ldr	x0, [sp, #24]
    c3c8:	bl	e90 <Perl_newXS_flags@plt>
    c3cc:	str	x0, [sp, #16]
    c3d0:	ldr	x0, [sp, #16]
    c3d4:	ldr	x0, [x0]
    c3d8:	str	x0, [sp, #88]
    c3dc:	ldr	x0, [sp, #88]
    c3e0:	mov	w1, #0x1                   	// #1
    c3e4:	str	w1, [x0, #40]
    c3e8:	mov	w5, #0x0                   	// #0
    c3ec:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c3f0:	add	x4, x0, #0x770
    c3f4:	ldr	x3, [sp, #64]
    c3f8:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    c3fc:	add	x2, x0, #0x59c
    c400:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c404:	add	x1, x0, #0x7c8
    c408:	ldr	x0, [sp, #24]
    c40c:	bl	e90 <Perl_newXS_flags@plt>
    c410:	str	x0, [sp, #16]
    c414:	ldr	x0, [sp, #16]
    c418:	ldr	x0, [x0]
    c41c:	str	x0, [sp, #96]
    c420:	ldr	x0, [sp, #96]
    c424:	mov	w1, #0x3                   	// #3
    c428:	str	w1, [x0, #40]
    c42c:	mov	w5, #0x0                   	// #0
    c430:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c434:	add	x4, x0, #0x770
    c438:	ldr	x3, [sp, #64]
    c43c:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    c440:	add	x2, x0, #0x59c
    c444:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c448:	add	x1, x0, #0x7e0
    c44c:	ldr	x0, [sp, #24]
    c450:	bl	e90 <Perl_newXS_flags@plt>
    c454:	str	x0, [sp, #16]
    c458:	ldr	x0, [sp, #16]
    c45c:	ldr	x0, [x0]
    c460:	str	x0, [sp, #104]
    c464:	ldr	x0, [sp, #104]
    c468:	mov	w1, #0x5                   	// #5
    c46c:	str	w1, [x0, #40]
    c470:	mov	w5, #0x0                   	// #0
    c474:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c478:	add	x4, x0, #0x770
    c47c:	ldr	x3, [sp, #64]
    c480:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    c484:	add	x2, x0, #0x59c
    c488:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c48c:	add	x1, x0, #0x800
    c490:	ldr	x0, [sp, #24]
    c494:	bl	e90 <Perl_newXS_flags@plt>
    c498:	str	x0, [sp, #16]
    c49c:	ldr	x0, [sp, #16]
    c4a0:	ldr	x0, [x0]
    c4a4:	str	x0, [sp, #112]
    c4a8:	ldr	x0, [sp, #112]
    c4ac:	mov	w1, #0x4                   	// #4
    c4b0:	str	w1, [x0, #40]
    c4b4:	mov	w5, #0x0                   	// #0
    c4b8:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c4bc:	add	x4, x0, #0x770
    c4c0:	ldr	x3, [sp, #64]
    c4c4:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    c4c8:	add	x2, x0, #0x59c
    c4cc:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c4d0:	add	x1, x0, #0x818
    c4d4:	ldr	x0, [sp, #24]
    c4d8:	bl	e90 <Perl_newXS_flags@plt>
    c4dc:	str	x0, [sp, #16]
    c4e0:	ldr	x0, [sp, #16]
    c4e4:	ldr	x0, [x0]
    c4e8:	str	x0, [sp, #120]
    c4ec:	ldr	x0, [sp, #120]
    c4f0:	mov	w1, #0x6                   	// #6
    c4f4:	str	w1, [x0, #40]
    c4f8:	mov	w5, #0x0                   	// #0
    c4fc:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c500:	add	x4, x0, #0x770
    c504:	ldr	x3, [sp, #64]
    c508:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    c50c:	add	x2, x0, #0x59c
    c510:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c514:	add	x1, x0, #0x830
    c518:	ldr	x0, [sp, #24]
    c51c:	bl	e90 <Perl_newXS_flags@plt>
    c520:	str	x0, [sp, #16]
    c524:	ldr	x0, [sp, #16]
    c528:	ldr	x0, [x0]
    c52c:	str	x0, [sp, #128]
    c530:	ldr	x0, [sp, #128]
    c534:	mov	w1, #0x8                   	// #8
    c538:	str	w1, [x0, #40]
    c53c:	mov	w5, #0x0                   	// #0
    c540:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c544:	add	x4, x0, #0x770
    c548:	ldr	x3, [sp, #64]
    c54c:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    c550:	add	x2, x0, #0x59c
    c554:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c558:	add	x1, x0, #0x850
    c55c:	ldr	x0, [sp, #24]
    c560:	bl	e90 <Perl_newXS_flags@plt>
    c564:	str	x0, [sp, #16]
    c568:	ldr	x0, [sp, #16]
    c56c:	ldr	x0, [x0]
    c570:	str	x0, [sp, #136]
    c574:	ldr	x0, [sp, #136]
    c578:	mov	w1, #0x7                   	// #7
    c57c:	str	w1, [x0, #40]
    c580:	mov	w5, #0x0                   	// #0
    c584:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c588:	add	x4, x0, #0x770
    c58c:	ldr	x3, [sp, #64]
    c590:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    c594:	add	x2, x0, #0x59c
    c598:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c59c:	add	x1, x0, #0x868
    c5a0:	ldr	x0, [sp, #24]
    c5a4:	bl	e90 <Perl_newXS_flags@plt>
    c5a8:	str	x0, [sp, #16]
    c5ac:	ldr	x0, [sp, #16]
    c5b0:	ldr	x0, [x0]
    c5b4:	str	x0, [sp, #144]
    c5b8:	ldr	x0, [sp, #144]
    c5bc:	mov	w1, #0x9                   	// #9
    c5c0:	str	w1, [x0, #40]
    c5c4:	mov	w5, #0x0                   	// #0
    c5c8:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c5cc:	add	x4, x0, #0x770
    c5d0:	ldr	x3, [sp, #64]
    c5d4:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    c5d8:	add	x2, x0, #0x59c
    c5dc:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c5e0:	add	x1, x0, #0x880
    c5e4:	ldr	x0, [sp, #24]
    c5e8:	bl	e90 <Perl_newXS_flags@plt>
    c5ec:	str	x0, [sp, #16]
    c5f0:	ldr	x0, [sp, #16]
    c5f4:	ldr	x0, [x0]
    c5f8:	str	x0, [sp, #152]
    c5fc:	ldr	x0, [sp, #152]
    c600:	mov	w1, #0xb                   	// #11
    c604:	str	w1, [x0, #40]
    c608:	mov	w5, #0x0                   	// #0
    c60c:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c610:	add	x4, x0, #0x770
    c614:	ldr	x3, [sp, #64]
    c618:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    c61c:	add	x2, x0, #0x59c
    c620:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c624:	add	x1, x0, #0x8a0
    c628:	ldr	x0, [sp, #24]
    c62c:	bl	e90 <Perl_newXS_flags@plt>
    c630:	str	x0, [sp, #16]
    c634:	ldr	x0, [sp, #16]
    c638:	ldr	x0, [x0]
    c63c:	str	x0, [sp, #160]
    c640:	ldr	x0, [sp, #160]
    c644:	mov	w1, #0xa                   	// #10
    c648:	str	w1, [x0, #40]
    c64c:	mov	w5, #0x0                   	// #0
    c650:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c654:	add	x4, x0, #0x770
    c658:	ldr	x3, [sp, #64]
    c65c:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    c660:	add	x2, x0, #0x59c
    c664:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c668:	add	x1, x0, #0x8b8
    c66c:	ldr	x0, [sp, #24]
    c670:	bl	e90 <Perl_newXS_flags@plt>
    c674:	str	x0, [sp, #16]
    c678:	ldr	x0, [sp, #16]
    c67c:	ldr	x0, [x0]
    c680:	str	x0, [sp, #168]
    c684:	ldr	x0, [sp, #168]
    c688:	mov	w1, #0xc                   	// #12
    c68c:	str	w1, [x0, #40]
    c690:	mov	w5, #0x0                   	// #0
    c694:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c698:	add	x4, x0, #0x770
    c69c:	ldr	x3, [sp, #64]
    c6a0:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    c6a4:	add	x2, x0, #0x59c
    c6a8:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c6ac:	add	x1, x0, #0x8d0
    c6b0:	ldr	x0, [sp, #24]
    c6b4:	bl	e90 <Perl_newXS_flags@plt>
    c6b8:	str	x0, [sp, #16]
    c6bc:	ldr	x0, [sp, #16]
    c6c0:	ldr	x0, [x0]
    c6c4:	str	x0, [sp, #176]
    c6c8:	ldr	x0, [sp, #176]
    c6cc:	mov	w1, #0xf                   	// #15
    c6d0:	str	w1, [x0, #40]
    c6d4:	mov	w5, #0x0                   	// #0
    c6d8:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c6dc:	add	x4, x0, #0x770
    c6e0:	ldr	x3, [sp, #64]
    c6e4:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    c6e8:	add	x2, x0, #0x59c
    c6ec:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c6f0:	add	x1, x0, #0x8e8
    c6f4:	ldr	x0, [sp, #24]
    c6f8:	bl	e90 <Perl_newXS_flags@plt>
    c6fc:	str	x0, [sp, #16]
    c700:	ldr	x0, [sp, #16]
    c704:	ldr	x0, [x0]
    c708:	str	x0, [sp, #184]
    c70c:	ldr	x0, [sp, #184]
    c710:	mov	w1, #0x11                  	// #17
    c714:	str	w1, [x0, #40]
    c718:	mov	w5, #0x0                   	// #0
    c71c:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c720:	add	x4, x0, #0x770
    c724:	ldr	x3, [sp, #64]
    c728:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    c72c:	add	x2, x0, #0x59c
    c730:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c734:	add	x1, x0, #0x908
    c738:	ldr	x0, [sp, #24]
    c73c:	bl	e90 <Perl_newXS_flags@plt>
    c740:	str	x0, [sp, #16]
    c744:	ldr	x0, [sp, #16]
    c748:	ldr	x0, [x0]
    c74c:	str	x0, [sp, #192]
    c750:	ldr	x0, [sp, #192]
    c754:	mov	w1, #0x10                  	// #16
    c758:	str	w1, [x0, #40]
    c75c:	mov	w5, #0x0                   	// #0
    c760:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c764:	add	x4, x0, #0x770
    c768:	ldr	x3, [sp, #64]
    c76c:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    c770:	add	x2, x0, #0x59c
    c774:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c778:	add	x1, x0, #0x928
    c77c:	ldr	x0, [sp, #24]
    c780:	bl	e90 <Perl_newXS_flags@plt>
    c784:	str	x0, [sp, #16]
    c788:	ldr	x0, [sp, #16]
    c78c:	ldr	x0, [x0]
    c790:	str	x0, [sp, #200]
    c794:	ldr	x0, [sp, #200]
    c798:	mov	w1, #0x12                  	// #18
    c79c:	str	w1, [x0, #40]
    c7a0:	mov	w5, #0x0                   	// #0
    c7a4:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c7a8:	add	x4, x0, #0x770
    c7ac:	ldr	x3, [sp, #64]
    c7b0:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    c7b4:	add	x2, x0, #0x59c
    c7b8:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c7bc:	add	x1, x0, #0x940
    c7c0:	ldr	x0, [sp, #24]
    c7c4:	bl	e90 <Perl_newXS_flags@plt>
    c7c8:	str	x0, [sp, #16]
    c7cc:	ldr	x0, [sp, #16]
    c7d0:	ldr	x0, [x0]
    c7d4:	str	x0, [sp, #208]
    c7d8:	ldr	x0, [sp, #208]
    c7dc:	mov	w1, #0x14                  	// #20
    c7e0:	str	w1, [x0, #40]
    c7e4:	mov	w5, #0x0                   	// #0
    c7e8:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c7ec:	add	x4, x0, #0x770
    c7f0:	ldr	x3, [sp, #64]
    c7f4:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    c7f8:	add	x2, x0, #0x59c
    c7fc:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c800:	add	x1, x0, #0x960
    c804:	ldr	x0, [sp, #24]
    c808:	bl	e90 <Perl_newXS_flags@plt>
    c80c:	str	x0, [sp, #16]
    c810:	ldr	x0, [sp, #16]
    c814:	ldr	x0, [x0]
    c818:	str	x0, [sp, #216]
    c81c:	ldr	x0, [sp, #216]
    c820:	mov	w1, #0x13                  	// #19
    c824:	str	w1, [x0, #40]
    c828:	mov	w5, #0x0                   	// #0
    c82c:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c830:	add	x4, x0, #0x770
    c834:	ldr	x3, [sp, #64]
    c838:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    c83c:	add	x2, x0, #0x59c
    c840:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c844:	add	x1, x0, #0x980
    c848:	ldr	x0, [sp, #24]
    c84c:	bl	e90 <Perl_newXS_flags@plt>
    c850:	str	x0, [sp, #16]
    c854:	ldr	x0, [sp, #16]
    c858:	ldr	x0, [x0]
    c85c:	str	x0, [sp, #224]
    c860:	ldr	x0, [sp, #224]
    c864:	mov	w1, #0xe                   	// #14
    c868:	str	w1, [x0, #40]
    c86c:	mov	w5, #0x0                   	// #0
    c870:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c874:	add	x4, x0, #0x770
    c878:	ldr	x3, [sp, #64]
    c87c:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    c880:	add	x2, x0, #0x59c
    c884:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c888:	add	x1, x0, #0x9a0
    c88c:	ldr	x0, [sp, #24]
    c890:	bl	e90 <Perl_newXS_flags@plt>
    c894:	str	x0, [sp, #16]
    c898:	ldr	x0, [sp, #16]
    c89c:	ldr	x0, [x0]
    c8a0:	str	x0, [sp, #232]
    c8a4:	ldr	x0, [sp, #232]
    c8a8:	mov	w1, #0xd                   	// #13
    c8ac:	str	w1, [x0, #40]
    c8b0:	mov	w5, #0x0                   	// #0
    c8b4:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c8b8:	add	x4, x0, #0x770
    c8bc:	ldr	x3, [sp, #64]
    c8c0:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    c8c4:	add	x2, x0, #0x940
    c8c8:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c8cc:	add	x1, x0, #0x9b8
    c8d0:	ldr	x0, [sp, #24]
    c8d4:	bl	e90 <Perl_newXS_flags@plt>
    c8d8:	str	x0, [sp, #16]
    c8dc:	ldr	x0, [sp, #16]
    c8e0:	ldr	x0, [x0]
    c8e4:	str	x0, [sp, #240]
    c8e8:	ldr	x0, [sp, #240]
    c8ec:	str	wzr, [x0, #40]
    c8f0:	mov	w5, #0x0                   	// #0
    c8f4:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c8f8:	add	x4, x0, #0x770
    c8fc:	ldr	x3, [sp, #64]
    c900:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    c904:	add	x2, x0, #0x940
    c908:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c90c:	add	x1, x0, #0x9d0
    c910:	ldr	x0, [sp, #24]
    c914:	bl	e90 <Perl_newXS_flags@plt>
    c918:	str	x0, [sp, #16]
    c91c:	ldr	x0, [sp, #16]
    c920:	ldr	x0, [x0]
    c924:	str	x0, [sp, #248]
    c928:	ldr	x0, [sp, #248]
    c92c:	mov	w1, #0x2                   	// #2
    c930:	str	w1, [x0, #40]
    c934:	mov	w5, #0x0                   	// #0
    c938:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c93c:	add	x4, x0, #0x770
    c940:	ldr	x3, [sp, #64]
    c944:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    c948:	add	x2, x0, #0x940
    c94c:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c950:	add	x1, x0, #0x9f0
    c954:	ldr	x0, [sp, #24]
    c958:	bl	e90 <Perl_newXS_flags@plt>
    c95c:	str	x0, [sp, #16]
    c960:	ldr	x0, [sp, #16]
    c964:	ldr	x0, [x0]
    c968:	str	x0, [sp, #256]
    c96c:	ldr	x0, [sp, #256]
    c970:	mov	w1, #0x1                   	// #1
    c974:	str	w1, [x0, #40]
    c978:	mov	w5, #0x0                   	// #0
    c97c:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c980:	add	x4, x0, #0x770
    c984:	ldr	x3, [sp, #64]
    c988:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    c98c:	add	x2, x0, #0x940
    c990:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c994:	add	x1, x0, #0xa10
    c998:	ldr	x0, [sp, #24]
    c99c:	bl	e90 <Perl_newXS_flags@plt>
    c9a0:	str	x0, [sp, #16]
    c9a4:	ldr	x0, [sp, #16]
    c9a8:	ldr	x0, [x0]
    c9ac:	str	x0, [sp, #264]
    c9b0:	ldr	x0, [sp, #264]
    c9b4:	mov	w1, #0x3                   	// #3
    c9b8:	str	w1, [x0, #40]
    c9bc:	mov	w5, #0x0                   	// #0
    c9c0:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c9c4:	add	x4, x0, #0x770
    c9c8:	ldr	x3, [sp, #64]
    c9cc:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    c9d0:	add	x2, x0, #0x940
    c9d4:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    c9d8:	add	x1, x0, #0xa30
    c9dc:	ldr	x0, [sp, #24]
    c9e0:	bl	e90 <Perl_newXS_flags@plt>
    c9e4:	str	x0, [sp, #16]
    c9e8:	ldr	x0, [sp, #16]
    c9ec:	ldr	x0, [x0]
    c9f0:	str	x0, [sp, #272]
    c9f4:	ldr	x0, [sp, #272]
    c9f8:	mov	w1, #0x5                   	// #5
    c9fc:	str	w1, [x0, #40]
    ca00:	mov	w5, #0x0                   	// #0
    ca04:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    ca08:	add	x4, x0, #0x770
    ca0c:	ldr	x3, [sp, #64]
    ca10:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    ca14:	add	x2, x0, #0x940
    ca18:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    ca1c:	add	x1, x0, #0xa50
    ca20:	ldr	x0, [sp, #24]
    ca24:	bl	e90 <Perl_newXS_flags@plt>
    ca28:	str	x0, [sp, #16]
    ca2c:	ldr	x0, [sp, #16]
    ca30:	ldr	x0, [x0]
    ca34:	str	x0, [sp, #280]
    ca38:	ldr	x0, [sp, #280]
    ca3c:	mov	w1, #0x4                   	// #4
    ca40:	str	w1, [x0, #40]
    ca44:	mov	w5, #0x0                   	// #0
    ca48:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    ca4c:	add	x4, x0, #0x770
    ca50:	ldr	x3, [sp, #64]
    ca54:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    ca58:	add	x2, x0, #0x940
    ca5c:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    ca60:	add	x1, x0, #0xa70
    ca64:	ldr	x0, [sp, #24]
    ca68:	bl	e90 <Perl_newXS_flags@plt>
    ca6c:	str	x0, [sp, #16]
    ca70:	ldr	x0, [sp, #16]
    ca74:	ldr	x0, [x0]
    ca78:	str	x0, [sp, #288]
    ca7c:	ldr	x0, [sp, #288]
    ca80:	mov	w1, #0x6                   	// #6
    ca84:	str	w1, [x0, #40]
    ca88:	mov	w5, #0x0                   	// #0
    ca8c:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    ca90:	add	x4, x0, #0x770
    ca94:	ldr	x3, [sp, #64]
    ca98:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    ca9c:	add	x2, x0, #0x940
    caa0:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    caa4:	add	x1, x0, #0xa90
    caa8:	ldr	x0, [sp, #24]
    caac:	bl	e90 <Perl_newXS_flags@plt>
    cab0:	str	x0, [sp, #16]
    cab4:	ldr	x0, [sp, #16]
    cab8:	ldr	x0, [x0]
    cabc:	str	x0, [sp, #296]
    cac0:	ldr	x0, [sp, #296]
    cac4:	mov	w1, #0x8                   	// #8
    cac8:	str	w1, [x0, #40]
    cacc:	mov	w5, #0x0                   	// #0
    cad0:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    cad4:	add	x4, x0, #0x770
    cad8:	ldr	x3, [sp, #64]
    cadc:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    cae0:	add	x2, x0, #0x940
    cae4:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    cae8:	add	x1, x0, #0xab0
    caec:	ldr	x0, [sp, #24]
    caf0:	bl	e90 <Perl_newXS_flags@plt>
    caf4:	str	x0, [sp, #16]
    caf8:	ldr	x0, [sp, #16]
    cafc:	ldr	x0, [x0]
    cb00:	str	x0, [sp, #304]
    cb04:	ldr	x0, [sp, #304]
    cb08:	mov	w1, #0x7                   	// #7
    cb0c:	str	w1, [x0, #40]
    cb10:	mov	w5, #0x0                   	// #0
    cb14:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    cb18:	add	x4, x0, #0x770
    cb1c:	ldr	x3, [sp, #64]
    cb20:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    cb24:	add	x2, x0, #0x940
    cb28:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    cb2c:	add	x1, x0, #0xad0
    cb30:	ldr	x0, [sp, #24]
    cb34:	bl	e90 <Perl_newXS_flags@plt>
    cb38:	str	x0, [sp, #16]
    cb3c:	ldr	x0, [sp, #16]
    cb40:	ldr	x0, [x0]
    cb44:	str	x0, [sp, #312]
    cb48:	ldr	x0, [sp, #312]
    cb4c:	mov	w1, #0x9                   	// #9
    cb50:	str	w1, [x0, #40]
    cb54:	mov	w5, #0x0                   	// #0
    cb58:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    cb5c:	add	x4, x0, #0x770
    cb60:	ldr	x3, [sp, #64]
    cb64:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    cb68:	add	x2, x0, #0x940
    cb6c:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    cb70:	add	x1, x0, #0xaf0
    cb74:	ldr	x0, [sp, #24]
    cb78:	bl	e90 <Perl_newXS_flags@plt>
    cb7c:	str	x0, [sp, #16]
    cb80:	ldr	x0, [sp, #16]
    cb84:	ldr	x0, [x0]
    cb88:	str	x0, [sp, #320]
    cb8c:	ldr	x0, [sp, #320]
    cb90:	mov	w1, #0xb                   	// #11
    cb94:	str	w1, [x0, #40]
    cb98:	mov	w5, #0x0                   	// #0
    cb9c:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    cba0:	add	x4, x0, #0x770
    cba4:	ldr	x3, [sp, #64]
    cba8:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    cbac:	add	x2, x0, #0x940
    cbb0:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    cbb4:	add	x1, x0, #0xb10
    cbb8:	ldr	x0, [sp, #24]
    cbbc:	bl	e90 <Perl_newXS_flags@plt>
    cbc0:	str	x0, [sp, #16]
    cbc4:	ldr	x0, [sp, #16]
    cbc8:	ldr	x0, [x0]
    cbcc:	str	x0, [sp, #328]
    cbd0:	ldr	x0, [sp, #328]
    cbd4:	mov	w1, #0xa                   	// #10
    cbd8:	str	w1, [x0, #40]
    cbdc:	mov	w5, #0x0                   	// #0
    cbe0:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    cbe4:	add	x4, x0, #0x770
    cbe8:	ldr	x3, [sp, #64]
    cbec:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    cbf0:	add	x2, x0, #0x940
    cbf4:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    cbf8:	add	x1, x0, #0xb30
    cbfc:	ldr	x0, [sp, #24]
    cc00:	bl	e90 <Perl_newXS_flags@plt>
    cc04:	str	x0, [sp, #16]
    cc08:	ldr	x0, [sp, #16]
    cc0c:	ldr	x0, [x0]
    cc10:	str	x0, [sp, #336]
    cc14:	ldr	x0, [sp, #336]
    cc18:	mov	w1, #0xc                   	// #12
    cc1c:	str	w1, [x0, #40]
    cc20:	mov	w5, #0x0                   	// #0
    cc24:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    cc28:	add	x4, x0, #0x770
    cc2c:	ldr	x3, [sp, #64]
    cc30:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    cc34:	add	x2, x0, #0x940
    cc38:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    cc3c:	add	x1, x0, #0xb50
    cc40:	ldr	x0, [sp, #24]
    cc44:	bl	e90 <Perl_newXS_flags@plt>
    cc48:	str	x0, [sp, #16]
    cc4c:	ldr	x0, [sp, #16]
    cc50:	ldr	x0, [x0]
    cc54:	str	x0, [sp, #344]
    cc58:	ldr	x0, [sp, #344]
    cc5c:	mov	w1, #0xf                   	// #15
    cc60:	str	w1, [x0, #40]
    cc64:	mov	w5, #0x0                   	// #0
    cc68:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    cc6c:	add	x4, x0, #0x770
    cc70:	ldr	x3, [sp, #64]
    cc74:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    cc78:	add	x2, x0, #0x940
    cc7c:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    cc80:	add	x1, x0, #0xb70
    cc84:	ldr	x0, [sp, #24]
    cc88:	bl	e90 <Perl_newXS_flags@plt>
    cc8c:	str	x0, [sp, #16]
    cc90:	ldr	x0, [sp, #16]
    cc94:	ldr	x0, [x0]
    cc98:	str	x0, [sp, #352]
    cc9c:	ldr	x0, [sp, #352]
    cca0:	mov	w1, #0x11                  	// #17
    cca4:	str	w1, [x0, #40]
    cca8:	mov	w5, #0x0                   	// #0
    ccac:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    ccb0:	add	x4, x0, #0x770
    ccb4:	ldr	x3, [sp, #64]
    ccb8:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    ccbc:	add	x2, x0, #0x940
    ccc0:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    ccc4:	add	x1, x0, #0xb98
    ccc8:	ldr	x0, [sp, #24]
    cccc:	bl	e90 <Perl_newXS_flags@plt>
    ccd0:	str	x0, [sp, #16]
    ccd4:	ldr	x0, [sp, #16]
    ccd8:	ldr	x0, [x0]
    ccdc:	str	x0, [sp, #360]
    cce0:	ldr	x0, [sp, #360]
    cce4:	mov	w1, #0x10                  	// #16
    cce8:	str	w1, [x0, #40]
    ccec:	mov	w5, #0x0                   	// #0
    ccf0:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    ccf4:	add	x4, x0, #0x770
    ccf8:	ldr	x3, [sp, #64]
    ccfc:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    cd00:	add	x2, x0, #0x940
    cd04:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    cd08:	add	x1, x0, #0xbb8
    cd0c:	ldr	x0, [sp, #24]
    cd10:	bl	e90 <Perl_newXS_flags@plt>
    cd14:	str	x0, [sp, #16]
    cd18:	ldr	x0, [sp, #16]
    cd1c:	ldr	x0, [x0]
    cd20:	str	x0, [sp, #368]
    cd24:	ldr	x0, [sp, #368]
    cd28:	mov	w1, #0x12                  	// #18
    cd2c:	str	w1, [x0, #40]
    cd30:	mov	w5, #0x0                   	// #0
    cd34:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    cd38:	add	x4, x0, #0x770
    cd3c:	ldr	x3, [sp, #64]
    cd40:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    cd44:	add	x2, x0, #0x940
    cd48:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    cd4c:	add	x1, x0, #0xbd8
    cd50:	ldr	x0, [sp, #24]
    cd54:	bl	e90 <Perl_newXS_flags@plt>
    cd58:	str	x0, [sp, #16]
    cd5c:	ldr	x0, [sp, #16]
    cd60:	ldr	x0, [x0]
    cd64:	str	x0, [sp, #376]
    cd68:	ldr	x0, [sp, #376]
    cd6c:	mov	w1, #0x14                  	// #20
    cd70:	str	w1, [x0, #40]
    cd74:	mov	w5, #0x0                   	// #0
    cd78:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    cd7c:	add	x4, x0, #0x770
    cd80:	ldr	x3, [sp, #64]
    cd84:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    cd88:	add	x2, x0, #0x940
    cd8c:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    cd90:	add	x1, x0, #0xc00
    cd94:	ldr	x0, [sp, #24]
    cd98:	bl	e90 <Perl_newXS_flags@plt>
    cd9c:	str	x0, [sp, #16]
    cda0:	ldr	x0, [sp, #16]
    cda4:	ldr	x0, [x0]
    cda8:	str	x0, [sp, #384]
    cdac:	ldr	x0, [sp, #384]
    cdb0:	mov	w1, #0x13                  	// #19
    cdb4:	str	w1, [x0, #40]
    cdb8:	mov	w5, #0x0                   	// #0
    cdbc:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    cdc0:	add	x4, x0, #0x770
    cdc4:	ldr	x3, [sp, #64]
    cdc8:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    cdcc:	add	x2, x0, #0x940
    cdd0:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    cdd4:	add	x1, x0, #0xc20
    cdd8:	ldr	x0, [sp, #24]
    cddc:	bl	e90 <Perl_newXS_flags@plt>
    cde0:	str	x0, [sp, #16]
    cde4:	ldr	x0, [sp, #16]
    cde8:	ldr	x0, [x0]
    cdec:	str	x0, [sp, #392]
    cdf0:	ldr	x0, [sp, #392]
    cdf4:	mov	w1, #0xe                   	// #14
    cdf8:	str	w1, [x0, #40]
    cdfc:	mov	w5, #0x0                   	// #0
    ce00:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    ce04:	add	x4, x0, #0x770
    ce08:	ldr	x3, [sp, #64]
    ce0c:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    ce10:	add	x2, x0, #0x940
    ce14:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    ce18:	add	x1, x0, #0xc40
    ce1c:	ldr	x0, [sp, #24]
    ce20:	bl	e90 <Perl_newXS_flags@plt>
    ce24:	str	x0, [sp, #16]
    ce28:	ldr	x0, [sp, #16]
    ce2c:	ldr	x0, [x0]
    ce30:	str	x0, [sp, #400]
    ce34:	ldr	x0, [sp, #400]
    ce38:	mov	w1, #0xd                   	// #13
    ce3c:	str	w1, [x0, #40]
    ce40:	mov	w5, #0x0                   	// #0
    ce44:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    ce48:	add	x4, x0, #0x6e8
    ce4c:	ldr	x3, [sp, #64]
    ce50:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    ce54:	add	x2, x0, #0xdfc
    ce58:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    ce5c:	add	x1, x0, #0xc60
    ce60:	ldr	x0, [sp, #24]
    ce64:	bl	e90 <Perl_newXS_flags@plt>
    ce68:	str	x0, [sp, #16]
    ce6c:	ldr	x0, [sp, #16]
    ce70:	ldr	x0, [x0]
    ce74:	str	x0, [sp, #408]
    ce78:	ldr	x0, [sp, #408]
    ce7c:	mov	w1, #0x1                   	// #1
    ce80:	str	w1, [x0, #40]
    ce84:	mov	w5, #0x0                   	// #0
    ce88:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    ce8c:	add	x4, x0, #0x6e8
    ce90:	ldr	x3, [sp, #64]
    ce94:	adrp	x0, a000 <XS_Digest__SHA_shawrite+0x308>
    ce98:	add	x2, x0, #0xdfc
    ce9c:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    cea0:	add	x1, x0, #0xc78
    cea4:	ldr	x0, [sp, #24]
    cea8:	bl	e90 <Perl_newXS_flags@plt>
    ceac:	str	x0, [sp, #16]
    ceb0:	ldr	x0, [sp, #16]
    ceb4:	ldr	x0, [x0]
    ceb8:	str	x0, [sp, #416]
    cebc:	ldr	x0, [sp, #416]
    cec0:	str	wzr, [x0, #40]
    cec4:	mov	w5, #0x0                   	// #0
    cec8:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    cecc:	add	x4, x0, #0xc90
    ced0:	ldr	x3, [sp, #64]
    ced4:	adrp	x0, b000 <XS_Digest__SHA_hashsize+0x204>
    ced8:	add	x2, x0, #0x8c
    cedc:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    cee0:	add	x1, x0, #0xc98
    cee4:	ldr	x0, [sp, #24]
    cee8:	bl	e90 <Perl_newXS_flags@plt>
    ceec:	mov	w5, #0x0                   	// #0
    cef0:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    cef4:	add	x4, x0, #0x6e8
    cef8:	ldr	x3, [sp, #64]
    cefc:	adrp	x0, b000 <XS_Digest__SHA_hashsize+0x204>
    cf00:	add	x2, x0, #0x368
    cf04:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    cf08:	add	x1, x0, #0xcb0
    cf0c:	ldr	x0, [sp, #24]
    cf10:	bl	e90 <Perl_newXS_flags@plt>
    cf14:	str	x0, [sp, #16]
    cf18:	ldr	x0, [sp, #16]
    cf1c:	ldr	x0, [x0]
    cf20:	str	x0, [sp, #424]
    cf24:	ldr	x0, [sp, #424]
    cf28:	mov	w1, #0x2                   	// #2
    cf2c:	str	w1, [x0, #40]
    cf30:	mov	w5, #0x0                   	// #0
    cf34:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    cf38:	add	x4, x0, #0x6e8
    cf3c:	ldr	x3, [sp, #64]
    cf40:	adrp	x0, b000 <XS_Digest__SHA_hashsize+0x204>
    cf44:	add	x2, x0, #0x368
    cf48:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    cf4c:	add	x1, x0, #0xcc8
    cf50:	ldr	x0, [sp, #24]
    cf54:	bl	e90 <Perl_newXS_flags@plt>
    cf58:	str	x0, [sp, #16]
    cf5c:	ldr	x0, [sp, #16]
    cf60:	ldr	x0, [x0]
    cf64:	str	x0, [sp, #432]
    cf68:	ldr	x0, [sp, #432]
    cf6c:	str	wzr, [x0, #40]
    cf70:	mov	w5, #0x0                   	// #0
    cf74:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    cf78:	add	x4, x0, #0x6e8
    cf7c:	ldr	x3, [sp, #64]
    cf80:	adrp	x0, b000 <XS_Digest__SHA_hashsize+0x204>
    cf84:	add	x2, x0, #0x368
    cf88:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    cf8c:	add	x1, x0, #0xce0
    cf90:	ldr	x0, [sp, #24]
    cf94:	bl	e90 <Perl_newXS_flags@plt>
    cf98:	str	x0, [sp, #16]
    cf9c:	ldr	x0, [sp, #16]
    cfa0:	ldr	x0, [x0]
    cfa4:	str	x0, [sp, #440]
    cfa8:	ldr	x0, [sp, #440]
    cfac:	mov	w1, #0x1                   	// #1
    cfb0:	str	w1, [x0, #40]
    cfb4:	mov	w5, #0x0                   	// #0
    cfb8:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    cfbc:	add	x4, x0, #0x6e8
    cfc0:	ldr	x3, [sp, #64]
    cfc4:	adrp	x0, b000 <XS_Digest__SHA_hashsize+0x204>
    cfc8:	add	x2, x0, #0x56c
    cfcc:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    cfd0:	add	x1, x0, #0xcf8
    cfd4:	ldr	x0, [sp, #24]
    cfd8:	bl	e90 <Perl_newXS_flags@plt>
    cfdc:	mov	w5, #0x0                   	// #0
    cfe0:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    cfe4:	add	x4, x0, #0x6c8
    cfe8:	ldr	x3, [sp, #64]
    cfec:	adrp	x0, b000 <XS_Digest__SHA_hashsize+0x204>
    cff0:	add	x2, x0, #0x86c
    cff4:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    cff8:	add	x1, x0, #0xd10
    cffc:	ldr	x0, [sp, #24]
    d000:	bl	e90 <Perl_newXS_flags@plt>
    d004:	mov	w5, #0x0                   	// #0
    d008:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    d00c:	add	x4, x0, #0x6c8
    d010:	ldr	x3, [sp, #64]
    d014:	adrp	x0, b000 <XS_Digest__SHA_hashsize+0x204>
    d018:	add	x2, x0, #0xc54
    d01c:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    d020:	add	x1, x0, #0xd28
    d024:	ldr	x0, [sp, #24]
    d028:	bl	e90 <Perl_newXS_flags@plt>
    d02c:	mov	w5, #0x0                   	// #0
    d030:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    d034:	add	x4, x0, #0x6c8
    d038:	ldr	x3, [sp, #64]
    d03c:	adrp	x0, b000 <XS_Digest__SHA_hashsize+0x204>
    d040:	add	x2, x0, #0xe6c
    d044:	adrp	x0, d000 <boot_Digest__SHA+0xe50>
    d048:	add	x1, x0, #0xd48
    d04c:	ldr	x0, [sp, #24]
    d050:	bl	e90 <Perl_newXS_flags@plt>
    d054:	ldr	w1, [sp, #40]
    d058:	ldr	x0, [sp, #24]
    d05c:	bl	df0 <Perl_xs_boot_epilog@plt>
    d060:	nop
    d064:	ldp	x29, x30, [sp], #448
    d068:	ret

Disassembly of section .fini:

000000000000d06c <_fini>:
    d06c:	stp	x29, x30, [sp, #-16]!
    d070:	mov	x29, sp
    d074:	ldp	x29, x30, [sp], #16
    d078:	ret
