
*** Running vivado
    with args -log FIVS_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FIVS_top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source FIVS_top.tcl -notrace
Command: synth_design -top FIVS_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10752 
WARNING: [Synth 8-2507] parameter declaration becomes local in PwdToPC with formal parameter declaration list [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/USB_control/PwdToPC.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port SW is not allowed [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:60]
WARNING: [Synth 8-2611] redeclaration of ansi port admin_pwd is not allowed [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:61]
WARNING: [Synth 8-2611] redeclaration of ansi port Finger_input is not allowed [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:62]
WARNING: [Synth 8-976] check has already been declared [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:74]
WARNING: [Synth 8-2654] second declaration of check ignored [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:74]
INFO: [Synth 8-994] check is declared here [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:65]
INFO: [Synth 8-994] clear is declared here [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:67]
INFO: [Synth 8-994] get is declared here [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:66]
WARNING: [Synth 8-2611] redeclaration of ansi port right is not allowed [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:75]
WARNING: [Synth 8-976] right has already been declared [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:75]
WARNING: [Synth 8-2654] second declaration of right ignored [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:75]
INFO: [Synth 8-994] right is declared here [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:41]
WARNING: [Synth 8-976] FM_done has already been declared [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:76]
WARNING: [Synth 8-2654] second declaration of FM_done ignored [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:76]
INFO: [Synth 8-994] FM_done is declared here [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:63]
WARNING: [Synth 8-2611] redeclaration of ansi port rx is not allowed [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:78]
WARNING: [Synth 8-2611] redeclaration of ansi port tx is not allowed [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:79]
WARNING: [Synth 8-2611] redeclaration of ansi port usb_dp_pull is not allowed [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:84]
WARNING: [Synth 8-2611] redeclaration of ansi port usb_dp is not allowed [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:85]
WARNING: [Synth 8-2611] redeclaration of ansi port usb_dn is not allowed [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:86]
WARNING: [Synth 8-976] send has already been declared [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:87]
WARNING: [Synth 8-2654] second declaration of send ignored [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:87]
INFO: [Synth 8-994] send is declared here [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:68]
WARNING: [Synth 8-976] pwd_code has already been declared [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:88]
WARNING: [Synth 8-2654] second declaration of pwd_code ignored [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:88]
INFO: [Synth 8-994] pwd_code is declared here [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:77]
WARNING: [Synth 8-976] send_done has already been declared [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:89]
WARNING: [Synth 8-2654] second declaration of send_done ignored [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:89]
INFO: [Synth 8-994] send_done is declared here [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:69]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 482.496 ; gain = 115.332
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FIVS_top' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:24]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Administrator/Desktop/FIVS/FIVS.runs/synth_1/.Xil/Vivado-17680-CDJD-01/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.runs/synth_1/.Xil/Vivado-17680-CDJD-01/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'StateMachine' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/StateMachine.v:23]
	Parameter IDLE bound to: 3'b000 
	Parameter CHECK bound to: 3'b001 
	Parameter SEND bound to: 3'b010 
	Parameter GET bound to: 3'b011 
	Parameter CLEAR bound to: 3'b100 
	Parameter CHECK_CODE bound to: 2'b00 
	Parameter GET_CODE bound to: 2'b01 
	Parameter SEND_CODE bound to: 2'b10 
	Parameter CLEAR_CODE bound to: 2'b11 
	Parameter ADMIN_PASSWORD bound to: 8'b11111111 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/StateMachine.v:63]
INFO: [Synth 8-6155] done synthesizing module 'StateMachine' (2#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/StateMachine.v:23]
INFO: [Synth 8-6157] synthesizing module 'FPcontrol' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/FPcontrol.v:1]
INFO: [Synth 8-6157] synthesizing module 'stateGetFP' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP.v:3]
INFO: [Synth 8-6157] synthesizing module 'stateGetFP001' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP001.v:3]
INFO: [Synth 8-6157] synthesizing module 'usart232_tx' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/usart232_tx.v:1]
	Parameter Baund_cnt_max bound to: 13'b0011011001000 
INFO: [Synth 8-6155] done synthesizing module 'usart232_tx' (3#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/usart232_tx.v:1]
WARNING: [Synth 8-5788] Register rst_reg in module stateGetFP001 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP001.v:24]
WARNING: [Synth 8-5788] Register message_reg in module stateGetFP001 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP001.v:25]
WARNING: [Synth 8-5788] Register start_send_reg in module stateGetFP001 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP001.v:27]
WARNING: [Synth 8-5788] Register state_reg in module stateGetFP001 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP001.v:34]
INFO: [Synth 8-6155] done synthesizing module 'stateGetFP001' (4#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP001.v:3]
INFO: [Synth 8-6157] synthesizing module 'stateGetFP010' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP010.v:3]
INFO: [Synth 8-6157] synthesizing module 'usart232_rx' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/usart232_rx.v:23]
	Parameter BOUND_CNT_MAX bound to: 13'b0011011001000 
INFO: [Synth 8-6155] done synthesizing module 'usart232_rx' (5#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/usart232_rx.v:23]
WARNING: [Synth 8-5788] Register i_reg in module stateGetFP010 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP010.v:28]
WARNING: [Synth 8-5788] Register start_reg in module stateGetFP010 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP010.v:28]
WARNING: [Synth 8-5788] Register FP_num_reg in module stateGetFP010 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP010.v:29]
INFO: [Synth 8-6155] done synthesizing module 'stateGetFP010' (6#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP010.v:3]
INFO: [Synth 8-6157] synthesizing module 'stateGetFP011' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP011.v:3]
WARNING: [Synth 8-5788] Register rst_reg in module stateGetFP011 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP011.v:32]
WARNING: [Synth 8-5788] Register message_reg in module stateGetFP011 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP011.v:33]
WARNING: [Synth 8-5788] Register start_send_reg in module stateGetFP011 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP011.v:35]
WARNING: [Synth 8-5788] Register state_reg in module stateGetFP011 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP011.v:43]
INFO: [Synth 8-6155] done synthesizing module 'stateGetFP011' (7#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP011.v:3]
INFO: [Synth 8-6157] synthesizing module 'stateGetFP100' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP100.v:23]
WARNING: [Synth 8-5788] Register i_reg in module stateGetFP100 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP100.v:50]
WARNING: [Synth 8-5788] Register start_reg in module stateGetFP100 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP100.v:50]
WARNING: [Synth 8-5788] Register conf_reg in module stateGetFP100 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP100.v:51]
WARNING: [Synth 8-5788] Register order_reg in module stateGetFP100 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP100.v:52]
INFO: [Synth 8-6155] done synthesizing module 'stateGetFP100' (8#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP100.v:23]
WARNING: [Synth 8-5788] Register rst_reg in module stateGetFP is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP.v:19]
INFO: [Synth 8-6155] done synthesizing module 'stateGetFP' (9#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP.v:3]
INFO: [Synth 8-6157] synthesizing module 'stateClear' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateClear.v:29]
INFO: [Synth 8-6157] synthesizing module 'stateClear001' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateClear001.v:3]
WARNING: [Synth 8-5788] Register rst_reg in module stateClear001 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateClear001.v:24]
WARNING: [Synth 8-5788] Register message_reg in module stateClear001 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateClear001.v:25]
WARNING: [Synth 8-5788] Register start_send_reg in module stateClear001 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateClear001.v:27]
WARNING: [Synth 8-5788] Register state_reg in module stateClear001 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateClear001.v:34]
INFO: [Synth 8-6155] done synthesizing module 'stateClear001' (10#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateClear001.v:3]
INFO: [Synth 8-6157] synthesizing module 'stateClear010' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateClear010.v:3]
INFO: [Synth 8-6155] done synthesizing module 'stateClear010' (11#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateClear010.v:3]
WARNING: [Synth 8-5788] Register rst_reg in module stateClear is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateClear.v:47]
INFO: [Synth 8-6155] done synthesizing module 'stateClear' (12#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateClear.v:29]
INFO: [Synth 8-6157] synthesizing module 'stateCheck' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateCheck.v:29]
INFO: [Synth 8-6157] synthesizing module 'stateCheck001' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateCheck001.v:3]
WARNING: [Synth 8-5788] Register rst_reg in module stateCheck001 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateCheck001.v:25]
WARNING: [Synth 8-5788] Register message_reg in module stateCheck001 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateCheck001.v:26]
WARNING: [Synth 8-5788] Register start_send_reg in module stateCheck001 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateCheck001.v:28]
WARNING: [Synth 8-5788] Register state_reg in module stateCheck001 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateCheck001.v:39]
INFO: [Synth 8-6155] done synthesizing module 'stateCheck001' (13#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateCheck001.v:3]
INFO: [Synth 8-6157] synthesizing module 'stateCheck010' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateCheck010.v:23]
WARNING: [Synth 8-5788] Register i_reg in module stateCheck010 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateCheck010.v:54]
WARNING: [Synth 8-5788] Register start_reg in module stateCheck010 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateCheck010.v:54]
WARNING: [Synth 8-5788] Register conf_reg in module stateCheck010 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateCheck010.v:55]
WARNING: [Synth 8-5788] Register order_reg in module stateCheck010 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateCheck010.v:56]
WARNING: [Synth 8-5788] Register FP_id_reg in module stateCheck010 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateCheck010.v:57]
INFO: [Synth 8-6155] done synthesizing module 'stateCheck010' (14#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateCheck010.v:23]
WARNING: [Synth 8-5788] Register rst_reg in module stateCheck is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateCheck.v:47]
INFO: [Synth 8-6155] done synthesizing module 'stateCheck' (15#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateCheck.v:29]
INFO: [Synth 8-6155] done synthesizing module 'FPcontrol' (16#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/FPcontrol.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'FP_id' does not match port width (16) of module 'FPcontrol' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:113]
INFO: [Synth 8-6157] synthesizing module 'PwdToPC' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/USB_control/PwdToPC.v:25]
	Parameter SIZE bound to: 7 - type: integer 
	Parameter PWD_MAXLEN bound to: 16 - type: integer 
	Parameter BYTE_LEN bound to: 8 - type: integer 
	Parameter INPUT_INTERVAL bound to: 6000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PwdMgr' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/USB_control/PwdMgr.v:24]
	Parameter PASSWORD_MAXLEN bound to: 16 - type: integer 
	Parameter password0 bound to: MYID1900013355 - type: string 
	Parameter password1 bound to: mypwd123456 - type: string 
	Parameter password2 bound to: 3456789012ghi - type: string 
	Parameter password3 bound to: 4567890123jkl - type: string 
	Parameter password4 bound to: 5678901234mno - type: string 
	Parameter password5 bound to: 6789012345pqr - type: string 
	Parameter password6 bound to: 7890123456stu123 - type: string 
	Parameter password7 bound to: (null) - type: string 
	Parameter password8 bound to: (null) - type: string 
	Parameter password9 bound to: (null) - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PwdMgr' (17#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/USB_control/PwdMgr.v:24]
INFO: [Synth 8-6157] synthesizing module 'usb_hid_top' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/USB_control/usb_hid_top.v:22]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/Administrator/Desktop/FIVS/FIVS.runs/synth_1/.Xil/Vivado-17680-CDJD-01/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (18#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.runs/synth_1/.Xil/Vivado-17680-CDJD-01/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'usbfs_core_top' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/ip/usbfs_core/usbfs_core_top.sv:9]
	Parameter ENDP_00_MAXPKTSIZE bound to: 10'b0000100000 
	Parameter ENDP_81_MAXPKTSIZE bound to: 10'b0000001000 
	Parameter RESET_CYCLES bound to: 60000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'usbfs_bitlevel' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/ip/usbfs_core/usbfs_bitlevel.sv:12]
	Parameter CNTJ_BEFORE_RX bound to: 6'b010001 
	Parameter CNTJ_BEFORE_TX bound to: 6'b001110 
	Parameter CNT_STUFF bound to: 6'b000110 
INFO: [Synth 8-6155] done synthesizing module 'usbfs_bitlevel' (19#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/ip/usbfs_core/usbfs_bitlevel.sv:12]
INFO: [Synth 8-6157] synthesizing module 'usbfs_packet_rx' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/ip/usbfs_core/usbfs_packet_rx.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'usbfs_packet_rx' (20#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/ip/usbfs_core/usbfs_packet_rx.sv:10]
INFO: [Synth 8-6157] synthesizing module 'usbfs_packet_tx' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/ip/usbfs_core/usbfs_packet_tx.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'usbfs_packet_tx' (21#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/ip/usbfs_core/usbfs_packet_tx.sv:10]
INFO: [Synth 8-6157] synthesizing module 'usbfs_transaction' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/ip/usbfs_core/usbfs_transaction.sv:9]
	Parameter ENDP_00_MAXPKTSIZE bound to: 10'b0000100000 
	Parameter ENDP_81_MAXPKTSIZE bound to: 10'b0000001000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/ip/usbfs_core/usbfs_transaction.sv:110]
INFO: [Synth 8-6155] done synthesizing module 'usbfs_transaction' (22#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/ip/usbfs_core/usbfs_transaction.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'usbfs_core_top' (23#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/ip/usbfs_core/usbfs_core_top.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'usb_hid_top' (24#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/USB_control/usb_hid_top.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PwdToPC' (25#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/USB_control/PwdToPC.v:25]
WARNING: [Synth 8-567] referenced signal 'SW' should be on the sensitivity list [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:134]
WARNING: [Synth 8-567] referenced signal 'admin_pwd' should be on the sensitivity list [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:134]
WARNING: [Synth 8-567] referenced signal 'Finger_input' should be on the sensitivity list [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:134]
INFO: [Synth 8-6155] done synthesizing module 'FIVS_top' (26#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 537.418 ; gain = 170.254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 537.418 ; gain = 170.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 537.418 ; gain = 170.254
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'usb_keyboard_0/usb_hid_keyboard_0/parameter_rom'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'usb_keyboard_0/usb_hid_keyboard_0/parameter_rom'
Parsing XDC File [c:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_i'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_i'
Parsing XDC File [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/constrs_1/new/FIVS.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/constrs_1/new/FIVS.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/constrs_1/new/FIVS.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FIVS_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FIVS_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 881.750 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 881.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 881.750 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 881.750 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'usb_keyboard_0/usb_hid_keyboard_0/parameter_rom' at clock pin 'clka' is different from the actual clock period '16.667', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 881.750 ; gain = 514.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 881.750 ; gain = 514.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk100mhz. (constraint file  c:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk100mhz. (constraint file  c:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for usb_keyboard_0/usb_hid_keyboard_0/parameter_rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_wiz_0_i. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 881.750 ; gain = 514.586
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'StateMachine'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "check" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "get" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clear" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "send" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done_flag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "bit_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "start" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "right" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "conf" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stateGetFP'
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "right" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stateClear'
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "right" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "conf" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "right" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "i" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "conf" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stateCheck'
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'status_reg' in module 'usbfs_bitlevel'
INFO: [Synth 8-5544] ROM "status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rp_byte_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'status_reg' in module 'usbfs_packet_tx'
INFO: [Synth 8-5544] ROM "tp_byte_req" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tp_pid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "endp_00_response_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endp_00_response_desc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "endp_00_total" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_valid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_valid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "in_data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/StateMachine.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/StateMachine.v:66]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                   CHECK |                              001 |                              001
                    SEND |                              010 |                              010
                     GET |                              011 |                              011
                   CLEAR |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'sequential' in module 'StateMachine'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/StateMachine.v:66]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
*
                 iSTATE3 |                              001 |                              001
                 iSTATE0 |                              010 |                              010
                 iSTATE1 |                              011 |                              011
                 iSTATE2 |                              100 |                              100
                 iSTATE4 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'stateGetFP'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              000
*
                 iSTATE0 |                             0010 |                              001
                 iSTATE1 |                             0100 |                              010
                 iSTATE2 |                             1000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'stateClear'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              000
*
                 iSTATE0 |                             0010 |                              001
                 iSTATE1 |                             0100 |                              010
                 iSTATE2 |                             1000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'stateCheck'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   JWAIT |                             0000 |                             0000
                    IDLE |                             0001 |                             0001
                    SYNC |                             0010 |                             0010
                    DATA |                             0011 |                             0011
                    DONE |                             0100 |                             0100
                  TXWAIT |                             0101 |                             0101
                    TXOE |                             0110 |                             0110
                  TXSYNC |                             0111 |                             0111
                  TXDATA |                             1000 |                             1000
                  TXEOP1 |                             1001 |                             1001
                  TXEOP2 |                             1010 |                             1010
                  TXDONE |                             1011 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'status_reg' using encoding 'sequential' in module 'usbfs_bitlevel'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                   TXPID |                              001 |                              001
                  TXDATA |                              010 |                              010
                   TXCRC |                              011 |                              011
                   TXFIN |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'status_reg' using encoding 'sequential' in module 'usbfs_packet_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 881.750 ; gain = 514.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
	   2 Input      5 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 5     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 11    
	               13 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 23    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 16    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 113   
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	   5 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 16    
	   4 Input     10 Bit        Muxes := 2     
	  14 Input      8 Bit        Muxes := 2     
	  18 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 31    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 10    
	   5 Input      6 Bit        Muxes := 1     
	  12 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 31    
	   4 Input      4 Bit        Muxes := 2     
	  12 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 25    
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 127   
	  15 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 7     
	  19 Input      1 Bit        Muxes := 4     
	  18 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 4     
	  12 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module StateMachine 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 6     
Module usart232_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module stateGetFP001 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  14 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 3     
	  14 Input      1 Bit        Muxes := 2     
Module usart232_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module stateGetFP010 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module stateGetFP011 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  18 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 3     
	  18 Input      1 Bit        Muxes := 2     
Module stateGetFP100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module stateGetFP 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 4     
Module stateClear001 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  14 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 3     
	  14 Input      1 Bit        Muxes := 2     
Module stateClear010 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module stateClear 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module stateCheck001 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  18 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  19 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 2     
Module stateCheck010 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module stateCheck 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module FPcontrol 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module usbfs_bitlevel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 9     
	   5 Input      6 Bit        Muxes := 1     
	  12 Input      6 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	  12 Input      1 Bit        Muxes := 11    
Module usbfs_packet_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module usbfs_packet_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
Module usbfs_transaction 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 16    
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 7     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 42    
	   4 Input      1 Bit        Muxes := 1     
Module usbfs_core_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module usb_hid_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module PwdToPC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'sfp100/ur/reg1_reg' into 'sfp010/ur/reg1_reg' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/usart232_rx.v:44]
INFO: [Synth 8-4471] merging register 'sfp100/ur/reg2_reg' into 'sfp010/ur/reg2_reg' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/usart232_rx.v:50]
INFO: [Synth 8-4471] merging register 'sfp100/ur/reg3_reg' into 'sfp010/ur/reg3_reg' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/usart232_rx.v:56]
INFO: [Synth 8-5546] ROM "sfp010/ur/bit_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sfp100/ur/bit_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sfp100/right" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scl010/ur/bit_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scl010/right" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sck010/ur/bit_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sck010/right" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "usbfs_core_i/usbfs_transaction_i/endp_00_response_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usb_keyboard_0/\usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/tp_pid_reg[2] )
INFO: [Synth 8-3886] merging instance 'FP_controller_0/sck/sck001/sum_reg[0]' (FD) to 'FP_controller_0/sck/sck001/sum_reg[15]'
INFO: [Synth 8-3886] merging instance 'FP_controller_0/sck/sck001/sum_reg[8]' (FD) to 'FP_controller_0/sck/sck001/sum_reg[15]'
INFO: [Synth 8-3886] merging instance 'FP_controller_0/sck/sck001/sum_reg[9]' (FD) to 'FP_controller_0/sck/sck001/sum_reg[15]'
INFO: [Synth 8-3886] merging instance 'FP_controller_0/sck/sck001/sum_reg[1]' (FD) to 'FP_controller_0/sck/sck001/sum_reg[3]'
INFO: [Synth 8-3886] merging instance 'FP_controller_0/sck/sck001/sum_reg[10]' (FD) to 'FP_controller_0/sck/sck001/sum_reg[15]'
INFO: [Synth 8-3886] merging instance 'FP_controller_0/sck/sck001/sum_reg[2]' (FD) to 'FP_controller_0/sck/sck001/sum_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FP_controller_0/\sck/sck001/sum_reg[3] )
INFO: [Synth 8-3886] merging instance 'FP_controller_0/sck/sck001/sum_reg[11]' (FD) to 'FP_controller_0/sck/sck001/sum_reg[15]'
INFO: [Synth 8-3886] merging instance 'FP_controller_0/sck/sck001/sum_reg[4]' (FD) to 'FP_controller_0/sck/sck001/sum_reg[15]'
INFO: [Synth 8-3886] merging instance 'FP_controller_0/sck/sck001/sum_reg[12]' (FD) to 'FP_controller_0/sck/sck001/sum_reg[15]'
INFO: [Synth 8-3886] merging instance 'FP_controller_0/sck/sck001/sum_reg[5]' (FD) to 'FP_controller_0/sck/sck001/sum_reg[15]'
INFO: [Synth 8-3886] merging instance 'FP_controller_0/sck/sck001/sum_reg[13]' (FD) to 'FP_controller_0/sck/sck001/sum_reg[15]'
INFO: [Synth 8-3886] merging instance 'FP_controller_0/sck/sck001/sum_reg[6]' (FD) to 'FP_controller_0/sck/sck001/sum_reg[15]'
INFO: [Synth 8-3886] merging instance 'FP_controller_0/sck/sck001/sum_reg[14]' (FD) to 'FP_controller_0/sck/sck001/sum_reg[15]'
INFO: [Synth 8-3886] merging instance 'FP_controller_0/sck/sck001/sum_reg[7]' (FD) to 'FP_controller_0/sck/sck001/sum_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FP_controller_0/\sck/sck001/sum_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FP_controller_0/\sck/FSM_onehot_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FP_controller_0/\scl/FSM_onehot_state_reg[3] )
INFO: [Synth 8-3886] merging instance 'FP_controller_0/sfp/sfp001/message_reg[2]' (FDE) to 'FP_controller_0/sfp/sfp001/message_reg[3]'
INFO: [Synth 8-3886] merging instance 'FP_controller_0/sfp/sfp001/message_reg[6]' (FDE) to 'FP_controller_0/sfp/sfp001/message_reg[7]'
INFO: [Synth 8-3886] merging instance 'FP_controller_0/scl/scl001/message_reg[2]' (FDE) to 'FP_controller_0/scl/scl001/message_reg[3]'
INFO: [Synth 8-3886] merging instance 'FP_controller_0/scl/scl001/message_reg[5]' (FDE) to 'FP_controller_0/scl/scl001/message_reg[6]'
INFO: [Synth 8-3886] merging instance 'FP_controller_0/scl/scl001/message_reg[6]' (FDE) to 'FP_controller_0/scl/scl001/message_reg[7]'
INFO: [Synth 8-3886] merging instance 'FP_controller_0/sck/sck001/message_reg[1]' (FDE) to 'FP_controller_0/sck/sck001/message_reg[2]'
INFO: [Synth 8-3886] merging instance 'FP_controller_0/sck/sck001/message_reg[5]' (FDE) to 'FP_controller_0/sck/sck001/message_reg[7]'
INFO: [Synth 8-3886] merging instance 'FP_controller_0/sck/sck001/message_reg[6]' (FDE) to 'FP_controller_0/sck/sck001/message_reg[7]'
WARNING: [Synth 8-3332] Sequential element (scl/FSM_onehot_state_reg[3]) is unused and will be removed from module FPcontrol.
WARNING: [Synth 8-3332] Sequential element (sck/FSM_onehot_state_reg[3]) is unused and will be removed from module FPcontrol.
INFO: [Synth 8-3886] merging instance 'FP_controller_0/sfp/sfp010/ur/start_flag_reg' (FDC) to 'FP_controller_0/sfp/sfp100/ur/start_flag_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usb_keyboard_0/\usb_hid_keyboard_0/usbfs_core_i/usbfs_bitlevel_i/cnt_bit_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 881.750 ; gain = 514.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+---------------+---------------+----------------+
|Module Name | RTL Object    | Depth x Width | Implemented As | 
+------------+---------------+---------------+----------------+
|PwdToPC     | key_value_reg | 128x16        | Block RAM      | 
+------------+---------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance usb_keyboard_0/i_10/key_value_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_0_i/clk_60mhz' to pin 'clk_wiz_0_i/bbstub_clk_60mhz/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 881.750 ; gain = 514.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 906.094 ; gain = 538.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance usb_keyboard_0/key_value_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 914.680 ; gain = 547.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop FP_controller_0/sfp/sfp011/rst_reg is being inverted and renamed to FP_controller_0/sfp/sfp011/rst_reg_inv.
INFO: [Synth 8-5365] Flop FP_controller_0/sfp/sfp001/rst_reg is being inverted and renamed to FP_controller_0/sfp/sfp001/rst_reg_inv.
INFO: [Synth 8-5365] Flop FP_controller_0/scl/scl001/rst_reg is being inverted and renamed to FP_controller_0/scl/scl001/rst_reg_inv.
INFO: [Synth 8-5365] Flop FP_controller_0/sck/sck001/rst_reg is being inverted and renamed to FP_controller_0/sck/sck001/rst_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 914.680 ; gain = 547.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 914.680 ; gain = 547.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 914.680 ; gain = 547.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 914.680 ; gain = 547.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 914.680 ; gain = 547.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 914.680 ; gain = 547.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|FIVS_top    | usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wValue][15] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+------------+----------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |clk_wiz_0     |     1|
|3     |BUFG          |     4|
|4     |CARRY4        |   106|
|5     |LUT1          |    80|
|6     |LUT2          |   226|
|7     |LUT3          |   132|
|8     |LUT4          |   162|
|9     |LUT5          |   177|
|10    |LUT6          |   290|
|11    |MUXF7         |     2|
|12    |RAMB18E1      |     1|
|13    |SRL16E        |     8|
|14    |FDCE          |   307|
|15    |FDPE          |    31|
|16    |FDRE          |   547|
|17    |FDSE          |    34|
|18    |LD            |     3|
|19    |IBUF          |    13|
|20    |IOBUF         |     2|
|21    |OBUF          |    14|
+------+--------------+------+

Report Instance Areas: 
+------+----------------------------+------------------+------+
|      |Instance                    |Module            |Cells |
+------+----------------------------+------------------+------+
|1     |top                         |                  |  2149|
|2     |  FP_controller_0           |FPcontrol         |  1192|
|3     |    sck                     |stateCheck        |   311|
|4     |      sck001                |stateCheck001     |    86|
|5     |        ut                  |usart232_tx_5     |    61|
|6     |      sck010                |stateCheck010     |   217|
|7     |        ur                  |usart232_rx_4     |   106|
|8     |    scl                     |stateClear        |   243|
|9     |      scl001                |stateClear001     |    83|
|10    |        ut                  |usart232_tx_3     |    60|
|11    |      scl010                |stateClear010     |   152|
|12    |        ur                  |usart232_rx_2     |    89|
|13    |    sfp                     |stateGetFP        |   638|
|14    |      sfp001                |stateGetFP001     |    86|
|15    |        ut                  |usart232_tx_1     |    60|
|16    |      sfp010                |stateGetFP010     |   185|
|17    |        ur                  |usart232_rx_0     |   108|
|18    |      sfp011                |stateGetFP011     |   147|
|19    |        ut                  |usart232_tx       |    62|
|20    |      sfp100                |stateGetFP100     |   209|
|21    |        ur                  |usart232_rx       |   105|
|22    |  state_machine_0           |StateMachine      |    26|
|23    |  usb_keyboard_0            |PwdToPC           |   896|
|24    |    usb_hid_keyboard_0      |usb_hid_top       |   738|
|25    |      usbfs_core_i          |usbfs_core_top    |   668|
|26    |        usbfs_bitlevel_i    |usbfs_bitlevel    |    95|
|27    |        usbfs_packet_rx_i   |usbfs_packet_rx   |   151|
|28    |        usbfs_packet_tx_i   |usbfs_packet_tx   |    78|
|29    |        usbfs_transaction_i |usbfs_transaction |   219|
+------+----------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 914.680 ; gain = 547.516
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 914.680 ; gain = 203.184
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 914.680 ; gain = 547.516
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 114 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 914.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LD => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
202 Infos, 63 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 914.680 ; gain = 559.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 914.680 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/FIVS/FIVS.runs/synth_1/FIVS_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FIVS_top_utilization_synth.rpt -pb FIVS_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun  8 23:43:49 2022...
