/* SPDX-License-Identifier: GPL-2.0-only */

#ifndef __MT6765_PM_DOMAINS_H
#define __MT6765_PM_DOMAINS_H

#include "mtk-pm-domains.h"
#include <dt-bindings/power/mediatek,mt6765-power.h>

/*
 * MT6765 power domain support
 */

#define MT6765_PWR_STATUS 0x180
#define MT6765_PWR_STATUS_2ND 0x184

static enum scpsys_bus_prot_block scpsys_bus_prot_blocks_mt6765[] = {
	BUS_PROT_BLOCK_INFRA,
};

static const struct scpsys_domain_data scpsys_domain_data_mt6765[] = {
	[MT6765_POWER_DOMAIN_MD1] = {
		.name = "md1",
		.sta_mask = BIT(0),
		.ctl_offs = 0x320,
		.pwr_sta_offs = MT6765_PWR_STATUS,
		.pwr_sta2nd_offs = MT6765_PWR_STATUS_2ND,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = 0,
	},
	[MT6765_POWER_DOMAIN_CONN] = {
		.name = "conn",
		.sta_mask = PWR_STATUS_CONN,
		.ctl_offs = 0x32c,
		.pwr_sta_offs = MT6765_PWR_STATUS,
		.pwr_sta2nd_offs = MT6765_PWR_STATUS_2ND,
		.sram_pdn_bits = 0,
		.sram_pdn_ack_bits = 0,
		.caps = MTK_SCPD_KEEP_DEFAULT_OFF,
	},
	[MT6765_POWER_DOMAIN_DPY] = {
		.name = "dpy",
		.sta_mask = BIT(2),
		.ctl_offs = 0x31c,
		.pwr_sta_offs = MT6765_PWR_STATUS,
		.pwr_sta2nd_offs = MT6765_PWR_STATUS_2ND,
		.sram_pdn_bits = GENMASK(11, 8),
		.sram_pdn_ack_bits = GENMASK(15, 12),
	},
	[MT6765_POWER_DOMAIN_DISP] = {
		.name = "disp",
		.sta_mask = PWR_STATUS_DISP,
		.ctl_offs = 0x30c,
		.pwr_sta_offs = MT6765_PWR_STATUS,
		.pwr_sta2nd_offs = MT6765_PWR_STATUS_2ND,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
	},
	[MT6765_POWER_DOMAIN_MFG] = {
		.name = "mfg",
		.sta_mask = PWR_STATUS_MFG,
		.ctl_offs = 0x338,
		.pwr_sta_offs = MT6765_PWR_STATUS,
		.pwr_sta2nd_offs = MT6765_PWR_STATUS_2ND,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
		/* Stock clk-mt6765-pg.c: protect before SRAM/power off;
		 * release in reverse order after SRAM power on. Hardware does
		 * not require polling the acknowledgement on release.
		 */
		.bp_cfg = {
			BUS_PROT_WR_IGN(INFRA, BIT(25), 0x2a0, 0x2a4, 0x228),
			BUS_PROT_WR_IGN(INFRA, BIT(21) | BIT(22),
					0x2a0, 0x2a4, 0x228),
		},
	},
	[MT6765_POWER_DOMAIN_ISP] = {
		.name = "isp",
		.sta_mask = PWR_STATUS_ISP,
		.ctl_offs = 0x308,
		.pwr_sta_offs = MT6765_PWR_STATUS,
		.pwr_sta2nd_offs = MT6765_PWR_STATUS_2ND,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
	},

	[MT6765_POWER_DOMAIN_IFR] = {
		.name = "ifr",
		.sta_mask = BIT(6),
		.ctl_offs = 0x318,
		.pwr_sta_offs = MT6765_PWR_STATUS,
		.pwr_sta2nd_offs = MT6765_PWR_STATUS_2ND,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
	},
	[MT6765_POWER_DOMAIN_MFG_CORE0] = {
		.name = "mfg_core0",
		.sta_mask = BIT(7),
		.ctl_offs = 0x34c,
		.pwr_sta_offs = MT6765_PWR_STATUS,
		.pwr_sta2nd_offs = MT6765_PWR_STATUS_2ND,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
	},
	[MT6765_POWER_DOMAIN_MFG_ASYNC] = {
		.name = "mfg_async",
		.sta_mask = PWR_STATUS_MFG_ASYNC,
		.ctl_offs = 0x334,
		.pwr_sta_offs = MT6765_PWR_STATUS,
		.pwr_sta2nd_offs = MT6765_PWR_STATUS_2ND,
		.sram_pdn_bits = 0,
		.sram_pdn_ack_bits = 0,
		.caps = MTK_SCPD_DOMAIN_SUPPLY,
	},
	[MT6765_POWER_DOMAIN_CAM] = {
		.name = "cam",
		.sta_mask = BIT(25),
		.ctl_offs = 0x344,
		.pwr_sta_offs = MT6765_PWR_STATUS,
		.pwr_sta2nd_offs = MT6765_PWR_STATUS_2ND,
		.sram_pdn_bits = GENMASK(9, 8),
		.sram_pdn_ack_bits = GENMASK(13, 12),
	},
	[MT6765_POWER_DOMAIN_VCODEC] = {
		.name = "vcodec",
		.sta_mask = BIT(26),
		.ctl_offs = 0x300,
		.pwr_sta_offs = MT6765_PWR_STATUS,
		.pwr_sta2nd_offs = MT6765_PWR_STATUS_2ND,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
    },
};

static const struct scpsys_soc_data mt6765_scpsys_data = {
	.domains_data = scpsys_domain_data_mt6765,
	.num_domains = ARRAY_SIZE(scpsys_domain_data_mt6765),
	.bus_prot_blocks = scpsys_bus_prot_blocks_mt6765,
	.num_bus_prot_blocks = ARRAY_SIZE(scpsys_bus_prot_blocks_mt6765),
};

#endif /* __MT6765_PM_DOMAINS_H */
