Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr  4 16:55:05 2025
| Host         : Marc_Fikry running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Projet_wrapper_timing_summary_routed.rpt -pb Projet_wrapper_timing_summary_routed.pb -rpx Projet_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Projet_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.464      -29.472                      7                 1016        0.109        0.000                      0                 1016        3.500        0.000                       0                   558  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.464      -29.472                      7                  939        0.109        0.000                      0                  939        3.500        0.000                       0                   558  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.694        0.000                      0                   77        0.444        0.000                      0                   77  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            7  Failing Endpoints,  Worst Slack       -4.464ns,  Total Violation      -29.472ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.464ns  (required time - arrival time)
  Source:                 Projet_i/Horloge_0/U0/CPTcie/Qtmp_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/Horloge_0/U0/jrs_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.398ns  (logic 6.019ns (48.548%)  route 6.379ns (51.452%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.834     5.932    Projet_i/Horloge_0/U0/CPTcie/H
    SLICE_X1Y37          FDCE                                         r  Projet_i/Horloge_0/U0/CPTcie/Qtmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.456     6.388 r  Projet_i/Horloge_0/U0/CPTcie/Qtmp_reg[5]/Q
                         net (fo=17, routed)          0.846     7.234    Projet_i/Horloge_0/U0/CPTcie/Q[5]
    SLICE_X7Y37          LUT3 (Prop_lut3_I2_O)        0.153     7.387 r  Projet_i/Horloge_0/U0/CPTcie/jrs_int6__0_carry_i_1/O
                         net (fo=2, routed)           0.422     7.809    Projet_i/Horloge_0/U0/CPTcie/DI[2]
    SLICE_X7Y37          LUT4 (Prop_lut4_I3_O)        0.327     8.136 r  Projet_i/Horloge_0/U0/CPTcie/jrs_int6__0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.136    Projet_i/Horloge_0/U0/CPTcie_n_31
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.537 r  Projet_i/Horloge_0/U0/jrs_int6__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.537    Projet_i/Horloge_0/U0/jrs_int6__0_carry_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.759 r  Projet_i/Horloge_0/U0/jrs_int6__0_carry__0/O[0]
                         net (fo=1, routed)           0.480     9.239    Projet_i/Horloge_0/U0/CPTane/jrs_int6__27[1]
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     9.939 r  Projet_i/Horloge_0/U0/CPTane/jrs_int3__1_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.939    Projet_i/Horloge_0/U0/CPTane/jrs_int3__1_carry_i_1_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.252 r  Projet_i/Horloge_0/U0/CPTane/jrs_int3__1_carry__3_i_1/O[3]
                         net (fo=12, routed)          0.900    11.152    Projet_i/Horloge_0/U0/jrs_int5[13]
    SLICE_X2Y39          LUT3 (Prop_lut3_I1_O)        0.335    11.487 r  Projet_i/Horloge_0/U0/jrs_int3__1_carry__1_i_1/O
                         net (fo=2, routed)           0.514    12.001    Projet_i/Horloge_0/U0/jrs_int3__1_carry__1_i_1_n_0
    SLICE_X2Y39          LUT4 (Prop_lut4_I0_O)        0.331    12.332 r  Projet_i/Horloge_0/U0/jrs_int3__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.332    Projet_i/Horloge_0/U0/jrs_int3__1_carry__1_i_5_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.708 r  Projet_i/Horloge_0/U0/jrs_int3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.708    Projet_i/Horloge_0/U0/jrs_int3__1_carry__1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.927 r  Projet_i/Horloge_0/U0/jrs_int3__1_carry__2/O[0]
                         net (fo=5, routed)           1.025    13.951    Projet_i/Horloge_0/U0/jrs_int3__1_carry__2_n_7
    SLICE_X0Y41          LUT4 (Prop_lut4_I0_O)        0.295    14.246 r  Projet_i/Horloge_0/U0/jrs_int3__41_carry_i_3/O
                         net (fo=1, routed)           0.000    14.246    Projet_i/Horloge_0/U0/jrs_int3__41_carry_i_3_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.824 r  Projet_i/Horloge_0/U0/jrs_int3__41_carry/O[2]
                         net (fo=1, routed)           0.296    15.120    Projet_i/Horloge_0/U0/jrs_int3__41_carry_n_5
    SLICE_X1Y41          LUT2 (Prop_lut2_I1_O)        0.301    15.421 r  Projet_i/Horloge_0/U0/jrs_int3__47_carry__1_i_1/O
                         net (fo=1, routed)           0.000    15.421    Projet_i/Horloge_0/U0/jrs_int3__47_carry__1_i_1_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    15.648 f  Projet_i/Horloge_0/U0/jrs_int3__47_carry__1/O[1]
                         net (fo=2, routed)           0.793    16.441    Projet_i/Horloge_0/U0/jrs_int3__47_carry__1_n_6
    SLICE_X3Y41          LUT5 (Prop_lut5_I2_O)        0.303    16.744 r  Projet_i/Horloge_0/U0/jrs_int[4]_i_7/O
                         net (fo=12, routed)          0.688    17.432    Projet_i/Horloge_0/U0/CPTane/jrs_int_reg[4]_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I4_O)        0.150    17.582 r  Projet_i/Horloge_0/U0/CPTane/jrs_int[4]_i_8_comp_10/O
                         net (fo=1, routed)           0.416    17.998    Projet_i/Horloge_0/U0/CPTmoi/jrs_int[4]_i_8_n_0_repN_8_alias
    SLICE_X7Y41          LUT6 (Prop_lut6_I4_O)        0.332    18.330 r  Projet_i/Horloge_0/U0/CPTmoi/jrs_int[0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    18.330    Projet_i/Horloge_0/U0/p_1_in[0]
    SLICE_X7Y41          FDRE                                         r  Projet_i/Horloge_0/U0/jrs_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  H (IN)
                         net (fo=0)                   0.000     8.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.657    13.446    Projet_i/Horloge_0/U0/H
    SLICE_X7Y41          FDRE                                         r  Projet_i/Horloge_0/U0/jrs_int_reg[0]/C
                         clock pessimism              0.424    13.870    
                         clock uncertainty           -0.035    13.834    
    SLICE_X7Y41          FDRE (Setup_fdre_C_D)        0.031    13.865    Projet_i/Horloge_0/U0/jrs_int_reg[0]
  -------------------------------------------------------------------
                         required time                         13.865    
                         arrival time                         -18.330    
  -------------------------------------------------------------------
                         slack                                 -4.464    

Slack (VIOLATED) :        -4.248ns  (required time - arrival time)
  Source:                 Projet_i/Horloge_0/U0/CPTcie/Qtmp_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/Horloge_0/U0/jrs_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.230ns  (logic 5.953ns (48.675%)  route 6.277ns (51.325%))
  Logic Levels:           18  (CARRY4=9 LUT2=2 LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.834     5.932    Projet_i/Horloge_0/U0/CPTcie/H
    SLICE_X1Y37          FDCE                                         r  Projet_i/Horloge_0/U0/CPTcie/Qtmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.456     6.388 r  Projet_i/Horloge_0/U0/CPTcie/Qtmp_reg[5]/Q
                         net (fo=17, routed)          0.846     7.234    Projet_i/Horloge_0/U0/CPTcie/Q[5]
    SLICE_X7Y37          LUT3 (Prop_lut3_I2_O)        0.153     7.387 r  Projet_i/Horloge_0/U0/CPTcie/jrs_int6__0_carry_i_1/O
                         net (fo=2, routed)           0.422     7.809    Projet_i/Horloge_0/U0/CPTcie/DI[2]
    SLICE_X7Y37          LUT4 (Prop_lut4_I3_O)        0.327     8.136 r  Projet_i/Horloge_0/U0/CPTcie/jrs_int6__0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.136    Projet_i/Horloge_0/U0/CPTcie_n_31
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.537 r  Projet_i/Horloge_0/U0/jrs_int6__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.537    Projet_i/Horloge_0/U0/jrs_int6__0_carry_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.759 r  Projet_i/Horloge_0/U0/jrs_int6__0_carry__0/O[0]
                         net (fo=1, routed)           0.480     9.239    Projet_i/Horloge_0/U0/CPTane/jrs_int6__27[1]
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     9.939 r  Projet_i/Horloge_0/U0/CPTane/jrs_int3__1_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.939    Projet_i/Horloge_0/U0/CPTane/jrs_int3__1_carry_i_1_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.252 r  Projet_i/Horloge_0/U0/CPTane/jrs_int3__1_carry__3_i_1/O[3]
                         net (fo=12, routed)          0.900    11.152    Projet_i/Horloge_0/U0/jrs_int5[13]
    SLICE_X2Y39          LUT3 (Prop_lut3_I1_O)        0.335    11.487 r  Projet_i/Horloge_0/U0/jrs_int3__1_carry__1_i_1/O
                         net (fo=2, routed)           0.514    12.001    Projet_i/Horloge_0/U0/jrs_int3__1_carry__1_i_1_n_0
    SLICE_X2Y39          LUT4 (Prop_lut4_I0_O)        0.331    12.332 r  Projet_i/Horloge_0/U0/jrs_int3__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.332    Projet_i/Horloge_0/U0/jrs_int3__1_carry__1_i_5_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.708 r  Projet_i/Horloge_0/U0/jrs_int3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.708    Projet_i/Horloge_0/U0/jrs_int3__1_carry__1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.023 r  Projet_i/Horloge_0/U0/jrs_int3__1_carry__2/O[3]
                         net (fo=3, routed)           0.561    13.584    Projet_i/Horloge_0/U0/jrs_int3__1_carry__2_n_4
    SLICE_X0Y41          LUT2 (Prop_lut2_I0_O)        0.307    13.891 r  Projet_i/Horloge_0/U0/jrs_int3__41_carry_i_4/O
                         net (fo=1, routed)           0.000    13.891    Projet_i/Horloge_0/U0/jrs_int3__41_carry_i_4_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.143 r  Projet_i/Horloge_0/U0/jrs_int3__41_carry/O[0]
                         net (fo=1, routed)           0.439    14.581    Projet_i/Horloge_0/U0/jrs_int3__41_carry_n_7
    SLICE_X1Y40          LUT2 (Prop_lut2_I1_O)        0.295    14.876 r  Projet_i/Horloge_0/U0/jrs_int3__47_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.876    Projet_i/Horloge_0/U0/jrs_int3__47_carry__0_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.277 r  Projet_i/Horloge_0/U0/jrs_int3__47_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.277    Projet_i/Horloge_0/U0/jrs_int3__47_carry__0_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.499 r  Projet_i/Horloge_0/U0/jrs_int3__47_carry__1/O[0]
                         net (fo=3, routed)           0.861    16.360    Projet_i/Horloge_0/U0/jrs_int3__47_carry__1_n_7
    SLICE_X1Y44          LUT6 (Prop_lut6_I3_O)        0.299    16.659 r  Projet_i/Horloge_0/U0/jrs_int[4]_i_7_comp/O
                         net (fo=1, routed)           0.579    17.238    Projet_i/Horloge_0/U0/CPTane/jrs_int[4]_i_7_n_0_repN_alias
    SLICE_X4Y42          LUT6 (Prop_lut6_I5_O)        0.124    17.362 r  Projet_i/Horloge_0/U0/CPTane/jrs_int[4]_i_8_comp_19/O
                         net (fo=1, routed)           0.676    18.038    Projet_i/Horloge_0/U0/CPTmoi/jrs_int[4]_i_8_n_0_repN_3_alias
    SLICE_X4Y41          LUT6 (Prop_lut6_I5_O)        0.124    18.162 r  Projet_i/Horloge_0/U0/CPTmoi/jrs_int[2]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    18.162    Projet_i/Horloge_0/U0/p_1_in[2]
    SLICE_X4Y41          FDRE                                         r  Projet_i/Horloge_0/U0/jrs_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  H (IN)
                         net (fo=0)                   0.000     8.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.657    13.446    Projet_i/Horloge_0/U0/H
    SLICE_X4Y41          FDRE                                         r  Projet_i/Horloge_0/U0/jrs_int_reg[2]/C
                         clock pessimism              0.424    13.870    
                         clock uncertainty           -0.035    13.834    
    SLICE_X4Y41          FDRE (Setup_fdre_C_D)        0.079    13.913    Projet_i/Horloge_0/U0/jrs_int_reg[2]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                         -18.162    
  -------------------------------------------------------------------
                         slack                                 -4.248    

Slack (VIOLATED) :        -4.246ns  (required time - arrival time)
  Source:                 Projet_i/Horloge_0/U0/CPTcie/Qtmp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/Horloge_0/U0/jrs_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.184ns  (logic 5.786ns (47.490%)  route 6.398ns (52.510%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.832     5.930    Projet_i/Horloge_0/U0/CPTcie/H
    SLICE_X7Y36          FDCE                                         r  Projet_i/Horloge_0/U0/CPTcie/Qtmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.456     6.386 f  Projet_i/Horloge_0/U0/CPTcie/Qtmp_reg[2]/Q
                         net (fo=19, routed)          0.855     7.240    Projet_i/Horloge_0/U0/CPTcie/Q[2]
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.154     7.394 r  Projet_i/Horloge_0/U0/CPTcie/jrs_int6__0_carry_i_1/O
                         net (fo=2, routed)           0.422     7.817    Projet_i/Horloge_0/U0/CPTcie/DI[2]
    SLICE_X7Y37          LUT4 (Prop_lut4_I3_O)        0.327     8.144 r  Projet_i/Horloge_0/U0/CPTcie/jrs_int6__0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.144    Projet_i/Horloge_0/U0/CPTcie_n_31
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.545 r  Projet_i/Horloge_0/U0/jrs_int6__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.545    Projet_i/Horloge_0/U0/jrs_int6__0_carry_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.767 r  Projet_i/Horloge_0/U0/jrs_int6__0_carry__0/O[0]
                         net (fo=1, routed)           0.480     9.247    Projet_i/Horloge_0/U0/CPTane/jrs_int6__27[1]
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     9.947 r  Projet_i/Horloge_0/U0/CPTane/jrs_int3__1_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.947    Projet_i/Horloge_0/U0/CPTane/jrs_int3__1_carry_i_1_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.260 r  Projet_i/Horloge_0/U0/CPTane/jrs_int3__1_carry__3_i_1/O[3]
                         net (fo=12, routed)          0.900    11.160    Projet_i/Horloge_0/U0/jrs_int5[13]
    SLICE_X2Y39          LUT3 (Prop_lut3_I1_O)        0.335    11.495 r  Projet_i/Horloge_0/U0/jrs_int3__1_carry__1_i_1/O
                         net (fo=2, routed)           0.514    12.008    Projet_i/Horloge_0/U0/jrs_int3__1_carry__1_i_1_n_0
    SLICE_X2Y39          LUT4 (Prop_lut4_I0_O)        0.331    12.339 r  Projet_i/Horloge_0/U0/jrs_int3__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.339    Projet_i/Horloge_0/U0/jrs_int3__1_carry__1_i_5_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.715 r  Projet_i/Horloge_0/U0/jrs_int3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.715    Projet_i/Horloge_0/U0/jrs_int3__1_carry__1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.934 r  Projet_i/Horloge_0/U0/jrs_int3__1_carry__2/O[0]
                         net (fo=5, routed)           1.025    13.959    Projet_i/Horloge_0/U0/jrs_int3__1_carry__2_n_7
    SLICE_X0Y41          LUT4 (Prop_lut4_I0_O)        0.295    14.254 r  Projet_i/Horloge_0/U0/jrs_int3__41_carry_i_3/O
                         net (fo=1, routed)           0.000    14.254    Projet_i/Horloge_0/U0/jrs_int3__41_carry_i_3_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.832 r  Projet_i/Horloge_0/U0/jrs_int3__41_carry/O[2]
                         net (fo=1, routed)           0.296    15.128    Projet_i/Horloge_0/U0/jrs_int3__41_carry_n_5
    SLICE_X1Y41          LUT2 (Prop_lut2_I1_O)        0.301    15.429 r  Projet_i/Horloge_0/U0/jrs_int3__47_carry__1_i_1/O
                         net (fo=1, routed)           0.000    15.429    Projet_i/Horloge_0/U0/jrs_int3__47_carry__1_i_1_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    15.656 f  Projet_i/Horloge_0/U0/jrs_int3__47_carry__1/O[1]
                         net (fo=2, routed)           0.793    16.448    Projet_i/Horloge_0/U0/jrs_int3__47_carry__1_n_6
    SLICE_X3Y41          LUT5 (Prop_lut5_I2_O)        0.303    16.751 r  Projet_i/Horloge_0/U0/jrs_int[4]_i_7/O
                         net (fo=12, routed)          0.540    17.291    Projet_i/Horloge_0/U0/CPTane/jrs_int_reg[4]_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I5_O)        0.124    17.415 r  Projet_i/Horloge_0/U0/CPTane/jrs_int[4]_i_8_comp_8/O
                         net (fo=1, routed)           0.574    17.989    Projet_i/Horloge_0/U0/CPTmoi/jrs_int[4]_i_8_n_0_repN_7_alias
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.124    18.113 r  Projet_i/Horloge_0/U0/CPTmoi/jrs_int[4]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    18.113    Projet_i/Horloge_0/U0/p_1_in[4]
    SLICE_X3Y42          FDRE                                         r  Projet_i/Horloge_0/U0/jrs_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  H (IN)
                         net (fo=0)                   0.000     8.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.658    13.447    Projet_i/Horloge_0/U0/H
    SLICE_X3Y42          FDRE                                         r  Projet_i/Horloge_0/U0/jrs_int_reg[4]/C
                         clock pessimism              0.424    13.871    
                         clock uncertainty           -0.035    13.835    
    SLICE_X3Y42          FDRE (Setup_fdre_C_D)        0.032    13.867    Projet_i/Horloge_0/U0/jrs_int_reg[4]
  -------------------------------------------------------------------
                         required time                         13.867    
                         arrival time                         -18.113    
  -------------------------------------------------------------------
                         slack                                 -4.246    

Slack (VIOLATED) :        -4.235ns  (required time - arrival time)
  Source:                 Projet_i/Horloge_0/U0/CPTcie/Qtmp_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/Horloge_0/U0/jrs_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.169ns  (logic 5.785ns (47.540%)  route 6.384ns (52.460%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.834     5.932    Projet_i/Horloge_0/U0/CPTcie/H
    SLICE_X1Y37          FDCE                                         r  Projet_i/Horloge_0/U0/CPTcie/Qtmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.456     6.388 r  Projet_i/Horloge_0/U0/CPTcie/Qtmp_reg[5]/Q
                         net (fo=17, routed)          0.846     7.234    Projet_i/Horloge_0/U0/CPTcie/Q[5]
    SLICE_X7Y37          LUT3 (Prop_lut3_I2_O)        0.153     7.387 r  Projet_i/Horloge_0/U0/CPTcie/jrs_int6__0_carry_i_1/O
                         net (fo=2, routed)           0.422     7.809    Projet_i/Horloge_0/U0/CPTcie/DI[2]
    SLICE_X7Y37          LUT4 (Prop_lut4_I3_O)        0.327     8.136 r  Projet_i/Horloge_0/U0/CPTcie/jrs_int6__0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.136    Projet_i/Horloge_0/U0/CPTcie_n_31
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.537 r  Projet_i/Horloge_0/U0/jrs_int6__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.537    Projet_i/Horloge_0/U0/jrs_int6__0_carry_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.759 r  Projet_i/Horloge_0/U0/jrs_int6__0_carry__0/O[0]
                         net (fo=1, routed)           0.480     9.239    Projet_i/Horloge_0/U0/CPTane/jrs_int6__27[1]
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     9.939 r  Projet_i/Horloge_0/U0/CPTane/jrs_int3__1_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.939    Projet_i/Horloge_0/U0/CPTane/jrs_int3__1_carry_i_1_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.252 r  Projet_i/Horloge_0/U0/CPTane/jrs_int3__1_carry__3_i_1/O[3]
                         net (fo=12, routed)          0.900    11.152    Projet_i/Horloge_0/U0/jrs_int5[13]
    SLICE_X2Y39          LUT3 (Prop_lut3_I1_O)        0.335    11.487 r  Projet_i/Horloge_0/U0/jrs_int3__1_carry__1_i_1/O
                         net (fo=2, routed)           0.514    12.001    Projet_i/Horloge_0/U0/jrs_int3__1_carry__1_i_1_n_0
    SLICE_X2Y39          LUT4 (Prop_lut4_I0_O)        0.331    12.332 r  Projet_i/Horloge_0/U0/jrs_int3__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.332    Projet_i/Horloge_0/U0/jrs_int3__1_carry__1_i_5_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.708 r  Projet_i/Horloge_0/U0/jrs_int3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.708    Projet_i/Horloge_0/U0/jrs_int3__1_carry__1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.927 r  Projet_i/Horloge_0/U0/jrs_int3__1_carry__2/O[0]
                         net (fo=5, routed)           1.025    13.951    Projet_i/Horloge_0/U0/jrs_int3__1_carry__2_n_7
    SLICE_X0Y41          LUT4 (Prop_lut4_I0_O)        0.295    14.246 r  Projet_i/Horloge_0/U0/jrs_int3__41_carry_i_3/O
                         net (fo=1, routed)           0.000    14.246    Projet_i/Horloge_0/U0/jrs_int3__41_carry_i_3_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.824 r  Projet_i/Horloge_0/U0/jrs_int3__41_carry/O[2]
                         net (fo=1, routed)           0.296    15.120    Projet_i/Horloge_0/U0/jrs_int3__41_carry_n_5
    SLICE_X1Y41          LUT2 (Prop_lut2_I1_O)        0.301    15.421 r  Projet_i/Horloge_0/U0/jrs_int3__47_carry__1_i_1/O
                         net (fo=1, routed)           0.000    15.421    Projet_i/Horloge_0/U0/jrs_int3__47_carry__1_i_1_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    15.648 f  Projet_i/Horloge_0/U0/jrs_int3__47_carry__1/O[1]
                         net (fo=2, routed)           0.793    16.441    Projet_i/Horloge_0/U0/jrs_int3__47_carry__1_n_6
    SLICE_X3Y41          LUT5 (Prop_lut5_I2_O)        0.303    16.744 r  Projet_i/Horloge_0/U0/jrs_int[4]_i_7/O
                         net (fo=12, routed)          0.546    17.289    Projet_i/Horloge_0/U0/CPTane/jrs_int_reg[4]_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I5_O)        0.124    17.413 r  Projet_i/Horloge_0/U0/CPTane/jrs_int[4]_i_8_comp_1/O
                         net (fo=1, routed)           0.563    17.976    Projet_i/Horloge_0/U0/CPTmoi/jrs_int[4]_i_8_n_0_repN_1_alias
    SLICE_X5Y41          LUT6 (Prop_lut6_I5_O)        0.124    18.100 r  Projet_i/Horloge_0/U0/CPTmoi/jrs_int[3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    18.100    Projet_i/Horloge_0/U0/p_1_in[3]
    SLICE_X5Y41          FDRE                                         r  Projet_i/Horloge_0/U0/jrs_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  H (IN)
                         net (fo=0)                   0.000     8.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.657    13.446    Projet_i/Horloge_0/U0/H
    SLICE_X5Y41          FDRE                                         r  Projet_i/Horloge_0/U0/jrs_int_reg[3]/C
                         clock pessimism              0.424    13.870    
                         clock uncertainty           -0.035    13.834    
    SLICE_X5Y41          FDRE (Setup_fdre_C_D)        0.031    13.865    Projet_i/Horloge_0/U0/jrs_int_reg[3]
  -------------------------------------------------------------------
                         required time                         13.865    
                         arrival time                         -18.100    
  -------------------------------------------------------------------
                         slack                                 -4.235    

Slack (VIOLATED) :        -4.173ns  (required time - arrival time)
  Source:                 Projet_i/Horloge_0/U0/CPTcie/Qtmp_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/Horloge_0/U0/jrs_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.107ns  (logic 5.785ns (47.782%)  route 6.322ns (52.218%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.834     5.932    Projet_i/Horloge_0/U0/CPTcie/H
    SLICE_X1Y37          FDCE                                         r  Projet_i/Horloge_0/U0/CPTcie/Qtmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.456     6.388 r  Projet_i/Horloge_0/U0/CPTcie/Qtmp_reg[5]/Q
                         net (fo=17, routed)          0.846     7.234    Projet_i/Horloge_0/U0/CPTcie/Q[5]
    SLICE_X7Y37          LUT3 (Prop_lut3_I2_O)        0.153     7.387 r  Projet_i/Horloge_0/U0/CPTcie/jrs_int6__0_carry_i_1/O
                         net (fo=2, routed)           0.422     7.809    Projet_i/Horloge_0/U0/CPTcie/DI[2]
    SLICE_X7Y37          LUT4 (Prop_lut4_I3_O)        0.327     8.136 r  Projet_i/Horloge_0/U0/CPTcie/jrs_int6__0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.136    Projet_i/Horloge_0/U0/CPTcie_n_31
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.537 r  Projet_i/Horloge_0/U0/jrs_int6__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.537    Projet_i/Horloge_0/U0/jrs_int6__0_carry_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.759 r  Projet_i/Horloge_0/U0/jrs_int6__0_carry__0/O[0]
                         net (fo=1, routed)           0.480     9.239    Projet_i/Horloge_0/U0/CPTane/jrs_int6__27[1]
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     9.939 r  Projet_i/Horloge_0/U0/CPTane/jrs_int3__1_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.939    Projet_i/Horloge_0/U0/CPTane/jrs_int3__1_carry_i_1_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.252 r  Projet_i/Horloge_0/U0/CPTane/jrs_int3__1_carry__3_i_1/O[3]
                         net (fo=12, routed)          0.900    11.152    Projet_i/Horloge_0/U0/jrs_int5[13]
    SLICE_X2Y39          LUT3 (Prop_lut3_I1_O)        0.335    11.487 r  Projet_i/Horloge_0/U0/jrs_int3__1_carry__1_i_1/O
                         net (fo=2, routed)           0.514    12.001    Projet_i/Horloge_0/U0/jrs_int3__1_carry__1_i_1_n_0
    SLICE_X2Y39          LUT4 (Prop_lut4_I0_O)        0.331    12.332 r  Projet_i/Horloge_0/U0/jrs_int3__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.332    Projet_i/Horloge_0/U0/jrs_int3__1_carry__1_i_5_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.708 r  Projet_i/Horloge_0/U0/jrs_int3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.708    Projet_i/Horloge_0/U0/jrs_int3__1_carry__1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.927 r  Projet_i/Horloge_0/U0/jrs_int3__1_carry__2/O[0]
                         net (fo=5, routed)           1.025    13.951    Projet_i/Horloge_0/U0/jrs_int3__1_carry__2_n_7
    SLICE_X0Y41          LUT4 (Prop_lut4_I0_O)        0.295    14.246 r  Projet_i/Horloge_0/U0/jrs_int3__41_carry_i_3/O
                         net (fo=1, routed)           0.000    14.246    Projet_i/Horloge_0/U0/jrs_int3__41_carry_i_3_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.824 r  Projet_i/Horloge_0/U0/jrs_int3__41_carry/O[2]
                         net (fo=1, routed)           0.296    15.120    Projet_i/Horloge_0/U0/jrs_int3__41_carry_n_5
    SLICE_X1Y41          LUT2 (Prop_lut2_I1_O)        0.301    15.421 r  Projet_i/Horloge_0/U0/jrs_int3__47_carry__1_i_1/O
                         net (fo=1, routed)           0.000    15.421    Projet_i/Horloge_0/U0/jrs_int3__47_carry__1_i_1_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    15.648 f  Projet_i/Horloge_0/U0/jrs_int3__47_carry__1/O[1]
                         net (fo=2, routed)           0.793    16.441    Projet_i/Horloge_0/U0/jrs_int3__47_carry__1_n_6
    SLICE_X3Y41          LUT5 (Prop_lut5_I2_O)        0.303    16.744 r  Projet_i/Horloge_0/U0/jrs_int[4]_i_7/O
                         net (fo=12, routed)          0.549    17.292    Projet_i/Horloge_0/U0/CPTane/jrs_int_reg[4]_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I4_O)        0.124    17.416 r  Projet_i/Horloge_0/U0/CPTane/jrs_int[4]_i_8_comp_15/O
                         net (fo=1, routed)           0.498    17.915    Projet_i/Horloge_0/U0/CPTmoi/jrs_int[4]_i_8_n_0_repN_5_alias
    SLICE_X7Y41          LUT6 (Prop_lut6_I3_O)        0.124    18.039 r  Projet_i/Horloge_0/U0/CPTmoi/jrs_int[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.039    Projet_i/Horloge_0/U0/p_1_in[1]
    SLICE_X7Y41          FDRE                                         r  Projet_i/Horloge_0/U0/jrs_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  H (IN)
                         net (fo=0)                   0.000     8.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.657    13.446    Projet_i/Horloge_0/U0/H
    SLICE_X7Y41          FDRE                                         r  Projet_i/Horloge_0/U0/jrs_int_reg[1]/C
                         clock pessimism              0.424    13.870    
                         clock uncertainty           -0.035    13.834    
    SLICE_X7Y41          FDRE (Setup_fdre_C_D)        0.031    13.865    Projet_i/Horloge_0/U0/jrs_int_reg[1]
  -------------------------------------------------------------------
                         required time                         13.865    
                         arrival time                         -18.039    
  -------------------------------------------------------------------
                         slack                                 -4.173    

Slack (VIOLATED) :        -4.095ns  (required time - arrival time)
  Source:                 Projet_i/Horloge_0/U0/CPTcie/Qtmp_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/Horloge_0/U0/C6_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.032ns  (logic 6.626ns (55.070%)  route 5.406ns (44.930%))
  Logic Levels:           17  (CARRY4=8 LUT2=2 LUT3=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.931ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.833     5.931    Projet_i/Horloge_0/U0/CPTcie/H
    SLICE_X5Y37          FDCE                                         r  Projet_i/Horloge_0/U0/CPTcie/Qtmp_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.456     6.387 r  Projet_i/Horloge_0/U0/CPTcie/Qtmp_reg[1]_replica/Q
                         net (fo=4, routed)           0.812     7.199    Projet_i/Horloge_0/U0/CPTcie/Q[1]_repN
    SLICE_X7Y37          LUT3 (Prop_lut3_I0_O)        0.150     7.349 r  Projet_i/Horloge_0/U0/CPTcie/jrs_int6__0_carry__0_i_4/O
                         net (fo=2, routed)           0.587     7.936    Projet_i/Horloge_0/U0/CPTcie/Qtmp_reg[4]_0[0]
    SLICE_X7Y38          LUT4 (Prop_lut4_I0_O)        0.332     8.268 r  Projet_i/Horloge_0/U0/CPTcie/jrs_int6__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.268    Projet_i/Horloge_0/U0/CPTcie_n_38
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.815 r  Projet_i/Horloge_0/U0/jrs_int6__0_carry__0/O[2]
                         net (fo=1, routed)           0.443     9.258    Projet_i/Horloge_0/U0/CPTane/jrs_int6__27[3]
    SLICE_X5Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.852    10.110 r  Projet_i/Horloge_0/U0/CPTane/jrs_int3__1_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.110    Projet_i/Horloge_0/U0/CPTane/jrs_int3__1_carry__3_i_1_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.332 r  Projet_i/Horloge_0/U0/CPTane/jrs_int3__1_carry__3_i_2/O[0]
                         net (fo=10, routed)          0.680    11.012    Projet_i/Horloge_0/U0/jrs_int5[14]
    SLICE_X6Y39          LUT2 (Prop_lut2_I1_O)        0.299    11.311 r  Projet_i/Horloge_0/U0/jrs_int4_carry__2_i_2/O
                         net (fo=1, routed)           0.000    11.311    Projet_i/Horloge_0/U0/jrs_int4_carry__2_i_2_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.691 r  Projet_i/Horloge_0/U0/jrs_int4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.691    Projet_i/Horloge_0/U0/jrs_int4_carry__2_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.014 r  Projet_i/Horloge_0/U0/jrs_int4_carry__3/O[1]
                         net (fo=2, routed)           0.426    12.440    Projet_i/Horloge_0/U0/jrs_int4_carry__3_n_6
    SLICE_X4Y40          LUT3 (Prop_lut3_I2_O)        0.298    12.738 r  Projet_i/Horloge_0/U0/jrs_int4__44_carry__2_i_2/O
                         net (fo=2, routed)           0.490    13.228    Projet_i/Horloge_0/U0/jrs_int4__44_carry__2_i_2_n_0
    SLICE_X4Y40          LUT4 (Prop_lut4_I3_O)        0.328    13.556 r  Projet_i/Horloge_0/U0/jrs_int4__44_carry__2_i_6/O
                         net (fo=1, routed)           0.000    13.556    Projet_i/Horloge_0/U0/jrs_int4__44_carry__2_i_6_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.134 r  Projet_i/Horloge_0/U0/jrs_int4__44_carry__2/O[2]
                         net (fo=2, routed)           0.667    14.801    Projet_i/Horloge_0/U0/jrs_int4__44_carry__2_n_5
    SLICE_X3Y40          LUT4 (Prop_lut4_I2_O)        0.301    15.102 r  Projet_i/Horloge_0/U0/jrs_int4__80_carry_i_3/O
                         net (fo=1, routed)           0.000    15.102    Projet_i/Horloge_0/U0/jrs_int4__80_carry_i_3_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.682 r  Projet_i/Horloge_0/U0/jrs_int4__80_carry/O[2]
                         net (fo=1, routed)           0.439    16.121    Projet_i/Horloge_0/U0/jrs_int4__80_carry_n_5
    SLICE_X3Y39          LUT2 (Prop_lut2_I1_O)        0.302    16.423 r  Projet_i/Horloge_0/U0/jrs_int4__86_carry__0_i_1/O
                         net (fo=1, routed)           0.000    16.423    Projet_i/Horloge_0/U0/jrs_int4__86_carry__0_i_1_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    16.671 r  Projet_i/Horloge_0/U0/jrs_int4__86_carry__0/O[3]
                         net (fo=7, routed)           0.326    16.997    Projet_i/Horloge_0/U0/CPTane/O[3]
    SLICE_X3Y41          LUT6 (Prop_lut6_I5_O)        0.306    17.303 r  Projet_i/Horloge_0/U0/CPTane/C6_i_6/O
                         net (fo=1, routed)           0.536    17.839    Projet_i/Horloge_0/U0/CPTmoi/Qtmp_reg[0]_3_alias
    SLICE_X1Y42          LUT6 (Prop_lut6_I4_O)        0.124    17.963 r  Projet_i/Horloge_0/U0/CPTmoi/C6_i_1_comp/O
                         net (fo=1, routed)           0.000    17.963    Projet_i/Horloge_0/U0/CPTmoi_n_9
    SLICE_X1Y42          FDRE                                         r  Projet_i/Horloge_0/U0/C6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  H (IN)
                         net (fo=0)                   0.000     8.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.658    13.447    Projet_i/Horloge_0/U0/H
    SLICE_X1Y42          FDRE                                         r  Projet_i/Horloge_0/U0/C6_reg/C
                         clock pessimism              0.424    13.871    
                         clock uncertainty           -0.035    13.835    
    SLICE_X1Y42          FDRE (Setup_fdre_C_D)        0.032    13.867    Projet_i/Horloge_0/U0/C6_reg
  -------------------------------------------------------------------
                         required time                         13.867    
                         arrival time                         -17.963    
  -------------------------------------------------------------------
                         slack                                 -4.095    

Slack (VIOLATED) :        -4.009ns  (required time - arrival time)
  Source:                 Projet_i/Horloge_0/U0/CPTcie/Qtmp_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/Horloge_0/U0/jrs_max_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.991ns  (logic 5.785ns (48.244%)  route 6.206ns (51.756%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.834     5.932    Projet_i/Horloge_0/U0/CPTcie/H
    SLICE_X1Y37          FDCE                                         r  Projet_i/Horloge_0/U0/CPTcie/Qtmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.456     6.388 r  Projet_i/Horloge_0/U0/CPTcie/Qtmp_reg[5]/Q
                         net (fo=17, routed)          0.846     7.234    Projet_i/Horloge_0/U0/CPTcie/Q[5]
    SLICE_X7Y37          LUT3 (Prop_lut3_I2_O)        0.153     7.387 r  Projet_i/Horloge_0/U0/CPTcie/jrs_int6__0_carry_i_1/O
                         net (fo=2, routed)           0.422     7.809    Projet_i/Horloge_0/U0/CPTcie/DI[2]
    SLICE_X7Y37          LUT4 (Prop_lut4_I3_O)        0.327     8.136 r  Projet_i/Horloge_0/U0/CPTcie/jrs_int6__0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.136    Projet_i/Horloge_0/U0/CPTcie_n_31
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.537 r  Projet_i/Horloge_0/U0/jrs_int6__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.537    Projet_i/Horloge_0/U0/jrs_int6__0_carry_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.759 r  Projet_i/Horloge_0/U0/jrs_int6__0_carry__0/O[0]
                         net (fo=1, routed)           0.480     9.239    Projet_i/Horloge_0/U0/CPTane/jrs_int6__27[1]
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     9.939 r  Projet_i/Horloge_0/U0/CPTane/jrs_int3__1_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.939    Projet_i/Horloge_0/U0/CPTane/jrs_int3__1_carry_i_1_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.252 r  Projet_i/Horloge_0/U0/CPTane/jrs_int3__1_carry__3_i_1/O[3]
                         net (fo=12, routed)          0.900    11.152    Projet_i/Horloge_0/U0/jrs_int5[13]
    SLICE_X2Y39          LUT3 (Prop_lut3_I1_O)        0.335    11.487 r  Projet_i/Horloge_0/U0/jrs_int3__1_carry__1_i_1/O
                         net (fo=2, routed)           0.514    12.001    Projet_i/Horloge_0/U0/jrs_int3__1_carry__1_i_1_n_0
    SLICE_X2Y39          LUT4 (Prop_lut4_I0_O)        0.331    12.332 r  Projet_i/Horloge_0/U0/jrs_int3__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.332    Projet_i/Horloge_0/U0/jrs_int3__1_carry__1_i_5_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.708 r  Projet_i/Horloge_0/U0/jrs_int3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.708    Projet_i/Horloge_0/U0/jrs_int3__1_carry__1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.927 r  Projet_i/Horloge_0/U0/jrs_int3__1_carry__2/O[0]
                         net (fo=5, routed)           1.025    13.951    Projet_i/Horloge_0/U0/jrs_int3__1_carry__2_n_7
    SLICE_X0Y41          LUT4 (Prop_lut4_I0_O)        0.295    14.246 r  Projet_i/Horloge_0/U0/jrs_int3__41_carry_i_3/O
                         net (fo=1, routed)           0.000    14.246    Projet_i/Horloge_0/U0/jrs_int3__41_carry_i_3_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.824 r  Projet_i/Horloge_0/U0/jrs_int3__41_carry/O[2]
                         net (fo=1, routed)           0.296    15.120    Projet_i/Horloge_0/U0/jrs_int3__41_carry_n_5
    SLICE_X1Y41          LUT2 (Prop_lut2_I1_O)        0.301    15.421 r  Projet_i/Horloge_0/U0/jrs_int3__47_carry__1_i_1/O
                         net (fo=1, routed)           0.000    15.421    Projet_i/Horloge_0/U0/jrs_int3__47_carry__1_i_1_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    15.648 f  Projet_i/Horloge_0/U0/jrs_int3__47_carry__1/O[1]
                         net (fo=2, routed)           0.793    16.441    Projet_i/Horloge_0/U0/jrs_int3__47_carry__1_n_6
    SLICE_X3Y41          LUT5 (Prop_lut5_I2_O)        0.303    16.744 r  Projet_i/Horloge_0/U0/jrs_int[4]_i_7/O
                         net (fo=12, routed)          0.250    16.994    Projet_i/Horloge_0/U0/CPTane/jrs_int_reg[4]_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I5_O)        0.124    17.118 r  Projet_i/Horloge_0/U0/CPTane/jrs_int[4]_i_8_comp_13/O
                         net (fo=1, routed)           0.681    17.799    Projet_i/Horloge_0/U0/CPTmoi/jrs_int[4]_i_8_n_0_alias
    SLICE_X4Y42          LUT6 (Prop_lut6_I0_O)        0.124    17.923 r  Projet_i/Horloge_0/U0/CPTmoi/jrs_max[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    17.923    Projet_i/Horloge_0/U0/CPTmoi_n_20
    SLICE_X4Y42          FDRE                                         r  Projet_i/Horloge_0/U0/jrs_max_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  H (IN)
                         net (fo=0)                   0.000     8.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.657    13.446    Projet_i/Horloge_0/U0/H
    SLICE_X4Y42          FDRE                                         r  Projet_i/Horloge_0/U0/jrs_max_reg[0]/C
                         clock pessimism              0.424    13.870    
                         clock uncertainty           -0.035    13.834    
    SLICE_X4Y42          FDRE (Setup_fdre_C_D)        0.079    13.913    Projet_i/Horloge_0/U0/jrs_max_reg[0]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                         -17.923    
  -------------------------------------------------------------------
                         slack                                 -4.009    

Slack (MET) :             1.944ns  (required time - arrival time)
  Source:                 Projet_i/Horloge_0/U0/CPTcsc/Qtmp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/Horloge_0/U0/CPTjrs_31/Qtmp_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.867ns  (logic 1.490ns (25.397%)  route 4.377ns (74.603%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.444ns = ( 13.444 - 8.000 ) 
    Source Clock Delay      (SCD):    5.853ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.755     5.853    Projet_i/Horloge_0/U0/CPTcsc/H
    SLICE_X16Y42         FDCE                                         r  Projet_i/Horloge_0/U0/CPTcsc/Qtmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDCE (Prop_fdce_C_Q)         0.518     6.371 r  Projet_i/Horloge_0/U0/CPTcsc/Qtmp_reg[0]/Q
                         net (fo=10, routed)          0.629     7.000    Projet_i/Horloge_0/U0/CPTcsc/Q[0]
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.150     7.150 r  Projet_i/Horloge_0/U0/CPTcsc/Qtmp[3]_i_2__1/O
                         net (fo=2, routed)           0.448     7.598    Projet_i/Horloge_0/U0/CPTcsc/Qtmp[3]_i_2__1_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I3_O)        0.326     7.924 r  Projet_i/Horloge_0/U0/CPTcsc/Qtmp[7]_i_3__1/O
                         net (fo=2, routed)           0.641     8.565    Projet_i/Horloge_0/U0/CPTsec/Qtmp_reg[0]_0
    SLICE_X16Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.689 r  Projet_i/Horloge_0/U0/CPTsec/Qtmp[7]_i_3__0/O
                         net (fo=2, routed)           0.472     9.161    Projet_i/Horloge_0/U0/CPTmin/Qtmp_reg[0]_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.285 r  Projet_i/Horloge_0/U0/CPTmin/Qtmp[7]_i_3/O
                         net (fo=2, routed)           0.484     9.769    Projet_i/Horloge_0/U0/CPThrs/Qtmp_reg[0]_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     9.893 r  Projet_i/Horloge_0/U0/CPThrs/Qtmp[4]_i_3/O
                         net (fo=2, routed)           0.479    10.372    Projet_i/Horloge_0/U0/CPTjrs_28/Qtmp_reg[7]_0
    SLICE_X8Y42          LUT2 (Prop_lut2_I1_O)        0.124    10.496 r  Projet_i/Horloge_0/U0/CPTjrs_28/Qtmp[4]_i_1/O
                         net (fo=23, routed)          1.224    11.720    Projet_i/Horloge_0/U0/CPTjrs_31/E[0]
    SLICE_X0Y37          FDCE                                         r  Projet_i/Horloge_0/U0/CPTjrs_31/Qtmp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  H (IN)
                         net (fo=0)                   0.000     8.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.655    13.444    Projet_i/Horloge_0/U0/CPTjrs_31/H
    SLICE_X0Y37          FDCE                                         r  Projet_i/Horloge_0/U0/CPTjrs_31/Qtmp_reg[0]/C
                         clock pessimism              0.424    13.868    
                         clock uncertainty           -0.035    13.832    
    SLICE_X0Y37          FDCE (Setup_fdce_C_CE)      -0.169    13.663    Projet_i/Horloge_0/U0/CPTjrs_31/Qtmp_reg[0]
  -------------------------------------------------------------------
                         required time                         13.663    
                         arrival time                         -11.720    
  -------------------------------------------------------------------
                         slack                                  1.944    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 Projet_i/Gestion_Mode_0/U0/cpt_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/Aff_7seg_0/U0/out_7seg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.046ns  (logic 1.153ns (19.072%)  route 4.893ns (80.928%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.846ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.748     5.846    Projet_i/Gestion_Mode_0/U0/H
    SLICE_X20Y34         FDRE                                         r  Projet_i/Gestion_Mode_0/U0/cpt_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.518     6.364 r  Projet_i/Gestion_Mode_0/U0/cpt_int_reg[1]/Q
                         net (fo=155, routed)         4.084    10.447    Projet_i/Aff_7seg_0/U0/cpt[1]
    SLICE_X5Y45          LUT6 (Prop_lut6_I4_O)        0.124    10.571 r  Projet_i/Aff_7seg_0/U0/out_7seg[0]_i_10/O
                         net (fo=1, routed)           0.000    10.571    Projet_i/Aff_7seg_0/U0/out_7seg[0]_i_10_n_0
    SLICE_X5Y45          MUXF7 (Prop_muxf7_I0_O)      0.212    10.783 r  Projet_i/Aff_7seg_0/U0/out_7seg_reg[0]_i_4/O
                         net (fo=1, routed)           0.809    11.592    Projet_i/Aff_7seg_0/U0/out_7seg_reg[0]_i_4_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I3_O)        0.299    11.891 r  Projet_i/Aff_7seg_0/U0/out_7seg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.891    Projet_i/Aff_7seg_0/U0/out_7seg[0]
    SLICE_X5Y44          FDRE                                         r  Projet_i/Aff_7seg_0/U0/out_7seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  H (IN)
                         net (fo=0)                   0.000     8.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.658    13.447    Projet_i/Aff_7seg_0/U0/H
    SLICE_X5Y44          FDRE                                         r  Projet_i/Aff_7seg_0/U0/out_7seg_reg[0]/C
                         clock pessimism              0.424    13.871    
                         clock uncertainty           -0.035    13.835    
    SLICE_X5Y44          FDRE (Setup_fdre_C_D)        0.032    13.867    Projet_i/Aff_7seg_0/U0/out_7seg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.867    
                         arrival time                         -11.891    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             2.031ns  (required time - arrival time)
  Source:                 Projet_i/Gestion_Mode_0/U0/cpt_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/Aff_7seg_0/U0/out_7seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.038ns  (logic 1.148ns (19.013%)  route 4.890ns (80.987%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.846ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.748     5.846    Projet_i/Gestion_Mode_0/U0/H
    SLICE_X20Y34         FDRE                                         r  Projet_i/Gestion_Mode_0/U0/cpt_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.518     6.364 f  Projet_i/Gestion_Mode_0/U0/cpt_int_reg[1]/Q
                         net (fo=155, routed)         4.090    10.454    Projet_i/Aff_7seg_0/U0/cpt[1]
    SLICE_X4Y44          LUT6 (Prop_lut6_I1_O)        0.124    10.578 r  Projet_i/Aff_7seg_0/U0/out_7seg[3]_i_10/O
                         net (fo=1, routed)           0.000    10.578    Projet_i/Aff_7seg_0/U0/out_7seg[3]_i_10_n_0
    SLICE_X4Y44          MUXF7 (Prop_muxf7_I0_O)      0.209    10.787 r  Projet_i/Aff_7seg_0/U0/out_7seg_reg[3]_i_4/O
                         net (fo=1, routed)           0.800    11.587    Projet_i/Aff_7seg_0/U0/out_7seg_reg[3]_i_4_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I3_O)        0.297    11.884 r  Projet_i/Aff_7seg_0/U0/out_7seg[3]_i_1/O
                         net (fo=1, routed)           0.000    11.884    Projet_i/Aff_7seg_0/U0/out_7seg[3]
    SLICE_X4Y43          FDRE                                         r  Projet_i/Aff_7seg_0/U0/out_7seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  H (IN)
                         net (fo=0)                   0.000     8.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.658    13.447    Projet_i/Aff_7seg_0/U0/H
    SLICE_X4Y43          FDRE                                         r  Projet_i/Aff_7seg_0/U0/out_7seg_reg[3]/C
                         clock pessimism              0.424    13.871    
                         clock uncertainty           -0.035    13.835    
    SLICE_X4Y43          FDRE (Setup_fdre_C_D)        0.079    13.914    Projet_i/Aff_7seg_0/U0/out_7seg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.914    
                         arrival time                         -11.884    
  -------------------------------------------------------------------
                         slack                                  2.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Projet_i/Aff_7seg_0/U0/hrs_juste_hor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/Aff_7seg_0/U0/hrs_choix_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.625     1.735    Projet_i/Aff_7seg_0/U0/H
    SLICE_X5Y46          FDRE                                         r  Projet_i/Aff_7seg_0/U0/hrs_juste_hor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141     1.876 r  Projet_i/Aff_7seg_0/U0/hrs_juste_hor_reg[1]/Q
                         net (fo=1, routed)           0.056     1.932    Projet_i/Aff_7seg_0/U0/hrs_juste_hor_reg_n_0_[1]
    SLICE_X4Y46          LUT6 (Prop_lut6_I0_O)        0.045     1.977 r  Projet_i/Aff_7seg_0/U0/hrs_choix[1]_i_1/O
                         net (fo=1, routed)           0.000     1.977    Projet_i/Aff_7seg_0/U0/hrs_choix[1]_i_1_n_0
    SLICE_X4Y46          FDRE                                         r  Projet_i/Aff_7seg_0/U0/hrs_choix_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.894     2.261    Projet_i/Aff_7seg_0/U0/H
    SLICE_X4Y46          FDRE                                         r  Projet_i/Aff_7seg_0/U0/hrs_choix_reg[1]/C
                         clock pessimism             -0.513     1.748    
    SLICE_X4Y46          FDRE (Hold_fdre_C_D)         0.120     1.868    Projet_i/Aff_7seg_0/U0/hrs_choix_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Projet_i/Aff_7seg_0/U0/min_choix_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/Aff_7seg_0/U0/min2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.596     1.706    Projet_i/Aff_7seg_0/U0/H
    SLICE_X11Y45         FDRE                                         r  Projet_i/Aff_7seg_0/U0/min_choix_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.141     1.847 r  Projet_i/Aff_7seg_0/U0/min_choix_reg[0]/Q
                         net (fo=1, routed)           0.056     1.903    Projet_i/Aff_7seg_0/U0/min_choix[0]
    SLICE_X11Y45         FDRE                                         r  Projet_i/Aff_7seg_0/U0/min2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.865     2.232    Projet_i/Aff_7seg_0/U0/H
    SLICE_X11Y45         FDRE                                         r  Projet_i/Aff_7seg_0/U0/min2_reg[0]/C
                         clock pessimism             -0.526     1.706    
    SLICE_X11Y45         FDRE (Hold_fdre_C_D)         0.075     1.781    Projet_i/Aff_7seg_0/U0/min2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Projet_i/Aff_7seg_0/U0/hrs_choix_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/Aff_7seg_0/U0/hrs2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.626     1.736    Projet_i/Aff_7seg_0/U0/H
    SLICE_X3Y47          FDRE                                         r  Projet_i/Aff_7seg_0/U0/hrs_choix_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.141     1.877 r  Projet_i/Aff_7seg_0/U0/hrs_choix_reg[0]/Q
                         net (fo=1, routed)           0.056     1.933    Projet_i/Aff_7seg_0/U0/hrs_choix[0]
    SLICE_X3Y47          FDRE                                         r  Projet_i/Aff_7seg_0/U0/hrs2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.896     2.263    Projet_i/Aff_7seg_0/U0/H
    SLICE_X3Y47          FDRE                                         r  Projet_i/Aff_7seg_0/U0/hrs2_reg[0]/C
                         clock pessimism             -0.527     1.736    
    SLICE_X3Y47          FDRE (Hold_fdre_C_D)         0.075     1.811    Projet_i/Aff_7seg_0/U0/hrs2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Projet_i/BaseDeTemps_0/U0/DIVN1_125/etat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/BaseDeTemps_0/U0/DIVN1_125/etat_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.613     1.723    Projet_i/BaseDeTemps_0/U0/DIVN1_125/H
    SLICE_X3Y26          FDRE                                         r  Projet_i/BaseDeTemps_0/U0/DIVN1_125/etat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.864 r  Projet_i/BaseDeTemps_0/U0/DIVN1_125/etat_reg[0]/Q
                         net (fo=10, routed)          0.077     1.941    Projet_i/BaseDeTemps_0/U0/DIVN1_125/etat_reg_n_0_[0]
    SLICE_X2Y26          LUT6 (Prop_lut6_I2_O)        0.045     1.986 r  Projet_i/BaseDeTemps_0/U0/DIVN1_125/etat[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.986    Projet_i/BaseDeTemps_0/U0/DIVN1_125/etat[5]_i_1__0_n_0
    SLICE_X2Y26          FDRE                                         r  Projet_i/BaseDeTemps_0/U0/DIVN1_125/etat_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.880     2.247    Projet_i/BaseDeTemps_0/U0/DIVN1_125/H
    SLICE_X2Y26          FDRE                                         r  Projet_i/BaseDeTemps_0/U0/DIVN1_125/etat_reg[5]/C
                         clock pessimism             -0.511     1.736    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.121     1.857    Projet_i/BaseDeTemps_0/U0/DIVN1_125/etat_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Projet_i/Alarm_0/U0/sec_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/Alarm_0/U0/sec_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.684%)  route 0.102ns (35.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.595     1.705    Projet_i/Alarm_0/U0/H
    SLICE_X17Y45         FDRE                                         r  Projet_i/Alarm_0/U0/sec_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDRE (Prop_fdre_C_Q)         0.141     1.846 r  Projet_i/Alarm_0/U0/sec_int_reg[0]/Q
                         net (fo=10, routed)          0.102     1.948    Projet_i/Alarm_0/U0/Q[0]
    SLICE_X16Y45         LUT6 (Prop_lut6_I1_O)        0.045     1.993 r  Projet_i/Alarm_0/U0/sec_int[2]_i_1/O
                         net (fo=1, routed)           0.000     1.993    Projet_i/Alarm_0/U0/sec_int[2]_i_1_n_0
    SLICE_X16Y45         FDRE                                         r  Projet_i/Alarm_0/U0/sec_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.865     2.232    Projet_i/Alarm_0/U0/H
    SLICE_X16Y45         FDRE                                         r  Projet_i/Alarm_0/U0/sec_int_reg[2]/C
                         clock pessimism             -0.514     1.718    
    SLICE_X16Y45         FDRE (Hold_fdre_C_D)         0.120     1.838    Projet_i/Alarm_0/U0/sec_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Projet_i/Horloge_0/U0/CPTjrs_28/Qtmp_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/Horloge_0/U0/jrs_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.237%)  route 0.124ns (46.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.594     1.704    Projet_i/Horloge_0/U0/CPTjrs_28/H
    SLICE_X9Y39          FDCE                                         r  Projet_i/Horloge_0/U0/CPTjrs_28/Qtmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDCE (Prop_fdce_C_Q)         0.141     1.845 r  Projet_i/Horloge_0/U0/CPTjrs_28/Qtmp_reg[5]/Q
                         net (fo=2, routed)           0.124     1.969    Projet_i/Horloge_0/U0/jrs_28[5]
    SLICE_X11Y39         FDRE                                         r  Projet_i/Horloge_0/U0/jrs_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.863     2.230    Projet_i/Horloge_0/U0/H
    SLICE_X11Y39         FDRE                                         r  Projet_i/Horloge_0/U0/jrs_int_reg[5]/C
                         clock pessimism             -0.490     1.740    
    SLICE_X11Y39         FDRE (Hold_fdre_C_D)         0.070     1.810    Projet_i/Horloge_0/U0/jrs_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Projet_i/Horloge_0/U0/P_ret_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/Horloge_0/U0/P_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.594     1.704    Projet_i/Horloge_0/U0/H
    SLICE_X15Y39         FDRE                                         r  Projet_i/Horloge_0/U0/P_ret_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.141     1.845 r  Projet_i/Horloge_0/U0/P_ret_reg[5]/Q
                         net (fo=1, routed)           0.112     1.957    Projet_i/Horloge_0/U0/P_ret_reg_n_0_[5]
    SLICE_X15Y40         FDRE                                         r  Projet_i/Horloge_0/U0/P_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.864     2.231    Projet_i/Horloge_0/U0/H
    SLICE_X15Y40         FDRE                                         r  Projet_i/Horloge_0/U0/P_int_reg[5]/C
                         clock pessimism             -0.510     1.721    
    SLICE_X15Y40         FDRE (Hold_fdre_C_D)         0.070     1.791    Projet_i/Horloge_0/U0/P_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Projet_i/Horloge_0/U0/CPTjrs_28/Qtmp_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/Horloge_0/U0/jrs_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.228%)  route 0.129ns (47.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.594     1.704    Projet_i/Horloge_0/U0/CPTjrs_28/H
    SLICE_X9Y39          FDCE                                         r  Projet_i/Horloge_0/U0/CPTjrs_28/Qtmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDCE (Prop_fdce_C_Q)         0.141     1.845 r  Projet_i/Horloge_0/U0/CPTjrs_28/Qtmp_reg[6]/Q
                         net (fo=2, routed)           0.129     1.974    Projet_i/Horloge_0/U0/jrs_28[6]
    SLICE_X11Y39         FDRE                                         r  Projet_i/Horloge_0/U0/jrs_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.863     2.230    Projet_i/Horloge_0/U0/H
    SLICE_X11Y39         FDRE                                         r  Projet_i/Horloge_0/U0/jrs_int_reg[6]/C
                         clock pessimism             -0.490     1.740    
    SLICE_X11Y39         FDRE (Hold_fdre_C_D)         0.066     1.806    Projet_i/Horloge_0/U0/jrs_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Projet_i/Aff_7seg_0/U0/hrs_juste_hor_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/Aff_7seg_0/U0/hrs_choix_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.539%)  route 0.111ns (37.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.626     1.736    Projet_i/Aff_7seg_0/U0/H
    SLICE_X7Y47          FDRE                                         r  Projet_i/Aff_7seg_0/U0/hrs_juste_hor_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.141     1.877 r  Projet_i/Aff_7seg_0/U0/hrs_juste_hor_reg[4]/Q
                         net (fo=1, routed)           0.111     1.988    Projet_i/Aff_7seg_0/U0/hrs_juste_hor_reg_n_0_[4]
    SLICE_X3Y47          LUT6 (Prop_lut6_I0_O)        0.045     2.033 r  Projet_i/Aff_7seg_0/U0/hrs_choix[4]_i_1/O
                         net (fo=1, routed)           0.000     2.033    Projet_i/Aff_7seg_0/U0/hrs_choix[4]_i_1_n_0
    SLICE_X3Y47          FDRE                                         r  Projet_i/Aff_7seg_0/U0/hrs_choix_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.896     2.263    Projet_i/Aff_7seg_0/U0/H
    SLICE_X3Y47          FDRE                                         r  Projet_i/Aff_7seg_0/U0/hrs_choix_reg[4]/C
                         clock pessimism             -0.490     1.773    
    SLICE_X3Y47          FDRE (Hold_fdre_C_D)         0.092     1.865    Projet_i/Aff_7seg_0/U0/hrs_choix_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Projet_i/Horloge_0/U0/LOAD_8_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/Horloge_0/U0/CPTcie/LOAD_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.670%)  route 0.116ns (41.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.594     1.704    Projet_i/Horloge_0/U0/H
    SLICE_X10Y38         FDRE                                         r  Projet_i/Horloge_0/U0/LOAD_8_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.164     1.868 r  Projet_i/Horloge_0/U0/LOAD_8_reg/Q
                         net (fo=1, routed)           0.116     1.984    Projet_i/Horloge_0/U0/CPTcie/LOAD_sync_reg_0
    SLICE_X9Y38          FDRE                                         r  Projet_i/Horloge_0/U0/CPTcie/LOAD_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.863     2.230    Projet_i/Horloge_0/U0/CPTcie/H
    SLICE_X9Y38          FDRE                                         r  Projet_i/Horloge_0/U0/CPTcie/LOAD_sync_reg/C
                         clock pessimism             -0.490     1.740    
    SLICE_X9Y38          FDRE (Hold_fdre_C_D)         0.070     1.810    Projet_i/Horloge_0/U0/CPTcie/LOAD_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { H }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  H_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X0Y24     Projet_i/Aff_7seg_0/U0/CC1_buf_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X0Y24     Projet_i/Aff_7seg_0/U0/CC2_buf_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X0Y23     Projet_i/Aff_7seg_0/U0/CC3_buf_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X0Y23     Projet_i/Aff_7seg_0/U0/CC4_buf_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X0Y23     Projet_i/Aff_7seg_0/U0/CC5_buf_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X0Y27     Projet_i/Aff_7seg_0/U0/CC6_buf_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X3Y45     Projet_i/Aff_7seg_0/U0/hrs1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X2Y45     Projet_i/Aff_7seg_0/U0/hrs1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X2Y45     Projet_i/Aff_7seg_0/U0/hrs1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y28     Projet_i/BaseDeTemps_0/U0/DIVN1_125000/etat_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y28     Projet_i/BaseDeTemps_0/U0/DIVN1_125000/etat_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y28     Projet_i/BaseDeTemps_0/U0/DIVN1_125000/etat_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y28     Projet_i/BaseDeTemps_0/U0/DIVN1_125000/etat_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X14Y39    Projet_i/Horloge_0/U0/min_p_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X14Y39    Projet_i/Horloge_0/U0/min_p_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X13Y39    Projet_i/Horloge_0/U0/min_p_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X3Y35     Projet_i/Horloge_0/U0/CPTmoi/Qtmp_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y39    Projet_i/Horloge_0/U0/jrs_int_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y39    Projet_i/Horloge_0/U0/jrs_int_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y24     Projet_i/Aff_7seg_0/U0/CC1_buf_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y24     Projet_i/Aff_7seg_0/U0/CC2_buf_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y23     Projet_i/Aff_7seg_0/U0/CC3_buf_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y23     Projet_i/Aff_7seg_0/U0/CC4_buf_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y23     Projet_i/Aff_7seg_0/U0/CC5_buf_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y27     Projet_i/Aff_7seg_0/U0/CC6_buf_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X3Y45     Projet_i/Aff_7seg_0/U0/hrs1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y45     Projet_i/Aff_7seg_0/U0/hrs1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y45     Projet_i/Aff_7seg_0/U0/hrs1_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X3Y46     Projet_i/Aff_7seg_0/U0/hrs1_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.694ns  (required time - arrival time)
  Source:                 Projet_i/Horloge_0/U0/Raz_31_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/Horloge_0/U0/CPTjrs_28/Qtmp_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.805ns  (logic 0.518ns (18.470%)  route 2.287ns (81.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.931ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.833     5.931    Projet_i/Horloge_0/U0/H
    SLICE_X2Y36          FDRE                                         r  Projet_i/Horloge_0/U0/Raz_31_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.518     6.449 f  Projet_i/Horloge_0/U0/Raz_31_reg/Q
                         net (fo=23, routed)          2.287     8.735    Projet_i/Horloge_0/U0/CPTjrs_28/AR[0]
    SLICE_X7Y42          FDCE                                         f  Projet_i/Horloge_0/U0/CPTjrs_28/Qtmp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  H (IN)
                         net (fo=0)                   0.000     8.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.657    13.446    Projet_i/Horloge_0/U0/CPTjrs_28/H
    SLICE_X7Y42          FDCE                                         r  Projet_i/Horloge_0/U0/CPTjrs_28/Qtmp_reg[3]/C
                         clock pessimism              0.424    13.870    
                         clock uncertainty           -0.035    13.834    
    SLICE_X7Y42          FDCE (Recov_fdce_C_CLR)     -0.405    13.429    Projet_i/Horloge_0/U0/CPTjrs_28/Qtmp_reg[3]
  -------------------------------------------------------------------
                         required time                         13.429    
                         arrival time                          -8.735    
  -------------------------------------------------------------------
                         slack                                  4.694    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 Projet_i/Horloge_0/U0/Raz_31_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/Horloge_0/U0/CPTjrs_28/Qtmp_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.805ns  (logic 0.518ns (18.470%)  route 2.287ns (81.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.931ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.833     5.931    Projet_i/Horloge_0/U0/H
    SLICE_X2Y36          FDRE                                         r  Projet_i/Horloge_0/U0/Raz_31_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.518     6.449 f  Projet_i/Horloge_0/U0/Raz_31_reg/Q
                         net (fo=23, routed)          2.287     8.735    Projet_i/Horloge_0/U0/CPTjrs_28/AR[0]
    SLICE_X6Y42          FDCE                                         f  Projet_i/Horloge_0/U0/CPTjrs_28/Qtmp_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  H (IN)
                         net (fo=0)                   0.000     8.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.657    13.446    Projet_i/Horloge_0/U0/CPTjrs_28/H
    SLICE_X6Y42          FDCE                                         r  Projet_i/Horloge_0/U0/CPTjrs_28/Qtmp_reg[4]/C
                         clock pessimism              0.424    13.870    
                         clock uncertainty           -0.035    13.834    
    SLICE_X6Y42          FDCE (Recov_fdce_C_CLR)     -0.319    13.515    Projet_i/Horloge_0/U0/CPTjrs_28/Qtmp_reg[4]
  -------------------------------------------------------------------
                         required time                         13.515    
                         arrival time                          -8.735    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 Projet_i/Horloge_0/U0/Raz_31_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/Horloge_0/U0/CPTjrs_29/Qtmp_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.518ns (20.197%)  route 2.047ns (79.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.931ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.833     5.931    Projet_i/Horloge_0/U0/H
    SLICE_X2Y36          FDRE                                         r  Projet_i/Horloge_0/U0/Raz_31_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.518     6.449 f  Projet_i/Horloge_0/U0/Raz_31_reg/Q
                         net (fo=23, routed)          2.047     8.496    Projet_i/Horloge_0/U0/CPTjrs_29/AR[0]
    SLICE_X2Y44          FDCE                                         f  Projet_i/Horloge_0/U0/CPTjrs_29/Qtmp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  H (IN)
                         net (fo=0)                   0.000     8.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.659    13.448    Projet_i/Horloge_0/U0/CPTjrs_29/H
    SLICE_X2Y44          FDCE                                         r  Projet_i/Horloge_0/U0/CPTjrs_29/Qtmp_reg[0]/C
                         clock pessimism              0.463    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X2Y44          FDCE (Recov_fdce_C_CLR)     -0.319    13.556    Projet_i/Horloge_0/U0/CPTjrs_29/Qtmp_reg[0]
  -------------------------------------------------------------------
                         required time                         13.556    
                         arrival time                          -8.496    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 Projet_i/Horloge_0/U0/Raz_31_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/Horloge_0/U0/CPTjrs_28/Qtmp_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.518ns (21.756%)  route 1.863ns (78.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.931ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.833     5.931    Projet_i/Horloge_0/U0/H
    SLICE_X2Y36          FDRE                                         r  Projet_i/Horloge_0/U0/Raz_31_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.518     6.449 f  Projet_i/Horloge_0/U0/Raz_31_reg/Q
                         net (fo=23, routed)          1.863     8.312    Projet_i/Horloge_0/U0/CPTjrs_28/AR[0]
    SLICE_X3Y43          FDCE                                         f  Projet_i/Horloge_0/U0/CPTjrs_28/Qtmp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  H (IN)
                         net (fo=0)                   0.000     8.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.659    13.448    Projet_i/Horloge_0/U0/CPTjrs_28/H
    SLICE_X3Y43          FDCE                                         r  Projet_i/Horloge_0/U0/CPTjrs_28/Qtmp_reg[2]/C
                         clock pessimism              0.463    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X3Y43          FDCE (Recov_fdce_C_CLR)     -0.405    13.470    Projet_i/Horloge_0/U0/CPTjrs_28/Qtmp_reg[2]
  -------------------------------------------------------------------
                         required time                         13.470    
                         arrival time                          -8.312    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 Projet_i/Horloge_0/U0/Raz_31_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/Horloge_0/U0/CPTjrs_29/Qtmp_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.518ns (21.756%)  route 1.863ns (78.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.931ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.833     5.931    Projet_i/Horloge_0/U0/H
    SLICE_X2Y36          FDRE                                         r  Projet_i/Horloge_0/U0/Raz_31_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.518     6.449 f  Projet_i/Horloge_0/U0/Raz_31_reg/Q
                         net (fo=23, routed)          1.863     8.312    Projet_i/Horloge_0/U0/CPTjrs_29/AR[0]
    SLICE_X3Y43          FDCE                                         f  Projet_i/Horloge_0/U0/CPTjrs_29/Qtmp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  H (IN)
                         net (fo=0)                   0.000     8.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.659    13.448    Projet_i/Horloge_0/U0/CPTjrs_29/H
    SLICE_X3Y43          FDCE                                         r  Projet_i/Horloge_0/U0/CPTjrs_29/Qtmp_reg[1]/C
                         clock pessimism              0.463    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X3Y43          FDCE (Recov_fdce_C_CLR)     -0.405    13.470    Projet_i/Horloge_0/U0/CPTjrs_29/Qtmp_reg[1]
  -------------------------------------------------------------------
                         required time                         13.470    
                         arrival time                          -8.312    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 Projet_i/Horloge_0/U0/Raz_31_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/Horloge_0/U0/CPTjrs_29/Qtmp_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.518ns (21.756%)  route 1.863ns (78.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.931ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.833     5.931    Projet_i/Horloge_0/U0/H
    SLICE_X2Y36          FDRE                                         r  Projet_i/Horloge_0/U0/Raz_31_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.518     6.449 f  Projet_i/Horloge_0/U0/Raz_31_reg/Q
                         net (fo=23, routed)          1.863     8.312    Projet_i/Horloge_0/U0/CPTjrs_29/AR[0]
    SLICE_X3Y43          FDCE                                         f  Projet_i/Horloge_0/U0/CPTjrs_29/Qtmp_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  H (IN)
                         net (fo=0)                   0.000     8.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.659    13.448    Projet_i/Horloge_0/U0/CPTjrs_29/H
    SLICE_X3Y43          FDCE                                         r  Projet_i/Horloge_0/U0/CPTjrs_29/Qtmp_reg[4]/C
                         clock pessimism              0.463    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X3Y43          FDCE (Recov_fdce_C_CLR)     -0.405    13.470    Projet_i/Horloge_0/U0/CPTjrs_29/Qtmp_reg[4]
  -------------------------------------------------------------------
                         required time                         13.470    
                         arrival time                          -8.312    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.204ns  (required time - arrival time)
  Source:                 Projet_i/Horloge_0/U0/Raz_31_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/Horloge_0/U0/CPTjrs_30/Qtmp_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.518ns (21.390%)  route 1.904ns (78.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.931ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.833     5.931    Projet_i/Horloge_0/U0/H
    SLICE_X2Y36          FDRE                                         r  Projet_i/Horloge_0/U0/Raz_31_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.518     6.449 f  Projet_i/Horloge_0/U0/Raz_31_reg/Q
                         net (fo=23, routed)          1.904     8.352    Projet_i/Horloge_0/U0/CPTjrs_30/AR[0]
    SLICE_X0Y43          FDCE                                         f  Projet_i/Horloge_0/U0/CPTjrs_30/Qtmp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  H (IN)
                         net (fo=0)                   0.000     8.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.659    13.448    Projet_i/Horloge_0/U0/CPTjrs_30/H
    SLICE_X0Y43          FDCE                                         r  Projet_i/Horloge_0/U0/CPTjrs_30/Qtmp_reg[0]/C
                         clock pessimism              0.463    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X0Y43          FDCE (Recov_fdce_C_CLR)     -0.319    13.556    Projet_i/Horloge_0/U0/CPTjrs_30/Qtmp_reg[0]
  -------------------------------------------------------------------
                         required time                         13.556    
                         arrival time                          -8.352    
  -------------------------------------------------------------------
                         slack                                  5.204    

Slack (MET) :             5.204ns  (required time - arrival time)
  Source:                 Projet_i/Horloge_0/U0/Raz_31_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/Horloge_0/U0/CPTjrs_30/Qtmp_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.518ns (21.390%)  route 1.904ns (78.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.931ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.833     5.931    Projet_i/Horloge_0/U0/H
    SLICE_X2Y36          FDRE                                         r  Projet_i/Horloge_0/U0/Raz_31_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.518     6.449 f  Projet_i/Horloge_0/U0/Raz_31_reg/Q
                         net (fo=23, routed)          1.904     8.352    Projet_i/Horloge_0/U0/CPTjrs_30/AR[0]
    SLICE_X0Y43          FDCE                                         f  Projet_i/Horloge_0/U0/CPTjrs_30/Qtmp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  H (IN)
                         net (fo=0)                   0.000     8.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.659    13.448    Projet_i/Horloge_0/U0/CPTjrs_30/H
    SLICE_X0Y43          FDCE                                         r  Projet_i/Horloge_0/U0/CPTjrs_30/Qtmp_reg[1]/C
                         clock pessimism              0.463    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X0Y43          FDCE (Recov_fdce_C_CLR)     -0.319    13.556    Projet_i/Horloge_0/U0/CPTjrs_30/Qtmp_reg[1]
  -------------------------------------------------------------------
                         required time                         13.556    
                         arrival time                          -8.352    
  -------------------------------------------------------------------
                         slack                                  5.204    

Slack (MET) :             5.204ns  (required time - arrival time)
  Source:                 Projet_i/Horloge_0/U0/Raz_31_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/Horloge_0/U0/CPTjrs_30/Qtmp_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.518ns (21.390%)  route 1.904ns (78.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.931ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.833     5.931    Projet_i/Horloge_0/U0/H
    SLICE_X2Y36          FDRE                                         r  Projet_i/Horloge_0/U0/Raz_31_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.518     6.449 f  Projet_i/Horloge_0/U0/Raz_31_reg/Q
                         net (fo=23, routed)          1.904     8.352    Projet_i/Horloge_0/U0/CPTjrs_30/AR[0]
    SLICE_X0Y43          FDCE                                         f  Projet_i/Horloge_0/U0/CPTjrs_30/Qtmp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  H (IN)
                         net (fo=0)                   0.000     8.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.659    13.448    Projet_i/Horloge_0/U0/CPTjrs_30/H
    SLICE_X0Y43          FDCE                                         r  Projet_i/Horloge_0/U0/CPTjrs_30/Qtmp_reg[2]/C
                         clock pessimism              0.463    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X0Y43          FDCE (Recov_fdce_C_CLR)     -0.319    13.556    Projet_i/Horloge_0/U0/CPTjrs_30/Qtmp_reg[2]
  -------------------------------------------------------------------
                         required time                         13.556    
                         arrival time                          -8.352    
  -------------------------------------------------------------------
                         slack                                  5.204    

Slack (MET) :             5.245ns  (required time - arrival time)
  Source:                 Projet_i/Horloge_0/U0/Raz_31_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/Horloge_0/U0/CPTjrs_28/Qtmp_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.518ns (21.756%)  route 1.863ns (78.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.931ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.833     5.931    Projet_i/Horloge_0/U0/H
    SLICE_X2Y36          FDRE                                         r  Projet_i/Horloge_0/U0/Raz_31_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.518     6.449 f  Projet_i/Horloge_0/U0/Raz_31_reg/Q
                         net (fo=23, routed)          1.863     8.312    Projet_i/Horloge_0/U0/CPTjrs_28/AR[0]
    SLICE_X2Y43          FDCE                                         f  Projet_i/Horloge_0/U0/CPTjrs_28/Qtmp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  H (IN)
                         net (fo=0)                   0.000     8.000    H
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.659    13.448    Projet_i/Horloge_0/U0/CPTjrs_28/H
    SLICE_X2Y43          FDCE                                         r  Projet_i/Horloge_0/U0/CPTjrs_28/Qtmp_reg[0]/C
                         clock pessimism              0.463    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X2Y43          FDCE (Recov_fdce_C_CLR)     -0.319    13.556    Projet_i/Horloge_0/U0/CPTjrs_28/Qtmp_reg[0]
  -------------------------------------------------------------------
                         required time                         13.556    
                         arrival time                          -8.312    
  -------------------------------------------------------------------
                         slack                                  5.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 Projet_i/Horloge_0/U0/Raz_31_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/Horloge_0/U0/CPTjrs_31/Qtmp_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.773%)  route 0.229ns (58.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.621     1.731    Projet_i/Horloge_0/U0/H
    SLICE_X2Y36          FDRE                                         r  Projet_i/Horloge_0/U0/Raz_31_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.164     1.895 f  Projet_i/Horloge_0/U0/Raz_31_reg/Q
                         net (fo=23, routed)          0.229     2.124    Projet_i/Horloge_0/U0/CPTjrs_31/AR[0]
    SLICE_X0Y37          FDCE                                         f  Projet_i/Horloge_0/U0/CPTjrs_31/Qtmp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.891     2.258    Projet_i/Horloge_0/U0/CPTjrs_31/H
    SLICE_X0Y37          FDCE                                         r  Projet_i/Horloge_0/U0/CPTjrs_31/Qtmp_reg[0]/C
                         clock pessimism             -0.511     1.747    
    SLICE_X0Y37          FDCE (Remov_fdce_C_CLR)     -0.067     1.680    Projet_i/Horloge_0/U0/CPTjrs_31/Qtmp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 Projet_i/Gestion_Mode_0/U0/BP1_Raz_chr_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/Chronometre_0/U0/CPThrs/Qtmp_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.586%)  route 0.240ns (59.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.626     1.736    Projet_i/Gestion_Mode_0/U0/H
    SLICE_X6Y48          FDRE                                         r  Projet_i/Gestion_Mode_0/U0/BP1_Raz_chr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164     1.900 f  Projet_i/Gestion_Mode_0/U0/BP1_Raz_chr_reg/Q
                         net (fo=26, routed)          0.240     2.140    Projet_i/Chronometre_0/U0/CPThrs/BP1_Raz
    SLICE_X3Y48          FDCE                                         f  Projet_i/Chronometre_0/U0/CPThrs/Qtmp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.896     2.263    Projet_i/Chronometre_0/U0/CPThrs/H
    SLICE_X3Y48          FDCE                                         r  Projet_i/Chronometre_0/U0/CPThrs/Qtmp_reg[1]/C
                         clock pessimism             -0.490     1.773    
    SLICE_X3Y48          FDCE (Remov_fdce_C_CLR)     -0.092     1.681    Projet_i/Chronometre_0/U0/CPThrs/Qtmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 Projet_i/Gestion_Mode_0/U0/BP1_Raz_chr_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/Chronometre_0/U0/CPThrs/Qtmp_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.586%)  route 0.240ns (59.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.626     1.736    Projet_i/Gestion_Mode_0/U0/H
    SLICE_X6Y48          FDRE                                         r  Projet_i/Gestion_Mode_0/U0/BP1_Raz_chr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164     1.900 f  Projet_i/Gestion_Mode_0/U0/BP1_Raz_chr_reg/Q
                         net (fo=26, routed)          0.240     2.140    Projet_i/Chronometre_0/U0/CPThrs/BP1_Raz
    SLICE_X3Y48          FDCE                                         f  Projet_i/Chronometre_0/U0/CPThrs/Qtmp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.896     2.263    Projet_i/Chronometre_0/U0/CPThrs/H
    SLICE_X3Y48          FDCE                                         r  Projet_i/Chronometre_0/U0/CPThrs/Qtmp_reg[2]/C
                         clock pessimism             -0.490     1.773    
    SLICE_X3Y48          FDCE (Remov_fdce_C_CLR)     -0.092     1.681    Projet_i/Chronometre_0/U0/CPThrs/Qtmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 Projet_i/Gestion_Mode_0/U0/BP1_Raz_chr_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/Chronometre_0/U0/CPThrs/Qtmp_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.586%)  route 0.240ns (59.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.626     1.736    Projet_i/Gestion_Mode_0/U0/H
    SLICE_X6Y48          FDRE                                         r  Projet_i/Gestion_Mode_0/U0/BP1_Raz_chr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164     1.900 f  Projet_i/Gestion_Mode_0/U0/BP1_Raz_chr_reg/Q
                         net (fo=26, routed)          0.240     2.140    Projet_i/Chronometre_0/U0/CPThrs/BP1_Raz
    SLICE_X3Y48          FDCE                                         f  Projet_i/Chronometre_0/U0/CPThrs/Qtmp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.896     2.263    Projet_i/Chronometre_0/U0/CPThrs/H
    SLICE_X3Y48          FDCE                                         r  Projet_i/Chronometre_0/U0/CPThrs/Qtmp_reg[3]/C
                         clock pessimism             -0.490     1.773    
    SLICE_X3Y48          FDCE (Remov_fdce_C_CLR)     -0.092     1.681    Projet_i/Chronometre_0/U0/CPThrs/Qtmp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 Projet_i/Gestion_Mode_0/U0/BP1_Raz_chr_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/Chronometre_0/U0/CPThrs/Qtmp_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.586%)  route 0.240ns (59.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.626     1.736    Projet_i/Gestion_Mode_0/U0/H
    SLICE_X6Y48          FDRE                                         r  Projet_i/Gestion_Mode_0/U0/BP1_Raz_chr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164     1.900 f  Projet_i/Gestion_Mode_0/U0/BP1_Raz_chr_reg/Q
                         net (fo=26, routed)          0.240     2.140    Projet_i/Chronometre_0/U0/CPThrs/BP1_Raz
    SLICE_X3Y48          FDCE                                         f  Projet_i/Chronometre_0/U0/CPThrs/Qtmp_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.896     2.263    Projet_i/Chronometre_0/U0/CPThrs/H
    SLICE_X3Y48          FDCE                                         r  Projet_i/Chronometre_0/U0/CPThrs/Qtmp_reg[4]/C
                         clock pessimism             -0.490     1.773    
    SLICE_X3Y48          FDCE (Remov_fdce_C_CLR)     -0.092     1.681    Projet_i/Chronometre_0/U0/CPThrs/Qtmp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 Projet_i/Gestion_Mode_0/U0/BP1_Raz_chr_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/Chronometre_0/U0/CPThrs/Qtmp_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.770%)  route 0.294ns (64.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.626     1.736    Projet_i/Gestion_Mode_0/U0/H
    SLICE_X6Y48          FDRE                                         r  Projet_i/Gestion_Mode_0/U0/BP1_Raz_chr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164     1.900 f  Projet_i/Gestion_Mode_0/U0/BP1_Raz_chr_reg/Q
                         net (fo=26, routed)          0.294     2.194    Projet_i/Chronometre_0/U0/CPThrs/BP1_Raz
    SLICE_X2Y47          FDCE                                         f  Projet_i/Chronometre_0/U0/CPThrs/Qtmp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.896     2.263    Projet_i/Chronometre_0/U0/CPThrs/H
    SLICE_X2Y47          FDCE                                         r  Projet_i/Chronometre_0/U0/CPThrs/Qtmp_reg[0]/C
                         clock pessimism             -0.490     1.773    
    SLICE_X2Y47          FDCE (Remov_fdce_C_CLR)     -0.067     1.706    Projet_i/Chronometre_0/U0/CPThrs/Qtmp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 Projet_i/Gestion_Mode_0/U0/BP1_Raz_chr_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/Chronometre_0/U0/CPThrs/Qtmp_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.770%)  route 0.294ns (64.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.626     1.736    Projet_i/Gestion_Mode_0/U0/H
    SLICE_X6Y48          FDRE                                         r  Projet_i/Gestion_Mode_0/U0/BP1_Raz_chr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164     1.900 f  Projet_i/Gestion_Mode_0/U0/BP1_Raz_chr_reg/Q
                         net (fo=26, routed)          0.294     2.194    Projet_i/Chronometre_0/U0/CPThrs/BP1_Raz
    SLICE_X2Y47          FDCE                                         f  Projet_i/Chronometre_0/U0/CPThrs/Qtmp_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.896     2.263    Projet_i/Chronometre_0/U0/CPThrs/H
    SLICE_X2Y47          FDCE                                         r  Projet_i/Chronometre_0/U0/CPThrs/Qtmp_reg[5]/C
                         clock pessimism             -0.490     1.773    
    SLICE_X2Y47          FDCE (Remov_fdce_C_CLR)     -0.067     1.706    Projet_i/Chronometre_0/U0/CPThrs/Qtmp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 Projet_i/Gestion_Mode_0/U0/BP1_Raz_chr_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/Chronometre_0/U0/CPThrs/Qtmp_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.770%)  route 0.294ns (64.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.626     1.736    Projet_i/Gestion_Mode_0/U0/H
    SLICE_X6Y48          FDRE                                         r  Projet_i/Gestion_Mode_0/U0/BP1_Raz_chr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164     1.900 f  Projet_i/Gestion_Mode_0/U0/BP1_Raz_chr_reg/Q
                         net (fo=26, routed)          0.294     2.194    Projet_i/Chronometre_0/U0/CPThrs/BP1_Raz
    SLICE_X2Y47          FDCE                                         f  Projet_i/Chronometre_0/U0/CPThrs/Qtmp_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.896     2.263    Projet_i/Chronometre_0/U0/CPThrs/H
    SLICE_X2Y47          FDCE                                         r  Projet_i/Chronometre_0/U0/CPThrs/Qtmp_reg[6]/C
                         clock pessimism             -0.490     1.773    
    SLICE_X2Y47          FDCE (Remov_fdce_C_CLR)     -0.067     1.706    Projet_i/Chronometre_0/U0/CPThrs/Qtmp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 Projet_i/Gestion_Mode_0/U0/BP1_Raz_min_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/Minuteur_0/U0/CPThrs/Qtmp_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.128ns (31.064%)  route 0.284ns (68.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.597     1.707    Projet_i/Gestion_Mode_0/U0/H
    SLICE_X13Y48         FDRE                                         r  Projet_i/Gestion_Mode_0/U0/BP1_Raz_min_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.128     1.835 f  Projet_i/Gestion_Mode_0/U0/BP1_Raz_min_reg/Q
                         net (fo=52, routed)          0.284     2.119    Projet_i/Minuteur_0/U0/CPThrs/BP1_Raz
    SLICE_X10Y48         FDCE                                         f  Projet_i/Minuteur_0/U0/CPThrs/Qtmp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.866     2.233    Projet_i/Minuteur_0/U0/CPThrs/H
    SLICE_X10Y48         FDCE                                         r  Projet_i/Minuteur_0/U0/CPThrs/Qtmp_reg[0]/C
                         clock pessimism             -0.490     1.743    
    SLICE_X10Y48         FDCE (Remov_fdce_C_CLR)     -0.121     1.622    Projet_i/Minuteur_0/U0/CPThrs/Qtmp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 Projet_i/Gestion_Mode_0/U0/BP1_Raz_min_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Projet_i/Minuteur_0/U0/CPThrs/Qtmp_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.128ns (31.064%)  route 0.284ns (68.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.597     1.707    Projet_i/Gestion_Mode_0/U0/H
    SLICE_X13Y48         FDRE                                         r  Projet_i/Gestion_Mode_0/U0/BP1_Raz_min_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.128     1.835 f  Projet_i/Gestion_Mode_0/U0/BP1_Raz_min_reg/Q
                         net (fo=52, routed)          0.284     2.119    Projet_i/Minuteur_0/U0/CPThrs/BP1_Raz
    SLICE_X10Y48         FDCE                                         f  Projet_i/Minuteur_0/U0/CPThrs/Qtmp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  H_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.866     2.233    Projet_i/Minuteur_0/U0/CPThrs/H
    SLICE_X10Y48         FDCE                                         r  Projet_i/Minuteur_0/U0/CPThrs/Qtmp_reg[1]/C
                         clock pessimism             -0.490     1.743    
    SLICE_X10Y48         FDCE (Remov_fdce_C_CLR)     -0.121     1.622    Projet_i/Minuteur_0/U0/CPThrs/Qtmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.497    





