# CNN HLSé¡¹ç›®ä¼˜åŒ–å®æ–½è®¡åˆ’
**ç›®æ ‡**ï¼šå°†io_parallelé¡¹ç›®æ”¹é€ ä¸ºæ”¯æŒç‰‡ä¸ŠBRAMè®¿é—®çš„AXI Master + å†…éƒ¨Streamæ¶æ„

**é¢„æœŸæ•ˆæœ**ï¼š
- å¤–éƒ¨æ¥å£ï¼šä»16384-bitå¹¶è¡Œç«¯å£ â†’ AXI4 Master (64-bitæ€»çº¿)
- èµ„æºæ¶ˆè€—ï¼šä»æ— æ³•ç»¼åˆ â†’ <30% LUTä½¿ç”¨ç‡
- ç»¼åˆæ—¶é—´ï¼šä»OOMå´©æºƒ â†’ æ­£å¸¸å®Œæˆï¼ˆ~2-3å°æ—¶ï¼‰

---

## ğŸ“‹ é˜¶æ®µ1ï¼šé…ç½®å‡†å¤‡ä¸ä»£ç ç”Ÿæˆï¼ˆ15åˆ†é’Ÿï¼‰

### æ­¥éª¤1.1ï¼šå¤‡ä»½å½“å‰é¡¹ç›®
```bash
cd /home/work1/Work/CNN_iCube_FPGA_b
cp -r hls_cnn_2d_100s_parallel hls_cnn_2d_100s_parallel_backup_$(date +%Y%m%d_%H%M%S)
```

**æ£€æŸ¥ç‚¹**ï¼šç¡®è®¤å¤‡ä»½ç›®å½•åˆ›å»ºæˆåŠŸ

---

### æ­¥éª¤1.2ï¼šä¿®æ”¹hls4mlè½¬æ¢è„šæœ¬

**æ–‡ä»¶**ï¼š`scripts/convert_cnn_hls4ml.py`

**ä¿®æ”¹ä½ç½®1** - CONFIGå­—å…¸ï¼ˆç¬¬39-54è¡Œï¼‰ï¼š
```python
# ä¿®æ”¹å‰ï¼š
"outdir": "hls_cnn_2d_100s_parallel",
"io": "io_parallel",
"reuse": 8,
"reuse_conv2d": 4,

# ä¿®æ”¹åï¼š
"outdir": "hls_cnn_2d_100s_axi_stream",  # æ–°é¡¹ç›®å
"io": "io_stream",                        # å†…éƒ¨ä½¿ç”¨stream
"reuse": 16,                              # é™ä½èµ„æºæ¶ˆè€—
"reuse_conv2d": 8,                        # ç¬¬ä¸€å±‚RFåŠ å€
```

**ä¿®æ”¹ä½ç½®2** - make_hls_configå‡½æ•°ï¼ˆç¬¬163è¡Œï¼‰ï¼š
```python
# ä¿®æ”¹å‰ï¼š
'InputArrayPartition': 'complete' if io_type == 'io_parallel' else None,

# ä¿®æ”¹åï¼š
'InputArrayPartition': None,  # ä¸ä½¿ç”¨complete partition
```

**åŸå› **ï¼šio_streamæ¨¡å¼ä¸‹ä¸éœ€è¦å®Œå…¨åˆ†åŒºï¼ŒèŠ‚çœèµ„æº

---

### æ­¥éª¤1.3ï¼šé‡æ–°ç”ŸæˆHLSé¡¹ç›®

```bash
cd /home/work1/Work/CNN_iCube_FPGA_b
python scripts/convert_cnn_hls4ml.py
```

**é¢„æœŸè¾“å‡º**ï¼š
- åˆ›å»ºæ–°ç›®å½•ï¼š`hls_cnn_2d_100s_axi_stream/`
- åŒ…å«æ–‡ä»¶ï¼š
  - `firmware/hls_cnn_2d_100s_axi_stream.cpp`
  - `firmware/parameters.h`
  - `build_prj.tcl`
  - `project.tcl`

**æ£€æŸ¥ç‚¹**ï¼š
```bash
ls -lh hls_cnn_2d_100s_axi_stream/firmware/
# åº”è¯¥çœ‹åˆ° .cpp, .h ç­‰æ–‡ä»¶ï¼Œæ—¶é—´æˆ³ä¸ºåˆšæ‰ç”Ÿæˆ
```

---

## ğŸ“‹ é˜¶æ®µ2ï¼šä¿®æ”¹æ ¸å¿ƒå‡½æ•°æ¥å£ï¼ˆ20åˆ†é’Ÿï¼‰

### æ­¥éª¤2.1ï¼šåˆ›å»ºAXI Masteræ¥å£åŒ…è£…å™¨

**æ–‡ä»¶**ï¼š`hls_cnn_2d_100s_axi_stream/firmware/hls_cnn_2d_100s_axi_stream.cpp`

**å½“å‰ä»£ç **ï¼ˆç¬¬6-15è¡Œï¼‰ï¼š
```cpp
void hls_cnn_2d_100s_axi_stream(
    input_t input_1[N_INPUT_1_1*N_INPUT_2_1*N_INPUT_3_1],
    result_t layer8_out[N_LAYER_7]
) {
    #pragma HLS ARRAY_RESHAPE variable=input_1 complete dim=0
    #pragma HLS ARRAY_PARTITION variable=layer8_out complete dim=0
    #pragma HLS INTERFACE ap_vld port=input_1,layer8_out
    #pragma HLS DATAFLOW
```

**ä¿®æ”¹åçš„å®Œæ•´ä»£ç **ï¼š
```cpp
void hls_cnn_2d_100s_axi_stream(
    input_t *input_1,        // â† æ”¹ä¸ºæŒ‡é’ˆï¼ˆAXI Masterï¼‰
    result_t *layer8_out     // â† æ”¹ä¸ºæŒ‡é’ˆ
) {
    // ========== æ¥å£é…ç½®ï¼šAXI Master ==========
    #pragma HLS INTERFACE m_axi port=input_1 offset=slave bundle=gmem0 \
        depth=1024 max_read_burst_length=256 num_read_outstanding=4
    #pragma HLS INTERFACE m_axi port=layer8_out offset=slave bundle=gmem1 \
        depth=1 max_write_burst_length=1 num_write_outstanding=1
    #pragma HLS INTERFACE s_axilite port=return bundle=control

    // ========== æœ¬åœ°ç¼“å†²åŒºï¼šé€‚åº¦åˆ†åŒº ==========
    input_t input_local[N_INPUT_1_1*N_INPUT_2_1*N_INPUT_3_1];
    #pragma HLS ARRAY_PARTITION variable=input_local cyclic factor=4 dim=1

    result_t output_local[N_LAYER_7];
    #pragma HLS ARRAY_PARTITION variable=output_local complete dim=0

#ifndef __SYNTHESIS__
    static bool loaded_weights = false;
    if (!loaded_weights) {
        nnet::load_weights_from_txt<conv2d_weight_t, 800>(w2, "w2.txt");
        nnet::load_weights_from_txt<conv2d_bias_t, 20>(b2, "b2.txt");
        nnet::load_weights_from_txt<conv2d_1_weight_t, 2000>(w4, "w4.txt");
        nnet::load_weights_from_txt<conv2d_1_bias_t, 10>(b4, "b4.txt");
        nnet::load_weights_from_txt<dense_weight_t, 2380>(w7, "w7.txt");
        nnet::load_weights_from_txt<dense_bias_t, 1>(b7, "b7.txt");
        loaded_weights = true;
    }
#endif

    // ========== Burstè¯»å–è¾“å…¥æ•°æ® ==========
    LOAD_INPUT: for(int i = 0; i < N_INPUT_1_1*N_INPUT_2_1*N_INPUT_3_1; i++) {
        #pragma HLS PIPELINE II=1
        input_local[i] = input_1[i];
    }

    // ========== ç¥ç»ç½‘ç»œæ¨ç†ï¼ˆDataflowï¼‰ ==========
    #pragma HLS DATAFLOW

    layer2_t layer2_out[OUT_HEIGHT_2*OUT_WIDTH_2*N_FILT_2];
    #pragma HLS STREAM variable=layer2_out depth=2
    nnet::conv_2d_cl<input_t, layer2_t, config2>(input_local, layer2_out, w2, b2);

    layer3_t layer3_out[OUT_HEIGHT_2*OUT_WIDTH_2*N_FILT_2];
    #pragma HLS STREAM variable=layer3_out depth=2
    nnet::relu<layer2_t, layer3_t, relu_config3>(layer2_out, layer3_out);

    layer4_t layer4_out[OUT_HEIGHT_4*OUT_WIDTH_4*N_FILT_4];
    #pragma HLS STREAM variable=layer4_out depth=2
    nnet::conv_2d_cl<layer3_t, layer4_t, config4>(layer3_out, layer4_out, w4, b4);

    layer5_t layer5_out[OUT_HEIGHT_4*OUT_WIDTH_4*N_FILT_4];
    #pragma HLS STREAM variable=layer5_out depth=2
    nnet::relu<layer4_t, layer5_t, relu_config5>(layer4_out, layer5_out);

    auto& layer6_out = layer5_out;
    layer7_t layer7_out[N_LAYER_7];
    #pragma HLS STREAM variable=layer7_out depth=2
    nnet::dense<layer5_t, layer7_t, config7>(layer6_out, layer7_out, w7, b7);

    nnet::sigmoid<layer7_t, result_t, sigmoid_config8>(layer7_out, output_local);

    // ========== Burstå†™å›è¾“å‡ºç»“æœ ==========
    STORE_OUTPUT: for(int i = 0; i < N_LAYER_7; i++) {
        #pragma HLS PIPELINE II=1
        layer8_out[i] = output_local[i];
    }
}
```

**å…³é”®ä¿®æ”¹ç‚¹**ï¼š
1. **å‡½æ•°ç­¾å**ï¼šæ•°ç»„ â†’ æŒ‡é’ˆï¼ˆæ”¯æŒAXIï¼‰
2. **æ¥å£pragma**ï¼šap_vld â†’ m_axiï¼ˆå†…å­˜æ€»çº¿ï¼‰
3. **æœ¬åœ°ç¼“å†²**ï¼šæ·»åŠ input_localå’Œoutput_local
4. **Burstä¼ è¾“**ï¼šæ·»åŠ LOAD_INPUTå’ŒSTORE_OUTPUTå¾ªç¯
5. **Streamæ ‡æ³¨**ï¼šä¸­é—´å±‚æ·»åŠ HLS STREAM pragma

---

### æ­¥éª¤2.2ï¼šä¿®æ”¹å‡½æ•°å¤´æ–‡ä»¶

**æ–‡ä»¶**ï¼š`hls_cnn_2d_100s_axi_stream/firmware/hls_cnn_2d_100s_axi_stream.h`

**ä¿®æ”¹å‰**ï¼š
```cpp
void hls_cnn_2d_100s_axi_stream(
    input_t input_1[N_INPUT_1_1*N_INPUT_2_1*N_INPUT_3_1],
    result_t layer8_out[N_LAYER_7]
);
```

**ä¿®æ”¹å**ï¼š
```cpp
void hls_cnn_2d_100s_axi_stream(
    input_t *input_1,
    result_t *layer8_out
);
```

---

### æ­¥éª¤2.3ï¼šä¿®æ”¹æµ‹è¯•æ–‡ä»¶

**æ–‡ä»¶**ï¼š`hls_cnn_2d_100s_axi_stream/hls_cnn_2d_100s_axi_stream_test.cpp`

**éœ€è¦ä¿®æ”¹çš„åœ°æ–¹**ï¼ˆæ‰¾åˆ°è°ƒç”¨å‡½æ•°çš„ä½ç½®ï¼‰ï¼š

**ä¿®æ”¹å‰**ï¼š
```cpp
input_t input_1[N_INPUT_1_1*N_INPUT_2_1*N_INPUT_3_1];
result_t layer8_out[N_LAYER_7];
// ... åˆå§‹åŒ–æ•°æ® ...
hls_cnn_2d_100s_axi_stream(input_1, layer8_out);
```

**ä¿®æ”¹å**ï¼š
```cpp
input_t input_1[N_INPUT_1_1*N_INPUT_2_1*N_INPUT_3_1];
result_t layer8_out[N_LAYER_7];
// ... åˆå§‹åŒ–æ•°æ® ...
// å¯¹äºCä»¿çœŸï¼Œä¼ é€’æ•°ç»„é¦–åœ°å€å³å¯
hls_cnn_2d_100s_axi_stream(input_1, layer8_out);  // ä¸éœ€è¦æ”¹
```

**æ³¨æ„**ï¼šCä»¿çœŸæ—¶ï¼Œæ•°ç»„åå’ŒæŒ‡é’ˆå…¼å®¹ï¼Œä¸éœ€è¦ä¿®æ”¹è°ƒç”¨ä»£ç 

---

## ğŸ“‹ é˜¶æ®µ3ï¼šä¼˜åŒ–å±‚é…ç½®å‚æ•°ï¼ˆ15åˆ†é’Ÿï¼‰

### æ­¥éª¤3.1ï¼šä¿®æ”¹æ¿€æ´»å±‚é…ç½®

**æ–‡ä»¶**ï¼š`hls_cnn_2d_100s_axi_stream/firmware/parameters.h`

**æŸ¥æ‰¾å¹¶ä¿®æ”¹** relu_config3ï¼ˆçº¦ç¬¬84-90è¡Œï¼‰ï¼š
```cpp
// ä¿®æ”¹å‰ï¼š
struct relu_config3 : nnet::activ_config {
    static const unsigned n_in = 4940;
    static const unsigned table_size = 1024;
    static const unsigned io_type = nnet::io_parallel;  // â† è¿™é‡Œ
    static const unsigned reuse_factor = 8;
};

// ä¿®æ”¹åï¼š
struct relu_config3 : nnet::activ_config {
    static const unsigned n_in = 4940;
    static const unsigned table_size = 1024;
    static const unsigned io_type = nnet::io_stream;    // â† æ”¹ä¸ºstream
    static const unsigned reuse_factor = 8;
};
```

**æŸ¥æ‰¾å¹¶ä¿®æ”¹** relu_config5ï¼ˆçº¦ç¬¬148-154è¡Œï¼‰ï¼š
```cpp
struct relu_config5 : nnet::activ_config {
    static const unsigned n_in = 2380;
    static const unsigned table_size = 1024;
    static const unsigned io_type = nnet::io_stream;    // â† æ”¹ä¸ºstream
    static const unsigned reuse_factor = 8;
};
```

**æŸ¥æ‰¾å¹¶ä¿®æ”¹** sigmoid_config8ï¼ˆçº¦ç¬¬170-176è¡Œï¼‰ï¼š
```cpp
struct sigmoid_config8 : nnet::activ_config {
    static const unsigned n_in = 1;
    static const unsigned table_size = 1024;
    static const unsigned io_type = nnet::io_stream;    // â† æ”¹ä¸ºstream
    static const unsigned reuse_factor = 8;
};
```

---

### æ­¥éª¤3.2ï¼šéªŒè¯å·ç§¯å±‚é…ç½®

**æŸ¥æ‰¾** config2ï¼ˆç¬¬42-80è¡Œï¼‰ï¼Œç¡®è®¤strategyå·²ç»æ˜¯åˆç†å€¼ï¼š
```cpp
struct config2 : nnet::conv2d_config {
    // ... å…¶ä»–é…ç½® ...
    static const unsigned reuse_factor = 8;     // â† ç¡®è®¤æ˜¯8ï¼ˆä¸æ˜¯4ï¼‰
    static const unsigned strategy = nnet::resource;  // â† ä¿æŒresource
    // ...
};
```

**æŸ¥æ‰¾** config4ï¼ˆç¬¬107-145è¡Œï¼‰ï¼š
```cpp
struct config4 : nnet::conv2d_config {
    // ... å…¶ä»–é…ç½® ...
    static const unsigned reuse_factor = 16;    // â† ç¡®è®¤æ˜¯16
    static const unsigned strategy = nnet::latency;  // â† ä¿æŒlatency
    // ...
};
```

---

## ğŸ“‹ é˜¶æ®µ4ï¼šè°ƒæ•´æ„å»ºè„šæœ¬ï¼ˆ5åˆ†é’Ÿï¼‰

### æ­¥éª¤4.1ï¼šä¼˜åŒ–build_prj.tcl

**æ–‡ä»¶**ï¼š`hls_cnn_2d_100s_axi_stream/build_prj.tcl`

**åœ¨ç¬¬169è¡Œåæ·»åŠ **ï¼ˆcreate_clockä¹‹åï¼‰ï¼š
```tcl
# æ·»åŠ AXIæ¥å£ä¼˜åŒ–é…ç½®
config_interface -m_axi_latency 64
config_interface -m_axi_alignment_byte_size 64
config_interface -m_axi_max_widen_bitwidth 512

# é™ä½ç»¼åˆæ—¶çš„æ¿€è¿›ä¼˜åŒ–ï¼ˆå‡å°‘ç¼–è¯‘æ—¶é—´å’Œå†…å­˜ï¼‰
config_compile -pipeline_loops 64
```

**æ£€æŸ¥ç¬¬164è¡Œ**ï¼ˆå¯èƒ½ä¼šæŠ¥é”™ï¼Œä½†å¯ä»¥å¿½ç•¥ï¼‰ï¼š
```tcl
catch {config_array_partition -maximum_size 4096}
# è¿™è¡Œä¼šæŠ¥ERRORä½†ä¸å½±å“ï¼Œæ˜¯hls4mlç”Ÿæˆçš„é—ç•™ä»£ç 
```

---

### æ­¥éª¤4.2ï¼šä¿®æ”¹project.tclæ—¶é’Ÿè®¾ç½®ï¼ˆå¯é€‰ï¼‰

**æ–‡ä»¶**ï¼š`hls_cnn_2d_100s_axi_stream/project.tcl`

**å¦‚æœå¸Œæœ›é™ä½æ—¶é’Ÿé¢‘ç‡ä»¥æé«˜æˆåŠŸç‡**ï¼ˆç¬¬8è¡Œï¼‰ï¼š
```tcl
# ä¿®æ”¹å‰ï¼š
set clock_period 5          # 200 MHz

# ä¿®æ”¹åï¼ˆæ›´ä¿å®ˆï¼‰ï¼š
set clock_period 6.67       # 150 MHz

# æˆ–è€…æ›´ä¿å®ˆï¼š
set clock_period 10         # 100 MHz
```

**å»ºè®®**ï¼šç¬¬ä¸€æ¬¡ç»¼åˆå…ˆç”¨5nsï¼ˆ200MHzï¼‰ï¼Œå¦‚æœtimingä¸è¿‡å†é™ä½

---

## ğŸ“‹ é˜¶æ®µ5ï¼šCä»¿çœŸéªŒè¯ï¼ˆ10åˆ†é’Ÿï¼‰

### æ­¥éª¤5.1ï¼šè¿è¡ŒCä»¿çœŸ

```bash
cd hls_cnn_2d_100s_axi_stream
vitis_hls -f build_prj.tcl csim=1 synth=0 cosim=0 export=0
```

**é¢„æœŸç»“æœ**ï¼š
```
***** C SIMULATION *****
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: Unable to open input/predictions file, using default input.
0.999023
INFO: Saved inference results to file: tb_data/csim_results.log
INFO: [SIM 211-1] CSim done with 0 errors.
***** C SIMULATION COMPLETED IN 0h0m13s *****
```

**æ£€æŸ¥ç‚¹**ï¼š
- ç¡®è®¤"CSim done with 0 errors"
- è¾“å‡ºç»“æœçº¦ä¸º0.999ï¼ˆä¸åŸæ¥ä¸€è‡´ï¼‰

**å¦‚æœå¤±è´¥**ï¼š
- æ£€æŸ¥æ˜¯å¦æœ‰ç¼–è¯‘é”™è¯¯
- ç¡®è®¤æ‰€æœ‰å¤´æ–‡ä»¶åŒ…å«æ­£ç¡®
- æ£€æŸ¥å‡½æ•°ç­¾åæ˜¯å¦åŒ¹é…

---

## ğŸ“‹ é˜¶æ®µ6ï¼šHLSç»¼åˆï¼ˆ2-3å°æ—¶ï¼‰

### æ­¥éª¤6.1ï¼šè¿è¡Œå®Œæ•´ç»¼åˆ

```bash
cd hls_cnn_2d_100s_axi_stream
vitis_hls -f build_prj.tcl
```

**æˆ–è€…åˆ†æ­¥éª¤è¿è¡Œ**ï¼ˆæ¨èï¼‰ï¼š
```bash
# åªè¿è¡Œç»¼åˆï¼Œä¸è¿è¡Œcosim
vitis_hls -f build_prj.tcl csim=0 synth=1 cosim=0 export=0
```

---

### æ­¥éª¤6.2ï¼šç›‘æ§ç»¼åˆè¿›åº¦

**æ‰“å¼€æ–°ç»ˆç«¯**ï¼Œå®æ—¶ç›‘æ§æ—¥å¿—ï¼š
```bash
tail -f hls_cnn_2d_100s_axi_stream/vitis_hls.log
```

**å…³é”®é˜¶æ®µæ ‡å¿—**ï¼š
1. **Source Analysis** (~1åˆ†é’Ÿ)
   ```
   INFO: [HLS 200-111] Finished Source Code Analysis
   ```

2. **Unroll/Inline** (~5åˆ†é’Ÿ)
   ```
   WARNING: [HLS 200-1995] There were XXX instructions after 'Unroll/Inline'
   ```
   æœŸæœ›ï¼š<500,000æ¡æŒ‡ä»¤ï¼ˆä¹‹å‰æ˜¯24,804,538ï¼‰

3. **Array/Struct** (~10åˆ†é’Ÿ) - **å…³é”®é˜¶æ®µ**
   ```
   INFO: [HLS 200-111] Finished Loop, function and other optimizations
   ```
   æœŸæœ›ï¼šä¸å‡ºç°å·¨å¤§çš„æŒ‡ä»¤æ•°è·³å¢

4. **Architecture Synthesis** (~30åˆ†é’Ÿ)
   ```
   INFO: [HLS 200-111] Finished Architecture Synthesis
   current allocated memory: X.XXX GB
   ```
   æœŸæœ›ï¼šå†…å­˜<8GBï¼ˆä¹‹å‰æ˜¯28GB+ï¼‰

5. **Hardware Synthesis** (~1-2å°æ—¶)
   ```
   INFO: [HLS 200-10] Synthesizing 'hls_cnn_2d_100s_axi_stream' ...
   INFO: [HLS 200-42] -- Implementing module 'fill_buffer'
   INFO: [HLS 200-42] -- Implementing module 'conv_2d_resource_cl...'
   ```

6. **RTLç”Ÿæˆ** (~10åˆ†é’Ÿ)
   ```
   INFO: [HLS 200-10] -- Generating RTL for module 'XXX'
   INFO: [RTGEN 206-100] Finished creating RTL model
   ```

---

### æ­¥éª¤6.3ï¼šç»¼åˆå®Œæˆæ£€æŸ¥

**æˆåŠŸæ ‡å¿—**ï¼š
```bash
grep "Finished C/RTL SYNTHESIS" hls_cnn_2d_100s_axi_stream/vitis_hls.log
# åº”è¯¥çœ‹åˆ°ï¼š
# ***** C/RTL SYNTHESIS COMPLETED IN Xh Xm Xs *****
```

**æŸ¥çœ‹ç»¼åˆæŠ¥å‘Š**ï¼š
```bash
cat hls_cnn_2d_100s_axi_stream/hls_cnn_2d_100s_axi_stream_prj/solution1/syn/report/hls_cnn_2d_100s_axi_stream_csynth.rpt
```

**å…³é”®æŒ‡æ ‡æ£€æŸ¥**ï¼š

1. **Timing**ï¼ˆæŠ¥å‘Šå¼€å¤´ï¼‰ï¼š
   ```
   + Timing:
       * Summary:
       |  Clock |  Target | Estimated| Uncertainty|
       |ap_clk  |  5.00 ns|  4.5X ns |     0.62 ns|
   ```
   âœ… Estimated < Target â†’ timingæ»¡è¶³

2. **Latency**ï¼š
   ```
   + Latency:
       |  Latency (cycles) |
       |   min   |   max   |
       |    XXXX |   XXXX  |
   ```
   è®°å½•ä¸‹æ¥ç”¨äºæ€§èƒ½è¯„ä¼°

3. **èµ„æºä½¿ç”¨**ï¼ˆæœ€é‡è¦ï¼‰ï¼š
   ```
   * Summary:
   +-----------------+---------+------+--------+--------+-----+
   |       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
   +-----------------+---------+------+--------+--------+-----+
   |Total            |      XXX|   XXX|    XXXX|   XXXXX|    X|
   +-----------------+---------+------+--------+--------+-----+
   |Available        |      960|  1824|  433920|  216960|   64|
   +-----------------+---------+------+--------+--------+-----+
   |Utilization (%)  |       XX|    XX|      XX|      XX|   XX|
   +-----------------+---------+------+--------+--------+-----+
   ```

   **æœŸæœ›å€¼**ï¼š
   - LUT: <30% (ä¹‹å‰fill_bufferå°±ç”¨äº†26%)
   - FF: <40%
   - BRAM: <50%
   - DSP: <60%

---

## ğŸ“‹ é˜¶æ®µ7ï¼šé—®é¢˜æ’æŸ¥ä¸ä¼˜åŒ–ï¼ˆå¦‚éœ€è¦ï¼‰

### æƒ…å†µAï¼šç»¼åˆä»ç„¶OOMæˆ–æ—¶é—´è¿‡é•¿

**å¯èƒ½åŸå› **ï¼šReuseFactorä»ç„¶å¤ªå°

**è§£å†³æ–¹æ¡ˆ**ï¼š
1. ä¿®æ”¹`scripts/convert_cnn_hls4ml.py`ï¼š
   ```python
   "reuse": 32,              # å†åŠ å€
   "reuse_conv2d": 16,       # å†åŠ å€
   "reuse_conv2d_1": 32,     # å†åŠ å€
   ```
2. é‡æ–°ç”Ÿæˆé¡¹ç›®ï¼ˆä»é˜¶æ®µ1.3å¼€å§‹ï¼‰

---

### æƒ…å†µBï¼šTimingä¸æ»¡è¶³ï¼ˆEstimated > Targetï¼‰

**å¯èƒ½åŸå› **ï¼šæ—¶é’Ÿé¢‘ç‡å¤ªé«˜

**è§£å†³æ–¹æ¡ˆ**ï¼š
1. ä¿®æ”¹`hls_cnn_2d_100s_axi_stream/project.tcl`ï¼š
   ```tcl
   set clock_period 6.67     # é™åˆ°150MHz
   ```
2. åªé‡æ–°è¿è¡Œç»¼åˆï¼ˆä¸éœ€è¦æ”¹ä»£ç ï¼‰

---

### æƒ…å†µCï¼šCä»¿çœŸç»“æœä¸ä¸€è‡´

**å¯èƒ½åŸå› **ï¼šæ•°æ®ä¼ é€’é”™è¯¯

**æ’æŸ¥æ­¥éª¤**ï¼š
1. æ£€æŸ¥input_localæ•°ç»„å¤§å°æ˜¯å¦æ­£ç¡®ï¼š
   ```cpp
   // åº”è¯¥æ˜¯1024 = 4*256*1
   input_t input_local[N_INPUT_1_1*N_INPUT_2_1*N_INPUT_3_1];
   ```
2. æ£€æŸ¥LOAD_INPUTå¾ªç¯è¾¹ç•Œ
3. æ·»åŠ è°ƒè¯•æ‰“å°éªŒè¯æ•°æ®

---

## ğŸ“‹ é˜¶æ®µ8ï¼šRTLååŒä»¿çœŸï¼ˆå¯é€‰ï¼Œ30åˆ†é’Ÿï¼‰

### æ­¥éª¤8.1ï¼šè¿è¡ŒCoSim

```bash
cd hls_cnn_2d_100s_axi_stream
vitis_hls -f build_prj.tcl csim=0 synth=0 cosim=1 export=0
```

**æ³¨æ„**ï¼šéœ€è¦å…ˆå®Œæˆç»¼åˆï¼ˆé˜¶æ®µ6ï¼‰

**é¢„æœŸæ—¶é—´**ï¼š20-30åˆ†é’Ÿ

---

### æ­¥éª¤8.2ï¼šéªŒè¯CoSimç»“æœ

**æˆåŠŸæ ‡å¿—**ï¼š
```
***** C/RTL VALIDATION *****
INFO: Test PASSED
```

**æŸ¥çœ‹æŠ¥å‘Š**ï¼š
```bash
cat hls_cnn_2d_100s_axi_stream/hls_cnn_2d_100s_axi_stream_prj/solution1/sim/report/hls_cnn_2d_100s_axi_stream_cosim.rpt
```

---

## ğŸ“‹ é˜¶æ®µ9ï¼šå¯¼å‡ºIPæ ¸ï¼ˆ5åˆ†é’Ÿï¼‰

### æ­¥éª¤9.1ï¼šå¯¼å‡ºä¸ºVivado IP

```bash
cd hls_cnn_2d_100s_axi_stream
vitis_hls -f build_prj.tcl csim=0 synth=0 cosim=0 export=1
```

**æˆ–è€…åœ¨ç»¼åˆæˆåŠŸåç›´æ¥**ï¼š
```bash
vitis_hls -f build_prj.tcl synth=0 export=1
```

---

### æ­¥éª¤9.2ï¼šéªŒè¯å¯¼å‡ºç»“æœ

**å¯¼å‡ºç›®å½•**ï¼š
```
hls_cnn_2d_100s_axi_stream/hls_cnn_2d_100s_axi_stream_prj/solution1/impl/
â””â”€â”€ ip/
    â””â”€â”€ xilinx_com_hls_hls_cnn_2d_100s_axi_stream_1_0.zip
```

**IPæ¥å£ç¡®è®¤**ï¼š
```bash
unzip -l hls_cnn_2d_100s_axi_stream_prj/solution1/impl/ip/*.zip | grep "component.xml"
```

**æŸ¥çœ‹component.xml**ç¡®è®¤æ¥å£ï¼š
- `m_axi` ç«¯å£ï¼šgmem0ï¼ˆinputï¼‰ï¼Œgmem1ï¼ˆoutputï¼‰
- `s_axilite` ç«¯å£ï¼šcontrolï¼ˆå¯åŠ¨/çŠ¶æ€ï¼‰

---

## ğŸ“‹ é˜¶æ®µ10ï¼šé›†æˆåˆ°Vivadoè®¾è®¡ï¼ˆ30åˆ†é’Ÿï¼‰

### æ­¥éª¤10.1ï¼šåœ¨Vivadoä¸­æ·»åŠ IP

1. **æ‰“å¼€Vivadoé¡¹ç›®**
2. **æ·»åŠ IPä»“åº“**ï¼š
   - Tools â†’ Settings â†’ IP â†’ Repository
   - æ·»åŠ è·¯å¾„ï¼š`.../hls_cnn_2d_100s_axi_stream/hls_cnn_2d_100s_axi_stream_prj/solution1/impl/ip`
3. **åœ¨Block Designä¸­æ·»åŠ IP**ï¼š
   - æœç´¢ï¼š`hls_cnn_2d_100s_axi_stream`

---

### æ­¥éª¤10.2ï¼šè¿æ¥AXIæ¥å£

**å…¸å‹è¿æ¥æ–¹æ¡ˆ**ï¼š

```
[BRAM Controller] â†â†’ AXI Interconnect â†â†’ [HLS IP gmem0]
                                      â†â†’ [HLS IP gmem1]
[PS/MicroBlaze]   â†â†’ AXI Interconnect â†â†’ [HLS IP control]
```

**åœ°å€åˆ†é…**ï¼š
- BRAMï¼š0x4000_0000ï¼ˆå­˜æ”¾1024ä¸ªè¾“å…¥ï¼‰
- HLS Controlï¼š0x4400_0000ï¼ˆå¯„å­˜å™¨æ§åˆ¶ï¼‰

---

### æ­¥éª¤10.3ï¼šè½¯ä»¶é©±åŠ¨ç¤ºä¾‹

```c
// ä¼ªä»£ç ï¼šä»CPUå¯åŠ¨HLSåŠ é€Ÿå™¨
#define HLS_CTRL_ADDR  0x44000000
#define BRAM_BASE      0x40000000
#define INPUT_SIZE     1024
#define OUTPUT_SIZE    1

// 1. å°†æ•°æ®å†™å…¥BRAM
float *input_data = (float*)BRAM_BASE;
for (int i = 0; i < INPUT_SIZE; i++) {
    input_data[i] = pixel_data[i];
}

// 2. é…ç½®HLSåŠ é€Ÿå™¨
volatile uint32_t *hls_ctrl = (uint32_t*)HLS_CTRL_ADDR;
hls_ctrl[0x10/4] = BRAM_BASE;              // è®¾ç½®inputåœ°å€
hls_ctrl[0x18/4] = BRAM_BASE + 0x1000;     // è®¾ç½®outputåœ°å€

// 3. å¯åŠ¨åŠ é€Ÿå™¨
hls_ctrl[0x00/4] = 0x01;  // AP_START

// 4. ç­‰å¾…å®Œæˆ
while (!(hls_ctrl[0x00/4] & 0x02));  // ç­‰å¾…AP_DONE

// 5. è¯»å–ç»“æœ
float *output = (float*)(BRAM_BASE + 0x1000);
float result = output[0];
```

---

## ğŸ“Š é¢„æœŸç»“æœå¯¹æ¯”è¡¨

| æŒ‡æ ‡ | io_parallelç‰ˆæœ¬ | io_stream+AXIç‰ˆæœ¬ | æ”¹è¿› |
|------|----------------|------------------|------|
| **å¤–éƒ¨æ¥å£** | 16,384-bitå¹¶è¡Œç«¯å£ | AXI4 64-bitæ€»çº¿ | 256å€â†“ |
| **è®¾è®¡æŒ‡ä»¤æ•°** | 24,804,538 | ~300,000 | 80å€â†“ |
| **ç»¼åˆå†…å­˜** | 28GB+ (OOM) | <4GB | 7å€â†“ |
| **fill_buffer LUT** | 58,120 (26%) | ~2,000 (<1%) | 29å€â†“ |
| **æ€»LUTä½¿ç”¨** | æ— æ³•ç»¼åˆ | ~25% | âœ…å¯ç»¼åˆ |
| **ç»¼åˆæ—¶é—´** | å´©æºƒ | 2-3å°æ—¶ | âœ…å®Œæˆ |
| **BRAMè®¿é—®** | âŒä¸æ”¯æŒ | âœ…Burstè¯»å– | âœ…æ”¯æŒ |
| **å»¶è¿Ÿ** | N/A | ~50-100us | - |
| **ååé‡** | N/A | ~10-20kæ¨ç†/ç§’ | - |

---

## âš ï¸ å¸¸è§é—®é¢˜FAQ

### Q1ï¼šä¸ºä»€ä¹ˆä¸ç›´æ¥ä½¿ç”¨io_streamï¼Œè¿˜è¦æ‰‹åŠ¨æ·»åŠ AXIï¼Ÿ
**A**ï¼šhls4mlçš„io_streamä¼šç”Ÿæˆ`hls::stream`ç±»å‹çš„å‚æ•°ï¼Œè¿™è¦æ±‚ä¸Šå±‚ä¹Ÿä½¿ç”¨streamï¼Œæ— æ³•ç›´æ¥è¿æ¥åˆ°BRAMã€‚AXI Masteræ¥å£å…è®¸æˆ‘ä»¬ç›´æ¥è®¿é—®å†…å­˜åœ°å€ç©ºé—´ã€‚

### Q2ï¼šå¦‚æœç»¼åˆæ—¶é—´è¿˜æ˜¯å¾ˆé•¿æ€ä¹ˆåŠï¼Ÿ
**A**ï¼šè¿›ä¸€æ­¥å¢å¤§ReuseFactorï¼ˆå¦‚32ã€64ï¼‰ï¼Œç‰ºç‰²ä¸€äº›ååé‡æ¢å–èµ„æºã€‚

### Q3ï¼šCoSimå¿…é¡»è¿è¡Œå—ï¼Ÿ
**A**ï¼šä¸æ˜¯å¿…é¡»çš„ï¼Œä½†å¼ºçƒˆæ¨èã€‚å®ƒéªŒè¯RTLå®ç°ä¸Cæ¨¡å‹çš„åŠŸèƒ½ä¸€è‡´æ€§ã€‚

### Q4ï¼šå¯ä»¥åŒæ—¶ä¿ç•™io_parallelç‰ˆæœ¬å—ï¼Ÿ
**A**ï¼šå¯ä»¥ï¼Œä¸¤ä¸ªé¡¹ç›®ç›®å½•æ˜¯ç‹¬ç«‹çš„ã€‚å»ºè®®ä¿ç•™io_parallelä½œä¸ºå‚è€ƒã€‚

### Q5ï¼šå¦‚ä½•è¿›ä¸€æ­¥ä¼˜åŒ–æ€§èƒ½ï¼Ÿ
**A**ï¼š
1. é™ä½ReuseFactorï¼ˆéœ€è¦æ›´å¤šèµ„æºï¼‰
2. è°ƒæ•´FIFOæ·±åº¦ï¼ˆåœ¨Stream pragmaä¸­ï¼‰
3. ä¼˜åŒ–æ•°æ®ç±»å‹ç²¾åº¦ï¼ˆå¦‚ap_fixed<12,2>ï¼‰
4. ä½¿ç”¨BRAMå­˜å‚¨æƒé‡è€ŒéLUT

---

## ğŸ“ æ£€æŸ¥æ¸…å•

åœ¨æ¯ä¸ªé˜¶æ®µå®Œæˆåï¼Œå‹¾é€‰ç¡®è®¤ï¼š

- [ ] é˜¶æ®µ1ï¼šé…ç½®æ–‡ä»¶ä¿®æ”¹å®Œæˆï¼Œæ–°é¡¹ç›®ç”ŸæˆæˆåŠŸ
- [ ] é˜¶æ®µ2ï¼šæ ¸å¿ƒå‡½æ•°æ¥å£æ”¹ä¸ºAXI Master
- [ ] é˜¶æ®µ3ï¼šæ‰€æœ‰å±‚é…ç½®æ”¹ä¸ºio_stream
- [ ] é˜¶æ®µ4ï¼šæ„å»ºè„šæœ¬ä¼˜åŒ–å®Œæˆ
- [ ] é˜¶æ®µ5ï¼šCä»¿çœŸé€šè¿‡ï¼Œç»“æœæ­£ç¡®
- [ ] é˜¶æ®µ6ï¼šHLSç»¼åˆæˆåŠŸï¼Œèµ„æº<30% LUT
- [ ] é˜¶æ®µ7ï¼šTimingæ»¡è¶³5nsæ—¶é’Ÿå‘¨æœŸ
- [ ] é˜¶æ®µ8ï¼šCoSimé€šè¿‡ï¼ˆå¯é€‰ï¼‰
- [ ] é˜¶æ®µ9ï¼šIPæ ¸å¯¼å‡ºæˆåŠŸ
- [ ] é˜¶æ®µ10ï¼šåœ¨Vivadoä¸­é›†æˆæµ‹è¯•ï¼ˆå¯é€‰ï¼‰

---

## ğŸ“ éœ€è¦å¸®åŠ©æ—¶

å¦‚æœé‡åˆ°é—®é¢˜ï¼Œæä¾›ä»¥ä¸‹ä¿¡æ¯ï¼š
1. å½“å‰åœ¨å“ªä¸ªé˜¶æ®µ
2. é”™è¯¯æ—¥å¿—ï¼ˆvitis_hls.logæœ€å100è¡Œï¼‰
3. ç»¼åˆæŠ¥å‘Šï¼ˆå¦‚æœåˆ°äº†é˜¶æ®µ6ï¼‰
4. å…·ä½“çš„é”™è¯¯ä¿¡æ¯

---

**é¢„è®¡æ€»æ—¶é—´**ï¼š3-4å°æ—¶ï¼ˆä¸å«Vivadoé›†æˆï¼‰
**éš¾åº¦ç­‰çº§**ï¼šä¸­ç­‰ï¼ˆéœ€è¦ç†è§£HLSæ¥å£å’ŒPragmaï¼‰
**æˆåŠŸç‡**ï¼š>90%ï¼ˆæŒ‰ç…§æ­¥éª¤æ‰§è¡Œï¼‰

ç¥é¡ºåˆ©ï¼ ğŸš€
