=== Starting Verilator compilation for conv1d at Wed Oct 29 12:05:22 AM CET 2025 ===
Generating file list with Bender...
Running Verilator...
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:144:6: Cell pin connected by name with empty reference: 'qe'
  144 |     .qe(),
      |      ^~
                          ... For warning description see https://verilator.org/warn/PINCONNECTEMPTY?v=5.036
                          ... Use "/* verilator lint_off PINCONNECTEMPTY */" and lint_on around source to disable this message.
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:170:6: Cell pin connected by name with empty reference: 'qe'
  170 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:196:6: Cell pin connected by name with empty reference: 'qe'
  196 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:224:6: Cell pin connected by name with empty reference: 'qe'
  224 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:250:6: Cell pin connected by name with empty reference: 'qe'
  250 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:276:6: Cell pin connected by name with empty reference: 'qe'
  276 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:302:6: Cell pin connected by name with empty reference: 'qe'
  302 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:328:6: Cell pin connected by name with empty reference: 'qe'
  328 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:354:6: Cell pin connected by name with empty reference: 'qe'
  354 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:380:6: Cell pin connected by name with empty reference: 'qe'
  380 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:406:6: Cell pin connected by name with empty reference: 'qe'
  406 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:432:6: Cell pin connected by name with empty reference: 'qe'
  432 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:458:6: Cell pin connected by name with empty reference: 'qe'
  458 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:484:6: Cell pin connected by name with empty reference: 'qe'
  484 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:512:6: Cell pin connected by name with empty reference: 'qe'
  512 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:538:6: Cell pin connected by name with empty reference: 'qe'
  538 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:564:6: Cell pin connected by name with empty reference: 'qe'
  564 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/vendor/pulp-platform-register-interface/vendor/lowrisc_opentitan/src/prim_subreg_shadow.sv:101:6: Cell pin connected by name with empty reference: 'qs'
  101 |     .qs       (           )
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/vendor/pulp-platform-register-interface/vendor/lowrisc_opentitan/src/prim_subreg_shadow.sv:124:6: Cell pin connected by name with empty reference: 'qs'
  124 |     .qs       (           )
      |      ^~
%Warning-GENUNNAMED: /foss/designs/rtl/user_domain/conv1d/hw/obi_sram_shim.sv:31:35: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                   : ... Suggest assign a label with 'begin : gen_<label_name>'
   31 |   if (ObiCfg.OptionalCfg.UseAtop) $error("Please use an ATOP resolver before sram shim.");
      |                                   ^~~~~~
                     ... For warning description see https://verilator.org/warn/GENUNNAMED?v=5.036
                     ... Use "/* verilator lint_off GENUNNAMED */" and lint_on around source to disable this message.
%Warning-GENUNNAMED: /foss/designs/rtl/user_domain/conv1d/hw/obi_sram_shim.sv:32:25: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                   : ... Suggest assign a label with 'begin : gen_<label_name>'
   32 |   if (ObiCfg.UseRReady) $error("Please use an RReady Fifo before sram shim.");
      |                         ^~~~~~
%Warning-GENUNNAMED: /foss/designs/rtl/user_domain/conv1d/hw/obi_sram_shim.sv:33:25: Unnamed generate block 'genblk3' (IEEE 1800-2023 27.6)
                                                                                   : ... Suggest assign a label with 'begin : gen_<label_name>'
   33 |   if (ObiCfg.Integrity) $error("Integrity not yet supported, WIP");
      |                         ^~~~~~
%Warning-GENUNNAMED: /foss/designs/rtl/user_domain/conv1d/hw/obi_sram_shim.sv:34:35: Unnamed generate block 'genblk4' (IEEE 1800-2023 27.6)
                                                                                   : ... Suggest assign a label with 'begin : gen_<label_name>'
   34 |   if (ObiCfg.OptionalCfg.UseProt) $warning("Prot not checked!");
      |                                   ^~~~~~~~
%Warning-GENUNNAMED: /foss/designs/rtl/user_domain/conv1d/hw/obi_sram_shim.sv:35:38: Unnamed generate block 'genblk5' (IEEE 1800-2023 27.6)
                                                                                   : ... Suggest assign a label with 'begin : gen_<label_name>'
   35 |   if (ObiCfg.OptionalCfg.UseMemtype) $warning("Memtype not checked!");
      |                                      ^~~~~~~~
%Error: /foss/designs/rtl/user_domain/conv1d/hw/conv1d_obi.sv:24:10: Cannot find file containing interface: 'sbr_obi_req_t'
   24 |   input  sbr_obi_req_t obi_req_i,
      |          ^~~~~~~~~~~~~
        ... See the manual at https://verilator.org/verilator_doc.html?v=5.036 for more assistance.
%Error: /foss/designs/rtl/user_domain/conv1d/hw/conv1d_obi.sv:25:10: Cannot find file containing interface: 'sbr_obi_rsp_t'
   25 |   output sbr_obi_rsp_t obi_rsp_o,
      |          ^~~~~~~~~~~~~
%Error: /foss/designs/rtl/user_domain/conv1d/hw/conv1d.sv:25:10: Cannot find file containing interface: 'sbr_obi_req_t'
   25 |   input  sbr_obi_req_t mem_req_i,     
      |          ^~~~~~~~~~~~~
%Error: /foss/designs/rtl/user_domain/conv1d/hw/conv1d.sv:26:10: Cannot find file containing interface: 'sbr_obi_rsp_t'
   26 |   output sbr_obi_rsp_t mem_rsp_o,   
      |          ^~~~~~~~~~~~~
%Error: Internal Error: /foss/designs/rtl/user_domain/conv1d/hw/conv1d.sv:25:10: ../V3LinkDot.cpp:3130: Unlinked interface
   25 |   input  sbr_obi_req_t mem_req_i,     
      |          ^~~~~~~~~~~~~
                        ... This fatal error may be caused by the earlier error(s); resolve those first.
=== ‚ùå Compilation FAILED (exit code: 1) at Wed Oct 29 12:05:23 AM CET 2025 ===
