<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4034" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4034{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4034{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4034{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_4034{left:95px;bottom:1088px;}
#t5_4034{left:121px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.37px;}
#t6_4034{left:95px;bottom:1063px;}
#t7_4034{left:121px;bottom:1063px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t8_4034{left:121px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t9_4034{left:121px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ta_4034{left:121px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.84px;}
#tb_4034{left:121px;bottom:996px;letter-spacing:-0.12px;word-spacing:-1.16px;}
#tc_4034{left:175px;bottom:996px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#td_4034{left:95px;bottom:972px;}
#te_4034{left:121px;bottom:972px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#tf_4034{left:69px;bottom:945px;}
#tg_4034{left:95px;bottom:949px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#th_4034{left:283px;bottom:949px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#ti_4034{left:95px;bottom:932px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#tj_4034{left:95px;bottom:915px;letter-spacing:-0.14px;word-spacing:-0.38px;}
#tk_4034{left:95px;bottom:892px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_4034{left:95px;bottom:875px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tm_4034{left:69px;bottom:817px;letter-spacing:0.13px;}
#tn_4034{left:151px;bottom:817px;letter-spacing:0.15px;}
#to_4034{left:69px;bottom:793px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#tp_4034{left:69px;bottom:776px;letter-spacing:-0.15px;word-spacing:-1.29px;}
#tq_4034{left:69px;bottom:759px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tr_4034{left:757px;bottom:766px;}
#ts_4034{left:768px;bottom:759px;letter-spacing:-0.14px;}
#tt_4034{left:69px;bottom:742px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tu_4034{left:69px;bottom:726px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tv_4034{left:69px;bottom:701px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tw_4034{left:69px;bottom:675px;}
#tx_4034{left:95px;bottom:678px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#ty_4034{left:350px;bottom:678px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tz_4034{left:95px;bottom:661px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t10_4034{left:95px;bottom:637px;}
#t11_4034{left:121px;bottom:637px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t12_4034{left:121px;bottom:620px;letter-spacing:-0.19px;word-spacing:-0.33px;}
#t13_4034{left:95px;bottom:596px;}
#t14_4034{left:121px;bottom:596px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t15_4034{left:121px;bottom:579px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t16_4034{left:121px;bottom:562px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t17_4034{left:121px;bottom:536px;}
#t18_4034{left:147px;bottom:538px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t19_4034{left:147px;bottom:521px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1a_4034{left:147px;bottom:504px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1b_4034{left:121px;bottom:478px;}
#t1c_4034{left:147px;bottom:480px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1d_4034{left:147px;bottom:463px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1e_4034{left:147px;bottom:446px;letter-spacing:-0.14px;}
#t1f_4034{left:121px;bottom:422px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1g_4034{left:121px;bottom:405px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1h_4034{left:95px;bottom:380px;}
#t1i_4034{left:121px;bottom:380px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1j_4034{left:121px;bottom:364px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1k_4034{left:121px;bottom:347px;letter-spacing:-0.16px;word-spacing:-0.78px;}
#t1l_4034{left:251px;bottom:353px;}
#t1m_4034{left:262px;bottom:347px;letter-spacing:-0.12px;word-spacing:-0.78px;}
#t1n_4034{left:121px;bottom:330px;letter-spacing:-0.16px;}
#t1o_4034{left:95px;bottom:305px;}
#t1p_4034{left:121px;bottom:305px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1q_4034{left:121px;bottom:289px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1r_4034{left:95px;bottom:264px;}
#t1s_4034{left:121px;bottom:264px;letter-spacing:-0.15px;word-spacing:-0.38px;}
#t1t_4034{left:95px;bottom:240px;}
#t1u_4034{left:121px;bottom:240px;letter-spacing:-0.15px;word-spacing:-0.35px;}
#t1v_4034{left:69px;bottom:171px;letter-spacing:-0.12px;}
#t1w_4034{left:91px;bottom:171px;letter-spacing:-0.11px;}
#t1x_4034{left:631px;bottom:171px;}
#t1y_4034{left:641px;bottom:171px;letter-spacing:-0.11px;}
#t1z_4034{left:69px;bottom:149px;letter-spacing:-0.16px;}
#t20_4034{left:91px;bottom:149px;letter-spacing:-0.12px;word-spacing:-0.18px;}
#t21_4034{left:91px;bottom:133px;letter-spacing:-0.12px;}
#t22_4034{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_4034{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4034{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4034{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4034{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_4034{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_4034{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4034{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_4034{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
.s9_4034{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.sa_4034{font-size:14px;font-family:NeoSansIntel-Italic_6wv4;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4034" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_6wv4;
	src: url("fonts/NeoSansIntel-Italic_6wv4.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4034Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4034" style="-webkit-user-select: none;"><object width="935" height="1210" data="4034/4034.svg" type="image/svg+xml" id="pdf4034" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4034" class="t s1_4034">28-12 </span><span id="t2_4034" class="t s1_4034">Vol. 3C </span>
<span id="t3_4034" class="t s2_4034">VM EXITS </span>
<span id="t4_4034" class="t s3_4034">— </span><span id="t5_4034" class="t s3_4034">VM exits due to SPP-related events. </span>
<span id="t6_4034" class="t s3_4034">— </span><span id="t7_4034" class="t s3_4034">If the “prematurely busy shadow stack” VM-exit control is 1, certain VM exits (besides those noted above) </span>
<span id="t8_4034" class="t s3_4034">save the linear address that pertains to the VM exit if the VM exit caused a shadow stack to become </span>
<span id="t9_4034" class="t s3_4034">prematurely busy (see Section 26.4.3). This is true for VM exits due for these reasons: EPT misconfigu- </span>
<span id="ta_4034" class="t s3_4034">ration, page-modification log-full event, and instruction timeout. (A VM exit due to instruction timeout that </span>
<span id="tb_4034" class="t s3_4034">sets bit </span><span id="tc_4034" class="t s3_4034">0 of the exit qualification, indicating that VM context is invalid, does not save a valid linear address.) </span>
<span id="td_4034" class="t s3_4034">— </span><span id="te_4034" class="t s3_4034">For all other VM exits, the field is undefined. </span>
<span id="tf_4034" class="t s4_4034">• </span><span id="tg_4034" class="t s5_4034">Guest-physical address. </span><span id="th_4034" class="t s3_4034">For a VM exit due to an EPT violation, an EPT misconfiguration, or an SPP-related </span>
<span id="ti_4034" class="t s3_4034">event, this field receives the guest-physical address that caused the EPT violation or EPT misconfiguration. For </span>
<span id="tj_4034" class="t s3_4034">all other VM exits, the field is undefined. </span>
<span id="tk_4034" class="t s3_4034">If the EPT violation or EPT misconfiguration occurred during execution of an instruction in enclave mode (and </span>
<span id="tl_4034" class="t s3_4034">not during delivery of an event incident to enclave mode), bits 11:0 of this field are cleared. </span>
<span id="tm_4034" class="t s6_4034">28.2.2 </span><span id="tn_4034" class="t s6_4034">Information for VM Exits Due to Vectored Events </span>
<span id="to_4034" class="t s3_4034">Section 25.9.2 defines fields containing information for VM exits due to the following events: exceptions (including </span>
<span id="tp_4034" class="t s3_4034">those generated by the instructions INT1, INT3, INTO, BOUND, UD0, UD1, and UD2); external interrupts that occur </span>
<span id="tq_4034" class="t s3_4034">while the “acknowledge interrupt on exit” VM-exit control is 1; and non-maskable interrupts (NMIs). </span>
<span id="tr_4034" class="t s7_4034">1 </span>
<span id="ts_4034" class="t s3_4034">Such </span>
<span id="tt_4034" class="t s3_4034">VM exits include those that occur on an attempt at a task switch that causes an exception before generating the </span>
<span id="tu_4034" class="t s3_4034">VM exit due to the task switch that causes the VM exit. </span>
<span id="tv_4034" class="t s3_4034">The following items detail the use of these fields: </span>
<span id="tw_4034" class="t s4_4034">• </span><span id="tx_4034" class="t s5_4034">VM-exit interruption information </span><span id="ty_4034" class="t s3_4034">(format given in Table 25-19). The following items detail how this field is </span>
<span id="tz_4034" class="t s3_4034">established for VM exits due to these events: </span>
<span id="t10_4034" class="t s3_4034">— </span><span id="t11_4034" class="t s3_4034">For an exception, bits 7:0 receive the exception vector (at most 31). For an NMI, bits 7:0 are set to 2. For </span>
<span id="t12_4034" class="t s3_4034">an external interrupt, bits 7:0 receive the vector. </span>
<span id="t13_4034" class="t s3_4034">— </span><span id="t14_4034" class="t s3_4034">Bits 10:8 are set to 0 (external interrupt), 2 (non-maskable interrupt), 3 (hardware exception), 5 </span>
<span id="t15_4034" class="t s3_4034">(privileged software exception), or 6 (software exception). Hardware exceptions comprise all exceptions </span>
<span id="t16_4034" class="t s3_4034">except the following: </span>
<span id="t17_4034" class="t s8_4034">• </span><span id="t18_4034" class="t s3_4034">Debug exceptions (#DB) generated by the INT1 instruction; these are privileged software exceptions. </span>
<span id="t19_4034" class="t s3_4034">(Other debug exceptions are considered hardware exceptions, as are those caused by executions of </span>
<span id="t1a_4034" class="t s3_4034">INT1 in enclave mode.) </span>
<span id="t1b_4034" class="t s8_4034">• </span><span id="t1c_4034" class="t s3_4034">Breakpoint exceptions (#BP; generated by INT3) and overflow exceptions (#OF; generated by INTO); </span>
<span id="t1d_4034" class="t s3_4034">these are software exceptions. (A #BP that occurs in enclave mode is considered a hardware </span>
<span id="t1e_4034" class="t s3_4034">exception.) </span>
<span id="t1f_4034" class="t s3_4034">BOUND-range exceeded exceptions (#BR; generated by BOUND) and invalid opcode exceptions (#UD) </span>
<span id="t1g_4034" class="t s3_4034">generated by UD0, UD1, and UD2 are hardware exceptions. </span>
<span id="t1h_4034" class="t s3_4034">— </span><span id="t1i_4034" class="t s3_4034">Bit 11 is set to 1 if the VM exit is caused by a hardware exception that would have delivered an error code </span>
<span id="t1j_4034" class="t s3_4034">on the stack. This bit is always 0 if the VM exit occurred while the logical processor was in real-address </span>
<span id="t1k_4034" class="t s3_4034">mode (CR0.PE=0). </span>
<span id="t1l_4034" class="t s7_4034">2 </span>
<span id="t1m_4034" class="t s3_4034">If bit 11 is set to 1, the error code is placed in the VM-exit interruption error code (see </span>
<span id="t1n_4034" class="t s3_4034">below). </span>
<span id="t1o_4034" class="t s3_4034">— </span><span id="t1p_4034" class="t s3_4034">Bit 12 reports “NMI unblocking due to IRET”; see Section 28.2.3. The value of this bit is undefined if the </span>
<span id="t1q_4034" class="t s3_4034">VM exit is due to a double fault (the interruption type is hardware exception and the vector is 8). </span>
<span id="t1r_4034" class="t s3_4034">— </span><span id="t1s_4034" class="t s3_4034">Bits 30:13 are always set to 0. </span>
<span id="t1t_4034" class="t s3_4034">— </span><span id="t1u_4034" class="t s3_4034">Bit 31 is always set to 1. </span>
<span id="t1v_4034" class="t s9_4034">1. </span><span id="t1w_4034" class="t s9_4034">INT1 and INT3 refer to the instructions with opcodes F1 and CC, respectively, and not to INT </span><span id="t1x_4034" class="t sa_4034">n </span><span id="t1y_4034" class="t s9_4034">with value 1 or 3 for n. </span>
<span id="t1z_4034" class="t s9_4034">2. </span><span id="t20_4034" class="t s9_4034">If the capability MSR IA32_VMX_CR0_FIXED0 reports that CR0.PE must be 1 in VMX operation, a logical processor cannot be in real- </span>
<span id="t21_4034" class="t s9_4034">address mode unless the “unrestricted guest” VM-execution control and bit 31 of the primary processor-based VM-execution con- </span>
<span id="t22_4034" class="t s9_4034">trols are both 1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
