Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Fri Nov  3 21:16:49 2017
| Host         : Dell-Rodrigo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_MODULE_control_sets_placed.rpt
| Design       : TOP_MODULE
| Device       : xc7z010
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              28 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------+-----------------------+------------------+----------------+
|         Clock Signal        | Enable Signal |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-----------------------------+---------------+-----------------------+------------------+----------------+
|  CLK_INSTANCE/inst/clk_out1 |               | TMDS_mod10[3]_i_1_n_0 |                1 |              4 |
|  CLK_INSTANCE/inst/clk_out2 |               | CounterY              |                3 |              9 |
|  CLK_INSTANCE/inst/clk_out2 | CounterY      | CounterY[9]_i_1_n_0   |                3 |              9 |
|  CLK_INSTANCE/inst/clk_out2 |               | encode_G/p_0_in       |                3 |             15 |
|  CLK_INSTANCE/inst/clk_out2 |               |                       |                9 |             17 |
|  CLK_INSTANCE/inst/clk_out1 |               |                       |                6 |             31 |
+-----------------------------+---------------+-----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 9      |                     2 |
| 15     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


