Stanford University Explore Courses About Explore Degrees Sign in BulletinExploreCourses Browseby subject Scheduleview 1 5 of 5 results for EE114 printer friendly page EE 114 Fundamentals of Analog Integrated Circuit Design EE 214A Analysis and simulation of elementary transistor stages current mirrors and bias and reference circuits Overview of integrated circuit technologies circuit components component variations and practical design paradigms Differential circuits frequency response and feedback will also be covered Performance evaluation using design tools Undergraduates must take EE 114 for 4 units Prerequisite 101B GER Terms Aut Units UG Reqs GER Instructors Charthad J PI Baltsavias TA Singhvi A TA Weber TA Autumn EE 114 units UG Reqs GER Class 8467 Section 01 Grading Letter LEC Students enrolled 6 Tue Thu AM AM at Gates B1 with Charthad J PI Baltsavias TA Singhvi A TA Weber TA Exam Exam Schedule Instructors Charthad J PI Baltsavias TA Singhvi A TA Weber TA Additional Resources Login to view additional resources EE 133 Analog Communications Design Laboratory EE 233 Design testing and applications Amplitude modulation AM using multiplier circuits Frequency modulation FM based on discrete oscillator and integrated modulator circuits such as oscillators VCOs loop PLL techniques characterization of key parameters and their applications Practical aspects of circuit implementations Labs involve building and characterization of AM and FM circuits and subsystems Enrollment limited to 30 undergraduates and coterminal EE students Prerequisite EE101B Undergraduate students enroll in EE133 and Graduate students enroll in EE233 Recommended Terms Win Units Instructors Dutton PI Herrera TA Nalianya J TA Winter EE 133 units Class 8920 Section 01 Grading Letter or Credit LAB In Person Students enrolled 7 Tue Thu PM PM at Hewlett Teaching Center 102 with Dutton PI Herrera TA Nalianya J TA Instructors Dutton PI Herrera TA Nalianya J TA Additional Resources Login to view additional resources EE 214B Advanced Analog Integrated Circuit Design Analysis and design of analog integrated circuits in advanced MOS and bipolar technologies Device operation and compact modeling in support of circuit simulations needed for design Emphasis on quantitative evaluations of performance using hand calculations and circuit simulations intuitive approaches to design Analytical and approximate treatments of noise and distortion analysis and design of feedback circuits Design of archetypal analog blocks for networking and communications such as broadband gain stages and transimpedance amplifiers Prerequisites Terms Win Units 3 Instructors Murmann B PI Kesler TA Winter EE 214B 3 units Class 7377 Section 01 Grading Letter LEC Students enrolled 29 Mon Wed Fri AM AM at Gates B3 with Murmann B PI Kesler TA Exam Exam Schedule Instructors Murmann B PI Kesler TA Additional Resources Syllabus EE 233 Analog Communications Design Laboratory EE 133 Design testing and applications Amplitude modulation AM using multiplier circuits Frequency modulation FM based on discrete oscillator and integrated modulator circuits such as oscillators VCOs loop PLL techniques characterization of key parameters and their applications Practical aspects of circuit implementations Labs involve building and characterization of AM and FM circuits and subsystems Enrollment limited to 30 undergraduates and coterminal EE students Prerequisite EE101B Undergraduate students enroll in EE133 and Graduate students enroll in EE233 Recommended Terms Win Units Instructors Dutton PI Herrera TA Nalianya J TA Winter EE 233 units Class 8921 Section 01 Grading Letter or Credit LAB In Person Students enrolled 6 Tue Thu PM PM at Hewlett Teaching Center 102 with Dutton PI Herrera TA Nalianya J TA Instructors Dutton PI Herrera TA Nalianya J TA Additional Resources Login to view additional resources EE 273 Digital Systems Engineering Electrical issues in the design of digital systems including signaling timing synchronization noise and power distribution signaling methods noise in digital systems its effect on signaling and methods for noise reduction timing conventions timing noise skew and jitter its effect on systems and methods for mitigating timing noise synchronization issues and synchronizer design clock and power distribution problems and techniques impact of electrical issues on system architecture and design Prerequisites EE101A and EE108A Recommended Terms Spr Units 3 Instructors Weaver J PI Nalianya J TA Ranmuthu TA Spring EE 273 3 units Class 9533 Section 01 Grading Letter or Credit LEC Students enrolled 53 Tue Thu PM PM at Gates B3 with Weaver J PI Nalianya J TA Ranmuthu TA Exam Exam Schedule Instructors Weaver J PI Nalianya J TA Ranmuthu TA Notes SCPD online Additional Resources Login to view additional resources Filter Results term offered Autumn Winter Spring Summer updating results teaching presence in person remote asynchronous remote synchronous independent studies updating results number of units 1 unit 2 units 3 units 4 units 5 units 5 units updating results time offered early morning before 10am morning lunchtime afternoon evening after 5pm updating results days Monday Tuesday Wednesday Thursday Friday Saturday Sunday updating results UG Requirements GERs Language Writing 1 Writing 2 Writing SLE DB Hum DB Math DB SocSci DB EngrAppSci DB NatSci EC EthicReas EC GlobalCom EC AmerCul EC Gender IHUM1 IHUM2 IHUM3 updating results component Lecture LEC Seminar SEM Discussion Section DIS Laboratory LAB Lab Section LBS Activity ACT Case Study CAS Colloquium COL Workshop WKS Independent Study INS Intro Dial Sophomore IDS Intro Sem Freshman ISF Intro Sem Sophomore ISS Internship ITR Arts Intensive Program API Language LNG Clerkship CLK Practicum PRA Practicum PRC Research RES Sophomore College SCS updating results career Undergraduate Graduate Graduate School of Business Law School Medical School updating results Page 1 Stanford University Terms of Use Copyright Complaints