#ifndef ACPM_FRAMEWORK
/* common sequence descriptor for lpm init. - exposed to common logic */
struct pmucal_seq pmucal_lpm_init[] = {
//	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TCXO_DURATION3", 0x11860000, 0x0284, (0xfffff << 0), (0xa27 << 0), 0, 0, 0xffffffff, 0), //move fullswpmu
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PS_HOLD_CONTROL", 0x11860000, 0x030c, (0x1 << 31), (0x1 << 31), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PS_HOLD_CONTROL", 0x11860000, 0x030c, (0x1 << 8), (0x1 << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CPUCL0_CLKDIVSTEP_CON", 0x10820000, 0x0834, (0xffffffff << 0), (0xf041c3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CPUCL0_CLKDIVSTEP", 0x10820000, 0x0830, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CPUCL1_CLKDIVSTEP_CON", 0x10830000, 0x0834, (0xffffffff << 0), (0xf041c3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CPUCL1_CLKDIVSTEP", 0x10830000, 0x0830, (0xffffffff << 0), (0x3fc00401 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DSU_CLKDIVSTEP_CON", 0x108a0000, 0x0838, (0xffffffff << 0), (0xf041c3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DSU_CLKDIVSTEP", 0x108a0000, 0x0830, (0xffffffff << 0), (0x3fc00401 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3D_CLKDIVSTEP_CON", 0x10200000, 0x0834, (0xffffffff << 0), (0xf041c3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3D_CLKDIVSTEP", 0x10200000, 0x0830, (0xffffffff << 0), (0x3fc00401 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "NPU0_CLKDIVSTEP_CON", 0x10a00000, 0x0838, (0xffffffff << 0), (0xf041c3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "NPU0_CLKDIVSTEP", 0x10a00000, 0x0830, (0xffffffff << 0), (0x3fc00401 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "NPUS_CLKDIVSTEP_CON", 0x10b00000, 0x0838, (0xffffffff << 0), (0xf041c3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "NPUS_CLKDIVSTEP", 0x10b00000, 0x0830, (0xffffffff << 0), (0x3fc00401 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3D_SHORTSTOP", 0x10200000, 0x0820, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CPUCL0_SHORTSTOP_GLB", 0x108b0000, 0x0820, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DSU_SHORTSTOP", 0x108a0000, 0x0820, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CPUCL0_SHORTSTOP", 0x10820000, 0x0820, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CPUCL1_SHORTSTOP", 0x10830000, 0x0820, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x11820000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x14e10000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x14520000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x11020000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x11620000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x11420000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x12820000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x10800000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x15020000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_1", 0x15020000, 0x0400, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x14820000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x10220000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x13420000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x15420000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x12c20000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x15620000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x12e20000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x10420000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x10520000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x10a20000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_LH_DRCG_EN", 0x10a20000, 0x0400, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x10b20000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_LH_DRCG_EN", 0x10b20000, 0x0400, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_LH_DRCG_EN2", 0x10b20000, 0x0404, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x10020000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x15520000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x15320000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x13020000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x11710000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BURNIN_CTRL", 0x11860000, 0x0a08, (0x3 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BURNIN_CTRL", 0x11860000, 0x0a08, (0xff << 16), (0x0 << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EARLY_WAKEUP_DPU_CTRL", 0x12900000, 0x0a20, (0x3 << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EARLY_WAKEUP_DPU_DEST", 0x12900000, 0x0b10, (0xffffffff << 0), (0x3f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_OSC_PMU", 0x11860000, 0x0b14, (0x3ff << 17), (0x3 << 17), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RCO_PMU_AUTORESTORE_CNT", 0x11860000, 0x0a84, (0xffffffff << 0), (0xc350 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RCO_PMU_AUTORESTORE", 0x11860000, 0x0a80, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "QCH_CON_PDMA_BUSC_QCH", 0x14500000, 0x3030, (0xff << 16), (0xff << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "QCH_CON_SPDMA_BUSC_QCH", 0x14500000, 0x3044, (0xff << 16), (0xff << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "QCH_CON_VGEN_PDMA_QCH", 0x14500000, 0x3054, (0xff << 16), (0xff << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "QCH_CON_VGEN_SPDMA_QCH", 0x14500000, 0x3058, (0xff << 16), (0xff << 16), 0, 0, 0xffffffff, 0),
};
unsigned int pmucal_lpm_init_size = ARRAY_SIZE(pmucal_lpm_init);
/* individual sequence descriptor for each power mode - enter, exit, early_wakeup */
struct pmucal_seq enter_sicd[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "CP_INT_EN", 0x11860000, 0x3544, (0xffffffff << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
};
struct pmucal_seq save_sicd[] = {
};
struct pmucal_seq exit_sicd[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "CP_INT_EN", 0x11860000, 0x3544, (0xffffffff << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_INT_EN", 0x11860000, 0x3b44, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP2_INT_EN", 0x11860000, 0x3b64, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP26_INTR_BID_CLEAR", 0x11870000, 0x1a0c, (0xffffffff << 0), (0x40 << 0), 0x11870000, 0x1a08, (0xffffffff << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP27_INTR_BID_CLEAR", 0x11870000, 0x1b0c, (0xffffffff << 0), (0xffffffff << 0), 0x11870000, 0x1b08, (0xffffffff << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP31_INTR_BID_CLEAR", 0x11870000, 0x1f0c, (0xffffffff << 0), (0xffffffff << 0), 0x11870000, 0x1f08, (0xffffffff << 0), (0x1 << 0) | (0x1 << 0)),
};
struct pmucal_seq early_sicd[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "CP_INT_EN", 0x11860000, 0x3544, (0xffffffff << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_INT_EN", 0x11860000, 0x3b44, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP2_INT_EN", 0x11860000, 0x3b64, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP26_INTR_BID_CLEAR", 0x11870000, 0x1a0c, (0xffffffff << 0), (0x40 << 0), 0x11870000, 0x1a08, (0xffffffff << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP27_INTR_BID_CLEAR", 0x11870000, 0x1b0c, (0xffffffff << 0), (0xffffffff << 0), 0x11870000, 0x1b08, (0xffffffff << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP31_INTR_BID_CLEAR", 0x11870000, 0x1f0c, (0xffffffff << 0), (0xffffffff << 0), 0x11870000, 0x1f08, (0xffffffff << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SYSTEM_CTRL", 0x11860000, 0x3c10, (0x1 << 14), (0x0 << 14), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP4_INTR_BID_CLEAR", 0x11870000, 0x040c, (0x1 << 0), (0x1 << 0), 0x11870000, 0x0408, (0x1 << 0), (0x1 << 0) | (0x1 << 0)),
};
struct pmucal_seq enter_sleep[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "CP_INT_EN", 0x11860000, 0x3544, (0xffffffff << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP2_INTR_BID_ENABLE", 0x11870000, 0x0200, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP1_INTR_BID_CLEAR", 0x11870000, 0x010c, (0x1 << 0), (0x1 << 0), 0x11870000, 0x0108, (0x1 << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_CPU0_INT_EN", 0x11860000, 0x1044, (0x1 << 3), (0x1 << 3), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RCO_PMU_AUTORESTORE", 0x11860000, 0x0a80, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};
struct pmucal_seq save_sleep[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_BUSC_BUSP", 0x14500000, 0x1800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CMGP_I2C", 0x11400000, 0x1800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CMGP_I3C", 0x11400000, 0x1804, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CMGP_USI0", 0x11400000, 0x1808, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CMGP_USI1", 0x11400000, 0x180c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CMGP_USI2", 0x11400000, 0x1810, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CMGP_USI3", 0x11400000, 0x1814, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CMGP_USI4", 0x11400000, 0x1818, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CHUBVTS_BUS", 0x11600000, 0x1800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_BUSC_CMUREF", 0x14500000, 0x1000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_CMGP_BUS", 0x11400000, 0x1000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_CMGP_I2C", 0x11400000, 0x1004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_CMGP_I3C", 0x11400000, 0x1008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_CMGP_USI0", 0x11400000, 0x100c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_CMGP_USI1", 0x11400000, 0x1010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_CMGP_USI2", 0x11400000, 0x1014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_CMGP_USI3", 0x11400000, 0x1018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_CMGP_USI4", 0x11400000, 0x101c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_CHUBVTS_BUS", 0x11600000, 0x1000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_BUSC_BUS_USER", 0x14500000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_CMGP_BUS_USER", 0x11400000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_CMGP_PERI_USER", 0x11400000, 0x0620, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_CMGP_RCO_USER", 0x11400000, 0x0630, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_HSI_BUS_USER", 0x13400000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_HSI_UFS_EMBD_USER", 0x13400000, 0x0630, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_PERI_BUS_USER", 0x10030000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_PERI_MMC_CARD_USER", 0x10030000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_PERI_UART_DBG", 0x10030000, 0x0630, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_PERI_USI00_USI_USER", 0x10030000, 0x0640, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_PERI_USI01_USI_USER", 0x10030000, 0x0650, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_PERI_USI02_USI_USER", 0x10030000, 0x0660, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_PERI_USI03_USI_USER", 0x10030000, 0x0670, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_PERI_USI04_USI_USER", 0x10030000, 0x0680, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_PERI_USI05_USI_USER", 0x10030000, 0x0690, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_PERI_USI06_USI_USER", 0x10030000, 0x06a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_PERI_USI_I2C_USER", 0x10030000, 0x06b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_CHUBVTS_BUS_USER", 0x11600000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_CHUBVTS_RCO_USER", 0x11600000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MEMPG_CON_S2MPU_D_HSI_2", 0x13400000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MEMPG_CON_UFS_EMBD_1", 0x13400000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MEMPG_CON_MMC_CARD_0", 0x10030000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MEMPG_CON_S2MPU_D_PERI_1", 0x10030000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_CMU_BUSC_CMUREF_QCH", 0x14500000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BUSC_CMU_BUSC_QCH", 0x14500000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_BUSC_QCH", 0x14500000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D_CHUBVTS_QCH", 0x14500000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D_MFC_QCH", 0x14500000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PDMA_BUSC_QCH", 0x14500000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_D_APM_QCH", 0x14500000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_D_PERI_QCH", 0x14500000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_D_USB_QCH", 0x14500000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_BUSC_QCH", 0x14500000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPDMA_BUSC_QCH", 0x14500000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_AXI_D_BUSC_QCH", 0x14500000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_BUSC_QCH", 0x14500000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_TREX_D_BUSC_QCH", 0x14500000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_PDMA_QCH", 0x14500000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_SPDMA_QCH", 0x14500000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMYQCH_CON_CMU_BUSC_CMUREF_QCH", 0x14500000, 0x7000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_BUSC_CMU_BUSC_QCH", 0x14500000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_BUSC_QCH", 0x14500000, 0x7024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D_CHUBVTS_QCH", 0x14500000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D_MFC_QCH", 0x14500000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PDMA_BUSC_QCH", 0x14500000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_D_APM_QCH", 0x14500000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_D_PERI_QCH", 0x14500000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_D_USB_QCH", 0x14500000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_P_BUSC_QCH", 0x14500000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SPDMA_BUSC_QCH", 0x14500000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_AXI_D_BUSC_QCH", 0x14500000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_BUSC_QCH", 0x14500000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_TREX_D_BUSC_QCH", 0x14500000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_VGEN_PDMA_QCH", 0x14500000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_VGEN_SPDMA_QCH", 0x14500000, 0x7058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMGP_CMU_CMGP_QCH", 0x11400000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_CMGP_QCH", 0x11400000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GPIO_CMGP_QCH", 0x11400000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I2C_CMGP0_QCH", 0x11400000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I2C_CMGP1_QCH", 0x11400000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I2C_CMGP2_QCH", 0x11400000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I2C_CMGP3_QCH", 0x11400000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I2C_CMGP4_QCH", 0x11400000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I3C_CMGP_QCH_P", 0x11400000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I3C_CMGP_QCH_S", 0x11400000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_C_CMGP_QCH", 0x11400000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_CMGP2APM_QCH", 0x11400000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_CMGP2CHUB_QCH", 0x11400000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_CMGP2CP_QCH", 0x11400000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_CMGP2GNSS_QCH", 0x11400000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_CMGP2PMU_AP_QCH", 0x11400000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_CMGP2WLBT_QCH", 0x11400000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_CMGP_QCH", 0x11400000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI_CMGP0_QCH", 0x11400000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI_CMGP1_QCH", 0x11400000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI_CMGP2_QCH", 0x11400000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI_CMGP3_QCH", 0x11400000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI_CMGP4_QCH", 0x11400000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_CMGP_CMU_CMGP_QCH", 0x11400000, 0x7004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_CMGP_QCH", 0x11400000, 0x7008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_GPIO_CMGP_QCH", 0x11400000, 0x700c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_I2C_CMGP0_QCH", 0x11400000, 0x7010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_I2C_CMGP1_QCH", 0x11400000, 0x7014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_I2C_CMGP2_QCH", 0x11400000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_I2C_CMGP3_QCH", 0x11400000, 0x701c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_I2C_CMGP4_QCH", 0x11400000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_I3C_CMGP_QCH_P", 0x11400000, 0x7024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_I3C_CMGP_QCH_S", 0x11400000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_C_CMGP_QCH", 0x11400000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_CMGP2APM_QCH", 0x11400000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_CMGP2CHUB_QCH", 0x11400000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_CMGP2CP_QCH", 0x11400000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_CMGP2GNSS_QCH", 0x11400000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_CMGP2PMU_AP_QCH", 0x11400000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_CMGP2WLBT_QCH", 0x11400000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_CMGP_QCH", 0x11400000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI_CMGP0_QCH", 0x11400000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI_CMGP1_QCH", 0x11400000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI_CMGP2_QCH", 0x11400000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI_CMGP3_QCH", 0x11400000, 0x7058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI_CMGP4_QCH", 0x11400000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_CMU_CMU_CMUREF_QCH", 0x12900000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK0", 0x12900000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK1", 0x12900000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK2", 0x12900000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK3", 0x12900000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK4", 0x12900000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK5", 0x12900000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_OTP_QCH", 0x12900000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMYQCH_CON_CMU_CMU_CMUREF_QCH", 0x12900000, 0x7000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK0", 0x12900000, 0x7004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK1", 0x12900000, 0x7008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK2", 0x12900000, 0x700c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK3", 0x12900000, 0x7010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK4", 0x12900000, 0x7014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK5", 0x12900000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMYQCH_CON_OTP_QCH", 0x12900000, 0x701c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_HSI_QCH", 0x13400000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GPIO_HSI_QCH", 0x13400000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GPIO_HSI_UFS_QCH", 0x13400000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_HSI_CMU_HSI_QCH", 0x13400000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_HSI_QCH", 0x13400000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2MPU_D_HSI_QCH_S2", 0x13400000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_HSI_QCH", 0x13400000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_D_HSI_QCH", 0x13400000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_HSI_QCH", 0x13400000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_UFS_EMBD_QCH", 0x13400000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_UFS_EMBD_QCH_FMP", 0x13400000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_HSI_QCH", 0x13400000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_HSI_QCH", 0x13400000, 0x7010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_GPIO_HSI_QCH", 0x13400000, 0x7014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_GPIO_HSI_UFS_QCH", 0x13400000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_HSI_CMU_HSI_QCH", 0x13400000, 0x701c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_HSI_QCH", 0x13400000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_S2MPU_D_HSI_QCH_S2", 0x13400000, 0x7024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_P_HSI_QCH", 0x13400000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_SI_D_HSI_QCH", 0x13400000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_HSI_QCH", 0x13400000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_UFS_EMBD_QCH", 0x13400000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_UFS_EMBD_QCH_FMP", 0x13400000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_VGEN_LITE_HSI_QCH", 0x13400000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_PERI_QCH", 0x10030000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GPIO_PERIMMC_QCH_GPIO", 0x10030000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GPIO_PERI_QCH", 0x10030000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MCT_QCH", 0x10030000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MMC_CARD_QCH", 0x10030000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_OTP_CON_TOP_QCH", 0x10030000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PERI_CMU_PERI_QCH", 0x10030000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_PERI_QCH", 0x10030000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PWM_QCH", 0x10030000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2MPU_D_PERI_QCH", 0x10030000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_PERI_QCH", 0x10030000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_D_PERI_QCH", 0x10030000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_PERI_QCH", 0x10030000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_TMU_QCH", 0x10030000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_UART_DBG_QCH", 0x10030000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI00_I2C_QCH", 0x10030000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI00_USI_QCH", 0x10030000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI01_I2C_QCH", 0x10030000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI01_USI_QCH", 0x10030000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI02_I2C_QCH", 0x10030000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI02_USI_QCH", 0x10030000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI03_I2C_QCH", 0x10030000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI03_USI_QCH", 0x10030000, 0x3070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI04_I2C_QCH", 0x10030000, 0x3074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI04_USI_QCH", 0x10030000, 0x3078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI05_I2C_QCH", 0x10030000, 0x307c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI05_USI_QCH", 0x10030000, 0x3080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI06_I2C_QCH", 0x10030000, 0x3084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI06_USI_QCH", 0x10030000, 0x3088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI07_I2C_QCH", 0x10030000, 0x308c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_PERI_QCH", 0x10030000, 0x3090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_WDT0_QCH", 0x10030000, 0x3094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_WDT1_QCH", 0x10030000, 0x3098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_PERI_QCH", 0x10030000, 0x7014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_GPIO_PERIMMC_QCH_GPIO", 0x10030000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_GPIO_PERI_QCH", 0x10030000, 0x701c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MCT_QCH", 0x10030000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MMC_CARD_QCH", 0x10030000, 0x7024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_OTP_CON_TOP_QCH", 0x10030000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PERI_CMU_PERI_QCH", 0x10030000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_PERI_QCH", 0x10030000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PWM_QCH", 0x10030000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_S2MPU_D_PERI_QCH", 0x10030000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_P_PERI_QCH", 0x10030000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_SI_D_PERI_QCH", 0x10030000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_PERI_QCH", 0x10030000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_TMU_QCH", 0x10030000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_UART_DBG_QCH", 0x10030000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI00_I2C_QCH", 0x10030000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI00_USI_QCH", 0x10030000, 0x7058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI01_I2C_QCH", 0x10030000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI01_USI_QCH", 0x10030000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI02_I2C_QCH", 0x10030000, 0x7064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI02_USI_QCH", 0x10030000, 0x7068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI03_I2C_QCH", 0x10030000, 0x706c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI03_USI_QCH", 0x10030000, 0x7070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI04_I2C_QCH", 0x10030000, 0x7074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI04_USI_QCH", 0x10030000, 0x7078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI05_I2C_QCH", 0x10030000, 0x707c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI05_USI_QCH", 0x10030000, 0x7080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI06_I2C_QCH", 0x10030000, 0x7084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI06_USI_QCH", 0x10030000, 0x7088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI07_I2C_QCH", 0x10030000, 0x708c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_VGEN_LITE_PERI_QCH", 0x10030000, 0x7090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_WDT0_QCH", 0x10030000, 0x7094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_WDT1_QCH", 0x10030000, 0x7098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BAAW_CHUB_QCH", 0x11600000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BAAW_VTS_QCH", 0x11600000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CHUBVTS_CMU_CHUBVTS_QCH", 0x11600000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_CHUBVTS_QCH", 0x11600000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D_CHUBVTS_QCH", 0x11600000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_LP_CHUBVTS_QCH", 0x11600000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_M_CHUB_QCH", 0x11600000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_M_VTS_QCH", 0x11600000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_C_CHUBVTS_QCH", 0x11600000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_S_CHUB_QCH", 0x11600000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_S_VTS_QCH", 0x11600000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SWEEPER_C_CHUBVTS_QCH", 0x11600000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_CHUBVTS_QCH", 0x11600000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_CHUBVTS_QCH", 0x11600000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_BAAW_CHUB_QCH", 0x11600000, 0x701c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_BAAW_VTS_QCH", 0x11600000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_CHUBVTS_CMU_CHUBVTS_QCH", 0x11600000, 0x7024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_CHUBVTS_QCH", 0x11600000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D_CHUBVTS_QCH", 0x11600000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_LP_CHUBVTS_QCH", 0x11600000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_M_CHUB_QCH", 0x11600000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_M_VTS_QCH", 0x11600000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_SI_C_CHUBVTS_QCH", 0x11600000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_SI_S_CHUB_QCH", 0x11600000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_SI_S_VTS_QCH", 0x11600000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SWEEPER_C_CHUBVTS_QCH", 0x11600000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_CHUBVTS_QCH", 0x11600000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_VGEN_LITE_CHUBVTS_QCH", 0x11600000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKOUT_CON_BLK_BUSC_CMU_BUSC_CLKOUT0", 0x14500000, 0x0810, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKOUT_CON_BLK_CMGP_CMU_CMGP_CLKOUT0", 0x11400000, 0x0810, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKOUT_CON_BLK_CMU_CMU_TOP_CLKOUT0", 0x12900000, 0x0810, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKOUT_CON_BLK_CORE_CMU_CORE_CLKOUT0", 0x12800000, 0x0810, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKOUT_CON_BLK_CPUCL0_CMU_CPUCL0_CLKOUT0", 0x10820000, 0x0810, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKOUT_CON_BLK_CPUCL1_CMU_CPUCL1_CLKOUT0", 0x10830000, 0x0810, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKOUT_CON_BLK_DSU_CMU_DSU_CLKOUT0", 0x108a0000, 0x0810, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKOUT_CON_BLK_CPUCL0_GLB_CMU_CPUCL0_GLB_CLKOUT0", 0x108b0000, 0x0810, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKOUT_CON_BLK_HSI_CMU_HSI_CLKOUT0", 0x13400000, 0x0810, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKOUT_CON_BLK_MIF_CMU_MIF_CLKOUT0", 0x10400000, 0x0810, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKOUT_CON_BLK_MIF_CMU_MIF_CLKOUT0", 0x10500000, 0x0810, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKOUT_CON_BLK_PERI_CMU_PERI_CLKOUT0", 0x10030000, 0x0810, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKOUT_CON_BLK_CHUBVTS_CMU_CHUBVTS_CLKOUT0", 0x11600000, 0x0810, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUSC_CMU_BUSC_CONTROLLER_OPTION", 0x14500000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CMGP_CMU_CMGP_CONTROLLER_OPTION", 0x11400000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CMU_CMU_TOP_CONTROLLER_OPTION", 0x12900000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CORE_CMU_CORE_CONTROLLER_OPTION", 0x12800000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION", 0x10820000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION", 0x10830000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DSU_CMU_DSU_CONTROLLER_OPTION", 0x108a0000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CPUCL0_GLB_CMU_CPUCL0_GLB_CONTROLLER_OPTION", 0x108b0000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "HSI_CMU_HSI_CONTROLLER_OPTION", 0x13400000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MIF_CMU_MIF_CONTROLLER_OPTION", 0x10400000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MIF_CMU_MIF_CONTROLLER_OPTION", 0x10500000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PERI_CMU_PERI_CONTROLLER_OPTION", 0x10030000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CHUBVTS_CMU_CHUBVTS_CONTROLLER_OPTION", 0x11600000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUSC_HCHGEN_CLKMUX_CMUREF", 0x14500000, 0x0840, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CMU_HCHGEN_CLKMUX", 0x12900000, 0x0850, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CORE_HCHGEN_CLKMUX_CMUREF", 0x12800000, 0x0840, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CORE_HCHGEN_CLKMUX_GIC", 0x12800000, 0x0844, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CPUCL0_HCHGEN_CLKMUX_CMUREF", 0x10820000, 0x0840, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CPUCL0_HCHGEN_CLKMUX_CPU", 0x10820000, 0x0844, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CPUCL0_HCHGEN_CLKMUX_CPU_SW", 0x10820000, 0x0848, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CPUCL1_HCHGEN_CLKMUX_CMUREF", 0x10830000, 0x0840, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CPUCL1_HCHGEN_CLKMUX_CPU", 0x10830000, 0x0844, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CPUCL1_HCHGEN_CLKMUX_CPU_SW", 0x10830000, 0x0848, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DSU_HCHGEN_CLKMUX_CMUREF", 0x108a0000, 0x0850, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DSU_HCHGEN_CLKMUX_DSU", 0x108a0000, 0x0860, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DSU_HCHGEN_CLKMUX_DSU_SW", 0x108a0000, 0x0864, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MIF_HCHGEN_CLKMUX_CMUREF", 0x10400000, 0x0850, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MIF_HCHGEN_CLKMUX_CMUREF", 0x10500000, 0x0850, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CPUCL0_CLKDIVSTEP_CON", 0x10820000, 0x0834, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CPUCL1_CLKDIVSTEP_CON", 0x10830000, 0x0834, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DSU_CLKDIVSTEP_CON", 0x108a0000, 0x0838, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CPUCL0_CLKDIVSTEP", 0x10820000, 0x0830, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CPUCL1_CLKDIVSTEP", 0x10830000, 0x0830, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DSU_CLKDIVSTEP", 0x108a0000, 0x0830, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CPUCL0_SHORTSTOP_GLB", 0x108b0000, 0x0820, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKOUT_CON_BLK_CPUCL0_CMU_CPUCL0_CLKOUT0", 0x10820000, 0x0810, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CPUCL1_SHORTSTOP", 0x10830000, 0x0820, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DSU_SHORTSTOP", 0x108a0000, 0x0820, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MIF_SHORTSTOP", 0x10400000, 0x0820, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MIF_SHORTSTOP", 0x10500000, 0x0820, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_LOCKTIME_PLL_G3D", 0x12900000, 0x0000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON2_PLL_G3D", 0x12900000, 0x0108, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON4_PLL_G3D", 0x12900000, 0x0110, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON5_PLL_G3D", 0x12900000, 0x0114, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON7_PLL_G3D", 0x12900000, 0x011c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON6_PLL_G3D", 0x12900000, 0x0118, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON1_PLL_G3D", 0x12900000, 0x0104, (0xffffffff << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON3_PLL_G3D", 0x12900000, 0x010c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_SKIP, "PLL_CON3_PLL_G3D", 0x12900000, 0x010c, (0x1 << 31), (0x0 << 31), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PLL_CON3_PLL_G3D", 0x12900000, 0x010c, (0x1 << 29), (0x1 << 29), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON1_PLL_G3D", 0x12900000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_PLL_G3D", 0x12900000, 0x0100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_AUD_BUS", 0x12900000, 0x1008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_AUD_CPU", 0x12900000, 0x100C, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_AUD_BUS", 0x12900000, 0x1804, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_AUD_CPU", 0x12900000, 0x1808, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "EARLY_WAKEUP_DPU_CTRL", 0x12900000, 0x0a20, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "EARLY_WAKEUP_DPU_DEST", 0x12900000, 0x0b10, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PDMA_BUSC_QCH", 0x14500000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPDMA_BUSC_QCH", 0x14500000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_PDMA_QCH", 0x14500000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_SPDMA_QCH", 0x14500000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};
struct pmucal_seq exit_sleep[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "CP_INT_EN", 0x11860000, 0x3544, (0xffffffff << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_INT_EN", 0x11860000, 0x3b44, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP2_INT_EN", 0x11860000, 0x3b64, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP26_INTR_BID_CLEAR", 0x11870000, 0x1a0c, (0xffffffff << 0), (0x40 << 0), 0x11870000, 0x1a08, (0xffffffff << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP27_INTR_BID_CLEAR", 0x11870000, 0x1b0c, (0xffffffff << 0), (0xffffffff << 0), 0x11870000, 0x1b08, (0xffffffff << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP31_INTR_BID_CLEAR", 0x11870000, 0x1f0c, (0xffffffff << 0), (0xffffffff << 0), 0x11870000, 0x1f08, (0xffffffff << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP2_INTR_BID_ENABLE", 0x11870000, 0x0200, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP2_INTR_BID_CLEAR", 0x11870000, 0x020c, (0x1 << 0), (0x1 << 0), 0x11870000, 0x0208, (0x1 << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_CPU0_INT_EN", 0x11860000, 0x1044, (0x1 << 3), (0x0 << 3), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x11820000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x14520000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x11420000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x12820000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x10800000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x13420000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x10420000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x10520000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x10020000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_WRITE, "SLEEP_IO_CTRL", 0x11860000, 0x0008, (0x1 << 0), (0x1 << 0), 0x11860000, 0x3b20, 0x400, 0x0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "TOP_OUT", 0x11860000, 0x3b20, (0xffffffff << 0), (0xa << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "TOP_OUT", 0x11860000, 0x3b20, (0xffffffff << 0), (0xb << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "TOP_OUT", 0x11860000, 0x3b20, (0xffffffff << 0), (0xf << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "TOP_OUT", 0x11860000, 0x3b20, (0xffffffff << 0), (0x12 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "TOP_OUT", 0x11860000, 0x3b20, (0xffffffff << 0), (0x14 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "HSI_OUT", 0x11860000, 0x28a0, (0xffffffff << 0), (0xb << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SLEEP_IO_CTRL", 0x11860000, 0x0008, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RCO_PMU_AUTORESTORE", 0x11860000, 0x0a80, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};
struct pmucal_seq early_sleep[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "CP_INT_EN", 0x11860000, 0x3544, (0xffffffff << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_INT_EN", 0x11860000, 0x3b44, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP2_INT_EN", 0x11860000, 0x3b64, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP26_INTR_BID_CLEAR", 0x11870000, 0x1a0c, (0xffffffff << 0), (0x40 << 0), 0x11870000, 0x1a08, (0xffffffff << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP27_INTR_BID_CLEAR", 0x11870000, 0x1b0c, (0xffffffff << 0), (0xffffffff << 0), 0x11870000, 0x1b08, (0xffffffff << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP31_INTR_BID_CLEAR", 0x11870000, 0x1f0c, (0xffffffff << 0), (0xffffffff << 0), 0x11870000, 0x1f08, (0xffffffff << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP2_INTR_BID_ENABLE", 0x11870000, 0x0200, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP1_INTR_BID_CLEAR", 0x11870000, 0x010c, (0x1 << 0), (0x1 << 0), 0x11870000, 0x0108, (0x1 << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_CPU0_INT_EN", 0x11860000, 0x1044, (0x1 << 3), (0x0 << 3), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RCO_PMU_AUTORESTORE", 0x11860000, 0x0a80, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SYSTEM_CTRL", 0x11860000, 0x3c10, (0x1 << 14), (0x0 << 14), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP4_INTR_BID_CLEAR", 0x11870000, 0x040c, (0x1 << 0), (0x1 << 0), 0x11870000, 0x0408, (0x1 << 0), (0x1 << 0) | (0x1 << 0)),
};
struct pmucal_seq enter_stop[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP2_INTR_BID_ENABLE", 0x11870000, 0x0200, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP1_INTR_BID_CLEAR", 0x11870000, 0x010c, (0x1 << 0), (0x1 << 0), 0x11870000, 0x0108, (0x1 << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_CPU0_INT_EN", 0x11860000, 0x1044, (0x1 << 3), (0x1 << 3), 0, 0, 0xffffffff, 0),
};
struct pmucal_seq save_stop[] = {
};
struct pmucal_seq exit_stop[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_INT_EN", 0x11860000, 0x3b44, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP2_INT_EN", 0x11860000, 0x3b64, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP26_INTR_BID_CLEAR", 0x11870000, 0x1a0c, (0xffffffff << 0), (0x40 << 0), 0x11870000, 0x1a08, (0xffffffff << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP27_INTR_BID_CLEAR", 0x11870000, 0x1b0c, (0xffffffff << 0), (0xffffffff << 0), 0x11870000, 0x1b08, (0xffffffff << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP31_INTR_BID_CLEAR", 0x11870000, 0x1f0c, (0xffffffff << 0), (0xffffffff << 0), 0x11870000, 0x1f08, (0xffffffff << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP2_INTR_BID_ENABLE", 0x11870000, 0x0200, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP2_INTR_BID_CLEAR", 0x11870000, 0x020c, (0x1 << 0), (0x1 << 0), 0x11870000, 0x0208, (0x1 << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_CPU0_INT_EN", 0x11860000, 0x1044, (0x1 << 3), (0x0 << 3), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x11820000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x14520000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x11420000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x12820000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x10800000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x13420000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x10420000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x10520000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x10020000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};
struct pmucal_seq early_stop[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_INT_EN", 0x11860000, 0x3b44, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP2_INT_EN", 0x11860000, 0x3b64, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP26_INTR_BID_CLEAR", 0x11870000, 0x1a0c, (0xffffffff << 0), (0x40 << 0), 0x11870000, 0x1a08, (0xffffffff << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP27_INTR_BID_CLEAR", 0x11870000, 0x1b0c, (0xffffffff << 0), (0xffffffff << 0), 0x11870000, 0x1b08, (0xffffffff << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP31_INTR_BID_CLEAR", 0x11870000, 0x1f0c, (0xffffffff << 0), (0xffffffff << 0), 0x11870000, 0x1f08, (0xffffffff << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP2_INTR_BID_ENABLE", 0x11870000, 0x0200, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP1_INTR_BID_CLEAR", 0x11870000, 0x010c, (0x1 << 0), (0x1 << 0), 0x11870000, 0x0108, (0x1 << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_CPU0_INT_EN", 0x11860000, 0x1044, (0x1 << 3), (0x0 << 3), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SYSTEM_CTRL", 0x11860000, 0x3c10, (0x1 << 14), (0x0 << 14), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP4_INTR_BID_CLEAR", 0x11870000, 0x040c, (0x1 << 0), (0x1 << 0), 0x11870000, 0x0408, (0x1 << 0), (0x1 << 0) | (0x1 << 0)),
};
/* global array for supported low power modes - exposed to common logic */
 struct pmucal_lpm pmucal_lpm_list[NUM_SYS_POWERDOWN] = {
	[SYS_SICD] = {
		.id = SYS_SICD,
		.enter = enter_sicd,
		.save = save_sicd,
		.exit = exit_sicd,
		.early_wakeup = early_sicd,
		.num_enter = ARRAY_SIZE(enter_sicd),
		.num_save = ARRAY_SIZE(save_sicd),
		.num_exit = ARRAY_SIZE(exit_sicd),
		.num_early_wakeup = ARRAY_SIZE(early_sicd),
	},
	[SYS_SLEEP] = {
		.id = SYS_SLEEP,
		.enter = enter_sleep,
		.save = save_sleep,
		.exit = exit_sleep,
		.early_wakeup = early_sleep,
		.num_enter = ARRAY_SIZE(enter_sleep),
		.num_save = ARRAY_SIZE(save_sleep),
		.num_exit = ARRAY_SIZE(exit_sleep),
		.num_early_wakeup = ARRAY_SIZE(early_sleep),
	},
	[SYS_STOP] = {
		.id = SYS_STOP,
		.enter = enter_stop,
		.save = save_stop,
		.exit = exit_stop,
		.early_wakeup = early_stop,
		.num_enter = ARRAY_SIZE(enter_stop),
		.num_save = ARRAY_SIZE(save_stop),
		.num_exit = ARRAY_SIZE(exit_stop),
		.num_early_wakeup = ARRAY_SIZE(early_stop),
	},
};
unsigned int pmucal_lpm_list_size = ARRAY_SIZE(pmucal_lpm_list);
#else
/* common sequence descriptor for apm pmu init. - exposed to common logic */
struct pmucal_seq pmucal_apm_pmu_init[] = {
};
unsigned int pmucal_apm_pmu_init_size = ARRAY_SIZE(pmucal_apm_pmu_init);
struct pmucal_seq soc_sequencer_sicd_down[] = {
	PMUCAL_SEQ_DESC(PMUCAL_EXT_FUNC, "soc_sicd_down", 0, 0, 0x0, 0x0, 0, 0, 0, 0),
};

struct pmucal_seq soc_sequencer_sicd_up[] = {
	PMUCAL_SEQ_DESC(PMUCAL_EXT_FUNC, "soc_sicd_up", 0, 0, 0x1, 0x0, 0, 0, 0, 0),
};

struct pmucal_seq soc_sequencer_sleep_down[] = {
	PMUCAL_SEQ_DESC(PMUCAL_EXT_FUNC, "soc_sleep_down", 0, 0, 0x2, 0x0, 0, 0, 0, 0),
};

struct pmucal_seq soc_sequencer_sleep_up[] = {
	PMUCAL_SEQ_DESC(PMUCAL_EXT_FUNC, "soc_sleep_up", 0, 0, 0x3, 0x0, 0, 0, 0, 0),
};

struct pmucal_seq soc_sequencer_stop_down[] = {
	PMUCAL_SEQ_DESC(PMUCAL_EXT_FUNC, "soc_stop_down", 0, 0, 0x6, 0x0, 0, 0, 0, 0),
};

struct pmucal_seq soc_sequencer_stop_up[] = {
};

struct pmucal_seq mif_sequencer_sicd_down[] = {
	PMUCAL_SEQ_DESC(PMUCAL_EXT_FUNC, "mif_sicd_down", 0, 0, 0x10, 0x0, 0, 0, 0, 0),
};

struct pmucal_seq mif_sequencer_sicd_up[] = {
	PMUCAL_SEQ_DESC(PMUCAL_EXT_FUNC, "mif_sicd_up", 0, 0, 0x11, 0x0, 0, 0, 0, 0),
};

struct pmucal_seq mif_sequencer_sleep_down[] = {
	PMUCAL_SEQ_DESC(PMUCAL_EXT_FUNC, "mif_sleep_down", 0, 0, 0x12, 0x0, 0, 0, 0, 0),
};

struct pmucal_seq mif_sequencer_sleep_up[] = {
	PMUCAL_SEQ_DESC(PMUCAL_EXT_FUNC, "mif_sleep_up", 0, 0, 0x13, 0x0, 0, 0, 0, 0),
};

struct pmucal_seq mif_sequencer_stop_down[] = {
	PMUCAL_SEQ_DESC(PMUCAL_EXT_FUNC, "mif_stop_down", 0, 0, 0x16, 0x0, 0, 0, 0, 0),
};

struct pmucal_seq mif_sequencer_stop_up[] = {
};

enum sys_powermode {
	SYS_SICD,
	SYS_SLEEP,
	SYS_STOP,
	NUM_SYS_POWERMODE,
};

struct pmucal_system_sequencer pmucal_system_apsoc_list[NUM_SYS_POWERMODE] = {
	[SYS_SICD] = {
		.id = SYS_SICD,
		.up = soc_sequencer_sicd_up,
		.down = soc_sequencer_sicd_down,
		.num_up = ARRAY_SIZE(soc_sequencer_sicd_up),
		.num_down = ARRAY_SIZE(soc_sequencer_sicd_down),
	},
	[SYS_SLEEP] = {
		.id = SYS_SLEEP,
		.up = soc_sequencer_sleep_up,
		.down = soc_sequencer_sleep_down,
		.num_up = ARRAY_SIZE(soc_sequencer_sleep_up),
		.num_down = ARRAY_SIZE(soc_sequencer_sleep_down),
	},
	[SYS_STOP] = {
		.id = SYS_STOP,
		.up = soc_sequencer_stop_up,
		.down = soc_sequencer_stop_down,
		.num_up = ARRAY_SIZE(soc_sequencer_stop_up),
		.num_down = ARRAY_SIZE(soc_sequencer_stop_down),
	},
};

struct pmucal_system_sequencer pmucal_system_mif_list[NUM_SYS_POWERMODE] = {
	[SYS_SICD] = {
		.id = SYS_SICD,
		.up = mif_sequencer_sicd_up,
		.down = mif_sequencer_sicd_down,
		.num_up = ARRAY_SIZE(mif_sequencer_sicd_up),
		.num_down = ARRAY_SIZE(mif_sequencer_sicd_down),
	},
	[SYS_SLEEP] = {
		.id = SYS_SLEEP,
		.up = mif_sequencer_sleep_up,
		.down = mif_sequencer_sleep_down,
		.num_up = ARRAY_SIZE(mif_sequencer_sleep_up),
		.num_down = ARRAY_SIZE(mif_sequencer_sleep_down),
	},
	[SYS_STOP] = {
		.id = SYS_STOP,
		.up = mif_sequencer_stop_up,
		.down = mif_sequencer_stop_down,
		.num_up = ARRAY_SIZE(mif_sequencer_stop_up),
		.num_down = ARRAY_SIZE(mif_sequencer_stop_down),
	},
};

unsigned int pmucal_system_sequencer_list_size = NUM_SYS_POWERMODE;
#endif
