
Centor_mother_CubeIDE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d80  080001c8  080001c8  000011c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e08  08005f48  08005f48  00006f48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006d50  08006d50  00008078  2**0
                  CONTENTS
  4 .ARM          00000008  08006d50  08006d50  00007d50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006d58  08006d58  00008078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006d58  08006d58  00007d58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006d5c  08006d5c  00007d5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  08006d60  00008000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000784  20000078  08006dd8  00008078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200007fc  08006dd8  000087fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f715  00000000  00000000  000080a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002510  00000000  00000000  000177bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bc8  00000000  00000000  00019cd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000933  00000000  00000000  0001a898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000257c6  00000000  00000000  0001b1cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010a74  00000000  00000000  00040991  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000db1a5  00000000  00000000  00051405  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012c5aa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003540  00000000  00000000  0012c5f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009e  00000000  00000000  0012fb30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	@ (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	@ (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000078 	.word	0x20000078
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08005f30 	.word	0x08005f30

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	@ (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	@ (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	@ (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	2000007c 	.word	0x2000007c
 8000204:	08005f30 	.word	0x08005f30

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	@ 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	3c01      	subs	r4, #1
 8000344:	bf28      	it	cs
 8000346:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800034a:	d2e9      	bcs.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004f2:	bf08      	it	eq
 80004f4:	4770      	bxeq	lr
 80004f6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004fa:	bf04      	itt	eq
 80004fc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000510:	e71c      	b.n	800034c <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_ul2d>:
 8000514:	ea50 0201 	orrs.w	r2, r0, r1
 8000518:	bf08      	it	eq
 800051a:	4770      	bxeq	lr
 800051c:	b530      	push	{r4, r5, lr}
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	e00a      	b.n	800053a <__aeabi_l2d+0x16>

08000524 <__aeabi_l2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000532:	d502      	bpl.n	800053a <__aeabi_l2d+0x16>
 8000534:	4240      	negs	r0, r0
 8000536:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800053a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000542:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000546:	f43f aed8 	beq.w	80002fa <__adddf3+0xe6>
 800054a:	f04f 0203 	mov.w	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000562:	f1c2 0320 	rsb	r3, r2, #32
 8000566:	fa00 fc03 	lsl.w	ip, r0, r3
 800056a:	fa20 f002 	lsr.w	r0, r0, r2
 800056e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000572:	ea40 000e 	orr.w	r0, r0, lr
 8000576:	fa21 f102 	lsr.w	r1, r1, r2
 800057a:	4414      	add	r4, r2
 800057c:	e6bd      	b.n	80002fa <__adddf3+0xe6>
 800057e:	bf00      	nop

08000580 <__aeabi_dmul>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000586:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800058a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800058e:	bf1d      	ittte	ne
 8000590:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000594:	ea94 0f0c 	teqne	r4, ip
 8000598:	ea95 0f0c 	teqne	r5, ip
 800059c:	f000 f8de 	bleq	800075c <__aeabi_dmul+0x1dc>
 80005a0:	442c      	add	r4, r5
 80005a2:	ea81 0603 	eor.w	r6, r1, r3
 80005a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005b2:	bf18      	it	ne
 80005b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005c0:	d038      	beq.n	8000634 <__aeabi_dmul+0xb4>
 80005c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ce:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005d6:	f04f 0600 	mov.w	r6, #0
 80005da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005de:	f09c 0f00 	teq	ip, #0
 80005e2:	bf18      	it	ne
 80005e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ec:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005f0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005f4:	d204      	bcs.n	8000600 <__aeabi_dmul+0x80>
 80005f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005fa:	416d      	adcs	r5, r5
 80005fc:	eb46 0606 	adc.w	r6, r6, r6
 8000600:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000604:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000608:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800060c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000610:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000614:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000618:	bf88      	it	hi
 800061a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800061e:	d81e      	bhi.n	800065e <__aeabi_dmul+0xde>
 8000620:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000624:	bf08      	it	eq
 8000626:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800062a:	f150 0000 	adcs.w	r0, r0, #0
 800062e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000638:	ea46 0101 	orr.w	r1, r6, r1
 800063c:	ea40 0002 	orr.w	r0, r0, r2
 8000640:	ea81 0103 	eor.w	r1, r1, r3
 8000644:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000648:	bfc2      	ittt	gt
 800064a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800064e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000652:	bd70      	popgt	{r4, r5, r6, pc}
 8000654:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000658:	f04f 0e00 	mov.w	lr, #0
 800065c:	3c01      	subs	r4, #1
 800065e:	f300 80ab 	bgt.w	80007b8 <__aeabi_dmul+0x238>
 8000662:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000666:	bfde      	ittt	le
 8000668:	2000      	movle	r0, #0
 800066a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800066e:	bd70      	pople	{r4, r5, r6, pc}
 8000670:	f1c4 0400 	rsb	r4, r4, #0
 8000674:	3c20      	subs	r4, #32
 8000676:	da35      	bge.n	80006e4 <__aeabi_dmul+0x164>
 8000678:	340c      	adds	r4, #12
 800067a:	dc1b      	bgt.n	80006b4 <__aeabi_dmul+0x134>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f305 	lsl.w	r3, r0, r5
 8000688:	fa20 f004 	lsr.w	r0, r0, r4
 800068c:	fa01 f205 	lsl.w	r2, r1, r5
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000698:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800069c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a0:	fa21 f604 	lsr.w	r6, r1, r4
 80006a4:	eb42 0106 	adc.w	r1, r2, r6
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 040c 	rsb	r4, r4, #12
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f304 	lsl.w	r3, r0, r4
 80006c0:	fa20 f005 	lsr.w	r0, r0, r5
 80006c4:	fa01 f204 	lsl.w	r2, r1, r4
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d4:	f141 0100 	adc.w	r1, r1, #0
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 0520 	rsb	r5, r4, #32
 80006e8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f0:	fa20 f304 	lsr.w	r3, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea43 0302 	orr.w	r3, r3, r2
 80006fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	fa21 f204 	lsr.w	r2, r1, r4
 8000708:	ea20 0002 	bic.w	r0, r0, r2
 800070c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f094 0f00 	teq	r4, #0
 8000720:	d10f      	bne.n	8000742 <__aeabi_dmul+0x1c2>
 8000722:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000726:	0040      	lsls	r0, r0, #1
 8000728:	eb41 0101 	adc.w	r1, r1, r1
 800072c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000730:	bf08      	it	eq
 8000732:	3c01      	subeq	r4, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1a6>
 8000736:	ea41 0106 	orr.w	r1, r1, r6
 800073a:	f095 0f00 	teq	r5, #0
 800073e:	bf18      	it	ne
 8000740:	4770      	bxne	lr
 8000742:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000746:	0052      	lsls	r2, r2, #1
 8000748:	eb43 0303 	adc.w	r3, r3, r3
 800074c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000750:	bf08      	it	eq
 8000752:	3d01      	subeq	r5, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1c6>
 8000756:	ea43 0306 	orr.w	r3, r3, r6
 800075a:	4770      	bx	lr
 800075c:	ea94 0f0c 	teq	r4, ip
 8000760:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000764:	bf18      	it	ne
 8000766:	ea95 0f0c 	teqne	r5, ip
 800076a:	d00c      	beq.n	8000786 <__aeabi_dmul+0x206>
 800076c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000770:	bf18      	it	ne
 8000772:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000776:	d1d1      	bne.n	800071c <__aeabi_dmul+0x19c>
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000780:	f04f 0000 	mov.w	r0, #0
 8000784:	bd70      	pop	{r4, r5, r6, pc}
 8000786:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800078a:	bf06      	itte	eq
 800078c:	4610      	moveq	r0, r2
 800078e:	4619      	moveq	r1, r3
 8000790:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000794:	d019      	beq.n	80007ca <__aeabi_dmul+0x24a>
 8000796:	ea94 0f0c 	teq	r4, ip
 800079a:	d102      	bne.n	80007a2 <__aeabi_dmul+0x222>
 800079c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a0:	d113      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007a2:	ea95 0f0c 	teq	r5, ip
 80007a6:	d105      	bne.n	80007b4 <__aeabi_dmul+0x234>
 80007a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ac:	bf1c      	itt	ne
 80007ae:	4610      	movne	r0, r2
 80007b0:	4619      	movne	r1, r3
 80007b2:	d10a      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007b4:	ea81 0103 	eor.w	r1, r1, r3
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
 80007ca:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007ce:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007d2:	bd70      	pop	{r4, r5, r6, pc}

080007d4 <__aeabi_ddiv>:
 80007d4:	b570      	push	{r4, r5, r6, lr}
 80007d6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007da:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007e2:	bf1d      	ittte	ne
 80007e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e8:	ea94 0f0c 	teqne	r4, ip
 80007ec:	ea95 0f0c 	teqne	r5, ip
 80007f0:	f000 f8a7 	bleq	8000942 <__aeabi_ddiv+0x16e>
 80007f4:	eba4 0405 	sub.w	r4, r4, r5
 80007f8:	ea81 0e03 	eor.w	lr, r1, r3
 80007fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000800:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000804:	f000 8088 	beq.w	8000918 <__aeabi_ddiv+0x144>
 8000808:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800080c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000810:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000814:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000818:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800081c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000820:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000824:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000828:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800082c:	429d      	cmp	r5, r3
 800082e:	bf08      	it	eq
 8000830:	4296      	cmpeq	r6, r2
 8000832:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000836:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800083a:	d202      	bcs.n	8000842 <__aeabi_ddiv+0x6e>
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	1ab6      	subs	r6, r6, r2
 8000844:	eb65 0503 	sbc.w	r5, r5, r3
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000852:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 000c 	orrcs.w	r0, r0, ip
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008b4:	d018      	beq.n	80008e8 <__aeabi_ddiv+0x114>
 80008b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008be:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008d2:	d1c0      	bne.n	8000856 <__aeabi_ddiv+0x82>
 80008d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008d8:	d10b      	bne.n	80008f2 <__aeabi_ddiv+0x11e>
 80008da:	ea41 0100 	orr.w	r1, r1, r0
 80008de:	f04f 0000 	mov.w	r0, #0
 80008e2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008e6:	e7b6      	b.n	8000856 <__aeabi_ddiv+0x82>
 80008e8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ec:	bf04      	itt	eq
 80008ee:	4301      	orreq	r1, r0
 80008f0:	2000      	moveq	r0, #0
 80008f2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008f6:	bf88      	it	hi
 80008f8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008fc:	f63f aeaf 	bhi.w	800065e <__aeabi_dmul+0xde>
 8000900:	ebb5 0c03 	subs.w	ip, r5, r3
 8000904:	bf04      	itt	eq
 8000906:	ebb6 0c02 	subseq.w	ip, r6, r2
 800090a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800090e:	f150 0000 	adcs.w	r0, r0, #0
 8000912:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000916:	bd70      	pop	{r4, r5, r6, pc}
 8000918:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800091c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000920:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000924:	bfc2      	ittt	gt
 8000926:	ebd4 050c 	rsbsgt	r5, r4, ip
 800092a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800092e:	bd70      	popgt	{r4, r5, r6, pc}
 8000930:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000934:	f04f 0e00 	mov.w	lr, #0
 8000938:	3c01      	subs	r4, #1
 800093a:	e690      	b.n	800065e <__aeabi_dmul+0xde>
 800093c:	ea45 0e06 	orr.w	lr, r5, r6
 8000940:	e68d      	b.n	800065e <__aeabi_dmul+0xde>
 8000942:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000946:	ea94 0f0c 	teq	r4, ip
 800094a:	bf08      	it	eq
 800094c:	ea95 0f0c 	teqeq	r5, ip
 8000950:	f43f af3b 	beq.w	80007ca <__aeabi_dmul+0x24a>
 8000954:	ea94 0f0c 	teq	r4, ip
 8000958:	d10a      	bne.n	8000970 <__aeabi_ddiv+0x19c>
 800095a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800095e:	f47f af34 	bne.w	80007ca <__aeabi_dmul+0x24a>
 8000962:	ea95 0f0c 	teq	r5, ip
 8000966:	f47f af25 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800096a:	4610      	mov	r0, r2
 800096c:	4619      	mov	r1, r3
 800096e:	e72c      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000970:	ea95 0f0c 	teq	r5, ip
 8000974:	d106      	bne.n	8000984 <__aeabi_ddiv+0x1b0>
 8000976:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800097a:	f43f aefd 	beq.w	8000778 <__aeabi_dmul+0x1f8>
 800097e:	4610      	mov	r0, r2
 8000980:	4619      	mov	r1, r3
 8000982:	e722      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000984:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800098e:	f47f aec5 	bne.w	800071c <__aeabi_dmul+0x19c>
 8000992:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000996:	f47f af0d 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800099a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800099e:	f47f aeeb 	bne.w	8000778 <__aeabi_dmul+0x1f8>
 80009a2:	e712      	b.n	80007ca <__aeabi_dmul+0x24a>

080009a4 <__gedf2>:
 80009a4:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 80009a8:	e006      	b.n	80009b8 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__ledf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	e002      	b.n	80009b8 <__cmpdf2+0x4>
 80009b2:	bf00      	nop

080009b4 <__cmpdf2>:
 80009b4:	f04f 0c01 	mov.w	ip, #1
 80009b8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c8:	bf18      	it	ne
 80009ca:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ce:	d01b      	beq.n	8000a08 <__cmpdf2+0x54>
 80009d0:	b001      	add	sp, #4
 80009d2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009d6:	bf0c      	ite	eq
 80009d8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009dc:	ea91 0f03 	teqne	r1, r3
 80009e0:	bf02      	ittt	eq
 80009e2:	ea90 0f02 	teqeq	r0, r2
 80009e6:	2000      	moveq	r0, #0
 80009e8:	4770      	bxeq	lr
 80009ea:	f110 0f00 	cmn.w	r0, #0
 80009ee:	ea91 0f03 	teq	r1, r3
 80009f2:	bf58      	it	pl
 80009f4:	4299      	cmppl	r1, r3
 80009f6:	bf08      	it	eq
 80009f8:	4290      	cmpeq	r0, r2
 80009fa:	bf2c      	ite	cs
 80009fc:	17d8      	asrcs	r0, r3, #31
 80009fe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a02:	f040 0001 	orr.w	r0, r0, #1
 8000a06:	4770      	bx	lr
 8000a08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a10:	d102      	bne.n	8000a18 <__cmpdf2+0x64>
 8000a12:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a16:	d107      	bne.n	8000a28 <__cmpdf2+0x74>
 8000a18:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d1d6      	bne.n	80009d0 <__cmpdf2+0x1c>
 8000a22:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a26:	d0d3      	beq.n	80009d0 <__cmpdf2+0x1c>
 8000a28:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop

08000a30 <__aeabi_cdrcmple>:
 8000a30:	4684      	mov	ip, r0
 8000a32:	4610      	mov	r0, r2
 8000a34:	4662      	mov	r2, ip
 8000a36:	468c      	mov	ip, r1
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4663      	mov	r3, ip
 8000a3c:	e000      	b.n	8000a40 <__aeabi_cdcmpeq>
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdcmpeq>:
 8000a40:	b501      	push	{r0, lr}
 8000a42:	f7ff ffb7 	bl	80009b4 <__cmpdf2>
 8000a46:	2800      	cmp	r0, #0
 8000a48:	bf48      	it	mi
 8000a4a:	f110 0f00 	cmnmi.w	r0, #0
 8000a4e:	bd01      	pop	{r0, pc}

08000a50 <__aeabi_dcmpeq>:
 8000a50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a54:	f7ff fff4 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a58:	bf0c      	ite	eq
 8000a5a:	2001      	moveq	r0, #1
 8000a5c:	2000      	movne	r0, #0
 8000a5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a62:	bf00      	nop

08000a64 <__aeabi_dcmplt>:
 8000a64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a68:	f7ff ffea 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a6c:	bf34      	ite	cc
 8000a6e:	2001      	movcc	r0, #1
 8000a70:	2000      	movcs	r0, #0
 8000a72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a76:	bf00      	nop

08000a78 <__aeabi_dcmple>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff ffe0 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a80:	bf94      	ite	ls
 8000a82:	2001      	movls	r0, #1
 8000a84:	2000      	movhi	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmpge>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffce 	bl	8000a30 <__aeabi_cdrcmple>
 8000a94:	bf94      	ite	ls
 8000a96:	2001      	movls	r0, #1
 8000a98:	2000      	movhi	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmpgt>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffc4 	bl	8000a30 <__aeabi_cdrcmple>
 8000aa8:	bf34      	ite	cc
 8000aaa:	2001      	movcc	r0, #1
 8000aac:	2000      	movcs	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpun>:
 8000ab4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000abc:	d102      	bne.n	8000ac4 <__aeabi_dcmpun+0x10>
 8000abe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ac2:	d10a      	bne.n	8000ada <__aeabi_dcmpun+0x26>
 8000ac4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d102      	bne.n	8000ad4 <__aeabi_dcmpun+0x20>
 8000ace:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ad2:	d102      	bne.n	8000ada <__aeabi_dcmpun+0x26>
 8000ad4:	f04f 0000 	mov.w	r0, #0
 8000ad8:	4770      	bx	lr
 8000ada:	f04f 0001 	mov.w	r0, #1
 8000ade:	4770      	bx	lr

08000ae0 <__aeabi_d2iz>:
 8000ae0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ae8:	d215      	bcs.n	8000b16 <__aeabi_d2iz+0x36>
 8000aea:	d511      	bpl.n	8000b10 <__aeabi_d2iz+0x30>
 8000aec:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000af0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000af4:	d912      	bls.n	8000b1c <__aeabi_d2iz+0x3c>
 8000af6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000afa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000afe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b02:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b06:	fa23 f002 	lsr.w	r0, r3, r2
 8000b0a:	bf18      	it	ne
 8000b0c:	4240      	negne	r0, r0
 8000b0e:	4770      	bx	lr
 8000b10:	f04f 0000 	mov.w	r0, #0
 8000b14:	4770      	bx	lr
 8000b16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b1a:	d105      	bne.n	8000b28 <__aeabi_d2iz+0x48>
 8000b1c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b20:	bf08      	it	eq
 8000b22:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b26:	4770      	bx	lr
 8000b28:	f04f 0000 	mov.w	r0, #0
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop

08000b30 <__aeabi_d2uiz>:
 8000b30:	004a      	lsls	r2, r1, #1
 8000b32:	d211      	bcs.n	8000b58 <__aeabi_d2uiz+0x28>
 8000b34:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b38:	d211      	bcs.n	8000b5e <__aeabi_d2uiz+0x2e>
 8000b3a:	d50d      	bpl.n	8000b58 <__aeabi_d2uiz+0x28>
 8000b3c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b40:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b44:	d40e      	bmi.n	8000b64 <__aeabi_d2uiz+0x34>
 8000b46:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b4a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b4e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b52:	fa23 f002 	lsr.w	r0, r3, r2
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b62:	d102      	bne.n	8000b6a <__aeabi_d2uiz+0x3a>
 8000b64:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000b68:	4770      	bx	lr
 8000b6a:	f04f 0000 	mov.w	r0, #0
 8000b6e:	4770      	bx	lr

08000b70 <__aeabi_uldivmod>:
 8000b70:	b953      	cbnz	r3, 8000b88 <__aeabi_uldivmod+0x18>
 8000b72:	b94a      	cbnz	r2, 8000b88 <__aeabi_uldivmod+0x18>
 8000b74:	2900      	cmp	r1, #0
 8000b76:	bf08      	it	eq
 8000b78:	2800      	cmpeq	r0, #0
 8000b7a:	bf1c      	itt	ne
 8000b7c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000b80:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000b84:	f000 b96a 	b.w	8000e5c <__aeabi_idiv0>
 8000b88:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b8c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b90:	f000 f806 	bl	8000ba0 <__udivmoddi4>
 8000b94:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b98:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b9c:	b004      	add	sp, #16
 8000b9e:	4770      	bx	lr

08000ba0 <__udivmoddi4>:
 8000ba0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ba4:	9d08      	ldr	r5, [sp, #32]
 8000ba6:	460c      	mov	r4, r1
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d14e      	bne.n	8000c4a <__udivmoddi4+0xaa>
 8000bac:	4694      	mov	ip, r2
 8000bae:	458c      	cmp	ip, r1
 8000bb0:	4686      	mov	lr, r0
 8000bb2:	fab2 f282 	clz	r2, r2
 8000bb6:	d962      	bls.n	8000c7e <__udivmoddi4+0xde>
 8000bb8:	b14a      	cbz	r2, 8000bce <__udivmoddi4+0x2e>
 8000bba:	f1c2 0320 	rsb	r3, r2, #32
 8000bbe:	4091      	lsls	r1, r2
 8000bc0:	fa20 f303 	lsr.w	r3, r0, r3
 8000bc4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bc8:	4319      	orrs	r1, r3
 8000bca:	fa00 fe02 	lsl.w	lr, r0, r2
 8000bce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bd2:	fa1f f68c 	uxth.w	r6, ip
 8000bd6:	fbb1 f4f7 	udiv	r4, r1, r7
 8000bda:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bde:	fb07 1114 	mls	r1, r7, r4, r1
 8000be2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000be6:	fb04 f106 	mul.w	r1, r4, r6
 8000bea:	4299      	cmp	r1, r3
 8000bec:	d90a      	bls.n	8000c04 <__udivmoddi4+0x64>
 8000bee:	eb1c 0303 	adds.w	r3, ip, r3
 8000bf2:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000bf6:	f080 8112 	bcs.w	8000e1e <__udivmoddi4+0x27e>
 8000bfa:	4299      	cmp	r1, r3
 8000bfc:	f240 810f 	bls.w	8000e1e <__udivmoddi4+0x27e>
 8000c00:	3c02      	subs	r4, #2
 8000c02:	4463      	add	r3, ip
 8000c04:	1a59      	subs	r1, r3, r1
 8000c06:	fa1f f38e 	uxth.w	r3, lr
 8000c0a:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c0e:	fb07 1110 	mls	r1, r7, r0, r1
 8000c12:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c16:	fb00 f606 	mul.w	r6, r0, r6
 8000c1a:	429e      	cmp	r6, r3
 8000c1c:	d90a      	bls.n	8000c34 <__udivmoddi4+0x94>
 8000c1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000c22:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000c26:	f080 80fc 	bcs.w	8000e22 <__udivmoddi4+0x282>
 8000c2a:	429e      	cmp	r6, r3
 8000c2c:	f240 80f9 	bls.w	8000e22 <__udivmoddi4+0x282>
 8000c30:	4463      	add	r3, ip
 8000c32:	3802      	subs	r0, #2
 8000c34:	1b9b      	subs	r3, r3, r6
 8000c36:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c3a:	2100      	movs	r1, #0
 8000c3c:	b11d      	cbz	r5, 8000c46 <__udivmoddi4+0xa6>
 8000c3e:	40d3      	lsrs	r3, r2
 8000c40:	2200      	movs	r2, #0
 8000c42:	e9c5 3200 	strd	r3, r2, [r5]
 8000c46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c4a:	428b      	cmp	r3, r1
 8000c4c:	d905      	bls.n	8000c5a <__udivmoddi4+0xba>
 8000c4e:	b10d      	cbz	r5, 8000c54 <__udivmoddi4+0xb4>
 8000c50:	e9c5 0100 	strd	r0, r1, [r5]
 8000c54:	2100      	movs	r1, #0
 8000c56:	4608      	mov	r0, r1
 8000c58:	e7f5      	b.n	8000c46 <__udivmoddi4+0xa6>
 8000c5a:	fab3 f183 	clz	r1, r3
 8000c5e:	2900      	cmp	r1, #0
 8000c60:	d146      	bne.n	8000cf0 <__udivmoddi4+0x150>
 8000c62:	42a3      	cmp	r3, r4
 8000c64:	d302      	bcc.n	8000c6c <__udivmoddi4+0xcc>
 8000c66:	4290      	cmp	r0, r2
 8000c68:	f0c0 80f0 	bcc.w	8000e4c <__udivmoddi4+0x2ac>
 8000c6c:	1a86      	subs	r6, r0, r2
 8000c6e:	eb64 0303 	sbc.w	r3, r4, r3
 8000c72:	2001      	movs	r0, #1
 8000c74:	2d00      	cmp	r5, #0
 8000c76:	d0e6      	beq.n	8000c46 <__udivmoddi4+0xa6>
 8000c78:	e9c5 6300 	strd	r6, r3, [r5]
 8000c7c:	e7e3      	b.n	8000c46 <__udivmoddi4+0xa6>
 8000c7e:	2a00      	cmp	r2, #0
 8000c80:	f040 8090 	bne.w	8000da4 <__udivmoddi4+0x204>
 8000c84:	eba1 040c 	sub.w	r4, r1, ip
 8000c88:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c8c:	fa1f f78c 	uxth.w	r7, ip
 8000c90:	2101      	movs	r1, #1
 8000c92:	fbb4 f6f8 	udiv	r6, r4, r8
 8000c96:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c9a:	fb08 4416 	mls	r4, r8, r6, r4
 8000c9e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ca2:	fb07 f006 	mul.w	r0, r7, r6
 8000ca6:	4298      	cmp	r0, r3
 8000ca8:	d908      	bls.n	8000cbc <__udivmoddi4+0x11c>
 8000caa:	eb1c 0303 	adds.w	r3, ip, r3
 8000cae:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000cb2:	d202      	bcs.n	8000cba <__udivmoddi4+0x11a>
 8000cb4:	4298      	cmp	r0, r3
 8000cb6:	f200 80cd 	bhi.w	8000e54 <__udivmoddi4+0x2b4>
 8000cba:	4626      	mov	r6, r4
 8000cbc:	1a1c      	subs	r4, r3, r0
 8000cbe:	fa1f f38e 	uxth.w	r3, lr
 8000cc2:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cc6:	fb08 4410 	mls	r4, r8, r0, r4
 8000cca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cce:	fb00 f707 	mul.w	r7, r0, r7
 8000cd2:	429f      	cmp	r7, r3
 8000cd4:	d908      	bls.n	8000ce8 <__udivmoddi4+0x148>
 8000cd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cda:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000cde:	d202      	bcs.n	8000ce6 <__udivmoddi4+0x146>
 8000ce0:	429f      	cmp	r7, r3
 8000ce2:	f200 80b0 	bhi.w	8000e46 <__udivmoddi4+0x2a6>
 8000ce6:	4620      	mov	r0, r4
 8000ce8:	1bdb      	subs	r3, r3, r7
 8000cea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cee:	e7a5      	b.n	8000c3c <__udivmoddi4+0x9c>
 8000cf0:	f1c1 0620 	rsb	r6, r1, #32
 8000cf4:	408b      	lsls	r3, r1
 8000cf6:	fa22 f706 	lsr.w	r7, r2, r6
 8000cfa:	431f      	orrs	r7, r3
 8000cfc:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d00:	fa04 f301 	lsl.w	r3, r4, r1
 8000d04:	ea43 030c 	orr.w	r3, r3, ip
 8000d08:	40f4      	lsrs	r4, r6
 8000d0a:	fa00 f801 	lsl.w	r8, r0, r1
 8000d0e:	0c38      	lsrs	r0, r7, #16
 8000d10:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d14:	fbb4 fef0 	udiv	lr, r4, r0
 8000d18:	fa1f fc87 	uxth.w	ip, r7
 8000d1c:	fb00 441e 	mls	r4, r0, lr, r4
 8000d20:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d24:	fb0e f90c 	mul.w	r9, lr, ip
 8000d28:	45a1      	cmp	r9, r4
 8000d2a:	fa02 f201 	lsl.w	r2, r2, r1
 8000d2e:	d90a      	bls.n	8000d46 <__udivmoddi4+0x1a6>
 8000d30:	193c      	adds	r4, r7, r4
 8000d32:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000d36:	f080 8084 	bcs.w	8000e42 <__udivmoddi4+0x2a2>
 8000d3a:	45a1      	cmp	r9, r4
 8000d3c:	f240 8081 	bls.w	8000e42 <__udivmoddi4+0x2a2>
 8000d40:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d44:	443c      	add	r4, r7
 8000d46:	eba4 0409 	sub.w	r4, r4, r9
 8000d4a:	fa1f f983 	uxth.w	r9, r3
 8000d4e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d52:	fb00 4413 	mls	r4, r0, r3, r4
 8000d56:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d5a:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d5e:	45a4      	cmp	ip, r4
 8000d60:	d907      	bls.n	8000d72 <__udivmoddi4+0x1d2>
 8000d62:	193c      	adds	r4, r7, r4
 8000d64:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000d68:	d267      	bcs.n	8000e3a <__udivmoddi4+0x29a>
 8000d6a:	45a4      	cmp	ip, r4
 8000d6c:	d965      	bls.n	8000e3a <__udivmoddi4+0x29a>
 8000d6e:	3b02      	subs	r3, #2
 8000d70:	443c      	add	r4, r7
 8000d72:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000d76:	fba0 9302 	umull	r9, r3, r0, r2
 8000d7a:	eba4 040c 	sub.w	r4, r4, ip
 8000d7e:	429c      	cmp	r4, r3
 8000d80:	46ce      	mov	lr, r9
 8000d82:	469c      	mov	ip, r3
 8000d84:	d351      	bcc.n	8000e2a <__udivmoddi4+0x28a>
 8000d86:	d04e      	beq.n	8000e26 <__udivmoddi4+0x286>
 8000d88:	b155      	cbz	r5, 8000da0 <__udivmoddi4+0x200>
 8000d8a:	ebb8 030e 	subs.w	r3, r8, lr
 8000d8e:	eb64 040c 	sbc.w	r4, r4, ip
 8000d92:	fa04 f606 	lsl.w	r6, r4, r6
 8000d96:	40cb      	lsrs	r3, r1
 8000d98:	431e      	orrs	r6, r3
 8000d9a:	40cc      	lsrs	r4, r1
 8000d9c:	e9c5 6400 	strd	r6, r4, [r5]
 8000da0:	2100      	movs	r1, #0
 8000da2:	e750      	b.n	8000c46 <__udivmoddi4+0xa6>
 8000da4:	f1c2 0320 	rsb	r3, r2, #32
 8000da8:	fa20 f103 	lsr.w	r1, r0, r3
 8000dac:	fa0c fc02 	lsl.w	ip, ip, r2
 8000db0:	fa24 f303 	lsr.w	r3, r4, r3
 8000db4:	4094      	lsls	r4, r2
 8000db6:	430c      	orrs	r4, r1
 8000db8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000dbc:	fa00 fe02 	lsl.w	lr, r0, r2
 8000dc0:	fa1f f78c 	uxth.w	r7, ip
 8000dc4:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dc8:	fb08 3110 	mls	r1, r8, r0, r3
 8000dcc:	0c23      	lsrs	r3, r4, #16
 8000dce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dd2:	fb00 f107 	mul.w	r1, r0, r7
 8000dd6:	4299      	cmp	r1, r3
 8000dd8:	d908      	bls.n	8000dec <__udivmoddi4+0x24c>
 8000dda:	eb1c 0303 	adds.w	r3, ip, r3
 8000dde:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000de2:	d22c      	bcs.n	8000e3e <__udivmoddi4+0x29e>
 8000de4:	4299      	cmp	r1, r3
 8000de6:	d92a      	bls.n	8000e3e <__udivmoddi4+0x29e>
 8000de8:	3802      	subs	r0, #2
 8000dea:	4463      	add	r3, ip
 8000dec:	1a5b      	subs	r3, r3, r1
 8000dee:	b2a4      	uxth	r4, r4
 8000df0:	fbb3 f1f8 	udiv	r1, r3, r8
 8000df4:	fb08 3311 	mls	r3, r8, r1, r3
 8000df8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dfc:	fb01 f307 	mul.w	r3, r1, r7
 8000e00:	42a3      	cmp	r3, r4
 8000e02:	d908      	bls.n	8000e16 <__udivmoddi4+0x276>
 8000e04:	eb1c 0404 	adds.w	r4, ip, r4
 8000e08:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000e0c:	d213      	bcs.n	8000e36 <__udivmoddi4+0x296>
 8000e0e:	42a3      	cmp	r3, r4
 8000e10:	d911      	bls.n	8000e36 <__udivmoddi4+0x296>
 8000e12:	3902      	subs	r1, #2
 8000e14:	4464      	add	r4, ip
 8000e16:	1ae4      	subs	r4, r4, r3
 8000e18:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e1c:	e739      	b.n	8000c92 <__udivmoddi4+0xf2>
 8000e1e:	4604      	mov	r4, r0
 8000e20:	e6f0      	b.n	8000c04 <__udivmoddi4+0x64>
 8000e22:	4608      	mov	r0, r1
 8000e24:	e706      	b.n	8000c34 <__udivmoddi4+0x94>
 8000e26:	45c8      	cmp	r8, r9
 8000e28:	d2ae      	bcs.n	8000d88 <__udivmoddi4+0x1e8>
 8000e2a:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e2e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e32:	3801      	subs	r0, #1
 8000e34:	e7a8      	b.n	8000d88 <__udivmoddi4+0x1e8>
 8000e36:	4631      	mov	r1, r6
 8000e38:	e7ed      	b.n	8000e16 <__udivmoddi4+0x276>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	e799      	b.n	8000d72 <__udivmoddi4+0x1d2>
 8000e3e:	4630      	mov	r0, r6
 8000e40:	e7d4      	b.n	8000dec <__udivmoddi4+0x24c>
 8000e42:	46d6      	mov	lr, sl
 8000e44:	e77f      	b.n	8000d46 <__udivmoddi4+0x1a6>
 8000e46:	4463      	add	r3, ip
 8000e48:	3802      	subs	r0, #2
 8000e4a:	e74d      	b.n	8000ce8 <__udivmoddi4+0x148>
 8000e4c:	4606      	mov	r6, r0
 8000e4e:	4623      	mov	r3, r4
 8000e50:	4608      	mov	r0, r1
 8000e52:	e70f      	b.n	8000c74 <__udivmoddi4+0xd4>
 8000e54:	3e02      	subs	r6, #2
 8000e56:	4463      	add	r3, ip
 8000e58:	e730      	b.n	8000cbc <__udivmoddi4+0x11c>
 8000e5a:	bf00      	nop

08000e5c <__aeabi_idiv0>:
 8000e5c:	4770      	bx	lr
 8000e5e:	bf00      	nop

08000e60 <_ZL20ssd1306_WriteCommandP17I2C_HandleTypeDefh>:

//
//  Send a byte to the command register
//
static uint8_t ssd1306_WriteCommand(I2C_HandleTypeDef *hi2c, uint8_t command)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b086      	sub	sp, #24
 8000e64:	af04      	add	r7, sp, #16
 8000e66:	6078      	str	r0, [r7, #4]
 8000e68:	460b      	mov	r3, r1
 8000e6a:	70fb      	strb	r3, [r7, #3]
    return HAL_I2C_Mem_Write(hi2c, SSD1306_I2C_ADDR, 0x00, 1, &command, 1, 10);//こっちだと動く
 8000e6c:	230a      	movs	r3, #10
 8000e6e:	9302      	str	r3, [sp, #8]
 8000e70:	2301      	movs	r3, #1
 8000e72:	9301      	str	r3, [sp, #4]
 8000e74:	1cfb      	adds	r3, r7, #3
 8000e76:	9300      	str	r3, [sp, #0]
 8000e78:	2301      	movs	r3, #1
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	2178      	movs	r1, #120	@ 0x78
 8000e7e:	6878      	ldr	r0, [r7, #4]
 8000e80:	f002 fdca 	bl	8003a18 <HAL_I2C_Mem_Write>
 8000e84:	4603      	mov	r3, r0
//    return HAL_I2C_Master_Transmit(hi2c, SSD1306_I2C_ADDR, &command, 1, 10);//こっちだと動かない
}
 8000e86:	4618      	mov	r0, r3
 8000e88:	3708      	adds	r7, #8
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
	...

08000e90 <_Z12ssd1306_InitP17I2C_HandleTypeDef>:

//
//  Initialize the oled screen
//
uint8_t ssd1306_Init(I2C_HandleTypeDef *hi2c)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b084      	sub	sp, #16
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
    // Wait for the screen to boot
    HAL_Delay(100);
 8000e98:	2064      	movs	r0, #100	@ 0x64
 8000e9a:	f001 fa31 	bl	8002300 <HAL_Delay>
    int status = 0;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	60fb      	str	r3, [r7, #12]

    // Init LCD
    status += ssd1306_WriteCommand(hi2c, 0xAE);   // Display off
 8000ea2:	21ae      	movs	r1, #174	@ 0xae
 8000ea4:	6878      	ldr	r0, [r7, #4]
 8000ea6:	f7ff ffdb 	bl	8000e60 <_ZL20ssd1306_WriteCommandP17I2C_HandleTypeDefh>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	461a      	mov	r2, r3
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	4413      	add	r3, r2
 8000eb2:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x20);   // Set Memory Addressing Mode
 8000eb4:	2120      	movs	r1, #32
 8000eb6:	6878      	ldr	r0, [r7, #4]
 8000eb8:	f7ff ffd2 	bl	8000e60 <_ZL20ssd1306_WriteCommandP17I2C_HandleTypeDefh>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	461a      	mov	r2, r3
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	4413      	add	r3, r2
 8000ec4:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x10);   // 00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8000ec6:	2110      	movs	r1, #16
 8000ec8:	6878      	ldr	r0, [r7, #4]
 8000eca:	f7ff ffc9 	bl	8000e60 <_ZL20ssd1306_WriteCommandP17I2C_HandleTypeDefh>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	461a      	mov	r2, r3
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	4413      	add	r3, r2
 8000ed6:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xB0);   // Set Page Start Address for Page Addressing Mode,0-7
 8000ed8:	21b0      	movs	r1, #176	@ 0xb0
 8000eda:	6878      	ldr	r0, [r7, #4]
 8000edc:	f7ff ffc0 	bl	8000e60 <_ZL20ssd1306_WriteCommandP17I2C_HandleTypeDefh>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	461a      	mov	r2, r3
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	4413      	add	r3, r2
 8000ee8:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xC8);   // Set COM Output Scan Direction
 8000eea:	21c8      	movs	r1, #200	@ 0xc8
 8000eec:	6878      	ldr	r0, [r7, #4]
 8000eee:	f7ff ffb7 	bl	8000e60 <_ZL20ssd1306_WriteCommandP17I2C_HandleTypeDefh>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	461a      	mov	r2, r3
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	4413      	add	r3, r2
 8000efa:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x00);   // Set low column address
 8000efc:	2100      	movs	r1, #0
 8000efe:	6878      	ldr	r0, [r7, #4]
 8000f00:	f7ff ffae 	bl	8000e60 <_ZL20ssd1306_WriteCommandP17I2C_HandleTypeDefh>
 8000f04:	4603      	mov	r3, r0
 8000f06:	461a      	mov	r2, r3
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	4413      	add	r3, r2
 8000f0c:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x10);   // Set high column address
 8000f0e:	2110      	movs	r1, #16
 8000f10:	6878      	ldr	r0, [r7, #4]
 8000f12:	f7ff ffa5 	bl	8000e60 <_ZL20ssd1306_WriteCommandP17I2C_HandleTypeDefh>
 8000f16:	4603      	mov	r3, r0
 8000f18:	461a      	mov	r2, r3
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	4413      	add	r3, r2
 8000f1e:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x40);   // Set start line address
 8000f20:	2140      	movs	r1, #64	@ 0x40
 8000f22:	6878      	ldr	r0, [r7, #4]
 8000f24:	f7ff ff9c 	bl	8000e60 <_ZL20ssd1306_WriteCommandP17I2C_HandleTypeDefh>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	461a      	mov	r2, r3
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	4413      	add	r3, r2
 8000f30:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x81);   // set contrast control register
 8000f32:	2181      	movs	r1, #129	@ 0x81
 8000f34:	6878      	ldr	r0, [r7, #4]
 8000f36:	f7ff ff93 	bl	8000e60 <_ZL20ssd1306_WriteCommandP17I2C_HandleTypeDefh>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	461a      	mov	r2, r3
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	4413      	add	r3, r2
 8000f42:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xFF);
 8000f44:	21ff      	movs	r1, #255	@ 0xff
 8000f46:	6878      	ldr	r0, [r7, #4]
 8000f48:	f7ff ff8a 	bl	8000e60 <_ZL20ssd1306_WriteCommandP17I2C_HandleTypeDefh>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	461a      	mov	r2, r3
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	4413      	add	r3, r2
 8000f54:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xA1);   // Set segment re-map 0 to 127
 8000f56:	21a1      	movs	r1, #161	@ 0xa1
 8000f58:	6878      	ldr	r0, [r7, #4]
 8000f5a:	f7ff ff81 	bl	8000e60 <_ZL20ssd1306_WriteCommandP17I2C_HandleTypeDefh>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	461a      	mov	r2, r3
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	4413      	add	r3, r2
 8000f66:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xA6);   // Set normal display
 8000f68:	21a6      	movs	r1, #166	@ 0xa6
 8000f6a:	6878      	ldr	r0, [r7, #4]
 8000f6c:	f7ff ff78 	bl	8000e60 <_ZL20ssd1306_WriteCommandP17I2C_HandleTypeDefh>
 8000f70:	4603      	mov	r3, r0
 8000f72:	461a      	mov	r2, r3
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	4413      	add	r3, r2
 8000f78:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xA8);   // Set multiplex ratio(1 to 64)
 8000f7a:	21a8      	movs	r1, #168	@ 0xa8
 8000f7c:	6878      	ldr	r0, [r7, #4]
 8000f7e:	f7ff ff6f 	bl	8000e60 <_ZL20ssd1306_WriteCommandP17I2C_HandleTypeDefh>
 8000f82:	4603      	mov	r3, r0
 8000f84:	461a      	mov	r2, r3
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	4413      	add	r3, r2
 8000f8a:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, SSD1306_HEIGHT - 1);
 8000f8c:	213f      	movs	r1, #63	@ 0x3f
 8000f8e:	6878      	ldr	r0, [r7, #4]
 8000f90:	f7ff ff66 	bl	8000e60 <_ZL20ssd1306_WriteCommandP17I2C_HandleTypeDefh>
 8000f94:	4603      	mov	r3, r0
 8000f96:	461a      	mov	r2, r3
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	4413      	add	r3, r2
 8000f9c:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xA4);   // 0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8000f9e:	21a4      	movs	r1, #164	@ 0xa4
 8000fa0:	6878      	ldr	r0, [r7, #4]
 8000fa2:	f7ff ff5d 	bl	8000e60 <_ZL20ssd1306_WriteCommandP17I2C_HandleTypeDefh>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	461a      	mov	r2, r3
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	4413      	add	r3, r2
 8000fae:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xD3);   // Set display offset
 8000fb0:	21d3      	movs	r1, #211	@ 0xd3
 8000fb2:	6878      	ldr	r0, [r7, #4]
 8000fb4:	f7ff ff54 	bl	8000e60 <_ZL20ssd1306_WriteCommandP17I2C_HandleTypeDefh>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	461a      	mov	r2, r3
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	4413      	add	r3, r2
 8000fc0:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x00);   // No offset
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	6878      	ldr	r0, [r7, #4]
 8000fc6:	f7ff ff4b 	bl	8000e60 <_ZL20ssd1306_WriteCommandP17I2C_HandleTypeDefh>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	461a      	mov	r2, r3
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	4413      	add	r3, r2
 8000fd2:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xD5);   // Set display clock divide ratio/oscillator frequency
 8000fd4:	21d5      	movs	r1, #213	@ 0xd5
 8000fd6:	6878      	ldr	r0, [r7, #4]
 8000fd8:	f7ff ff42 	bl	8000e60 <_ZL20ssd1306_WriteCommandP17I2C_HandleTypeDefh>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	461a      	mov	r2, r3
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	4413      	add	r3, r2
 8000fe4:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xF0);   // Set divide ratio
 8000fe6:	21f0      	movs	r1, #240	@ 0xf0
 8000fe8:	6878      	ldr	r0, [r7, #4]
 8000fea:	f7ff ff39 	bl	8000e60 <_ZL20ssd1306_WriteCommandP17I2C_HandleTypeDefh>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	4413      	add	r3, r2
 8000ff6:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xD9);   // Set pre-charge period
 8000ff8:	21d9      	movs	r1, #217	@ 0xd9
 8000ffa:	6878      	ldr	r0, [r7, #4]
 8000ffc:	f7ff ff30 	bl	8000e60 <_ZL20ssd1306_WriteCommandP17I2C_HandleTypeDefh>
 8001000:	4603      	mov	r3, r0
 8001002:	461a      	mov	r2, r3
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	4413      	add	r3, r2
 8001008:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x22);
 800100a:	2122      	movs	r1, #34	@ 0x22
 800100c:	6878      	ldr	r0, [r7, #4]
 800100e:	f7ff ff27 	bl	8000e60 <_ZL20ssd1306_WriteCommandP17I2C_HandleTypeDefh>
 8001012:	4603      	mov	r3, r0
 8001014:	461a      	mov	r2, r3
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	4413      	add	r3, r2
 800101a:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xDA);   // Set com pins hardware configuration
 800101c:	21da      	movs	r1, #218	@ 0xda
 800101e:	6878      	ldr	r0, [r7, #4]
 8001020:	f7ff ff1e 	bl	8000e60 <_ZL20ssd1306_WriteCommandP17I2C_HandleTypeDefh>
 8001024:	4603      	mov	r3, r0
 8001026:	461a      	mov	r2, r3
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	4413      	add	r3, r2
 800102c:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, SSD1306_COM_LR_REMAP << 5 | SSD1306_COM_ALTERNATIVE_PIN_CONFIG << 4 | 0x02);
 800102e:	2112      	movs	r1, #18
 8001030:	6878      	ldr	r0, [r7, #4]
 8001032:	f7ff ff15 	bl	8000e60 <_ZL20ssd1306_WriteCommandP17I2C_HandleTypeDefh>
 8001036:	4603      	mov	r3, r0
 8001038:	461a      	mov	r2, r3
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	4413      	add	r3, r2
 800103e:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xDB);   // Set vcomh
 8001040:	21db      	movs	r1, #219	@ 0xdb
 8001042:	6878      	ldr	r0, [r7, #4]
 8001044:	f7ff ff0c 	bl	8000e60 <_ZL20ssd1306_WriteCommandP17I2C_HandleTypeDefh>
 8001048:	4603      	mov	r3, r0
 800104a:	461a      	mov	r2, r3
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	4413      	add	r3, r2
 8001050:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x20);   // 0x20,0.77xVcc
 8001052:	2120      	movs	r1, #32
 8001054:	6878      	ldr	r0, [r7, #4]
 8001056:	f7ff ff03 	bl	8000e60 <_ZL20ssd1306_WriteCommandP17I2C_HandleTypeDefh>
 800105a:	4603      	mov	r3, r0
 800105c:	461a      	mov	r2, r3
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	4413      	add	r3, r2
 8001062:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x8D);   // Set DC-DC enable
 8001064:	218d      	movs	r1, #141	@ 0x8d
 8001066:	6878      	ldr	r0, [r7, #4]
 8001068:	f7ff fefa 	bl	8000e60 <_ZL20ssd1306_WriteCommandP17I2C_HandleTypeDefh>
 800106c:	4603      	mov	r3, r0
 800106e:	461a      	mov	r2, r3
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	4413      	add	r3, r2
 8001074:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x14);   //
 8001076:	2114      	movs	r1, #20
 8001078:	6878      	ldr	r0, [r7, #4]
 800107a:	f7ff fef1 	bl	8000e60 <_ZL20ssd1306_WriteCommandP17I2C_HandleTypeDefh>
 800107e:	4603      	mov	r3, r0
 8001080:	461a      	mov	r2, r3
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	4413      	add	r3, r2
 8001086:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xAF);   // Turn on SSD1306 panel
 8001088:	21af      	movs	r1, #175	@ 0xaf
 800108a:	6878      	ldr	r0, [r7, #4]
 800108c:	f7ff fee8 	bl	8000e60 <_ZL20ssd1306_WriteCommandP17I2C_HandleTypeDefh>
 8001090:	4603      	mov	r3, r0
 8001092:	461a      	mov	r2, r3
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	4413      	add	r3, r2
 8001098:	60fb      	str	r3, [r7, #12]

    if (status != 0) {
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <_Z12ssd1306_InitP17I2C_HandleTypeDef+0x214>
        return 1; // 失敗
 80010a0:	2301      	movs	r3, #1
 80010a2:	e00f      	b.n	80010c4 <_Z12ssd1306_InitP17I2C_HandleTypeDef+0x234>
    }

    // Clear screen
    ssd1306_Fill(Black);
 80010a4:	2000      	movs	r0, #0
 80010a6:	f000 f813 	bl	80010d0 <_Z12ssd1306_Fill13SSD1306_COLOR>

    // Flush buffer to screen
    ssd1306_UpdateScreen(hi2c);
 80010aa:	6878      	ldr	r0, [r7, #4]
 80010ac:	f000 f834 	bl	8001118 <_Z20ssd1306_UpdateScreenP17I2C_HandleTypeDef>

    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80010b0:	4b06      	ldr	r3, [pc, #24]	@ (80010cc <_Z12ssd1306_InitP17I2C_HandleTypeDef+0x23c>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80010b6:	4b05      	ldr	r3, [pc, #20]	@ (80010cc <_Z12ssd1306_InitP17I2C_HandleTypeDef+0x23c>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	805a      	strh	r2, [r3, #2]

    SSD1306.Initialized = 1;
 80010bc:	4b03      	ldr	r3, [pc, #12]	@ (80010cc <_Z12ssd1306_InitP17I2C_HandleTypeDef+0x23c>)
 80010be:	2201      	movs	r2, #1
 80010c0:	715a      	strb	r2, [r3, #5]

    return 0;
 80010c2:	2300      	movs	r3, #0
}
 80010c4:	4618      	mov	r0, r3
 80010c6:	3710      	adds	r7, #16
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	20000494 	.word	0x20000494

080010d0 <_Z12ssd1306_Fill13SSD1306_COLOR>:

//
//  Fill the whole screen with the given color
//
void ssd1306_Fill(SSD1306_COLOR color)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b085      	sub	sp, #20
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	4603      	mov	r3, r0
 80010d8:	71fb      	strb	r3, [r7, #7]
    // Fill screenbuffer with a constant value (color)
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 80010da:	2300      	movs	r3, #0
 80010dc:	60fb      	str	r3, [r7, #12]
 80010de:	e00d      	b.n	80010fc <_Z12ssd1306_Fill13SSD1306_COLOR+0x2c>
    {
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 80010e0:	79fb      	ldrb	r3, [r7, #7]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d101      	bne.n	80010ea <_Z12ssd1306_Fill13SSD1306_COLOR+0x1a>
 80010e6:	2100      	movs	r1, #0
 80010e8:	e000      	b.n	80010ec <_Z12ssd1306_Fill13SSD1306_COLOR+0x1c>
 80010ea:	21ff      	movs	r1, #255	@ 0xff
 80010ec:	4a09      	ldr	r2, [pc, #36]	@ (8001114 <_Z12ssd1306_Fill13SSD1306_COLOR+0x44>)
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	4413      	add	r3, r2
 80010f2:	460a      	mov	r2, r1
 80010f4:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	3301      	adds	r3, #1
 80010fa:	60fb      	str	r3, [r7, #12]
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001102:	d3ed      	bcc.n	80010e0 <_Z12ssd1306_Fill13SSD1306_COLOR+0x10>
    }
}
 8001104:	bf00      	nop
 8001106:	bf00      	nop
 8001108:	3714      	adds	r7, #20
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr
 8001112:	bf00      	nop
 8001114:	20000094 	.word	0x20000094

08001118 <_Z20ssd1306_UpdateScreenP17I2C_HandleTypeDef>:

//
//  Write the screenbuffer with changed to the screen
//
void ssd1306_UpdateScreen(I2C_HandleTypeDef *hi2c)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b088      	sub	sp, #32
 800111c:	af04      	add	r7, sp, #16
 800111e:	6078      	str	r0, [r7, #4]
    uint8_t i;

    for (i = 0; i < 8; i++) {
 8001120:	2300      	movs	r3, #0
 8001122:	73fb      	strb	r3, [r7, #15]
 8001124:	e020      	b.n	8001168 <_Z20ssd1306_UpdateScreenP17I2C_HandleTypeDef+0x50>
        ssd1306_WriteCommand(hi2c, 0xB0 + i);
 8001126:	7bfb      	ldrb	r3, [r7, #15]
 8001128:	3b50      	subs	r3, #80	@ 0x50
 800112a:	b2db      	uxtb	r3, r3
 800112c:	4619      	mov	r1, r3
 800112e:	6878      	ldr	r0, [r7, #4]
 8001130:	f7ff fe96 	bl	8000e60 <_ZL20ssd1306_WriteCommandP17I2C_HandleTypeDefh>
        ssd1306_WriteCommand(hi2c, 0x00);
 8001134:	2100      	movs	r1, #0
 8001136:	6878      	ldr	r0, [r7, #4]
 8001138:	f7ff fe92 	bl	8000e60 <_ZL20ssd1306_WriteCommandP17I2C_HandleTypeDefh>
        ssd1306_WriteCommand(hi2c, 0x10);
 800113c:	2110      	movs	r1, #16
 800113e:	6878      	ldr	r0, [r7, #4]
 8001140:	f7ff fe8e 	bl	8000e60 <_ZL20ssd1306_WriteCommandP17I2C_HandleTypeDefh>

        HAL_I2C_Mem_Write(hi2c, SSD1306_I2C_ADDR, 0x40, 1, &SSD1306_Buffer[SSD1306_WIDTH * i], SSD1306_WIDTH, 100);
 8001144:	7bfb      	ldrb	r3, [r7, #15]
 8001146:	01db      	lsls	r3, r3, #7
 8001148:	4a0b      	ldr	r2, [pc, #44]	@ (8001178 <_Z20ssd1306_UpdateScreenP17I2C_HandleTypeDef+0x60>)
 800114a:	4413      	add	r3, r2
 800114c:	2264      	movs	r2, #100	@ 0x64
 800114e:	9202      	str	r2, [sp, #8]
 8001150:	2280      	movs	r2, #128	@ 0x80
 8001152:	9201      	str	r2, [sp, #4]
 8001154:	9300      	str	r3, [sp, #0]
 8001156:	2301      	movs	r3, #1
 8001158:	2240      	movs	r2, #64	@ 0x40
 800115a:	2178      	movs	r1, #120	@ 0x78
 800115c:	6878      	ldr	r0, [r7, #4]
 800115e:	f002 fc5b 	bl	8003a18 <HAL_I2C_Mem_Write>
    for (i = 0; i < 8; i++) {
 8001162:	7bfb      	ldrb	r3, [r7, #15]
 8001164:	3301      	adds	r3, #1
 8001166:	73fb      	strb	r3, [r7, #15]
 8001168:	7bfb      	ldrb	r3, [r7, #15]
 800116a:	2b07      	cmp	r3, #7
 800116c:	d9db      	bls.n	8001126 <_Z20ssd1306_UpdateScreenP17I2C_HandleTypeDef+0xe>
    }
}
 800116e:	bf00      	nop
 8001170:	bf00      	nop
 8001172:	3710      	adds	r7, #16
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	20000094 	.word	0x20000094

0800117c <_Z17ssd1306_DrawPixelhh13SSD1306_COLOR>:
//  X => X Coordinate
//  Y => Y Coordinate
//  color => Pixel color
//
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color)
{
 800117c:	b480      	push	{r7}
 800117e:	b083      	sub	sp, #12
 8001180:	af00      	add	r7, sp, #0
 8001182:	4603      	mov	r3, r0
 8001184:	71fb      	strb	r3, [r7, #7]
 8001186:	460b      	mov	r3, r1
 8001188:	71bb      	strb	r3, [r7, #6]
 800118a:	4613      	mov	r3, r2
 800118c:	717b      	strb	r3, [r7, #5]
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT)
 800118e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001192:	2b00      	cmp	r3, #0
 8001194:	db48      	blt.n	8001228 <_Z17ssd1306_DrawPixelhh13SSD1306_COLOR+0xac>
 8001196:	79bb      	ldrb	r3, [r7, #6]
 8001198:	2b3f      	cmp	r3, #63	@ 0x3f
 800119a:	d845      	bhi.n	8001228 <_Z17ssd1306_DrawPixelhh13SSD1306_COLOR+0xac>
        // Don't write outside the buffer
        return;
    }

    // Check if pixel should be inverted
    if (SSD1306.Inverted)
 800119c:	4b25      	ldr	r3, [pc, #148]	@ (8001234 <_Z17ssd1306_DrawPixelhh13SSD1306_COLOR+0xb8>)
 800119e:	791b      	ldrb	r3, [r3, #4]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d006      	beq.n	80011b2 <_Z17ssd1306_DrawPixelhh13SSD1306_COLOR+0x36>
    {
        color = (SSD1306_COLOR)!color;
 80011a4:	797b      	ldrb	r3, [r7, #5]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	bf0c      	ite	eq
 80011aa:	2301      	moveq	r3, #1
 80011ac:	2300      	movne	r3, #0
 80011ae:	b2db      	uxtb	r3, r3
 80011b0:	717b      	strb	r3, [r7, #5]
    }

    // Draw in the correct color
    if (color == White)
 80011b2:	797b      	ldrb	r3, [r7, #5]
 80011b4:	2b01      	cmp	r3, #1
 80011b6:	d11a      	bne.n	80011ee <_Z17ssd1306_DrawPixelhh13SSD1306_COLOR+0x72>
    {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80011b8:	79fa      	ldrb	r2, [r7, #7]
 80011ba:	79bb      	ldrb	r3, [r7, #6]
 80011bc:	08db      	lsrs	r3, r3, #3
 80011be:	b2d8      	uxtb	r0, r3
 80011c0:	4603      	mov	r3, r0
 80011c2:	01db      	lsls	r3, r3, #7
 80011c4:	4413      	add	r3, r2
 80011c6:	4a1c      	ldr	r2, [pc, #112]	@ (8001238 <_Z17ssd1306_DrawPixelhh13SSD1306_COLOR+0xbc>)
 80011c8:	5cd3      	ldrb	r3, [r2, r3]
 80011ca:	b25a      	sxtb	r2, r3
 80011cc:	79bb      	ldrb	r3, [r7, #6]
 80011ce:	f003 0307 	and.w	r3, r3, #7
 80011d2:	2101      	movs	r1, #1
 80011d4:	fa01 f303 	lsl.w	r3, r1, r3
 80011d8:	b25b      	sxtb	r3, r3
 80011da:	4313      	orrs	r3, r2
 80011dc:	b259      	sxtb	r1, r3
 80011de:	79fa      	ldrb	r2, [r7, #7]
 80011e0:	4603      	mov	r3, r0
 80011e2:	01db      	lsls	r3, r3, #7
 80011e4:	4413      	add	r3, r2
 80011e6:	b2c9      	uxtb	r1, r1
 80011e8:	4a13      	ldr	r2, [pc, #76]	@ (8001238 <_Z17ssd1306_DrawPixelhh13SSD1306_COLOR+0xbc>)
 80011ea:	54d1      	strb	r1, [r2, r3]
 80011ec:	e01d      	b.n	800122a <_Z17ssd1306_DrawPixelhh13SSD1306_COLOR+0xae>
    }
    else
    {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80011ee:	79fa      	ldrb	r2, [r7, #7]
 80011f0:	79bb      	ldrb	r3, [r7, #6]
 80011f2:	08db      	lsrs	r3, r3, #3
 80011f4:	b2d8      	uxtb	r0, r3
 80011f6:	4603      	mov	r3, r0
 80011f8:	01db      	lsls	r3, r3, #7
 80011fa:	4413      	add	r3, r2
 80011fc:	4a0e      	ldr	r2, [pc, #56]	@ (8001238 <_Z17ssd1306_DrawPixelhh13SSD1306_COLOR+0xbc>)
 80011fe:	5cd3      	ldrb	r3, [r2, r3]
 8001200:	b25a      	sxtb	r2, r3
 8001202:	79bb      	ldrb	r3, [r7, #6]
 8001204:	f003 0307 	and.w	r3, r3, #7
 8001208:	2101      	movs	r1, #1
 800120a:	fa01 f303 	lsl.w	r3, r1, r3
 800120e:	b25b      	sxtb	r3, r3
 8001210:	43db      	mvns	r3, r3
 8001212:	b25b      	sxtb	r3, r3
 8001214:	4013      	ands	r3, r2
 8001216:	b259      	sxtb	r1, r3
 8001218:	79fa      	ldrb	r2, [r7, #7]
 800121a:	4603      	mov	r3, r0
 800121c:	01db      	lsls	r3, r3, #7
 800121e:	4413      	add	r3, r2
 8001220:	b2c9      	uxtb	r1, r1
 8001222:	4a05      	ldr	r2, [pc, #20]	@ (8001238 <_Z17ssd1306_DrawPixelhh13SSD1306_COLOR+0xbc>)
 8001224:	54d1      	strb	r1, [r2, r3]
 8001226:	e000      	b.n	800122a <_Z17ssd1306_DrawPixelhh13SSD1306_COLOR+0xae>
        return;
 8001228:	bf00      	nop
    }
}
 800122a:	370c      	adds	r7, #12
 800122c:	46bd      	mov	sp, r7
 800122e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001232:	4770      	bx	lr
 8001234:	20000494 	.word	0x20000494
 8001238:	20000094 	.word	0x20000094

0800123c <_Z17ssd1306_WriteCharc7FontDef13SSD1306_COLOR>:
//  ch      => Character to write
//  Font    => Font to use
//  color   => Black or White
//
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color)
{
 800123c:	b590      	push	{r4, r7, lr}
 800123e:	b089      	sub	sp, #36	@ 0x24
 8001240:	af00      	add	r7, sp, #0
 8001242:	4604      	mov	r4, r0
 8001244:	1d38      	adds	r0, r7, #4
 8001246:	e880 0006 	stmia.w	r0, {r1, r2}
 800124a:	461a      	mov	r2, r3
 800124c:	4623      	mov	r3, r4
 800124e:	73fb      	strb	r3, [r7, #15]
 8001250:	4613      	mov	r3, r2
 8001252:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;

    // Check remaining space on current line
    if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 8001254:	4b38      	ldr	r3, [pc, #224]	@ (8001338 <_Z17ssd1306_WriteCharc7FontDef13SSD1306_COLOR+0xfc>)
 8001256:	881b      	ldrh	r3, [r3, #0]
 8001258:	461a      	mov	r2, r3
 800125a:	793b      	ldrb	r3, [r7, #4]
 800125c:	4413      	add	r3, r2
 800125e:	2b7f      	cmp	r3, #127	@ 0x7f
 8001260:	dc06      	bgt.n	8001270 <_Z17ssd1306_WriteCharc7FontDef13SSD1306_COLOR+0x34>
        SSD1306_HEIGHT <= (SSD1306.CurrentY + Font.FontHeight))
 8001262:	4b35      	ldr	r3, [pc, #212]	@ (8001338 <_Z17ssd1306_WriteCharc7FontDef13SSD1306_COLOR+0xfc>)
 8001264:	885b      	ldrh	r3, [r3, #2]
 8001266:	461a      	mov	r2, r3
 8001268:	797b      	ldrb	r3, [r7, #5]
 800126a:	4413      	add	r3, r2
    if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 800126c:	2b3f      	cmp	r3, #63	@ 0x3f
 800126e:	dd01      	ble.n	8001274 <_Z17ssd1306_WriteCharc7FontDef13SSD1306_COLOR+0x38>
    {
        // Not enough space on current line
        return 0;
 8001270:	2300      	movs	r3, #0
 8001272:	e05c      	b.n	800132e <_Z17ssd1306_WriteCharc7FontDef13SSD1306_COLOR+0xf2>
    }

    // Translate font to screenbuffer
    for (i = 0; i < Font.FontHeight; i++)
 8001274:	2300      	movs	r3, #0
 8001276:	61fb      	str	r3, [r7, #28]
 8001278:	e04c      	b.n	8001314 <_Z17ssd1306_WriteCharc7FontDef13SSD1306_COLOR+0xd8>
    {
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 800127a:	68ba      	ldr	r2, [r7, #8]
 800127c:	7bfb      	ldrb	r3, [r7, #15]
 800127e:	3b20      	subs	r3, #32
 8001280:	7979      	ldrb	r1, [r7, #5]
 8001282:	fb01 f303 	mul.w	r3, r1, r3
 8001286:	4619      	mov	r1, r3
 8001288:	69fb      	ldr	r3, [r7, #28]
 800128a:	440b      	add	r3, r1
 800128c:	005b      	lsls	r3, r3, #1
 800128e:	4413      	add	r3, r2
 8001290:	881b      	ldrh	r3, [r3, #0]
 8001292:	617b      	str	r3, [r7, #20]
        for (j = 0; j < Font.FontWidth; j++)
 8001294:	2300      	movs	r3, #0
 8001296:	61bb      	str	r3, [r7, #24]
 8001298:	e034      	b.n	8001304 <_Z17ssd1306_WriteCharc7FontDef13SSD1306_COLOR+0xc8>
        {
            if ((b << j) & 0x8000)
 800129a:	697a      	ldr	r2, [r7, #20]
 800129c:	69bb      	ldr	r3, [r7, #24]
 800129e:	fa02 f303 	lsl.w	r3, r2, r3
 80012a2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d012      	beq.n	80012d0 <_Z17ssd1306_WriteCharc7FontDef13SSD1306_COLOR+0x94>
            {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80012aa:	4b23      	ldr	r3, [pc, #140]	@ (8001338 <_Z17ssd1306_WriteCharc7FontDef13SSD1306_COLOR+0xfc>)
 80012ac:	881b      	ldrh	r3, [r3, #0]
 80012ae:	b2da      	uxtb	r2, r3
 80012b0:	69bb      	ldr	r3, [r7, #24]
 80012b2:	b2db      	uxtb	r3, r3
 80012b4:	4413      	add	r3, r2
 80012b6:	b2d8      	uxtb	r0, r3
 80012b8:	4b1f      	ldr	r3, [pc, #124]	@ (8001338 <_Z17ssd1306_WriteCharc7FontDef13SSD1306_COLOR+0xfc>)
 80012ba:	885b      	ldrh	r3, [r3, #2]
 80012bc:	b2da      	uxtb	r2, r3
 80012be:	69fb      	ldr	r3, [r7, #28]
 80012c0:	b2db      	uxtb	r3, r3
 80012c2:	4413      	add	r3, r2
 80012c4:	b2db      	uxtb	r3, r3
 80012c6:	7bba      	ldrb	r2, [r7, #14]
 80012c8:	4619      	mov	r1, r3
 80012ca:	f7ff ff57 	bl	800117c <_Z17ssd1306_DrawPixelhh13SSD1306_COLOR>
 80012ce:	e016      	b.n	80012fe <_Z17ssd1306_WriteCharc7FontDef13SSD1306_COLOR+0xc2>
            }
            else
            {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80012d0:	4b19      	ldr	r3, [pc, #100]	@ (8001338 <_Z17ssd1306_WriteCharc7FontDef13SSD1306_COLOR+0xfc>)
 80012d2:	881b      	ldrh	r3, [r3, #0]
 80012d4:	b2da      	uxtb	r2, r3
 80012d6:	69bb      	ldr	r3, [r7, #24]
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	4413      	add	r3, r2
 80012dc:	b2d8      	uxtb	r0, r3
 80012de:	4b16      	ldr	r3, [pc, #88]	@ (8001338 <_Z17ssd1306_WriteCharc7FontDef13SSD1306_COLOR+0xfc>)
 80012e0:	885b      	ldrh	r3, [r3, #2]
 80012e2:	b2da      	uxtb	r2, r3
 80012e4:	69fb      	ldr	r3, [r7, #28]
 80012e6:	b2db      	uxtb	r3, r3
 80012e8:	4413      	add	r3, r2
 80012ea:	b2d9      	uxtb	r1, r3
 80012ec:	7bbb      	ldrb	r3, [r7, #14]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	bf0c      	ite	eq
 80012f2:	2301      	moveq	r3, #1
 80012f4:	2300      	movne	r3, #0
 80012f6:	b2db      	uxtb	r3, r3
 80012f8:	461a      	mov	r2, r3
 80012fa:	f7ff ff3f 	bl	800117c <_Z17ssd1306_DrawPixelhh13SSD1306_COLOR>
        for (j = 0; j < Font.FontWidth; j++)
 80012fe:	69bb      	ldr	r3, [r7, #24]
 8001300:	3301      	adds	r3, #1
 8001302:	61bb      	str	r3, [r7, #24]
 8001304:	793b      	ldrb	r3, [r7, #4]
 8001306:	461a      	mov	r2, r3
 8001308:	69bb      	ldr	r3, [r7, #24]
 800130a:	4293      	cmp	r3, r2
 800130c:	d3c5      	bcc.n	800129a <_Z17ssd1306_WriteCharc7FontDef13SSD1306_COLOR+0x5e>
    for (i = 0; i < Font.FontHeight; i++)
 800130e:	69fb      	ldr	r3, [r7, #28]
 8001310:	3301      	adds	r3, #1
 8001312:	61fb      	str	r3, [r7, #28]
 8001314:	797b      	ldrb	r3, [r7, #5]
 8001316:	461a      	mov	r2, r3
 8001318:	69fb      	ldr	r3, [r7, #28]
 800131a:	4293      	cmp	r3, r2
 800131c:	d3ad      	bcc.n	800127a <_Z17ssd1306_WriteCharc7FontDef13SSD1306_COLOR+0x3e>
            }
        }
    }

    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 800131e:	4b06      	ldr	r3, [pc, #24]	@ (8001338 <_Z17ssd1306_WriteCharc7FontDef13SSD1306_COLOR+0xfc>)
 8001320:	881b      	ldrh	r3, [r3, #0]
 8001322:	793a      	ldrb	r2, [r7, #4]
 8001324:	4413      	add	r3, r2
 8001326:	b29a      	uxth	r2, r3
 8001328:	4b03      	ldr	r3, [pc, #12]	@ (8001338 <_Z17ssd1306_WriteCharc7FontDef13SSD1306_COLOR+0xfc>)
 800132a:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 800132c:	7bfb      	ldrb	r3, [r7, #15]
}
 800132e:	4618      	mov	r0, r3
 8001330:	3724      	adds	r7, #36	@ 0x24
 8001332:	46bd      	mov	sp, r7
 8001334:	bd90      	pop	{r4, r7, pc}
 8001336:	bf00      	nop
 8001338:	20000494 	.word	0x20000494

0800133c <_Z19ssd1306_WriteStringPKc7FontDef13SSD1306_COLOR>:

//
//  Write full string to screenbuffer
//
char ssd1306_WriteString(const char* str, FontDef Font, SSD1306_COLOR color)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0
 8001342:	60f8      	str	r0, [r7, #12]
 8001344:	1d38      	adds	r0, r7, #4
 8001346:	e880 0006 	stmia.w	r0, {r1, r2}
 800134a:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str)
 800134c:	e017      	b.n	800137e <_Z19ssd1306_WriteStringPKc7FontDef13SSD1306_COLOR+0x42>
    {
        if (ssd1306_WriteChar(*str, Font, color) != *str)
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	7818      	ldrb	r0, [r3, #0]
 8001352:	78fb      	ldrb	r3, [r7, #3]
 8001354:	1d3a      	adds	r2, r7, #4
 8001356:	ca06      	ldmia	r2, {r1, r2}
 8001358:	f7ff ff70 	bl	800123c <_Z17ssd1306_WriteCharc7FontDef13SSD1306_COLOR>
 800135c:	4603      	mov	r3, r0
 800135e:	461a      	mov	r2, r3
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	429a      	cmp	r2, r3
 8001366:	bf14      	ite	ne
 8001368:	2301      	movne	r3, #1
 800136a:	2300      	moveq	r3, #0
 800136c:	b2db      	uxtb	r3, r3
 800136e:	2b00      	cmp	r3, #0
 8001370:	d002      	beq.n	8001378 <_Z19ssd1306_WriteStringPKc7FontDef13SSD1306_COLOR+0x3c>
        {
            // Char could not be written
            return *str;
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	781b      	ldrb	r3, [r3, #0]
 8001376:	e008      	b.n	800138a <_Z19ssd1306_WriteStringPKc7FontDef13SSD1306_COLOR+0x4e>
        }

        // Next char
        str++;
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	3301      	adds	r3, #1
 800137c:	60fb      	str	r3, [r7, #12]
    while (*str)
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	781b      	ldrb	r3, [r3, #0]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d1e3      	bne.n	800134e <_Z19ssd1306_WriteStringPKc7FontDef13SSD1306_COLOR+0x12>
    }

    // Everything ok
    return *str;
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	781b      	ldrb	r3, [r3, #0]
}
 800138a:	4618      	mov	r0, r3
 800138c:	3710      	adds	r7, #16
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
	...

08001394 <_Z17ssd1306_SetCursorhh>:

//
//  Set cursor position
//
void ssd1306_SetCursor(uint8_t x, uint8_t y)
{
 8001394:	b480      	push	{r7}
 8001396:	b083      	sub	sp, #12
 8001398:	af00      	add	r7, sp, #0
 800139a:	4603      	mov	r3, r0
 800139c:	460a      	mov	r2, r1
 800139e:	71fb      	strb	r3, [r7, #7]
 80013a0:	4613      	mov	r3, r2
 80013a2:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80013a4:	79fb      	ldrb	r3, [r7, #7]
 80013a6:	b29a      	uxth	r2, r3
 80013a8:	4b05      	ldr	r3, [pc, #20]	@ (80013c0 <_Z17ssd1306_SetCursorhh+0x2c>)
 80013aa:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80013ac:	79bb      	ldrb	r3, [r7, #6]
 80013ae:	b29a      	uxth	r2, r3
 80013b0:	4b03      	ldr	r3, [pc, #12]	@ (80013c0 <_Z17ssd1306_SetCursorhh+0x2c>)
 80013b2:	805a      	strh	r2, [r3, #2]
}
 80013b4:	bf00      	nop
 80013b6:	370c      	adds	r7, #12
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr
 80013c0:	20000494 	.word	0x20000494

080013c4 <_ZN8JOYSTICKC1EP17ADC_HandleTypeDef>:
#include "joystick.h"

JOYSTICK::JOYSTICK(ADC_HandleTypeDef* ptr_adchandle){
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
 80013cc:	6039      	str	r1, [r7, #0]
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	4a06      	ldr	r2, [pc, #24]	@ (80013ec <_ZN8JOYSTICKC1EP17ADC_HandleTypeDef+0x28>)
 80013d2:	6812      	ldr	r2, [r2, #0]
 80013d4:	605a      	str	r2, [r3, #4]
	adchandle = ptr_adchandle;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	683a      	ldr	r2, [r7, #0]
 80013da:	601a      	str	r2, [r3, #0]
}
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	4618      	mov	r0, r3
 80013e0:	370c      	adds	r7, #12
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop
 80013ec:	08005f48 	.word	0x08005f48

080013f0 <_ZN8JOYSTICK8samplingEv>:

void JOYSTICK::sampling(){
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b084      	sub	sp, #16
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
	for(int i=0; i<2; i++){
 80013f8:	2300      	movs	r3, #0
 80013fa:	60fb      	str	r3, [r7, #12]
 80013fc:	e01a      	b.n	8001434 <_ZN8JOYSTICK8samplingEv+0x44>
	  HAL_ADC_Start(adchandle);
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4618      	mov	r0, r3
 8001404:	f000 ffe4 	bl	80023d0 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(adchandle, 1);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	2101      	movs	r1, #1
 800140e:	4618      	mov	r0, r3
 8001410:	f001 f8b0 	bl	8002574 <HAL_ADC_PollForConversion>
	  adc_xy[i] = HAL_ADC_GetValue(adchandle);
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4618      	mov	r0, r3
 800141a:	f001 f936 	bl	800268a <HAL_ADC_GetValue>
 800141e:	4603      	mov	r3, r0
 8001420:	b299      	uxth	r1, r3
 8001422:	687a      	ldr	r2, [r7, #4]
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	005b      	lsls	r3, r3, #1
 8001428:	4413      	add	r3, r2
 800142a:	460a      	mov	r2, r1
 800142c:	809a      	strh	r2, [r3, #4]
	for(int i=0; i<2; i++){
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	3301      	adds	r3, #1
 8001432:	60fb      	str	r3, [r7, #12]
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	2b01      	cmp	r3, #1
 8001438:	dde1      	ble.n	80013fe <_ZN8JOYSTICK8samplingEv+0xe>
	}
}
 800143a:	bf00      	nop
 800143c:	bf00      	nop
 800143e:	3710      	adds	r7, #16
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}

08001444 <_ZN8JOYSTICK12get_adcValueEPt>:

void JOYSTICK::get_adcValue(uint16_t* adc_array){
 8001444:	b480      	push	{r7}
 8001446:	b085      	sub	sp, #20
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
 800144c:	6039      	str	r1, [r7, #0]
	for(int i=0; i<2; i++){
 800144e:	2300      	movs	r3, #0
 8001450:	60fb      	str	r3, [r7, #12]
 8001452:	e00c      	b.n	800146e <_ZN8JOYSTICK12get_adcValueEPt+0x2a>
	  adc_array[i] = adc_xy[i];
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	005b      	lsls	r3, r3, #1
 8001458:	683a      	ldr	r2, [r7, #0]
 800145a:	441a      	add	r2, r3
 800145c:	6879      	ldr	r1, [r7, #4]
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	005b      	lsls	r3, r3, #1
 8001462:	440b      	add	r3, r1
 8001464:	889b      	ldrh	r3, [r3, #4]
 8001466:	8013      	strh	r3, [r2, #0]
	for(int i=0; i<2; i++){
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	3301      	adds	r3, #1
 800146c:	60fb      	str	r3, [r7, #12]
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	2b01      	cmp	r3, #1
 8001472:	ddef      	ble.n	8001454 <_ZN8JOYSTICK12get_adcValueEPt+0x10>
	}
}
 8001474:	bf00      	nop
 8001476:	bf00      	nop
 8001478:	3714      	adds	r7, #20
 800147a:	46bd      	mov	sp, r7
 800147c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001480:	4770      	bx	lr
 8001482:	0000      	movs	r0, r0
 8001484:	0000      	movs	r0, r0
	...

08001488 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001488:	b590      	push	{r4, r7, lr}
 800148a:	b08f      	sub	sp, #60	@ 0x3c
 800148c:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800148e:	f000 fec5 	bl	800221c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001492:	f000 f979 	bl	8001788 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001496:	f000 fb03 	bl	8001aa0 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 800149a:	f000 fae1 	bl	8001a60 <_ZL11MX_DMA_Initv>
  MX_USART1_UART_Init();
 800149e:	f000 fab1 	bl	8001a04 <_ZL19MX_USART1_UART_Initv>
  MX_UART5_Init();
 80014a2:	f000 fa81 	bl	80019a8 <_ZL13MX_UART5_Initv>
  MX_ADC1_Init();
 80014a6:	f000 f9d9 	bl	800185c <_ZL12MX_ADC1_Initv>
  MX_I2C1_Init();
 80014aa:	f000 fa49 	bl	8001940 <_ZL12MX_I2C1_Initv>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_DMA(&huart1,rxBuf,128);
 80014ae:	2280      	movs	r2, #128	@ 0x80
 80014b0:	499f      	ldr	r1, [pc, #636]	@ (8001730 <main+0x2a8>)
 80014b2:	48a0      	ldr	r0, [pc, #640]	@ (8001734 <main+0x2ac>)
 80014b4:	f003 fc57 	bl	8004d66 <HAL_UART_Receive_DMA>
  JOYSTICK joystick(&hadc1);
 80014b8:	f107 030c 	add.w	r3, r7, #12
 80014bc:	499e      	ldr	r1, [pc, #632]	@ (8001738 <main+0x2b0>)
 80014be:	4618      	mov	r0, r3
 80014c0:	f7ff ff80 	bl	80013c4 <_ZN8JOYSTICKC1EP17ADC_HandleTypeDef>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	ssd1306_Init(&hi2c1);
 80014c4:	489d      	ldr	r0, [pc, #628]	@ (800173c <main+0x2b4>)
 80014c6:	f7ff fce3 	bl	8000e90 <_Z12ssd1306_InitP17I2C_HandleTypeDef>
	HAL_Delay(1000);
 80014ca:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80014ce:	f000 ff17 	bl	8002300 <HAL_Delay>
	ssd1306_Fill(Black);
 80014d2:	2000      	movs	r0, #0
 80014d4:	f7ff fdfc 	bl	80010d0 <_Z12ssd1306_Fill13SSD1306_COLOR>
	ssd1306_UpdateScreen(&hi2c1);
 80014d8:	4898      	ldr	r0, [pc, #608]	@ (800173c <main+0x2b4>)
 80014da:	f7ff fe1d 	bl	8001118 <_Z20ssd1306_UpdateScreenP17I2C_HandleTypeDef>

	HAL_Delay(1000);
 80014de:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80014e2:	f000 ff0d 	bl	8002300 <HAL_Delay>
	ssd1306_SetCursor(7,13);
 80014e6:	210d      	movs	r1, #13
 80014e8:	2007      	movs	r0, #7
 80014ea:	f7ff ff53 	bl	8001394 <_Z17ssd1306_SetCursorhh>
	ssd1306_WriteString("Tomoshibi",Font_11x18,White);
 80014ee:	4a94      	ldr	r2, [pc, #592]	@ (8001740 <main+0x2b8>)
 80014f0:	2301      	movs	r3, #1
 80014f2:	ca06      	ldmia	r2, {r1, r2}
 80014f4:	4893      	ldr	r0, [pc, #588]	@ (8001744 <main+0x2bc>)
 80014f6:	f7ff ff21 	bl	800133c <_Z19ssd1306_WriteStringPKc7FontDef13SSD1306_COLOR>
	ssd1306_SetCursor(12,33);
 80014fa:	2121      	movs	r1, #33	@ 0x21
 80014fc:	200c      	movs	r0, #12
 80014fe:	f7ff ff49 	bl	8001394 <_Z17ssd1306_SetCursorhh>
	ssd1306_WriteString("Technology",Font_11x18,Black);
 8001502:	4a8f      	ldr	r2, [pc, #572]	@ (8001740 <main+0x2b8>)
 8001504:	2300      	movs	r3, #0
 8001506:	ca06      	ldmia	r2, {r1, r2}
 8001508:	488f      	ldr	r0, [pc, #572]	@ (8001748 <main+0x2c0>)
 800150a:	f7ff ff17 	bl	800133c <_Z19ssd1306_WriteStringPKc7FontDef13SSD1306_COLOR>

	ssd1306_UpdateScreen(&hi2c1);
 800150e:	488b      	ldr	r0, [pc, #556]	@ (800173c <main+0x2b4>)
 8001510:	f7ff fe02 	bl	8001118 <_Z20ssd1306_UpdateScreenP17I2C_HandleTypeDef>

  while (1)
  {
	readBuf(&huart1, rxBuf, 128, Data, 4, 0, &p_wrtptA, &p_rdptA, &stop_counterA, &error_counterA, 30);
 8001514:	231e      	movs	r3, #30
 8001516:	9306      	str	r3, [sp, #24]
 8001518:	4b8c      	ldr	r3, [pc, #560]	@ (800174c <main+0x2c4>)
 800151a:	9305      	str	r3, [sp, #20]
 800151c:	4b8c      	ldr	r3, [pc, #560]	@ (8001750 <main+0x2c8>)
 800151e:	9304      	str	r3, [sp, #16]
 8001520:	4b8c      	ldr	r3, [pc, #560]	@ (8001754 <main+0x2cc>)
 8001522:	9303      	str	r3, [sp, #12]
 8001524:	4b8c      	ldr	r3, [pc, #560]	@ (8001758 <main+0x2d0>)
 8001526:	9302      	str	r3, [sp, #8]
 8001528:	2300      	movs	r3, #0
 800152a:	9301      	str	r3, [sp, #4]
 800152c:	2304      	movs	r3, #4
 800152e:	9300      	str	r3, [sp, #0]
 8001530:	4b8a      	ldr	r3, [pc, #552]	@ (800175c <main+0x2d4>)
 8001532:	2280      	movs	r2, #128	@ 0x80
 8001534:	497e      	ldr	r1, [pc, #504]	@ (8001730 <main+0x2a8>)
 8001536:	487f      	ldr	r0, [pc, #508]	@ (8001734 <main+0x2ac>)
 8001538:	f000 fb1e 	bl	8001b78 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h>

	joystick.sampling();
 800153c:	f107 030c 	add.w	r3, r7, #12
 8001540:	4618      	mov	r0, r3
 8001542:	f7ff ff55 	bl	80013f0 <_ZN8JOYSTICK8samplingEv>
	joystick.get_adcValue(adc_value);
 8001546:	f107 030c 	add.w	r3, r7, #12
 800154a:	4985      	ldr	r1, [pc, #532]	@ (8001760 <main+0x2d8>)
 800154c:	4618      	mov	r0, r3
 800154e:	f7ff ff79 	bl	8001444 <_ZN8JOYSTICK12get_adcValueEPt>

	for(int n=0; n<2; n++){
 8001552:	2300      	movs	r3, #0
 8001554:	617b      	str	r3, [r7, #20]
 8001556:	e022      	b.n	800159e <main+0x116>
		if(2000<adc_value[n] && adc_value[n]<2096){
 8001558:	4a81      	ldr	r2, [pc, #516]	@ (8001760 <main+0x2d8>)
 800155a:	697b      	ldr	r3, [r7, #20]
 800155c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001560:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001564:	d90c      	bls.n	8001580 <main+0xf8>
 8001566:	4a7e      	ldr	r2, [pc, #504]	@ (8001760 <main+0x2d8>)
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800156e:	f5b3 6f03 	cmp.w	r3, #2096	@ 0x830
 8001572:	d205      	bcs.n	8001580 <main+0xf8>
			stick[n] = 0;
 8001574:	4a7b      	ldr	r2, [pc, #492]	@ (8001764 <main+0x2dc>)
 8001576:	697b      	ldr	r3, [r7, #20]
 8001578:	2100      	movs	r1, #0
 800157a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800157e:	e00b      	b.n	8001598 <main+0x110>
		}else{
			stick[n] = adc_value[n] - 2048;
 8001580:	4a77      	ldr	r2, [pc, #476]	@ (8001760 <main+0x2d8>)
 8001582:	697b      	ldr	r3, [r7, #20]
 8001584:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001588:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 800158c:	b29b      	uxth	r3, r3
 800158e:	b219      	sxth	r1, r3
 8001590:	4a74      	ldr	r2, [pc, #464]	@ (8001764 <main+0x2dc>)
 8001592:	697b      	ldr	r3, [r7, #20]
 8001594:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int n=0; n<2; n++){
 8001598:	697b      	ldr	r3, [r7, #20]
 800159a:	3301      	adds	r3, #1
 800159c:	617b      	str	r3, [r7, #20]
 800159e:	697b      	ldr	r3, [r7, #20]
 80015a0:	2b01      	cmp	r3, #1
 80015a2:	ddd9      	ble.n	8001558 <main+0xd0>
		}
	}
	theta = (atan2(stick[1], stick[0])/3.1415*180.0+180.0) * 255/360;
 80015a4:	4b6f      	ldr	r3, [pc, #444]	@ (8001764 <main+0x2dc>)
 80015a6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80015aa:	4a6e      	ldr	r2, [pc, #440]	@ (8001764 <main+0x2dc>)
 80015ac:	f9b2 2000 	ldrsh.w	r2, [r2]
 80015b0:	4611      	mov	r1, r2
 80015b2:	4618      	mov	r0, r3
 80015b4:	f000 fbf7 	bl	8001da6 <_ZSt5atan2IssEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80015b8:	ec51 0b10 	vmov	r0, r1, d0
 80015bc:	a356      	add	r3, pc, #344	@ (adr r3, 8001718 <main+0x290>)
 80015be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015c2:	f7ff f907 	bl	80007d4 <__aeabi_ddiv>
 80015c6:	4602      	mov	r2, r0
 80015c8:	460b      	mov	r3, r1
 80015ca:	4610      	mov	r0, r2
 80015cc:	4619      	mov	r1, r3
 80015ce:	f04f 0200 	mov.w	r2, #0
 80015d2:	4b65      	ldr	r3, [pc, #404]	@ (8001768 <main+0x2e0>)
 80015d4:	f7fe ffd4 	bl	8000580 <__aeabi_dmul>
 80015d8:	4602      	mov	r2, r0
 80015da:	460b      	mov	r3, r1
 80015dc:	4610      	mov	r0, r2
 80015de:	4619      	mov	r1, r3
 80015e0:	f04f 0200 	mov.w	r2, #0
 80015e4:	4b60      	ldr	r3, [pc, #384]	@ (8001768 <main+0x2e0>)
 80015e6:	f7fe fe15 	bl	8000214 <__adddf3>
 80015ea:	4602      	mov	r2, r0
 80015ec:	460b      	mov	r3, r1
 80015ee:	4610      	mov	r0, r2
 80015f0:	4619      	mov	r1, r3
 80015f2:	a34b      	add	r3, pc, #300	@ (adr r3, 8001720 <main+0x298>)
 80015f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015f8:	f7fe ffc2 	bl	8000580 <__aeabi_dmul>
 80015fc:	4602      	mov	r2, r0
 80015fe:	460b      	mov	r3, r1
 8001600:	4610      	mov	r0, r2
 8001602:	4619      	mov	r1, r3
 8001604:	f04f 0200 	mov.w	r2, #0
 8001608:	4b58      	ldr	r3, [pc, #352]	@ (800176c <main+0x2e4>)
 800160a:	f7ff f8e3 	bl	80007d4 <__aeabi_ddiv>
 800160e:	4602      	mov	r2, r0
 8001610:	460b      	mov	r3, r1
 8001612:	4610      	mov	r0, r2
 8001614:	4619      	mov	r1, r3
 8001616:	f7ff fa63 	bl	8000ae0 <__aeabi_d2iz>
 800161a:	4603      	mov	r3, r0
 800161c:	b21a      	sxth	r2, r3
 800161e:	4b54      	ldr	r3, [pc, #336]	@ (8001770 <main+0x2e8>)
 8001620:	801a      	strh	r2, [r3, #0]
	if(stick[0]==0 && stick[1]==0)theta=0;
 8001622:	4b50      	ldr	r3, [pc, #320]	@ (8001764 <main+0x2dc>)
 8001624:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001628:	2b00      	cmp	r3, #0
 800162a:	d107      	bne.n	800163c <main+0x1b4>
 800162c:	4b4d      	ldr	r3, [pc, #308]	@ (8001764 <main+0x2dc>)
 800162e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001632:	2b00      	cmp	r3, #0
 8001634:	d102      	bne.n	800163c <main+0x1b4>
 8001636:	4b4e      	ldr	r3, [pc, #312]	@ (8001770 <main+0x2e8>)
 8001638:	2200      	movs	r2, #0
 800163a:	801a      	strh	r2, [r3, #0]
	if(theta == 250)theta=251;
 800163c:	4b4c      	ldr	r3, [pc, #304]	@ (8001770 <main+0x2e8>)
 800163e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001642:	2bfa      	cmp	r3, #250	@ 0xfa
 8001644:	d102      	bne.n	800164c <main+0x1c4>
 8001646:	4b4a      	ldr	r3, [pc, #296]	@ (8001770 <main+0x2e8>)
 8001648:	22fb      	movs	r2, #251	@ 0xfb
 800164a:	801a      	strh	r2, [r3, #0]
	radius = sqrt(stick[0]*stick[0] + stick[1]*stick[1]) * 250/2600;
 800164c:	4b45      	ldr	r3, [pc, #276]	@ (8001764 <main+0x2dc>)
 800164e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001652:	461a      	mov	r2, r3
 8001654:	4b43      	ldr	r3, [pc, #268]	@ (8001764 <main+0x2dc>)
 8001656:	f9b3 3000 	ldrsh.w	r3, [r3]
 800165a:	fb03 f202 	mul.w	r2, r3, r2
 800165e:	4b41      	ldr	r3, [pc, #260]	@ (8001764 <main+0x2dc>)
 8001660:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001664:	4619      	mov	r1, r3
 8001666:	4b3f      	ldr	r3, [pc, #252]	@ (8001764 <main+0x2dc>)
 8001668:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800166c:	fb01 f303 	mul.w	r3, r1, r3
 8001670:	4413      	add	r3, r2
 8001672:	4618      	mov	r0, r3
 8001674:	f000 fbbe 	bl	8001df4 <_ZSt4sqrtIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8001678:	ec51 0b10 	vmov	r0, r1, d0
 800167c:	f04f 0200 	mov.w	r2, #0
 8001680:	4b3c      	ldr	r3, [pc, #240]	@ (8001774 <main+0x2ec>)
 8001682:	f7fe ff7d 	bl	8000580 <__aeabi_dmul>
 8001686:	4602      	mov	r2, r0
 8001688:	460b      	mov	r3, r1
 800168a:	4610      	mov	r0, r2
 800168c:	4619      	mov	r1, r3
 800168e:	a326      	add	r3, pc, #152	@ (adr r3, 8001728 <main+0x2a0>)
 8001690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001694:	f7ff f89e 	bl	80007d4 <__aeabi_ddiv>
 8001698:	4602      	mov	r2, r0
 800169a:	460b      	mov	r3, r1
 800169c:	4610      	mov	r0, r2
 800169e:	4619      	mov	r1, r3
 80016a0:	f7ff fa46 	bl	8000b30 <__aeabi_d2uiz>
 80016a4:	4603      	mov	r3, r0
 80016a6:	b2da      	uxtb	r2, r3
 80016a8:	4b33      	ldr	r3, [pc, #204]	@ (8001778 <main+0x2f0>)
 80016aa:	701a      	strb	r2, [r3, #0]
	if(radius>255 || radius==250 )radius = 255;
 80016ac:	4b32      	ldr	r3, [pc, #200]	@ (8001778 <main+0x2f0>)
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	2bfa      	cmp	r3, #250	@ 0xfa
 80016b2:	d102      	bne.n	80016ba <main+0x232>
 80016b4:	4b30      	ldr	r3, [pc, #192]	@ (8001778 <main+0x2f0>)
 80016b6:	22ff      	movs	r2, #255	@ 0xff
 80016b8:	701a      	strb	r2, [r3, #0]


	mode = HAL_GPIO_ReadPin (GPIOB, GPIO_PIN_15)<<1 | HAL_GPIO_ReadPin (GPIOB, GPIO_PIN_13);
 80016ba:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80016be:	482f      	ldr	r0, [pc, #188]	@ (800177c <main+0x2f4>)
 80016c0:	f002 f834 	bl	800372c <HAL_GPIO_ReadPin>
 80016c4:	4603      	mov	r3, r0
 80016c6:	005b      	lsls	r3, r3, #1
 80016c8:	b25c      	sxtb	r4, r3
 80016ca:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80016ce:	482b      	ldr	r0, [pc, #172]	@ (800177c <main+0x2f4>)
 80016d0:	f002 f82c 	bl	800372c <HAL_GPIO_ReadPin>
 80016d4:	4603      	mov	r3, r0
 80016d6:	b25b      	sxtb	r3, r3
 80016d8:	4323      	orrs	r3, r4
 80016da:	b25b      	sxtb	r3, r3
 80016dc:	b2da      	uxtb	r2, r3
 80016de:	4b28      	ldr	r3, [pc, #160]	@ (8001780 <main+0x2f8>)
 80016e0:	701a      	strb	r2, [r3, #0]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	uint8_t send_array[5] = {250,Data[3],theta,radius,mode};//start, h, x, y, mode
 80016e2:	1d3b      	adds	r3, r7, #4
 80016e4:	2200      	movs	r2, #0
 80016e6:	601a      	str	r2, [r3, #0]
 80016e8:	711a      	strb	r2, [r3, #4]
 80016ea:	23fa      	movs	r3, #250	@ 0xfa
 80016ec:	713b      	strb	r3, [r7, #4]
 80016ee:	4b1b      	ldr	r3, [pc, #108]	@ (800175c <main+0x2d4>)
 80016f0:	78db      	ldrb	r3, [r3, #3]
 80016f2:	717b      	strb	r3, [r7, #5]
 80016f4:	4b1e      	ldr	r3, [pc, #120]	@ (8001770 <main+0x2e8>)
 80016f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016fa:	b2db      	uxtb	r3, r3
 80016fc:	71bb      	strb	r3, [r7, #6]
 80016fe:	4b1e      	ldr	r3, [pc, #120]	@ (8001778 <main+0x2f0>)
 8001700:	781b      	ldrb	r3, [r3, #0]
 8001702:	71fb      	strb	r3, [r7, #7]
 8001704:	4b1e      	ldr	r3, [pc, #120]	@ (8001780 <main+0x2f8>)
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	723b      	strb	r3, [r7, #8]
	HAL_UART_Transmit(&huart5, send_array, 5, 1);
 800170a:	1d39      	adds	r1, r7, #4
 800170c:	2301      	movs	r3, #1
 800170e:	2205      	movs	r2, #5
 8001710:	481c      	ldr	r0, [pc, #112]	@ (8001784 <main+0x2fc>)
 8001712:	f003 fa9d 	bl	8004c50 <HAL_UART_Transmit>
  }
 8001716:	e6fd      	b.n	8001514 <main+0x8c>
 8001718:	c083126f 	.word	0xc083126f
 800171c:	400921ca 	.word	0x400921ca
 8001720:	00000000 	.word	0x00000000
 8001724:	406fe000 	.word	0x406fe000
 8001728:	00000000 	.word	0x00000000
 800172c:	40a45000 	.word	0x40a45000
 8001730:	20000630 	.word	0x20000630
 8001734:	20000580 	.word	0x20000580
 8001738:	2000049c 	.word	0x2000049c
 800173c:	200004e4 	.word	0x200004e4
 8001740:	20000000 	.word	0x20000000
 8001744:	08005f4c 	.word	0x08005f4c
 8001748:	08005f58 	.word	0x08005f58
 800174c:	2000062c 	.word	0x2000062c
 8001750:	2000062a 	.word	0x2000062a
 8001754:	20000629 	.word	0x20000629
 8001758:	20000628 	.word	0x20000628
 800175c:	200006b0 	.word	0x200006b0
 8001760:	200006b4 	.word	0x200006b4
 8001764:	200006b8 	.word	0x200006b8
 8001768:	40668000 	.word	0x40668000
 800176c:	40768000 	.word	0x40768000
 8001770:	200006bc 	.word	0x200006bc
 8001774:	406f4000 	.word	0x406f4000
 8001778:	200006be 	.word	0x200006be
 800177c:	40020400 	.word	0x40020400
 8001780:	200006bf 	.word	0x200006bf
 8001784:	20000538 	.word	0x20000538

08001788 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b094      	sub	sp, #80	@ 0x50
 800178c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800178e:	f107 031c 	add.w	r3, r7, #28
 8001792:	2234      	movs	r2, #52	@ 0x34
 8001794:	2100      	movs	r1, #0
 8001796:	4618      	mov	r0, r3
 8001798:	f004 fb98 	bl	8005ecc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800179c:	f107 0308 	add.w	r3, r7, #8
 80017a0:	2200      	movs	r2, #0
 80017a2:	601a      	str	r2, [r3, #0]
 80017a4:	605a      	str	r2, [r3, #4]
 80017a6:	609a      	str	r2, [r3, #8]
 80017a8:	60da      	str	r2, [r3, #12]
 80017aa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80017ac:	2300      	movs	r3, #0
 80017ae:	607b      	str	r3, [r7, #4]
 80017b0:	4b28      	ldr	r3, [pc, #160]	@ (8001854 <_Z18SystemClock_Configv+0xcc>)
 80017b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017b4:	4a27      	ldr	r2, [pc, #156]	@ (8001854 <_Z18SystemClock_Configv+0xcc>)
 80017b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80017bc:	4b25      	ldr	r3, [pc, #148]	@ (8001854 <_Z18SystemClock_Configv+0xcc>)
 80017be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017c4:	607b      	str	r3, [r7, #4]
 80017c6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80017c8:	2300      	movs	r3, #0
 80017ca:	603b      	str	r3, [r7, #0]
 80017cc:	4b22      	ldr	r3, [pc, #136]	@ (8001858 <_Z18SystemClock_Configv+0xd0>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80017d4:	4a20      	ldr	r2, [pc, #128]	@ (8001858 <_Z18SystemClock_Configv+0xd0>)
 80017d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017da:	6013      	str	r3, [r2, #0]
 80017dc:	4b1e      	ldr	r3, [pc, #120]	@ (8001858 <_Z18SystemClock_Configv+0xd0>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80017e4:	603b      	str	r3, [r7, #0]
 80017e6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017e8:	2302      	movs	r3, #2
 80017ea:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017ec:	2301      	movs	r3, #1
 80017ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017f0:	2310      	movs	r3, #16
 80017f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80017f4:	2300      	movs	r3, #0
 80017f6:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017f8:	f107 031c 	add.w	r3, r7, #28
 80017fc:	4618      	mov	r0, r3
 80017fe:	f002 ff39 	bl	8004674 <HAL_RCC_OscConfig>
 8001802:	4603      	mov	r3, r0
 8001804:	2b00      	cmp	r3, #0
 8001806:	bf14      	ite	ne
 8001808:	2301      	movne	r3, #1
 800180a:	2300      	moveq	r3, #0
 800180c:	b2db      	uxtb	r3, r3
 800180e:	2b00      	cmp	r3, #0
 8001810:	d001      	beq.n	8001816 <_Z18SystemClock_Configv+0x8e>
  {
    Error_Handler();
 8001812:	f000 fac2 	bl	8001d9a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001816:	230f      	movs	r3, #15
 8001818:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800181a:	2300      	movs	r3, #0
 800181c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800181e:	2300      	movs	r3, #0
 8001820:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001822:	2300      	movs	r3, #0
 8001824:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001826:	2300      	movs	r3, #0
 8001828:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800182a:	f107 0308 	add.w	r3, r7, #8
 800182e:	2100      	movs	r1, #0
 8001830:	4618      	mov	r0, r3
 8001832:	f002 fc5b 	bl	80040ec <HAL_RCC_ClockConfig>
 8001836:	4603      	mov	r3, r0
 8001838:	2b00      	cmp	r3, #0
 800183a:	bf14      	ite	ne
 800183c:	2301      	movne	r3, #1
 800183e:	2300      	moveq	r3, #0
 8001840:	b2db      	uxtb	r3, r3
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <_Z18SystemClock_Configv+0xc2>
  {
    Error_Handler();
 8001846:	f000 faa8 	bl	8001d9a <Error_Handler>
  }
}
 800184a:	bf00      	nop
 800184c:	3750      	adds	r7, #80	@ 0x50
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	40023800 	.word	0x40023800
 8001858:	40007000 	.word	0x40007000

0800185c <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b084      	sub	sp, #16
 8001860:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001862:	463b      	mov	r3, r7
 8001864:	2200      	movs	r2, #0
 8001866:	601a      	str	r2, [r3, #0]
 8001868:	605a      	str	r2, [r3, #4]
 800186a:	609a      	str	r2, [r3, #8]
 800186c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800186e:	4b31      	ldr	r3, [pc, #196]	@ (8001934 <_ZL12MX_ADC1_Initv+0xd8>)
 8001870:	4a31      	ldr	r2, [pc, #196]	@ (8001938 <_ZL12MX_ADC1_Initv+0xdc>)
 8001872:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001874:	4b2f      	ldr	r3, [pc, #188]	@ (8001934 <_ZL12MX_ADC1_Initv+0xd8>)
 8001876:	2200      	movs	r2, #0
 8001878:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800187a:	4b2e      	ldr	r3, [pc, #184]	@ (8001934 <_ZL12MX_ADC1_Initv+0xd8>)
 800187c:	2200      	movs	r2, #0
 800187e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001880:	4b2c      	ldr	r3, [pc, #176]	@ (8001934 <_ZL12MX_ADC1_Initv+0xd8>)
 8001882:	2201      	movs	r2, #1
 8001884:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001886:	4b2b      	ldr	r3, [pc, #172]	@ (8001934 <_ZL12MX_ADC1_Initv+0xd8>)
 8001888:	2200      	movs	r2, #0
 800188a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 800188c:	4b29      	ldr	r3, [pc, #164]	@ (8001934 <_ZL12MX_ADC1_Initv+0xd8>)
 800188e:	2201      	movs	r2, #1
 8001890:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 8001894:	4b27      	ldr	r3, [pc, #156]	@ (8001934 <_ZL12MX_ADC1_Initv+0xd8>)
 8001896:	2201      	movs	r2, #1
 8001898:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800189a:	4b26      	ldr	r3, [pc, #152]	@ (8001934 <_ZL12MX_ADC1_Initv+0xd8>)
 800189c:	2200      	movs	r2, #0
 800189e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80018a0:	4b24      	ldr	r3, [pc, #144]	@ (8001934 <_ZL12MX_ADC1_Initv+0xd8>)
 80018a2:	4a26      	ldr	r2, [pc, #152]	@ (800193c <_ZL12MX_ADC1_Initv+0xe0>)
 80018a4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80018a6:	4b23      	ldr	r3, [pc, #140]	@ (8001934 <_ZL12MX_ADC1_Initv+0xd8>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 80018ac:	4b21      	ldr	r3, [pc, #132]	@ (8001934 <_ZL12MX_ADC1_Initv+0xd8>)
 80018ae:	2202      	movs	r2, #2
 80018b0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80018b2:	4b20      	ldr	r3, [pc, #128]	@ (8001934 <_ZL12MX_ADC1_Initv+0xd8>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80018ba:	4b1e      	ldr	r3, [pc, #120]	@ (8001934 <_ZL12MX_ADC1_Initv+0xd8>)
 80018bc:	2200      	movs	r2, #0
 80018be:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80018c0:	481c      	ldr	r0, [pc, #112]	@ (8001934 <_ZL12MX_ADC1_Initv+0xd8>)
 80018c2:	f000 fd41 	bl	8002348 <HAL_ADC_Init>
 80018c6:	4603      	mov	r3, r0
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	bf14      	ite	ne
 80018cc:	2301      	movne	r3, #1
 80018ce:	2300      	moveq	r3, #0
 80018d0:	b2db      	uxtb	r3, r3
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d001      	beq.n	80018da <_ZL12MX_ADC1_Initv+0x7e>
  {
    Error_Handler();
 80018d6:	f000 fa60 	bl	8001d9a <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80018da:	230b      	movs	r3, #11
 80018dc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80018de:	2301      	movs	r3, #1
 80018e0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 80018e2:	2301      	movs	r3, #1
 80018e4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018e6:	463b      	mov	r3, r7
 80018e8:	4619      	mov	r1, r3
 80018ea:	4812      	ldr	r0, [pc, #72]	@ (8001934 <_ZL12MX_ADC1_Initv+0xd8>)
 80018ec:	f000 feda 	bl	80026a4 <HAL_ADC_ConfigChannel>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	bf14      	ite	ne
 80018f6:	2301      	movne	r3, #1
 80018f8:	2300      	moveq	r3, #0
 80018fa:	b2db      	uxtb	r3, r3
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d001      	beq.n	8001904 <_ZL12MX_ADC1_Initv+0xa8>
  {
    Error_Handler();
 8001900:	f000 fa4b 	bl	8001d9a <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001904:	230c      	movs	r3, #12
 8001906:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001908:	2302      	movs	r3, #2
 800190a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800190c:	463b      	mov	r3, r7
 800190e:	4619      	mov	r1, r3
 8001910:	4808      	ldr	r0, [pc, #32]	@ (8001934 <_ZL12MX_ADC1_Initv+0xd8>)
 8001912:	f000 fec7 	bl	80026a4 <HAL_ADC_ConfigChannel>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	bf14      	ite	ne
 800191c:	2301      	movne	r3, #1
 800191e:	2300      	moveq	r3, #0
 8001920:	b2db      	uxtb	r3, r3
 8001922:	2b00      	cmp	r3, #0
 8001924:	d001      	beq.n	800192a <_ZL12MX_ADC1_Initv+0xce>
  {
    Error_Handler();
 8001926:	f000 fa38 	bl	8001d9a <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800192a:	bf00      	nop
 800192c:	3710      	adds	r7, #16
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	2000049c 	.word	0x2000049c
 8001938:	40012000 	.word	0x40012000
 800193c:	0f000001 	.word	0x0f000001

08001940 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001944:	4b15      	ldr	r3, [pc, #84]	@ (800199c <_ZL12MX_I2C1_Initv+0x5c>)
 8001946:	4a16      	ldr	r2, [pc, #88]	@ (80019a0 <_ZL12MX_I2C1_Initv+0x60>)
 8001948:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800194a:	4b14      	ldr	r3, [pc, #80]	@ (800199c <_ZL12MX_I2C1_Initv+0x5c>)
 800194c:	4a15      	ldr	r2, [pc, #84]	@ (80019a4 <_ZL12MX_I2C1_Initv+0x64>)
 800194e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001950:	4b12      	ldr	r3, [pc, #72]	@ (800199c <_ZL12MX_I2C1_Initv+0x5c>)
 8001952:	2200      	movs	r2, #0
 8001954:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001956:	4b11      	ldr	r3, [pc, #68]	@ (800199c <_ZL12MX_I2C1_Initv+0x5c>)
 8001958:	2200      	movs	r2, #0
 800195a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800195c:	4b0f      	ldr	r3, [pc, #60]	@ (800199c <_ZL12MX_I2C1_Initv+0x5c>)
 800195e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001962:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001964:	4b0d      	ldr	r3, [pc, #52]	@ (800199c <_ZL12MX_I2C1_Initv+0x5c>)
 8001966:	2200      	movs	r2, #0
 8001968:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800196a:	4b0c      	ldr	r3, [pc, #48]	@ (800199c <_ZL12MX_I2C1_Initv+0x5c>)
 800196c:	2200      	movs	r2, #0
 800196e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001970:	4b0a      	ldr	r3, [pc, #40]	@ (800199c <_ZL12MX_I2C1_Initv+0x5c>)
 8001972:	2200      	movs	r2, #0
 8001974:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001976:	4b09      	ldr	r3, [pc, #36]	@ (800199c <_ZL12MX_I2C1_Initv+0x5c>)
 8001978:	2200      	movs	r2, #0
 800197a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800197c:	4807      	ldr	r0, [pc, #28]	@ (800199c <_ZL12MX_I2C1_Initv+0x5c>)
 800197e:	f001 ff07 	bl	8003790 <HAL_I2C_Init>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	bf14      	ite	ne
 8001988:	2301      	movne	r3, #1
 800198a:	2300      	moveq	r3, #0
 800198c:	b2db      	uxtb	r3, r3
 800198e:	2b00      	cmp	r3, #0
 8001990:	d001      	beq.n	8001996 <_ZL12MX_I2C1_Initv+0x56>
  {
    Error_Handler();
 8001992:	f000 fa02 	bl	8001d9a <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001996:	bf00      	nop
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	200004e4 	.word	0x200004e4
 80019a0:	40005400 	.word	0x40005400
 80019a4:	000186a0 	.word	0x000186a0

080019a8 <_ZL13MX_UART5_Initv>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80019ac:	4b13      	ldr	r3, [pc, #76]	@ (80019fc <_ZL13MX_UART5_Initv+0x54>)
 80019ae:	4a14      	ldr	r2, [pc, #80]	@ (8001a00 <_ZL13MX_UART5_Initv+0x58>)
 80019b0:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 80019b2:	4b12      	ldr	r3, [pc, #72]	@ (80019fc <_ZL13MX_UART5_Initv+0x54>)
 80019b4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80019b8:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80019ba:	4b10      	ldr	r3, [pc, #64]	@ (80019fc <_ZL13MX_UART5_Initv+0x54>)
 80019bc:	2200      	movs	r2, #0
 80019be:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80019c0:	4b0e      	ldr	r3, [pc, #56]	@ (80019fc <_ZL13MX_UART5_Initv+0x54>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80019c6:	4b0d      	ldr	r3, [pc, #52]	@ (80019fc <_ZL13MX_UART5_Initv+0x54>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80019cc:	4b0b      	ldr	r3, [pc, #44]	@ (80019fc <_ZL13MX_UART5_Initv+0x54>)
 80019ce:	220c      	movs	r2, #12
 80019d0:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019d2:	4b0a      	ldr	r3, [pc, #40]	@ (80019fc <_ZL13MX_UART5_Initv+0x54>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80019d8:	4b08      	ldr	r3, [pc, #32]	@ (80019fc <_ZL13MX_UART5_Initv+0x54>)
 80019da:	2200      	movs	r2, #0
 80019dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80019de:	4807      	ldr	r0, [pc, #28]	@ (80019fc <_ZL13MX_UART5_Initv+0x54>)
 80019e0:	f003 f8e6 	bl	8004bb0 <HAL_UART_Init>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	bf14      	ite	ne
 80019ea:	2301      	movne	r3, #1
 80019ec:	2300      	moveq	r3, #0
 80019ee:	b2db      	uxtb	r3, r3
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d001      	beq.n	80019f8 <_ZL13MX_UART5_Initv+0x50>
  {
    Error_Handler();
 80019f4:	f000 f9d1 	bl	8001d9a <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80019f8:	bf00      	nop
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	20000538 	.word	0x20000538
 8001a00:	40005000 	.word	0x40005000

08001a04 <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001a08:	4b13      	ldr	r3, [pc, #76]	@ (8001a58 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001a0a:	4a14      	ldr	r2, [pc, #80]	@ (8001a5c <_ZL19MX_USART1_UART_Initv+0x58>)
 8001a0c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001a0e:	4b12      	ldr	r3, [pc, #72]	@ (8001a58 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001a10:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001a14:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001a16:	4b10      	ldr	r3, [pc, #64]	@ (8001a58 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001a1c:	4b0e      	ldr	r3, [pc, #56]	@ (8001a58 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001a22:	4b0d      	ldr	r3, [pc, #52]	@ (8001a58 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001a28:	4b0b      	ldr	r3, [pc, #44]	@ (8001a58 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001a2a:	220c      	movs	r2, #12
 8001a2c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a2e:	4b0a      	ldr	r3, [pc, #40]	@ (8001a58 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a34:	4b08      	ldr	r3, [pc, #32]	@ (8001a58 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001a3a:	4807      	ldr	r0, [pc, #28]	@ (8001a58 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001a3c:	f003 f8b8 	bl	8004bb0 <HAL_UART_Init>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	bf14      	ite	ne
 8001a46:	2301      	movne	r3, #1
 8001a48:	2300      	moveq	r3, #0
 8001a4a:	b2db      	uxtb	r3, r3
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d001      	beq.n	8001a54 <_ZL19MX_USART1_UART_Initv+0x50>
  {
    Error_Handler();
 8001a50:	f000 f9a3 	bl	8001d9a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001a54:	bf00      	nop
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	20000580 	.word	0x20000580
 8001a5c:	40011000 	.word	0x40011000

08001a60 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b082      	sub	sp, #8
 8001a64:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001a66:	2300      	movs	r3, #0
 8001a68:	607b      	str	r3, [r7, #4]
 8001a6a:	4b0c      	ldr	r3, [pc, #48]	@ (8001a9c <_ZL11MX_DMA_Initv+0x3c>)
 8001a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6e:	4a0b      	ldr	r2, [pc, #44]	@ (8001a9c <_ZL11MX_DMA_Initv+0x3c>)
 8001a70:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001a74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a76:	4b09      	ldr	r3, [pc, #36]	@ (8001a9c <_ZL11MX_DMA_Initv+0x3c>)
 8001a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a7e:	607b      	str	r3, [r7, #4]
 8001a80:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001a82:	2200      	movs	r2, #0
 8001a84:	2100      	movs	r1, #0
 8001a86:	203a      	movs	r0, #58	@ 0x3a
 8001a88:	f001 f915 	bl	8002cb6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001a8c:	203a      	movs	r0, #58	@ 0x3a
 8001a8e:	f001 f92e 	bl	8002cee <HAL_NVIC_EnableIRQ>

}
 8001a92:	bf00      	nop
 8001a94:	3708      	adds	r7, #8
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	40023800 	.word	0x40023800

08001aa0 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b08a      	sub	sp, #40	@ 0x28
 8001aa4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aa6:	f107 0314 	add.w	r3, r7, #20
 8001aaa:	2200      	movs	r2, #0
 8001aac:	601a      	str	r2, [r3, #0]
 8001aae:	605a      	str	r2, [r3, #4]
 8001ab0:	609a      	str	r2, [r3, #8]
 8001ab2:	60da      	str	r2, [r3, #12]
 8001ab4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	613b      	str	r3, [r7, #16]
 8001aba:	4b2d      	ldr	r3, [pc, #180]	@ (8001b70 <_ZL12MX_GPIO_Initv+0xd0>)
 8001abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001abe:	4a2c      	ldr	r2, [pc, #176]	@ (8001b70 <_ZL12MX_GPIO_Initv+0xd0>)
 8001ac0:	f043 0304 	orr.w	r3, r3, #4
 8001ac4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ac6:	4b2a      	ldr	r3, [pc, #168]	@ (8001b70 <_ZL12MX_GPIO_Initv+0xd0>)
 8001ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aca:	f003 0304 	and.w	r3, r3, #4
 8001ace:	613b      	str	r3, [r7, #16]
 8001ad0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	60fb      	str	r3, [r7, #12]
 8001ad6:	4b26      	ldr	r3, [pc, #152]	@ (8001b70 <_ZL12MX_GPIO_Initv+0xd0>)
 8001ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ada:	4a25      	ldr	r2, [pc, #148]	@ (8001b70 <_ZL12MX_GPIO_Initv+0xd0>)
 8001adc:	f043 0302 	orr.w	r3, r3, #2
 8001ae0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ae2:	4b23      	ldr	r3, [pc, #140]	@ (8001b70 <_ZL12MX_GPIO_Initv+0xd0>)
 8001ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ae6:	f003 0302 	and.w	r3, r3, #2
 8001aea:	60fb      	str	r3, [r7, #12]
 8001aec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aee:	2300      	movs	r3, #0
 8001af0:	60bb      	str	r3, [r7, #8]
 8001af2:	4b1f      	ldr	r3, [pc, #124]	@ (8001b70 <_ZL12MX_GPIO_Initv+0xd0>)
 8001af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001af6:	4a1e      	ldr	r2, [pc, #120]	@ (8001b70 <_ZL12MX_GPIO_Initv+0xd0>)
 8001af8:	f043 0301 	orr.w	r3, r3, #1
 8001afc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001afe:	4b1c      	ldr	r3, [pc, #112]	@ (8001b70 <_ZL12MX_GPIO_Initv+0xd0>)
 8001b00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b02:	f003 0301 	and.w	r3, r3, #1
 8001b06:	60bb      	str	r3, [r7, #8]
 8001b08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	607b      	str	r3, [r7, #4]
 8001b0e:	4b18      	ldr	r3, [pc, #96]	@ (8001b70 <_ZL12MX_GPIO_Initv+0xd0>)
 8001b10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b12:	4a17      	ldr	r2, [pc, #92]	@ (8001b70 <_ZL12MX_GPIO_Initv+0xd0>)
 8001b14:	f043 0308 	orr.w	r3, r3, #8
 8001b18:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b1a:	4b15      	ldr	r3, [pc, #84]	@ (8001b70 <_ZL12MX_GPIO_Initv+0xd0>)
 8001b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b1e:	f003 0308 	and.w	r3, r3, #8
 8001b22:	607b      	str	r3, [r7, #4]
 8001b24:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001b26:	2200      	movs	r2, #0
 8001b28:	2104      	movs	r1, #4
 8001b2a:	4812      	ldr	r0, [pc, #72]	@ (8001b74 <_ZL12MX_GPIO_Initv+0xd4>)
 8001b2c:	f001 fe16 	bl	800375c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001b30:	2304      	movs	r3, #4
 8001b32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b34:	2301      	movs	r3, #1
 8001b36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001b40:	f107 0314 	add.w	r3, r7, #20
 8001b44:	4619      	mov	r1, r3
 8001b46:	480b      	ldr	r0, [pc, #44]	@ (8001b74 <_ZL12MX_GPIO_Initv+0xd4>)
 8001b48:	f001 fc5c 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8001b4c:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8001b50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b52:	2300      	movs	r3, #0
 8001b54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b56:	2300      	movs	r3, #0
 8001b58:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b5a:	f107 0314 	add.w	r3, r7, #20
 8001b5e:	4619      	mov	r1, r3
 8001b60:	4804      	ldr	r0, [pc, #16]	@ (8001b74 <_ZL12MX_GPIO_Initv+0xd4>)
 8001b62:	f001 fc4f 	bl	8003404 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001b66:	bf00      	nop
 8001b68:	3728      	adds	r7, #40	@ 0x28
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	40023800 	.word	0x40023800
 8001b74:	40020400 	.word	0x40020400

08001b78 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h>:

/* USER CODE BEGIN 4 */


void readBuf(UART_HandleTypeDef* uart, uint8_t* buf, int buf_size, uint8_t* data, int data_size, uint8_t id, uint8_t* p_wrtpt, uint8_t* p_rdpt, uint16_t* stop_counter, uint16_t* error_counter, uint8_t go_back){
 8001b78:	b480      	push	{r7}
 8001b7a:	b08d      	sub	sp, #52	@ 0x34
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	60f8      	str	r0, [r7, #12]
 8001b80:	60b9      	str	r1, [r7, #8]
 8001b82:	607a      	str	r2, [r7, #4]
 8001b84:	603b      	str	r3, [r7, #0]
	int wrt_pt = uart->hdmarx->Instance->NDTR;
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	61bb      	str	r3, [r7, #24]
	wrt_pt= buf_size - wrt_pt;
 8001b90:	687a      	ldr	r2, [r7, #4]
 8001b92:	69bb      	ldr	r3, [r7, #24]
 8001b94:	1ad3      	subs	r3, r2, r3
 8001b96:	61bb      	str	r3, [r7, #24]
	int rd_pt;

	if(wrt_pt != *p_rdpt){//wrtに追??��?��?付かれてな??��?��?
 8001b98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b9a:	781b      	ldrb	r3, [r3, #0]
 8001b9c:	461a      	mov	r2, r3
 8001b9e:	69bb      	ldr	r3, [r7, #24]
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	d031      	beq.n	8001c08 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x90>
		if(buf[*p_rdpt] == 255){//p_rdptが書き換えられてな??��?��?=追??��?��?越されてな??��?��?
 8001ba4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	461a      	mov	r2, r3
 8001baa:	68bb      	ldr	r3, [r7, #8]
 8001bac:	4413      	add	r3, r2
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	2bff      	cmp	r3, #255	@ 0xff
 8001bb2:	d116      	bne.n	8001be2 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x6a>
			if(wrt_pt != *p_wrtpt){//wrt_ptが�???��?��んだ=受信した
 8001bb4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	461a      	mov	r2, r3
 8001bba:	69bb      	ldr	r3, [r7, #24]
 8001bbc:	4293      	cmp	r3, r2
 8001bbe:	d006      	beq.n	8001bce <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x56>
//正常
				*stop_counter = 0;
 8001bc0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	801a      	strh	r2, [r3, #0]
				rd_pt = *p_rdpt;
 8001bc6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001bc8:	781b      	ldrb	r3, [r3, #0]
 8001bca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001bcc:	e049      	b.n	8001c62 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xea>
			}else{//wrt_ptが�???��?��んでな??��?��?=受信してな??��?��?
//受信してな??��?��?
				(*stop_counter)++;
 8001bce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001bd0:	881b      	ldrh	r3, [r3, #0]
 8001bd2:	3301      	adds	r3, #1
 8001bd4:	b29a      	uxth	r2, r3
 8001bd6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001bd8:	801a      	strh	r2, [r3, #0]
				rd_pt = *p_rdpt;
 8001bda:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001bdc:	781b      	ldrb	r3, [r3, #0]
 8001bde:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001be0:	e03f      	b.n	8001c62 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xea>
			}
		}else{//p_rdptが書き換えられた=追??��?��?越された
//追??��?��?越された
			(*error_counter)++;
 8001be2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001be4:	881b      	ldrh	r3, [r3, #0]
 8001be6:	3301      	adds	r3, #1
 8001be8:	b29a      	uxth	r2, r3
 8001bea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001bec:	801a      	strh	r2, [r3, #0]
			rd_pt = wrt_pt - go_back;
 8001bee:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8001bf2:	69ba      	ldr	r2, [r7, #24]
 8001bf4:	1ad3      	subs	r3, r2, r3
 8001bf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
				if(rd_pt < 0){rd_pt += buf_size;}
 8001bf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	da31      	bge.n	8001c62 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xea>
 8001bfe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	4413      	add	r3, r2
 8001c04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001c06:	e02c      	b.n	8001c62 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xea>
		}
	}else{//wrtに追??��?��?付かれた,追??��?��?付い??��?��?
		int front_pt = wrt_pt + 1;
 8001c08:	69bb      	ldr	r3, [r7, #24]
 8001c0a:	3301      	adds	r3, #1
 8001c0c:	62bb      	str	r3, [r7, #40]	@ 0x28
			if(front_pt>buf_size-1){front_pt -= buf_size;}
 8001c0e:	687a      	ldr	r2, [r7, #4]
 8001c10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c12:	429a      	cmp	r2, r3
 8001c14:	dc03      	bgt.n	8001c1e <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xa6>
 8001c16:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	1ad3      	subs	r3, r2, r3
 8001c1c:	62bb      	str	r3, [r7, #40]	@ 0x28

		if(buf[front_pt] == 255){
 8001c1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c20:	68ba      	ldr	r2, [r7, #8]
 8001c22:	4413      	add	r3, r2
 8001c24:	781b      	ldrb	r3, [r3, #0]
 8001c26:	2bff      	cmp	r3, #255	@ 0xff
 8001c28:	d109      	bne.n	8001c3e <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xc6>
//追??��?��?付い??��?��?
			(*stop_counter)++;
 8001c2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001c2c:	881b      	ldrh	r3, [r3, #0]
 8001c2e:	3301      	adds	r3, #1
 8001c30:	b29a      	uxth	r2, r3
 8001c32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001c34:	801a      	strh	r2, [r3, #0]
			rd_pt = *p_rdpt;
 8001c36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c38:	781b      	ldrb	r3, [r3, #0]
 8001c3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001c3c:	e011      	b.n	8001c62 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xea>
		}else{
//追??��?��?付かれた
			(*error_counter)++;
 8001c3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001c40:	881b      	ldrh	r3, [r3, #0]
 8001c42:	3301      	adds	r3, #1
 8001c44:	b29a      	uxth	r2, r3
 8001c46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001c48:	801a      	strh	r2, [r3, #0]
			rd_pt = wrt_pt - go_back;
 8001c4a:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8001c4e:	69ba      	ldr	r2, [r7, #24]
 8001c50:	1ad3      	subs	r3, r2, r3
 8001c52:	62fb      	str	r3, [r7, #44]	@ 0x2c
				if(rd_pt < 0){rd_pt += buf_size;}
 8001c54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	da03      	bge.n	8001c62 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xea>
 8001c5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	4413      	add	r3, r2
 8001c60:	62fb      	str	r3, [r7, #44]	@ 0x2c
		}
	}

	if(*stop_counter > 65500){*stop_counter = 65500;}
 8001c62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001c64:	881b      	ldrh	r3, [r3, #0]
 8001c66:	f64f 72dc 	movw	r2, #65500	@ 0xffdc
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d903      	bls.n	8001c76 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xfe>
 8001c6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001c70:	f64f 72dc 	movw	r2, #65500	@ 0xffdc
 8001c74:	801a      	strh	r2, [r3, #0]
	if(*error_counter > 65500){*error_counter = 65500;}
 8001c76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001c78:	881b      	ldrh	r3, [r3, #0]
 8001c7a:	f64f 72dc 	movw	r2, #65500	@ 0xffdc
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d903      	bls.n	8001c8a <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x112>
 8001c82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001c84:	f64f 72dc 	movw	r2, #65500	@ 0xffdc
 8001c88:	801a      	strh	r2, [r3, #0]


	while(1){
		int dif_pt = wrt_pt - rd_pt;
 8001c8a:	69ba      	ldr	r2, [r7, #24]
 8001c8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c8e:	1ad3      	subs	r3, r2, r3
 8001c90:	627b      	str	r3, [r7, #36]	@ 0x24
			if(dif_pt < 0){dif_pt += buf_size;}
 8001c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	da03      	bge.n	8001ca0 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x128>
 8001c98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	4413      	add	r3, r2
 8001c9e:	627b      	str	r3, [r7, #36]	@ 0x24
		if(dif_pt <= go_back/2){break;}
 8001ca0:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8001ca4:	085b      	lsrs	r3, r3, #1
 8001ca6:	b2db      	uxtb	r3, r3
 8001ca8:	461a      	mov	r2, r3
 8001caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cac:	4293      	cmp	r3, r2
 8001cae:	dd65      	ble.n	8001d7c <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x204>

		rd_pt++;
 8001cb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cb2:	3301      	adds	r3, #1
 8001cb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			if(rd_pt>buf_size-1){rd_pt -= buf_size;}
 8001cb6:	687a      	ldr	r2, [r7, #4]
 8001cb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cba:	429a      	cmp	r2, r3
 8001cbc:	dc03      	bgt.n	8001cc6 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x14e>
 8001cbe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	1ad3      	subs	r3, r2, r3
 8001cc4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if(buf[rd_pt] == 250+id){
 8001cc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cc8:	68ba      	ldr	r2, [r7, #8]
 8001cca:	4413      	add	r3, r2
 8001ccc:	781b      	ldrb	r3, [r3, #0]
 8001cce:	461a      	mov	r2, r3
 8001cd0:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001cd4:	33fa      	adds	r3, #250	@ 0xfa
 8001cd6:	429a      	cmp	r2, r3
 8001cd8:	d14a      	bne.n	8001d70 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x1f8>
			int goal_rdpt = rd_pt + data_size;//data_sizeに0はとれな??��?��?,25以上も??��?��???��?��?
 8001cda:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001cdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001cde:	4413      	add	r3, r2
 8001ce0:	617b      	str	r3, [r7, #20]

				if(goal_rdpt>buf_size-1){goal_rdpt -= buf_size;}
 8001ce2:	687a      	ldr	r2, [r7, #4]
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	429a      	cmp	r2, r3
 8001ce8:	dc03      	bgt.n	8001cf2 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x17a>
 8001cea:	697a      	ldr	r2, [r7, #20]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	1ad3      	subs	r3, r2, r3
 8001cf0:	617b      	str	r3, [r7, #20]
			int temp_rdpt = rd_pt;
 8001cf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cf4:	623b      	str	r3, [r7, #32]

			buf[rd_pt] = 255;
 8001cf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cf8:	68ba      	ldr	r2, [r7, #8]
 8001cfa:	4413      	add	r3, r2
 8001cfc:	22ff      	movs	r2, #255	@ 0xff
 8001cfe:	701a      	strb	r2, [r3, #0]

			for(int i=0; i<data_size; i++){
 8001d00:	2300      	movs	r3, #0
 8001d02:	61fb      	str	r3, [r7, #28]
 8001d04:	e01a      	b.n	8001d3c <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x1c4>
				temp_rdpt += 1;
 8001d06:	6a3b      	ldr	r3, [r7, #32]
 8001d08:	3301      	adds	r3, #1
 8001d0a:	623b      	str	r3, [r7, #32]
					if(temp_rdpt>buf_size-1){temp_rdpt -= buf_size;}
 8001d0c:	687a      	ldr	r2, [r7, #4]
 8001d0e:	6a3b      	ldr	r3, [r7, #32]
 8001d10:	429a      	cmp	r2, r3
 8001d12:	dc03      	bgt.n	8001d1c <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x1a4>
 8001d14:	6a3a      	ldr	r2, [r7, #32]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	1ad3      	subs	r3, r2, r3
 8001d1a:	623b      	str	r3, [r7, #32]

				data[i] = buf[temp_rdpt];
 8001d1c:	6a3b      	ldr	r3, [r7, #32]
 8001d1e:	68ba      	ldr	r2, [r7, #8]
 8001d20:	441a      	add	r2, r3
 8001d22:	69fb      	ldr	r3, [r7, #28]
 8001d24:	6839      	ldr	r1, [r7, #0]
 8001d26:	440b      	add	r3, r1
 8001d28:	7812      	ldrb	r2, [r2, #0]
 8001d2a:	701a      	strb	r2, [r3, #0]
				buf[temp_rdpt] = 255;
 8001d2c:	6a3b      	ldr	r3, [r7, #32]
 8001d2e:	68ba      	ldr	r2, [r7, #8]
 8001d30:	4413      	add	r3, r2
 8001d32:	22ff      	movs	r2, #255	@ 0xff
 8001d34:	701a      	strb	r2, [r3, #0]
			for(int i=0; i<data_size; i++){
 8001d36:	69fb      	ldr	r3, [r7, #28]
 8001d38:	3301      	adds	r3, #1
 8001d3a:	61fb      	str	r3, [r7, #28]
 8001d3c:	69fa      	ldr	r2, [r7, #28]
 8001d3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d40:	429a      	cmp	r2, r3
 8001d42:	dbe0      	blt.n	8001d06 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x18e>
			}

			rd_pt = temp_rdpt;
 8001d44:	6a3b      	ldr	r3, [r7, #32]
 8001d46:	62fb      	str	r3, [r7, #44]	@ 0x2c

			dif_pt = wrt_pt - rd_pt;
 8001d48:	69ba      	ldr	r2, [r7, #24]
 8001d4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d4c:	1ad3      	subs	r3, r2, r3
 8001d4e:	627b      	str	r3, [r7, #36]	@ 0x24
				if(dif_pt < 0){dif_pt += buf_size;}
 8001d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	da03      	bge.n	8001d5e <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x1e6>
 8001d56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	4413      	add	r3, r2
 8001d5c:	627b      	str	r3, [r7, #36]	@ 0x24
			if(dif_pt >= buf_size/2){}
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	0fda      	lsrs	r2, r3, #31
 8001d62:	4413      	add	r3, r2
 8001d64:	105b      	asrs	r3, r3, #1
 8001d66:	461a      	mov	r2, r3
 8001d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	da8d      	bge.n	8001c8a <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x112>
			else{break;}
 8001d6e:	e006      	b.n	8001d7e <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x206>
		}else{buf[rd_pt] = 255;}
 8001d70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d72:	68ba      	ldr	r2, [r7, #8]
 8001d74:	4413      	add	r3, r2
 8001d76:	22ff      	movs	r2, #255	@ 0xff
 8001d78:	701a      	strb	r2, [r3, #0]
	}
 8001d7a:	e786      	b.n	8001c8a <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x112>
		if(dif_pt <= go_back/2){break;}
 8001d7c:	bf00      	nop

	*p_rdpt = rd_pt;
 8001d7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d80:	b2da      	uxtb	r2, r3
 8001d82:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d84:	701a      	strb	r2, [r3, #0]
//	*p_wrtpt = buf_size - (uart->hdmarx->Instance->CNDTR);
	*p_wrtpt = wrt_pt;
 8001d86:	69bb      	ldr	r3, [r7, #24]
 8001d88:	b2da      	uxtb	r2, r3
 8001d8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d8c:	701a      	strb	r2, [r3, #0]
}
 8001d8e:	bf00      	nop
 8001d90:	3734      	adds	r7, #52	@ 0x34
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr

08001d9a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d9a:	b480      	push	{r7}
 8001d9c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d9e:	b672      	cpsid	i
}
 8001da0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001da2:	bf00      	nop
 8001da4:	e7fd      	b.n	8001da2 <Error_Handler+0x8>

08001da6 <_ZSt5atan2IssEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
#endif

  template<typename _Tp, typename _Up>
    inline _GLIBCXX_CONSTEXPR
    typename __gnu_cxx::__promote_2<_Tp, _Up>::__type
    atan2(_Tp __y, _Up __x)
 8001da6:	b5b0      	push	{r4, r5, r7, lr}
 8001da8:	b082      	sub	sp, #8
 8001daa:	af00      	add	r7, sp, #0
 8001dac:	4603      	mov	r3, r0
 8001dae:	460a      	mov	r2, r1
 8001db0:	80fb      	strh	r3, [r7, #6]
 8001db2:	4613      	mov	r3, r2
 8001db4:	80bb      	strh	r3, [r7, #4]
    {
      typedef typename __gnu_cxx::__promote_2<_Tp, _Up>::__type __type;
      return atan2(__type(__y), __type(__x));
 8001db6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f7fe fb76 	bl	80004ac <__aeabi_i2d>
 8001dc0:	4604      	mov	r4, r0
 8001dc2:	460d      	mov	r5, r1
 8001dc4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f7fe fb6f 	bl	80004ac <__aeabi_i2d>
 8001dce:	4602      	mov	r2, r0
 8001dd0:	460b      	mov	r3, r1
 8001dd2:	ec43 2b11 	vmov	d1, r2, r3
 8001dd6:	ec45 4b10 	vmov	d0, r4, r5
 8001dda:	f003 fd05 	bl	80057e8 <atan2>
 8001dde:	eeb0 7a40 	vmov.f32	s14, s0
 8001de2:	eef0 7a60 	vmov.f32	s15, s1
    }
 8001de6:	eeb0 0a47 	vmov.f32	s0, s14
 8001dea:	eef0 0a67 	vmov.f32	s1, s15
 8001dee:	3708      	adds	r7, #8
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bdb0      	pop	{r4, r5, r7, pc}

08001df4 <_ZSt4sqrtIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>:

  template<typename _Tp>
    inline _GLIBCXX_CONSTEXPR
    typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value, 
                                    double>::__type
    sqrt(_Tp __x)
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b082      	sub	sp, #8
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
    { return __builtin_sqrt(__x); }
 8001dfc:	6878      	ldr	r0, [r7, #4]
 8001dfe:	f7fe fb55 	bl	80004ac <__aeabi_i2d>
 8001e02:	4602      	mov	r2, r0
 8001e04:	460b      	mov	r3, r1
 8001e06:	ec43 2b10 	vmov	d0, r2, r3
 8001e0a:	f003 fdb7 	bl	800597c <sqrt>
 8001e0e:	eeb0 7a40 	vmov.f32	s14, s0
 8001e12:	eef0 7a60 	vmov.f32	s15, s1
 8001e16:	eeb0 0a47 	vmov.f32	s0, s14
 8001e1a:	eef0 0a67 	vmov.f32	s1, s15
 8001e1e:	3708      	adds	r7, #8
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}

08001e24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b083      	sub	sp, #12
 8001e28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	607b      	str	r3, [r7, #4]
 8001e2e:	4b10      	ldr	r3, [pc, #64]	@ (8001e70 <HAL_MspInit+0x4c>)
 8001e30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e32:	4a0f      	ldr	r2, [pc, #60]	@ (8001e70 <HAL_MspInit+0x4c>)
 8001e34:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e38:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e3a:	4b0d      	ldr	r3, [pc, #52]	@ (8001e70 <HAL_MspInit+0x4c>)
 8001e3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e42:	607b      	str	r3, [r7, #4]
 8001e44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e46:	2300      	movs	r3, #0
 8001e48:	603b      	str	r3, [r7, #0]
 8001e4a:	4b09      	ldr	r3, [pc, #36]	@ (8001e70 <HAL_MspInit+0x4c>)
 8001e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e4e:	4a08      	ldr	r2, [pc, #32]	@ (8001e70 <HAL_MspInit+0x4c>)
 8001e50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e54:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e56:	4b06      	ldr	r3, [pc, #24]	@ (8001e70 <HAL_MspInit+0x4c>)
 8001e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e5e:	603b      	str	r3, [r7, #0]
 8001e60:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e62:	bf00      	nop
 8001e64:	370c      	adds	r7, #12
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr
 8001e6e:	bf00      	nop
 8001e70:	40023800 	.word	0x40023800

08001e74 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b08a      	sub	sp, #40	@ 0x28
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e7c:	f107 0314 	add.w	r3, r7, #20
 8001e80:	2200      	movs	r2, #0
 8001e82:	601a      	str	r2, [r3, #0]
 8001e84:	605a      	str	r2, [r3, #4]
 8001e86:	609a      	str	r2, [r3, #8]
 8001e88:	60da      	str	r2, [r3, #12]
 8001e8a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a17      	ldr	r2, [pc, #92]	@ (8001ef0 <HAL_ADC_MspInit+0x7c>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d127      	bne.n	8001ee6 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001e96:	2300      	movs	r3, #0
 8001e98:	613b      	str	r3, [r7, #16]
 8001e9a:	4b16      	ldr	r3, [pc, #88]	@ (8001ef4 <HAL_ADC_MspInit+0x80>)
 8001e9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e9e:	4a15      	ldr	r2, [pc, #84]	@ (8001ef4 <HAL_ADC_MspInit+0x80>)
 8001ea0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ea4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ea6:	4b13      	ldr	r3, [pc, #76]	@ (8001ef4 <HAL_ADC_MspInit+0x80>)
 8001ea8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eaa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001eae:	613b      	str	r3, [r7, #16]
 8001eb0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	60fb      	str	r3, [r7, #12]
 8001eb6:	4b0f      	ldr	r3, [pc, #60]	@ (8001ef4 <HAL_ADC_MspInit+0x80>)
 8001eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eba:	4a0e      	ldr	r2, [pc, #56]	@ (8001ef4 <HAL_ADC_MspInit+0x80>)
 8001ebc:	f043 0304 	orr.w	r3, r3, #4
 8001ec0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ec2:	4b0c      	ldr	r3, [pc, #48]	@ (8001ef4 <HAL_ADC_MspInit+0x80>)
 8001ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ec6:	f003 0304 	and.w	r3, r3, #4
 8001eca:	60fb      	str	r3, [r7, #12]
 8001ecc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001ece:	2306      	movs	r3, #6
 8001ed0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ed2:	2303      	movs	r3, #3
 8001ed4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001eda:	f107 0314 	add.w	r3, r7, #20
 8001ede:	4619      	mov	r1, r3
 8001ee0:	4805      	ldr	r0, [pc, #20]	@ (8001ef8 <HAL_ADC_MspInit+0x84>)
 8001ee2:	f001 fa8f 	bl	8003404 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001ee6:	bf00      	nop
 8001ee8:	3728      	adds	r7, #40	@ 0x28
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	40012000 	.word	0x40012000
 8001ef4:	40023800 	.word	0x40023800
 8001ef8:	40020800 	.word	0x40020800

08001efc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b08a      	sub	sp, #40	@ 0x28
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f04:	f107 0314 	add.w	r3, r7, #20
 8001f08:	2200      	movs	r2, #0
 8001f0a:	601a      	str	r2, [r3, #0]
 8001f0c:	605a      	str	r2, [r3, #4]
 8001f0e:	609a      	str	r2, [r3, #8]
 8001f10:	60da      	str	r2, [r3, #12]
 8001f12:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a19      	ldr	r2, [pc, #100]	@ (8001f80 <HAL_I2C_MspInit+0x84>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d12c      	bne.n	8001f78 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f1e:	2300      	movs	r3, #0
 8001f20:	613b      	str	r3, [r7, #16]
 8001f22:	4b18      	ldr	r3, [pc, #96]	@ (8001f84 <HAL_I2C_MspInit+0x88>)
 8001f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f26:	4a17      	ldr	r2, [pc, #92]	@ (8001f84 <HAL_I2C_MspInit+0x88>)
 8001f28:	f043 0302 	orr.w	r3, r3, #2
 8001f2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f2e:	4b15      	ldr	r3, [pc, #84]	@ (8001f84 <HAL_I2C_MspInit+0x88>)
 8001f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f32:	f003 0302 	and.w	r3, r3, #2
 8001f36:	613b      	str	r3, [r7, #16]
 8001f38:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001f3a:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001f3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f40:	2312      	movs	r3, #18
 8001f42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f44:	2300      	movs	r3, #0
 8001f46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f48:	2303      	movs	r3, #3
 8001f4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001f4c:	2304      	movs	r3, #4
 8001f4e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f50:	f107 0314 	add.w	r3, r7, #20
 8001f54:	4619      	mov	r1, r3
 8001f56:	480c      	ldr	r0, [pc, #48]	@ (8001f88 <HAL_I2C_MspInit+0x8c>)
 8001f58:	f001 fa54 	bl	8003404 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	60fb      	str	r3, [r7, #12]
 8001f60:	4b08      	ldr	r3, [pc, #32]	@ (8001f84 <HAL_I2C_MspInit+0x88>)
 8001f62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f64:	4a07      	ldr	r2, [pc, #28]	@ (8001f84 <HAL_I2C_MspInit+0x88>)
 8001f66:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001f6a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f6c:	4b05      	ldr	r3, [pc, #20]	@ (8001f84 <HAL_I2C_MspInit+0x88>)
 8001f6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f70:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f74:	60fb      	str	r3, [r7, #12]
 8001f76:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001f78:	bf00      	nop
 8001f7a:	3728      	adds	r7, #40	@ 0x28
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	40005400 	.word	0x40005400
 8001f84:	40023800 	.word	0x40023800
 8001f88:	40020400 	.word	0x40020400

08001f8c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b08c      	sub	sp, #48	@ 0x30
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f94:	f107 031c 	add.w	r3, r7, #28
 8001f98:	2200      	movs	r2, #0
 8001f9a:	601a      	str	r2, [r3, #0]
 8001f9c:	605a      	str	r2, [r3, #4]
 8001f9e:	609a      	str	r2, [r3, #8]
 8001fa0:	60da      	str	r2, [r3, #12]
 8001fa2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a59      	ldr	r2, [pc, #356]	@ (8002110 <HAL_UART_MspInit+0x184>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d14b      	bne.n	8002046 <HAL_UART_MspInit+0xba>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8001fae:	2300      	movs	r3, #0
 8001fb0:	61bb      	str	r3, [r7, #24]
 8001fb2:	4b58      	ldr	r3, [pc, #352]	@ (8002114 <HAL_UART_MspInit+0x188>)
 8001fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fb6:	4a57      	ldr	r2, [pc, #348]	@ (8002114 <HAL_UART_MspInit+0x188>)
 8001fb8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001fbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fbe:	4b55      	ldr	r3, [pc, #340]	@ (8002114 <HAL_UART_MspInit+0x188>)
 8001fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001fc6:	61bb      	str	r3, [r7, #24]
 8001fc8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fca:	2300      	movs	r3, #0
 8001fcc:	617b      	str	r3, [r7, #20]
 8001fce:	4b51      	ldr	r3, [pc, #324]	@ (8002114 <HAL_UART_MspInit+0x188>)
 8001fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fd2:	4a50      	ldr	r2, [pc, #320]	@ (8002114 <HAL_UART_MspInit+0x188>)
 8001fd4:	f043 0304 	orr.w	r3, r3, #4
 8001fd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fda:	4b4e      	ldr	r3, [pc, #312]	@ (8002114 <HAL_UART_MspInit+0x188>)
 8001fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fde:	f003 0304 	and.w	r3, r3, #4
 8001fe2:	617b      	str	r3, [r7, #20]
 8001fe4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	613b      	str	r3, [r7, #16]
 8001fea:	4b4a      	ldr	r3, [pc, #296]	@ (8002114 <HAL_UART_MspInit+0x188>)
 8001fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fee:	4a49      	ldr	r2, [pc, #292]	@ (8002114 <HAL_UART_MspInit+0x188>)
 8001ff0:	f043 0308 	orr.w	r3, r3, #8
 8001ff4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ff6:	4b47      	ldr	r3, [pc, #284]	@ (8002114 <HAL_UART_MspInit+0x188>)
 8001ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ffa:	f003 0308 	and.w	r3, r3, #8
 8001ffe:	613b      	str	r3, [r7, #16]
 8002000:	693b      	ldr	r3, [r7, #16]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = TWE_TX_Pin;
 8002002:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002006:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002008:	2302      	movs	r3, #2
 800200a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800200c:	2300      	movs	r3, #0
 800200e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002010:	2303      	movs	r3, #3
 8002012:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002014:	2308      	movs	r3, #8
 8002016:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(TWE_TX_GPIO_Port, &GPIO_InitStruct);
 8002018:	f107 031c 	add.w	r3, r7, #28
 800201c:	4619      	mov	r1, r3
 800201e:	483e      	ldr	r0, [pc, #248]	@ (8002118 <HAL_UART_MspInit+0x18c>)
 8002020:	f001 f9f0 	bl	8003404 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = TWE_RX_Pin;
 8002024:	2304      	movs	r3, #4
 8002026:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002028:	2302      	movs	r3, #2
 800202a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202c:	2300      	movs	r3, #0
 800202e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002030:	2303      	movs	r3, #3
 8002032:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002034:	2308      	movs	r3, #8
 8002036:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(TWE_RX_GPIO_Port, &GPIO_InitStruct);
 8002038:	f107 031c 	add.w	r3, r7, #28
 800203c:	4619      	mov	r1, r3
 800203e:	4837      	ldr	r0, [pc, #220]	@ (800211c <HAL_UART_MspInit+0x190>)
 8002040:	f001 f9e0 	bl	8003404 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002044:	e060      	b.n	8002108 <HAL_UART_MspInit+0x17c>
  else if(huart->Instance==USART1)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4a35      	ldr	r2, [pc, #212]	@ (8002120 <HAL_UART_MspInit+0x194>)
 800204c:	4293      	cmp	r3, r2
 800204e:	d15b      	bne.n	8002108 <HAL_UART_MspInit+0x17c>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002050:	2300      	movs	r3, #0
 8002052:	60fb      	str	r3, [r7, #12]
 8002054:	4b2f      	ldr	r3, [pc, #188]	@ (8002114 <HAL_UART_MspInit+0x188>)
 8002056:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002058:	4a2e      	ldr	r2, [pc, #184]	@ (8002114 <HAL_UART_MspInit+0x188>)
 800205a:	f043 0310 	orr.w	r3, r3, #16
 800205e:	6453      	str	r3, [r2, #68]	@ 0x44
 8002060:	4b2c      	ldr	r3, [pc, #176]	@ (8002114 <HAL_UART_MspInit+0x188>)
 8002062:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002064:	f003 0310 	and.w	r3, r3, #16
 8002068:	60fb      	str	r3, [r7, #12]
 800206a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800206c:	2300      	movs	r3, #0
 800206e:	60bb      	str	r3, [r7, #8]
 8002070:	4b28      	ldr	r3, [pc, #160]	@ (8002114 <HAL_UART_MspInit+0x188>)
 8002072:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002074:	4a27      	ldr	r2, [pc, #156]	@ (8002114 <HAL_UART_MspInit+0x188>)
 8002076:	f043 0301 	orr.w	r3, r3, #1
 800207a:	6313      	str	r3, [r2, #48]	@ 0x30
 800207c:	4b25      	ldr	r3, [pc, #148]	@ (8002114 <HAL_UART_MspInit+0x188>)
 800207e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002080:	f003 0301 	and.w	r3, r3, #1
 8002084:	60bb      	str	r3, [r7, #8]
 8002086:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PC_TX_Pin|PC_RX_Pin;
 8002088:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800208c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800208e:	2302      	movs	r3, #2
 8002090:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002092:	2300      	movs	r3, #0
 8002094:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002096:	2303      	movs	r3, #3
 8002098:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800209a:	2307      	movs	r3, #7
 800209c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800209e:	f107 031c 	add.w	r3, r7, #28
 80020a2:	4619      	mov	r1, r3
 80020a4:	481f      	ldr	r0, [pc, #124]	@ (8002124 <HAL_UART_MspInit+0x198>)
 80020a6:	f001 f9ad 	bl	8003404 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80020aa:	4b1f      	ldr	r3, [pc, #124]	@ (8002128 <HAL_UART_MspInit+0x19c>)
 80020ac:	4a1f      	ldr	r2, [pc, #124]	@ (800212c <HAL_UART_MspInit+0x1a0>)
 80020ae:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80020b0:	4b1d      	ldr	r3, [pc, #116]	@ (8002128 <HAL_UART_MspInit+0x19c>)
 80020b2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80020b6:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80020b8:	4b1b      	ldr	r3, [pc, #108]	@ (8002128 <HAL_UART_MspInit+0x19c>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80020be:	4b1a      	ldr	r3, [pc, #104]	@ (8002128 <HAL_UART_MspInit+0x19c>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80020c4:	4b18      	ldr	r3, [pc, #96]	@ (8002128 <HAL_UART_MspInit+0x19c>)
 80020c6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80020ca:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80020cc:	4b16      	ldr	r3, [pc, #88]	@ (8002128 <HAL_UART_MspInit+0x19c>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80020d2:	4b15      	ldr	r3, [pc, #84]	@ (8002128 <HAL_UART_MspInit+0x19c>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80020d8:	4b13      	ldr	r3, [pc, #76]	@ (8002128 <HAL_UART_MspInit+0x19c>)
 80020da:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80020de:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80020e0:	4b11      	ldr	r3, [pc, #68]	@ (8002128 <HAL_UART_MspInit+0x19c>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80020e6:	4b10      	ldr	r3, [pc, #64]	@ (8002128 <HAL_UART_MspInit+0x19c>)
 80020e8:	2200      	movs	r2, #0
 80020ea:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80020ec:	480e      	ldr	r0, [pc, #56]	@ (8002128 <HAL_UART_MspInit+0x19c>)
 80020ee:	f000 fe19 	bl	8002d24 <HAL_DMA_Init>
 80020f2:	4603      	mov	r3, r0
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d001      	beq.n	80020fc <HAL_UART_MspInit+0x170>
      Error_Handler();
 80020f8:	f7ff fe4f 	bl	8001d9a <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	4a0a      	ldr	r2, [pc, #40]	@ (8002128 <HAL_UART_MspInit+0x19c>)
 8002100:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002102:	4a09      	ldr	r2, [pc, #36]	@ (8002128 <HAL_UART_MspInit+0x19c>)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002108:	bf00      	nop
 800210a:	3730      	adds	r7, #48	@ 0x30
 800210c:	46bd      	mov	sp, r7
 800210e:	bd80      	pop	{r7, pc}
 8002110:	40005000 	.word	0x40005000
 8002114:	40023800 	.word	0x40023800
 8002118:	40020800 	.word	0x40020800
 800211c:	40020c00 	.word	0x40020c00
 8002120:	40011000 	.word	0x40011000
 8002124:	40020000 	.word	0x40020000
 8002128:	200005c8 	.word	0x200005c8
 800212c:	40026440 	.word	0x40026440

08002130 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002130:	b480      	push	{r7}
 8002132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002134:	bf00      	nop
 8002136:	e7fd      	b.n	8002134 <NMI_Handler+0x4>

08002138 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002138:	b480      	push	{r7}
 800213a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800213c:	bf00      	nop
 800213e:	e7fd      	b.n	800213c <HardFault_Handler+0x4>

08002140 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002140:	b480      	push	{r7}
 8002142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002144:	bf00      	nop
 8002146:	e7fd      	b.n	8002144 <MemManage_Handler+0x4>

08002148 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002148:	b480      	push	{r7}
 800214a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800214c:	bf00      	nop
 800214e:	e7fd      	b.n	800214c <BusFault_Handler+0x4>

08002150 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002150:	b480      	push	{r7}
 8002152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002154:	bf00      	nop
 8002156:	e7fd      	b.n	8002154 <UsageFault_Handler+0x4>

08002158 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002158:	b480      	push	{r7}
 800215a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800215c:	bf00      	nop
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr

08002166 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002166:	b480      	push	{r7}
 8002168:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800216a:	bf00      	nop
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr

08002174 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002174:	b480      	push	{r7}
 8002176:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002178:	bf00      	nop
 800217a:	46bd      	mov	sp, r7
 800217c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002180:	4770      	bx	lr

08002182 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002182:	b580      	push	{r7, lr}
 8002184:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002186:	f000 f89b 	bl	80022c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800218a:	bf00      	nop
 800218c:	bd80      	pop	{r7, pc}
	...

08002190 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002194:	4802      	ldr	r0, [pc, #8]	@ (80021a0 <DMA2_Stream2_IRQHandler+0x10>)
 8002196:	f000 fecb 	bl	8002f30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800219a:	bf00      	nop
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	200005c8 	.word	0x200005c8

080021a4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80021a8:	4b06      	ldr	r3, [pc, #24]	@ (80021c4 <SystemInit+0x20>)
 80021aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021ae:	4a05      	ldr	r2, [pc, #20]	@ (80021c4 <SystemInit+0x20>)
 80021b0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80021b4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021b8:	bf00      	nop
 80021ba:	46bd      	mov	sp, r7
 80021bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c0:	4770      	bx	lr
 80021c2:	bf00      	nop
 80021c4:	e000ed00 	.word	0xe000ed00

080021c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80021c8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002200 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80021cc:	f7ff ffea 	bl	80021a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80021d0:	480c      	ldr	r0, [pc, #48]	@ (8002204 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80021d2:	490d      	ldr	r1, [pc, #52]	@ (8002208 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80021d4:	4a0d      	ldr	r2, [pc, #52]	@ (800220c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80021d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021d8:	e002      	b.n	80021e0 <LoopCopyDataInit>

080021da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021de:	3304      	adds	r3, #4

080021e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021e4:	d3f9      	bcc.n	80021da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021e6:	4a0a      	ldr	r2, [pc, #40]	@ (8002210 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80021e8:	4c0a      	ldr	r4, [pc, #40]	@ (8002214 <LoopFillZerobss+0x22>)
  movs r3, #0
 80021ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021ec:	e001      	b.n	80021f2 <LoopFillZerobss>

080021ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021f0:	3204      	adds	r2, #4

080021f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021f4:	d3fb      	bcc.n	80021ee <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80021f6:	f003 fe77 	bl	8005ee8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80021fa:	f7ff f945 	bl	8001488 <main>
  bx  lr    
 80021fe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002200:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002204:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002208:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 800220c:	08006d60 	.word	0x08006d60
  ldr r2, =_sbss
 8002210:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8002214:	200007fc 	.word	0x200007fc

08002218 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002218:	e7fe      	b.n	8002218 <ADC_IRQHandler>
	...

0800221c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002220:	4b0e      	ldr	r3, [pc, #56]	@ (800225c <HAL_Init+0x40>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a0d      	ldr	r2, [pc, #52]	@ (800225c <HAL_Init+0x40>)
 8002226:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800222a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800222c:	4b0b      	ldr	r3, [pc, #44]	@ (800225c <HAL_Init+0x40>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a0a      	ldr	r2, [pc, #40]	@ (800225c <HAL_Init+0x40>)
 8002232:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002236:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002238:	4b08      	ldr	r3, [pc, #32]	@ (800225c <HAL_Init+0x40>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a07      	ldr	r2, [pc, #28]	@ (800225c <HAL_Init+0x40>)
 800223e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002242:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002244:	2003      	movs	r0, #3
 8002246:	f000 fd2b 	bl	8002ca0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800224a:	200f      	movs	r0, #15
 800224c:	f000 f808 	bl	8002260 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002250:	f7ff fde8 	bl	8001e24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002254:	2300      	movs	r3, #0
}
 8002256:	4618      	mov	r0, r3
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	40023c00 	.word	0x40023c00

08002260 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b082      	sub	sp, #8
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002268:	4b12      	ldr	r3, [pc, #72]	@ (80022b4 <HAL_InitTick+0x54>)
 800226a:	681a      	ldr	r2, [r3, #0]
 800226c:	4b12      	ldr	r3, [pc, #72]	@ (80022b8 <HAL_InitTick+0x58>)
 800226e:	781b      	ldrb	r3, [r3, #0]
 8002270:	4619      	mov	r1, r3
 8002272:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002276:	fbb3 f3f1 	udiv	r3, r3, r1
 800227a:	fbb2 f3f3 	udiv	r3, r2, r3
 800227e:	4618      	mov	r0, r3
 8002280:	f000 fd43 	bl	8002d0a <HAL_SYSTICK_Config>
 8002284:	4603      	mov	r3, r0
 8002286:	2b00      	cmp	r3, #0
 8002288:	d001      	beq.n	800228e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	e00e      	b.n	80022ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2b0f      	cmp	r3, #15
 8002292:	d80a      	bhi.n	80022aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002294:	2200      	movs	r2, #0
 8002296:	6879      	ldr	r1, [r7, #4]
 8002298:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800229c:	f000 fd0b 	bl	8002cb6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022a0:	4a06      	ldr	r2, [pc, #24]	@ (80022bc <HAL_InitTick+0x5c>)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022a6:	2300      	movs	r3, #0
 80022a8:	e000      	b.n	80022ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80022aa:	2301      	movs	r3, #1
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	3708      	adds	r7, #8
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bd80      	pop	{r7, pc}
 80022b4:	20000008 	.word	0x20000008
 80022b8:	20000010 	.word	0x20000010
 80022bc:	2000000c 	.word	0x2000000c

080022c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022c0:	b480      	push	{r7}
 80022c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022c4:	4b06      	ldr	r3, [pc, #24]	@ (80022e0 <HAL_IncTick+0x20>)
 80022c6:	781b      	ldrb	r3, [r3, #0]
 80022c8:	461a      	mov	r2, r3
 80022ca:	4b06      	ldr	r3, [pc, #24]	@ (80022e4 <HAL_IncTick+0x24>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4413      	add	r3, r2
 80022d0:	4a04      	ldr	r2, [pc, #16]	@ (80022e4 <HAL_IncTick+0x24>)
 80022d2:	6013      	str	r3, [r2, #0]
}
 80022d4:	bf00      	nop
 80022d6:	46bd      	mov	sp, r7
 80022d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022dc:	4770      	bx	lr
 80022de:	bf00      	nop
 80022e0:	20000010 	.word	0x20000010
 80022e4:	200006c0 	.word	0x200006c0

080022e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022e8:	b480      	push	{r7}
 80022ea:	af00      	add	r7, sp, #0
  return uwTick;
 80022ec:	4b03      	ldr	r3, [pc, #12]	@ (80022fc <HAL_GetTick+0x14>)
 80022ee:	681b      	ldr	r3, [r3, #0]
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	46bd      	mov	sp, r7
 80022f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f8:	4770      	bx	lr
 80022fa:	bf00      	nop
 80022fc:	200006c0 	.word	0x200006c0

08002300 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b084      	sub	sp, #16
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002308:	f7ff ffee 	bl	80022e8 <HAL_GetTick>
 800230c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002318:	d005      	beq.n	8002326 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800231a:	4b0a      	ldr	r3, [pc, #40]	@ (8002344 <HAL_Delay+0x44>)
 800231c:	781b      	ldrb	r3, [r3, #0]
 800231e:	461a      	mov	r2, r3
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	4413      	add	r3, r2
 8002324:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002326:	bf00      	nop
 8002328:	f7ff ffde 	bl	80022e8 <HAL_GetTick>
 800232c:	4602      	mov	r2, r0
 800232e:	68bb      	ldr	r3, [r7, #8]
 8002330:	1ad3      	subs	r3, r2, r3
 8002332:	68fa      	ldr	r2, [r7, #12]
 8002334:	429a      	cmp	r2, r3
 8002336:	d8f7      	bhi.n	8002328 <HAL_Delay+0x28>
  {
  }
}
 8002338:	bf00      	nop
 800233a:	bf00      	nop
 800233c:	3710      	adds	r7, #16
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	20000010 	.word	0x20000010

08002348 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b084      	sub	sp, #16
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002350:	2300      	movs	r3, #0
 8002352:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d101      	bne.n	800235e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800235a:	2301      	movs	r3, #1
 800235c:	e033      	b.n	80023c6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002362:	2b00      	cmp	r3, #0
 8002364:	d109      	bne.n	800237a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002366:	6878      	ldr	r0, [r7, #4]
 8002368:	f7ff fd84 	bl	8001e74 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2200      	movs	r2, #0
 8002370:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	2200      	movs	r2, #0
 8002376:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800237e:	f003 0310 	and.w	r3, r3, #16
 8002382:	2b00      	cmp	r3, #0
 8002384:	d118      	bne.n	80023b8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800238a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800238e:	f023 0302 	bic.w	r3, r3, #2
 8002392:	f043 0202 	orr.w	r2, r3, #2
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800239a:	6878      	ldr	r0, [r7, #4]
 800239c:	f000 fab4 	bl	8002908 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2200      	movs	r2, #0
 80023a4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023aa:	f023 0303 	bic.w	r3, r3, #3
 80023ae:	f043 0201 	orr.w	r2, r3, #1
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	641a      	str	r2, [r3, #64]	@ 0x40
 80023b6:	e001      	b.n	80023bc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80023b8:	2301      	movs	r3, #1
 80023ba:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2200      	movs	r2, #0
 80023c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80023c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	3710      	adds	r7, #16
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}
	...

080023d0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b085      	sub	sp, #20
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80023d8:	2300      	movs	r3, #0
 80023da:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80023e2:	2b01      	cmp	r3, #1
 80023e4:	d101      	bne.n	80023ea <HAL_ADC_Start+0x1a>
 80023e6:	2302      	movs	r3, #2
 80023e8:	e0b2      	b.n	8002550 <HAL_ADC_Start+0x180>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2201      	movs	r2, #1
 80023ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	f003 0301 	and.w	r3, r3, #1
 80023fc:	2b01      	cmp	r3, #1
 80023fe:	d018      	beq.n	8002432 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	689a      	ldr	r2, [r3, #8]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f042 0201 	orr.w	r2, r2, #1
 800240e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002410:	4b52      	ldr	r3, [pc, #328]	@ (800255c <HAL_ADC_Start+0x18c>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a52      	ldr	r2, [pc, #328]	@ (8002560 <HAL_ADC_Start+0x190>)
 8002416:	fba2 2303 	umull	r2, r3, r2, r3
 800241a:	0c9a      	lsrs	r2, r3, #18
 800241c:	4613      	mov	r3, r2
 800241e:	005b      	lsls	r3, r3, #1
 8002420:	4413      	add	r3, r2
 8002422:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002424:	e002      	b.n	800242c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002426:	68bb      	ldr	r3, [r7, #8]
 8002428:	3b01      	subs	r3, #1
 800242a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d1f9      	bne.n	8002426 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	689b      	ldr	r3, [r3, #8]
 8002438:	f003 0301 	and.w	r3, r3, #1
 800243c:	2b01      	cmp	r3, #1
 800243e:	d17a      	bne.n	8002536 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002444:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002448:	f023 0301 	bic.w	r3, r3, #1
 800244c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800245e:	2b00      	cmp	r3, #0
 8002460:	d007      	beq.n	8002472 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002466:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800246a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002476:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800247a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800247e:	d106      	bne.n	800248e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002484:	f023 0206 	bic.w	r2, r3, #6
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	645a      	str	r2, [r3, #68]	@ 0x44
 800248c:	e002      	b.n	8002494 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2200      	movs	r2, #0
 8002492:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2200      	movs	r2, #0
 8002498:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800249c:	4b31      	ldr	r3, [pc, #196]	@ (8002564 <HAL_ADC_Start+0x194>)
 800249e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80024a8:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	f003 031f 	and.w	r3, r3, #31
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d12a      	bne.n	800250c <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4a2b      	ldr	r2, [pc, #172]	@ (8002568 <HAL_ADC_Start+0x198>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	d015      	beq.n	80024ec <HAL_ADC_Start+0x11c>
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4a29      	ldr	r2, [pc, #164]	@ (800256c <HAL_ADC_Start+0x19c>)
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d105      	bne.n	80024d6 <HAL_ADC_Start+0x106>
 80024ca:	4b26      	ldr	r3, [pc, #152]	@ (8002564 <HAL_ADC_Start+0x194>)
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	f003 031f 	and.w	r3, r3, #31
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d00a      	beq.n	80024ec <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4a25      	ldr	r2, [pc, #148]	@ (8002570 <HAL_ADC_Start+0x1a0>)
 80024dc:	4293      	cmp	r3, r2
 80024de:	d136      	bne.n	800254e <HAL_ADC_Start+0x17e>
 80024e0:	4b20      	ldr	r3, [pc, #128]	@ (8002564 <HAL_ADC_Start+0x194>)
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	f003 0310 	and.w	r3, r3, #16
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d130      	bne.n	800254e <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	689b      	ldr	r3, [r3, #8]
 80024f2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d129      	bne.n	800254e <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	689a      	ldr	r2, [r3, #8]
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002508:	609a      	str	r2, [r3, #8]
 800250a:	e020      	b.n	800254e <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a15      	ldr	r2, [pc, #84]	@ (8002568 <HAL_ADC_Start+0x198>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d11b      	bne.n	800254e <HAL_ADC_Start+0x17e>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002520:	2b00      	cmp	r3, #0
 8002522:	d114      	bne.n	800254e <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	689a      	ldr	r2, [r3, #8]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002532:	609a      	str	r2, [r3, #8]
 8002534:	e00b      	b.n	800254e <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800253a:	f043 0210 	orr.w	r2, r3, #16
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002546:	f043 0201 	orr.w	r2, r3, #1
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800254e:	2300      	movs	r3, #0
}
 8002550:	4618      	mov	r0, r3
 8002552:	3714      	adds	r7, #20
 8002554:	46bd      	mov	sp, r7
 8002556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255a:	4770      	bx	lr
 800255c:	20000008 	.word	0x20000008
 8002560:	431bde83 	.word	0x431bde83
 8002564:	40012300 	.word	0x40012300
 8002568:	40012000 	.word	0x40012000
 800256c:	40012100 	.word	0x40012100
 8002570:	40012200 	.word	0x40012200

08002574 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b084      	sub	sp, #16
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
 800257c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800257e:	2300      	movs	r3, #0
 8002580:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	689b      	ldr	r3, [r3, #8]
 8002588:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800258c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002590:	d113      	bne.n	80025ba <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	689b      	ldr	r3, [r3, #8]
 8002598:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800259c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80025a0:	d10b      	bne.n	80025ba <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025a6:	f043 0220 	orr.w	r2, r3, #32
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2200      	movs	r2, #0
 80025b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
 80025b8:	e063      	b.n	8002682 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80025ba:	f7ff fe95 	bl	80022e8 <HAL_GetTick>
 80025be:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80025c0:	e021      	b.n	8002606 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80025c8:	d01d      	beq.n	8002606 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d007      	beq.n	80025e0 <HAL_ADC_PollForConversion+0x6c>
 80025d0:	f7ff fe8a 	bl	80022e8 <HAL_GetTick>
 80025d4:	4602      	mov	r2, r0
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	1ad3      	subs	r3, r2, r3
 80025da:	683a      	ldr	r2, [r7, #0]
 80025dc:	429a      	cmp	r2, r3
 80025de:	d212      	bcs.n	8002606 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 0302 	and.w	r3, r3, #2
 80025ea:	2b02      	cmp	r3, #2
 80025ec:	d00b      	beq.n	8002606 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025f2:	f043 0204 	orr.w	r2, r3, #4
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2200      	movs	r2, #0
 80025fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002602:	2303      	movs	r3, #3
 8002604:	e03d      	b.n	8002682 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f003 0302 	and.w	r3, r3, #2
 8002610:	2b02      	cmp	r3, #2
 8002612:	d1d6      	bne.n	80025c2 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f06f 0212 	mvn.w	r2, #18
 800261c:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002622:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	689b      	ldr	r3, [r3, #8]
 8002630:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002634:	2b00      	cmp	r3, #0
 8002636:	d123      	bne.n	8002680 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800263c:	2b00      	cmp	r3, #0
 800263e:	d11f      	bne.n	8002680 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002646:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800264a:	2b00      	cmp	r3, #0
 800264c:	d006      	beq.n	800265c <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002658:	2b00      	cmp	r3, #0
 800265a:	d111      	bne.n	8002680 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002660:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800266c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002670:	2b00      	cmp	r3, #0
 8002672:	d105      	bne.n	8002680 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002678:	f043 0201 	orr.w	r2, r3, #1
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002680:	2300      	movs	r3, #0
}
 8002682:	4618      	mov	r0, r3
 8002684:	3710      	adds	r7, #16
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}

0800268a <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800268a:	b480      	push	{r7}
 800268c:	b083      	sub	sp, #12
 800268e:	af00      	add	r7, sp, #0
 8002690:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002698:	4618      	mov	r0, r3
 800269a:	370c      	adds	r7, #12
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr

080026a4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b085      	sub	sp, #20
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
 80026ac:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80026ae:	2300      	movs	r3, #0
 80026b0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80026b8:	2b01      	cmp	r3, #1
 80026ba:	d101      	bne.n	80026c0 <HAL_ADC_ConfigChannel+0x1c>
 80026bc:	2302      	movs	r3, #2
 80026be:	e113      	b.n	80028e8 <HAL_ADC_ConfigChannel+0x244>
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2201      	movs	r2, #1
 80026c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	2b09      	cmp	r3, #9
 80026ce:	d925      	bls.n	800271c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	68d9      	ldr	r1, [r3, #12]
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	b29b      	uxth	r3, r3
 80026dc:	461a      	mov	r2, r3
 80026de:	4613      	mov	r3, r2
 80026e0:	005b      	lsls	r3, r3, #1
 80026e2:	4413      	add	r3, r2
 80026e4:	3b1e      	subs	r3, #30
 80026e6:	2207      	movs	r2, #7
 80026e8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ec:	43da      	mvns	r2, r3
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	400a      	ands	r2, r1
 80026f4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	68d9      	ldr	r1, [r3, #12]
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	689a      	ldr	r2, [r3, #8]
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	b29b      	uxth	r3, r3
 8002706:	4618      	mov	r0, r3
 8002708:	4603      	mov	r3, r0
 800270a:	005b      	lsls	r3, r3, #1
 800270c:	4403      	add	r3, r0
 800270e:	3b1e      	subs	r3, #30
 8002710:	409a      	lsls	r2, r3
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	430a      	orrs	r2, r1
 8002718:	60da      	str	r2, [r3, #12]
 800271a:	e022      	b.n	8002762 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	6919      	ldr	r1, [r3, #16]
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	b29b      	uxth	r3, r3
 8002728:	461a      	mov	r2, r3
 800272a:	4613      	mov	r3, r2
 800272c:	005b      	lsls	r3, r3, #1
 800272e:	4413      	add	r3, r2
 8002730:	2207      	movs	r2, #7
 8002732:	fa02 f303 	lsl.w	r3, r2, r3
 8002736:	43da      	mvns	r2, r3
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	400a      	ands	r2, r1
 800273e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	6919      	ldr	r1, [r3, #16]
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	689a      	ldr	r2, [r3, #8]
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	b29b      	uxth	r3, r3
 8002750:	4618      	mov	r0, r3
 8002752:	4603      	mov	r3, r0
 8002754:	005b      	lsls	r3, r3, #1
 8002756:	4403      	add	r3, r0
 8002758:	409a      	lsls	r2, r3
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	430a      	orrs	r2, r1
 8002760:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	2b06      	cmp	r3, #6
 8002768:	d824      	bhi.n	80027b4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	685a      	ldr	r2, [r3, #4]
 8002774:	4613      	mov	r3, r2
 8002776:	009b      	lsls	r3, r3, #2
 8002778:	4413      	add	r3, r2
 800277a:	3b05      	subs	r3, #5
 800277c:	221f      	movs	r2, #31
 800277e:	fa02 f303 	lsl.w	r3, r2, r3
 8002782:	43da      	mvns	r2, r3
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	400a      	ands	r2, r1
 800278a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	b29b      	uxth	r3, r3
 8002798:	4618      	mov	r0, r3
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	685a      	ldr	r2, [r3, #4]
 800279e:	4613      	mov	r3, r2
 80027a0:	009b      	lsls	r3, r3, #2
 80027a2:	4413      	add	r3, r2
 80027a4:	3b05      	subs	r3, #5
 80027a6:	fa00 f203 	lsl.w	r2, r0, r3
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	430a      	orrs	r2, r1
 80027b0:	635a      	str	r2, [r3, #52]	@ 0x34
 80027b2:	e04c      	b.n	800284e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	2b0c      	cmp	r3, #12
 80027ba:	d824      	bhi.n	8002806 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	685a      	ldr	r2, [r3, #4]
 80027c6:	4613      	mov	r3, r2
 80027c8:	009b      	lsls	r3, r3, #2
 80027ca:	4413      	add	r3, r2
 80027cc:	3b23      	subs	r3, #35	@ 0x23
 80027ce:	221f      	movs	r2, #31
 80027d0:	fa02 f303 	lsl.w	r3, r2, r3
 80027d4:	43da      	mvns	r2, r3
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	400a      	ands	r2, r1
 80027dc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	b29b      	uxth	r3, r3
 80027ea:	4618      	mov	r0, r3
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	685a      	ldr	r2, [r3, #4]
 80027f0:	4613      	mov	r3, r2
 80027f2:	009b      	lsls	r3, r3, #2
 80027f4:	4413      	add	r3, r2
 80027f6:	3b23      	subs	r3, #35	@ 0x23
 80027f8:	fa00 f203 	lsl.w	r2, r0, r3
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	430a      	orrs	r2, r1
 8002802:	631a      	str	r2, [r3, #48]	@ 0x30
 8002804:	e023      	b.n	800284e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	685a      	ldr	r2, [r3, #4]
 8002810:	4613      	mov	r3, r2
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	4413      	add	r3, r2
 8002816:	3b41      	subs	r3, #65	@ 0x41
 8002818:	221f      	movs	r2, #31
 800281a:	fa02 f303 	lsl.w	r3, r2, r3
 800281e:	43da      	mvns	r2, r3
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	400a      	ands	r2, r1
 8002826:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	b29b      	uxth	r3, r3
 8002834:	4618      	mov	r0, r3
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	685a      	ldr	r2, [r3, #4]
 800283a:	4613      	mov	r3, r2
 800283c:	009b      	lsls	r3, r3, #2
 800283e:	4413      	add	r3, r2
 8002840:	3b41      	subs	r3, #65	@ 0x41
 8002842:	fa00 f203 	lsl.w	r2, r0, r3
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	430a      	orrs	r2, r1
 800284c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800284e:	4b29      	ldr	r3, [pc, #164]	@ (80028f4 <HAL_ADC_ConfigChannel+0x250>)
 8002850:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a28      	ldr	r2, [pc, #160]	@ (80028f8 <HAL_ADC_ConfigChannel+0x254>)
 8002858:	4293      	cmp	r3, r2
 800285a:	d10f      	bne.n	800287c <HAL_ADC_ConfigChannel+0x1d8>
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	2b12      	cmp	r3, #18
 8002862:	d10b      	bne.n	800287c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a1d      	ldr	r2, [pc, #116]	@ (80028f8 <HAL_ADC_ConfigChannel+0x254>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d12b      	bne.n	80028de <HAL_ADC_ConfigChannel+0x23a>
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a1c      	ldr	r2, [pc, #112]	@ (80028fc <HAL_ADC_ConfigChannel+0x258>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d003      	beq.n	8002898 <HAL_ADC_ConfigChannel+0x1f4>
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	2b11      	cmp	r3, #17
 8002896:	d122      	bne.n	80028de <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a11      	ldr	r2, [pc, #68]	@ (80028fc <HAL_ADC_ConfigChannel+0x258>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d111      	bne.n	80028de <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80028ba:	4b11      	ldr	r3, [pc, #68]	@ (8002900 <HAL_ADC_ConfigChannel+0x25c>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4a11      	ldr	r2, [pc, #68]	@ (8002904 <HAL_ADC_ConfigChannel+0x260>)
 80028c0:	fba2 2303 	umull	r2, r3, r2, r3
 80028c4:	0c9a      	lsrs	r2, r3, #18
 80028c6:	4613      	mov	r3, r2
 80028c8:	009b      	lsls	r3, r3, #2
 80028ca:	4413      	add	r3, r2
 80028cc:	005b      	lsls	r3, r3, #1
 80028ce:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80028d0:	e002      	b.n	80028d8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80028d2:	68bb      	ldr	r3, [r7, #8]
 80028d4:	3b01      	subs	r3, #1
 80028d6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80028d8:	68bb      	ldr	r3, [r7, #8]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d1f9      	bne.n	80028d2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2200      	movs	r2, #0
 80028e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80028e6:	2300      	movs	r3, #0
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	3714      	adds	r7, #20
 80028ec:	46bd      	mov	sp, r7
 80028ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f2:	4770      	bx	lr
 80028f4:	40012300 	.word	0x40012300
 80028f8:	40012000 	.word	0x40012000
 80028fc:	10000012 	.word	0x10000012
 8002900:	20000008 	.word	0x20000008
 8002904:	431bde83 	.word	0x431bde83

08002908 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002908:	b480      	push	{r7}
 800290a:	b085      	sub	sp, #20
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002910:	4b79      	ldr	r3, [pc, #484]	@ (8002af8 <ADC_Init+0x1f0>)
 8002912:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	685a      	ldr	r2, [r3, #4]
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	431a      	orrs	r2, r3
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	685a      	ldr	r2, [r3, #4]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800293c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	6859      	ldr	r1, [r3, #4]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	691b      	ldr	r3, [r3, #16]
 8002948:	021a      	lsls	r2, r3, #8
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	430a      	orrs	r2, r1
 8002950:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	685a      	ldr	r2, [r3, #4]
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002960:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	6859      	ldr	r1, [r3, #4]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	689a      	ldr	r2, [r3, #8]
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	430a      	orrs	r2, r1
 8002972:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	689a      	ldr	r2, [r3, #8]
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002982:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	6899      	ldr	r1, [r3, #8]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	68da      	ldr	r2, [r3, #12]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	430a      	orrs	r2, r1
 8002994:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800299a:	4a58      	ldr	r2, [pc, #352]	@ (8002afc <ADC_Init+0x1f4>)
 800299c:	4293      	cmp	r3, r2
 800299e:	d022      	beq.n	80029e6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	689a      	ldr	r2, [r3, #8]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80029ae:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	6899      	ldr	r1, [r3, #8]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	430a      	orrs	r2, r1
 80029c0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	689a      	ldr	r2, [r3, #8]
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80029d0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	6899      	ldr	r1, [r3, #8]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	430a      	orrs	r2, r1
 80029e2:	609a      	str	r2, [r3, #8]
 80029e4:	e00f      	b.n	8002a06 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	689a      	ldr	r2, [r3, #8]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80029f4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	689a      	ldr	r2, [r3, #8]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002a04:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	689a      	ldr	r2, [r3, #8]
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f022 0202 	bic.w	r2, r2, #2
 8002a14:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	6899      	ldr	r1, [r3, #8]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	7e1b      	ldrb	r3, [r3, #24]
 8002a20:	005a      	lsls	r2, r3, #1
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	430a      	orrs	r2, r1
 8002a28:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d01b      	beq.n	8002a6c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	685a      	ldr	r2, [r3, #4]
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002a42:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	685a      	ldr	r2, [r3, #4]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002a52:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	6859      	ldr	r1, [r3, #4]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a5e:	3b01      	subs	r3, #1
 8002a60:	035a      	lsls	r2, r3, #13
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	430a      	orrs	r2, r1
 8002a68:	605a      	str	r2, [r3, #4]
 8002a6a:	e007      	b.n	8002a7c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	685a      	ldr	r2, [r3, #4]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a7a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002a8a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	69db      	ldr	r3, [r3, #28]
 8002a96:	3b01      	subs	r3, #1
 8002a98:	051a      	lsls	r2, r3, #20
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	430a      	orrs	r2, r1
 8002aa0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	689a      	ldr	r2, [r3, #8]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002ab0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	6899      	ldr	r1, [r3, #8]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002abe:	025a      	lsls	r2, r3, #9
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	430a      	orrs	r2, r1
 8002ac6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	689a      	ldr	r2, [r3, #8]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ad6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	6899      	ldr	r1, [r3, #8]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	695b      	ldr	r3, [r3, #20]
 8002ae2:	029a      	lsls	r2, r3, #10
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	430a      	orrs	r2, r1
 8002aea:	609a      	str	r2, [r3, #8]
}
 8002aec:	bf00      	nop
 8002aee:	3714      	adds	r7, #20
 8002af0:	46bd      	mov	sp, r7
 8002af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af6:	4770      	bx	lr
 8002af8:	40012300 	.word	0x40012300
 8002afc:	0f000001 	.word	0x0f000001

08002b00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b00:	b480      	push	{r7}
 8002b02:	b085      	sub	sp, #20
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	f003 0307 	and.w	r3, r3, #7
 8002b0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b10:	4b0c      	ldr	r3, [pc, #48]	@ (8002b44 <__NVIC_SetPriorityGrouping+0x44>)
 8002b12:	68db      	ldr	r3, [r3, #12]
 8002b14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b16:	68ba      	ldr	r2, [r7, #8]
 8002b18:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b24:	68bb      	ldr	r3, [r7, #8]
 8002b26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b28:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002b2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b32:	4a04      	ldr	r2, [pc, #16]	@ (8002b44 <__NVIC_SetPriorityGrouping+0x44>)
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	60d3      	str	r3, [r2, #12]
}
 8002b38:	bf00      	nop
 8002b3a:	3714      	adds	r7, #20
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b42:	4770      	bx	lr
 8002b44:	e000ed00 	.word	0xe000ed00

08002b48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b4c:	4b04      	ldr	r3, [pc, #16]	@ (8002b60 <__NVIC_GetPriorityGrouping+0x18>)
 8002b4e:	68db      	ldr	r3, [r3, #12]
 8002b50:	0a1b      	lsrs	r3, r3, #8
 8002b52:	f003 0307 	and.w	r3, r3, #7
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5e:	4770      	bx	lr
 8002b60:	e000ed00 	.word	0xe000ed00

08002b64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b64:	b480      	push	{r7}
 8002b66:	b083      	sub	sp, #12
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	db0b      	blt.n	8002b8e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b76:	79fb      	ldrb	r3, [r7, #7]
 8002b78:	f003 021f 	and.w	r2, r3, #31
 8002b7c:	4907      	ldr	r1, [pc, #28]	@ (8002b9c <__NVIC_EnableIRQ+0x38>)
 8002b7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b82:	095b      	lsrs	r3, r3, #5
 8002b84:	2001      	movs	r0, #1
 8002b86:	fa00 f202 	lsl.w	r2, r0, r2
 8002b8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002b8e:	bf00      	nop
 8002b90:	370c      	adds	r7, #12
 8002b92:	46bd      	mov	sp, r7
 8002b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b98:	4770      	bx	lr
 8002b9a:	bf00      	nop
 8002b9c:	e000e100 	.word	0xe000e100

08002ba0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b083      	sub	sp, #12
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	6039      	str	r1, [r7, #0]
 8002baa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	db0a      	blt.n	8002bca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	b2da      	uxtb	r2, r3
 8002bb8:	490c      	ldr	r1, [pc, #48]	@ (8002bec <__NVIC_SetPriority+0x4c>)
 8002bba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bbe:	0112      	lsls	r2, r2, #4
 8002bc0:	b2d2      	uxtb	r2, r2
 8002bc2:	440b      	add	r3, r1
 8002bc4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002bc8:	e00a      	b.n	8002be0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	b2da      	uxtb	r2, r3
 8002bce:	4908      	ldr	r1, [pc, #32]	@ (8002bf0 <__NVIC_SetPriority+0x50>)
 8002bd0:	79fb      	ldrb	r3, [r7, #7]
 8002bd2:	f003 030f 	and.w	r3, r3, #15
 8002bd6:	3b04      	subs	r3, #4
 8002bd8:	0112      	lsls	r2, r2, #4
 8002bda:	b2d2      	uxtb	r2, r2
 8002bdc:	440b      	add	r3, r1
 8002bde:	761a      	strb	r2, [r3, #24]
}
 8002be0:	bf00      	nop
 8002be2:	370c      	adds	r7, #12
 8002be4:	46bd      	mov	sp, r7
 8002be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bea:	4770      	bx	lr
 8002bec:	e000e100 	.word	0xe000e100
 8002bf0:	e000ed00 	.word	0xe000ed00

08002bf4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b089      	sub	sp, #36	@ 0x24
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	60f8      	str	r0, [r7, #12]
 8002bfc:	60b9      	str	r1, [r7, #8]
 8002bfe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	f003 0307 	and.w	r3, r3, #7
 8002c06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c08:	69fb      	ldr	r3, [r7, #28]
 8002c0a:	f1c3 0307 	rsb	r3, r3, #7
 8002c0e:	2b04      	cmp	r3, #4
 8002c10:	bf28      	it	cs
 8002c12:	2304      	movcs	r3, #4
 8002c14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c16:	69fb      	ldr	r3, [r7, #28]
 8002c18:	3304      	adds	r3, #4
 8002c1a:	2b06      	cmp	r3, #6
 8002c1c:	d902      	bls.n	8002c24 <NVIC_EncodePriority+0x30>
 8002c1e:	69fb      	ldr	r3, [r7, #28]
 8002c20:	3b03      	subs	r3, #3
 8002c22:	e000      	b.n	8002c26 <NVIC_EncodePriority+0x32>
 8002c24:	2300      	movs	r3, #0
 8002c26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c28:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002c2c:	69bb      	ldr	r3, [r7, #24]
 8002c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c32:	43da      	mvns	r2, r3
 8002c34:	68bb      	ldr	r3, [r7, #8]
 8002c36:	401a      	ands	r2, r3
 8002c38:	697b      	ldr	r3, [r7, #20]
 8002c3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c3c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	fa01 f303 	lsl.w	r3, r1, r3
 8002c46:	43d9      	mvns	r1, r3
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c4c:	4313      	orrs	r3, r2
         );
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	3724      	adds	r7, #36	@ 0x24
 8002c52:	46bd      	mov	sp, r7
 8002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c58:	4770      	bx	lr
	...

08002c5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b082      	sub	sp, #8
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	3b01      	subs	r3, #1
 8002c68:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c6c:	d301      	bcc.n	8002c72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c6e:	2301      	movs	r3, #1
 8002c70:	e00f      	b.n	8002c92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c72:	4a0a      	ldr	r2, [pc, #40]	@ (8002c9c <SysTick_Config+0x40>)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	3b01      	subs	r3, #1
 8002c78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c7a:	210f      	movs	r1, #15
 8002c7c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002c80:	f7ff ff8e 	bl	8002ba0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c84:	4b05      	ldr	r3, [pc, #20]	@ (8002c9c <SysTick_Config+0x40>)
 8002c86:	2200      	movs	r2, #0
 8002c88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c8a:	4b04      	ldr	r3, [pc, #16]	@ (8002c9c <SysTick_Config+0x40>)
 8002c8c:	2207      	movs	r2, #7
 8002c8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c90:	2300      	movs	r3, #0
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	3708      	adds	r7, #8
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	e000e010 	.word	0xe000e010

08002ca0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b082      	sub	sp, #8
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ca8:	6878      	ldr	r0, [r7, #4]
 8002caa:	f7ff ff29 	bl	8002b00 <__NVIC_SetPriorityGrouping>
}
 8002cae:	bf00      	nop
 8002cb0:	3708      	adds	r7, #8
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}

08002cb6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002cb6:	b580      	push	{r7, lr}
 8002cb8:	b086      	sub	sp, #24
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	60b9      	str	r1, [r7, #8]
 8002cc0:	607a      	str	r2, [r7, #4]
 8002cc2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002cc8:	f7ff ff3e 	bl	8002b48 <__NVIC_GetPriorityGrouping>
 8002ccc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002cce:	687a      	ldr	r2, [r7, #4]
 8002cd0:	68b9      	ldr	r1, [r7, #8]
 8002cd2:	6978      	ldr	r0, [r7, #20]
 8002cd4:	f7ff ff8e 	bl	8002bf4 <NVIC_EncodePriority>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cde:	4611      	mov	r1, r2
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f7ff ff5d 	bl	8002ba0 <__NVIC_SetPriority>
}
 8002ce6:	bf00      	nop
 8002ce8:	3718      	adds	r7, #24
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}

08002cee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cee:	b580      	push	{r7, lr}
 8002cf0:	b082      	sub	sp, #8
 8002cf2:	af00      	add	r7, sp, #0
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002cf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f7ff ff31 	bl	8002b64 <__NVIC_EnableIRQ>
}
 8002d02:	bf00      	nop
 8002d04:	3708      	adds	r7, #8
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}

08002d0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d0a:	b580      	push	{r7, lr}
 8002d0c:	b082      	sub	sp, #8
 8002d0e:	af00      	add	r7, sp, #0
 8002d10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	f7ff ffa2 	bl	8002c5c <SysTick_Config>
 8002d18:	4603      	mov	r3, r0
}
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	3708      	adds	r7, #8
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}
	...

08002d24 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b086      	sub	sp, #24
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002d30:	f7ff fada 	bl	80022e8 <HAL_GetTick>
 8002d34:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d101      	bne.n	8002d40 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	e099      	b.n	8002e74 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2202      	movs	r2, #2
 8002d44:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	681a      	ldr	r2, [r3, #0]
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f022 0201 	bic.w	r2, r2, #1
 8002d5e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d60:	e00f      	b.n	8002d82 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002d62:	f7ff fac1 	bl	80022e8 <HAL_GetTick>
 8002d66:	4602      	mov	r2, r0
 8002d68:	693b      	ldr	r3, [r7, #16]
 8002d6a:	1ad3      	subs	r3, r2, r3
 8002d6c:	2b05      	cmp	r3, #5
 8002d6e:	d908      	bls.n	8002d82 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2220      	movs	r2, #32
 8002d74:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2203      	movs	r2, #3
 8002d7a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002d7e:	2303      	movs	r3, #3
 8002d80:	e078      	b.n	8002e74 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f003 0301 	and.w	r3, r3, #1
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d1e8      	bne.n	8002d62 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002d98:	697a      	ldr	r2, [r7, #20]
 8002d9a:	4b38      	ldr	r3, [pc, #224]	@ (8002e7c <HAL_DMA_Init+0x158>)
 8002d9c:	4013      	ands	r3, r2
 8002d9e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	685a      	ldr	r2, [r3, #4]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002dae:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	691b      	ldr	r3, [r3, #16]
 8002db4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002dba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	699b      	ldr	r3, [r3, #24]
 8002dc0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002dc6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6a1b      	ldr	r3, [r3, #32]
 8002dcc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002dce:	697a      	ldr	r2, [r7, #20]
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dd8:	2b04      	cmp	r3, #4
 8002dda:	d107      	bne.n	8002dec <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002de4:	4313      	orrs	r3, r2
 8002de6:	697a      	ldr	r2, [r7, #20]
 8002de8:	4313      	orrs	r3, r2
 8002dea:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	697a      	ldr	r2, [r7, #20]
 8002df2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	695b      	ldr	r3, [r3, #20]
 8002dfa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002dfc:	697b      	ldr	r3, [r7, #20]
 8002dfe:	f023 0307 	bic.w	r3, r3, #7
 8002e02:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e08:	697a      	ldr	r2, [r7, #20]
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e12:	2b04      	cmp	r3, #4
 8002e14:	d117      	bne.n	8002e46 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e1a:	697a      	ldr	r2, [r7, #20]
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d00e      	beq.n	8002e46 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002e28:	6878      	ldr	r0, [r7, #4]
 8002e2a:	f000 fa6f 	bl	800330c <DMA_CheckFifoParam>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d008      	beq.n	8002e46 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2240      	movs	r2, #64	@ 0x40
 8002e38:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2201      	movs	r2, #1
 8002e3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002e42:	2301      	movs	r3, #1
 8002e44:	e016      	b.n	8002e74 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	697a      	ldr	r2, [r7, #20]
 8002e4c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002e4e:	6878      	ldr	r0, [r7, #4]
 8002e50:	f000 fa26 	bl	80032a0 <DMA_CalcBaseAndBitshift>
 8002e54:	4603      	mov	r3, r0
 8002e56:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e5c:	223f      	movs	r2, #63	@ 0x3f
 8002e5e:	409a      	lsls	r2, r3
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2200      	movs	r2, #0
 8002e68:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2201      	movs	r2, #1
 8002e6e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002e72:	2300      	movs	r3, #0
}
 8002e74:	4618      	mov	r0, r3
 8002e76:	3718      	adds	r7, #24
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}
 8002e7c:	f010803f 	.word	0xf010803f

08002e80 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b086      	sub	sp, #24
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	60f8      	str	r0, [r7, #12]
 8002e88:	60b9      	str	r1, [r7, #8]
 8002e8a:	607a      	str	r2, [r7, #4]
 8002e8c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e96:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002e9e:	2b01      	cmp	r3, #1
 8002ea0:	d101      	bne.n	8002ea6 <HAL_DMA_Start_IT+0x26>
 8002ea2:	2302      	movs	r3, #2
 8002ea4:	e040      	b.n	8002f28 <HAL_DMA_Start_IT+0xa8>
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	2201      	movs	r2, #1
 8002eaa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	2b01      	cmp	r3, #1
 8002eb8:	d12f      	bne.n	8002f1a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	2202      	movs	r2, #2
 8002ebe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	687a      	ldr	r2, [r7, #4]
 8002ecc:	68b9      	ldr	r1, [r7, #8]
 8002ece:	68f8      	ldr	r0, [r7, #12]
 8002ed0:	f000 f9b8 	bl	8003244 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ed8:	223f      	movs	r2, #63	@ 0x3f
 8002eda:	409a      	lsls	r2, r3
 8002edc:	693b      	ldr	r3, [r7, #16]
 8002ede:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	681a      	ldr	r2, [r3, #0]
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f042 0216 	orr.w	r2, r2, #22
 8002eee:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d007      	beq.n	8002f08 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f042 0208 	orr.w	r2, r2, #8
 8002f06:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	681a      	ldr	r2, [r3, #0]
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f042 0201 	orr.w	r2, r2, #1
 8002f16:	601a      	str	r2, [r3, #0]
 8002f18:	e005      	b.n	8002f26 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002f22:	2302      	movs	r3, #2
 8002f24:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002f26:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f28:	4618      	mov	r0, r3
 8002f2a:	3718      	adds	r7, #24
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	bd80      	pop	{r7, pc}

08002f30 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b086      	sub	sp, #24
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002f3c:	4b8e      	ldr	r3, [pc, #568]	@ (8003178 <HAL_DMA_IRQHandler+0x248>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a8e      	ldr	r2, [pc, #568]	@ (800317c <HAL_DMA_IRQHandler+0x24c>)
 8002f42:	fba2 2303 	umull	r2, r3, r2, r3
 8002f46:	0a9b      	lsrs	r3, r3, #10
 8002f48:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f4e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002f50:	693b      	ldr	r3, [r7, #16]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f5a:	2208      	movs	r2, #8
 8002f5c:	409a      	lsls	r2, r3
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	4013      	ands	r3, r2
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d01a      	beq.n	8002f9c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f003 0304 	and.w	r3, r3, #4
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d013      	beq.n	8002f9c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	681a      	ldr	r2, [r3, #0]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f022 0204 	bic.w	r2, r2, #4
 8002f82:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f88:	2208      	movs	r2, #8
 8002f8a:	409a      	lsls	r2, r3
 8002f8c:	693b      	ldr	r3, [r7, #16]
 8002f8e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f94:	f043 0201 	orr.w	r2, r3, #1
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fa0:	2201      	movs	r2, #1
 8002fa2:	409a      	lsls	r2, r3
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	4013      	ands	r3, r2
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d012      	beq.n	8002fd2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	695b      	ldr	r3, [r3, #20]
 8002fb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d00b      	beq.n	8002fd2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fbe:	2201      	movs	r2, #1
 8002fc0:	409a      	lsls	r2, r3
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fca:	f043 0202 	orr.w	r2, r3, #2
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fd6:	2204      	movs	r2, #4
 8002fd8:	409a      	lsls	r2, r3
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	4013      	ands	r3, r2
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d012      	beq.n	8003008 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 0302 	and.w	r3, r3, #2
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d00b      	beq.n	8003008 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ff4:	2204      	movs	r2, #4
 8002ff6:	409a      	lsls	r2, r3
 8002ff8:	693b      	ldr	r3, [r7, #16]
 8002ffa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003000:	f043 0204 	orr.w	r2, r3, #4
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800300c:	2210      	movs	r2, #16
 800300e:	409a      	lsls	r2, r3
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	4013      	ands	r3, r2
 8003014:	2b00      	cmp	r3, #0
 8003016:	d043      	beq.n	80030a0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f003 0308 	and.w	r3, r3, #8
 8003022:	2b00      	cmp	r3, #0
 8003024:	d03c      	beq.n	80030a0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800302a:	2210      	movs	r2, #16
 800302c:	409a      	lsls	r2, r3
 800302e:	693b      	ldr	r3, [r7, #16]
 8003030:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800303c:	2b00      	cmp	r3, #0
 800303e:	d018      	beq.n	8003072 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800304a:	2b00      	cmp	r3, #0
 800304c:	d108      	bne.n	8003060 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003052:	2b00      	cmp	r3, #0
 8003054:	d024      	beq.n	80030a0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800305a:	6878      	ldr	r0, [r7, #4]
 800305c:	4798      	blx	r3
 800305e:	e01f      	b.n	80030a0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003064:	2b00      	cmp	r3, #0
 8003066:	d01b      	beq.n	80030a0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800306c:	6878      	ldr	r0, [r7, #4]
 800306e:	4798      	blx	r3
 8003070:	e016      	b.n	80030a0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800307c:	2b00      	cmp	r3, #0
 800307e:	d107      	bne.n	8003090 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	681a      	ldr	r2, [r3, #0]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f022 0208 	bic.w	r2, r2, #8
 800308e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003094:	2b00      	cmp	r3, #0
 8003096:	d003      	beq.n	80030a0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800309c:	6878      	ldr	r0, [r7, #4]
 800309e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030a4:	2220      	movs	r2, #32
 80030a6:	409a      	lsls	r2, r3
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	4013      	ands	r3, r2
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	f000 808f 	beq.w	80031d0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f003 0310 	and.w	r3, r3, #16
 80030bc:	2b00      	cmp	r3, #0
 80030be:	f000 8087 	beq.w	80031d0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030c6:	2220      	movs	r2, #32
 80030c8:	409a      	lsls	r2, r3
 80030ca:	693b      	ldr	r3, [r7, #16]
 80030cc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80030d4:	b2db      	uxtb	r3, r3
 80030d6:	2b05      	cmp	r3, #5
 80030d8:	d136      	bne.n	8003148 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	681a      	ldr	r2, [r3, #0]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f022 0216 	bic.w	r2, r2, #22
 80030e8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	695a      	ldr	r2, [r3, #20]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80030f8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d103      	bne.n	800310a <HAL_DMA_IRQHandler+0x1da>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003106:	2b00      	cmp	r3, #0
 8003108:	d007      	beq.n	800311a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	681a      	ldr	r2, [r3, #0]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f022 0208 	bic.w	r2, r2, #8
 8003118:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800311e:	223f      	movs	r2, #63	@ 0x3f
 8003120:	409a      	lsls	r2, r3
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2201      	movs	r2, #1
 800312a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2200      	movs	r2, #0
 8003132:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800313a:	2b00      	cmp	r3, #0
 800313c:	d07e      	beq.n	800323c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003142:	6878      	ldr	r0, [r7, #4]
 8003144:	4798      	blx	r3
        }
        return;
 8003146:	e079      	b.n	800323c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003152:	2b00      	cmp	r3, #0
 8003154:	d01d      	beq.n	8003192 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003160:	2b00      	cmp	r3, #0
 8003162:	d10d      	bne.n	8003180 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003168:	2b00      	cmp	r3, #0
 800316a:	d031      	beq.n	80031d0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003170:	6878      	ldr	r0, [r7, #4]
 8003172:	4798      	blx	r3
 8003174:	e02c      	b.n	80031d0 <HAL_DMA_IRQHandler+0x2a0>
 8003176:	bf00      	nop
 8003178:	20000008 	.word	0x20000008
 800317c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003184:	2b00      	cmp	r3, #0
 8003186:	d023      	beq.n	80031d0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800318c:	6878      	ldr	r0, [r7, #4]
 800318e:	4798      	blx	r3
 8003190:	e01e      	b.n	80031d0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800319c:	2b00      	cmp	r3, #0
 800319e:	d10f      	bne.n	80031c0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	681a      	ldr	r2, [r3, #0]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f022 0210 	bic.w	r2, r2, #16
 80031ae:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2201      	movs	r2, #1
 80031b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2200      	movs	r2, #0
 80031bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d003      	beq.n	80031d0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031cc:	6878      	ldr	r0, [r7, #4]
 80031ce:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d032      	beq.n	800323e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031dc:	f003 0301 	and.w	r3, r3, #1
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d022      	beq.n	800322a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2205      	movs	r2, #5
 80031e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	681a      	ldr	r2, [r3, #0]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f022 0201 	bic.w	r2, r2, #1
 80031fa:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	3301      	adds	r3, #1
 8003200:	60bb      	str	r3, [r7, #8]
 8003202:	697a      	ldr	r2, [r7, #20]
 8003204:	429a      	cmp	r2, r3
 8003206:	d307      	bcc.n	8003218 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f003 0301 	and.w	r3, r3, #1
 8003212:	2b00      	cmp	r3, #0
 8003214:	d1f2      	bne.n	80031fc <HAL_DMA_IRQHandler+0x2cc>
 8003216:	e000      	b.n	800321a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003218:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2201      	movs	r2, #1
 800321e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2200      	movs	r2, #0
 8003226:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800322e:	2b00      	cmp	r3, #0
 8003230:	d005      	beq.n	800323e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003236:	6878      	ldr	r0, [r7, #4]
 8003238:	4798      	blx	r3
 800323a:	e000      	b.n	800323e <HAL_DMA_IRQHandler+0x30e>
        return;
 800323c:	bf00      	nop
    }
  }
}
 800323e:	3718      	adds	r7, #24
 8003240:	46bd      	mov	sp, r7
 8003242:	bd80      	pop	{r7, pc}

08003244 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003244:	b480      	push	{r7}
 8003246:	b085      	sub	sp, #20
 8003248:	af00      	add	r7, sp, #0
 800324a:	60f8      	str	r0, [r7, #12]
 800324c:	60b9      	str	r1, [r7, #8]
 800324e:	607a      	str	r2, [r7, #4]
 8003250:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	681a      	ldr	r2, [r3, #0]
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003260:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	683a      	ldr	r2, [r7, #0]
 8003268:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	689b      	ldr	r3, [r3, #8]
 800326e:	2b40      	cmp	r3, #64	@ 0x40
 8003270:	d108      	bne.n	8003284 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	687a      	ldr	r2, [r7, #4]
 8003278:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	68ba      	ldr	r2, [r7, #8]
 8003280:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003282:	e007      	b.n	8003294 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	68ba      	ldr	r2, [r7, #8]
 800328a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	687a      	ldr	r2, [r7, #4]
 8003292:	60da      	str	r2, [r3, #12]
}
 8003294:	bf00      	nop
 8003296:	3714      	adds	r7, #20
 8003298:	46bd      	mov	sp, r7
 800329a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329e:	4770      	bx	lr

080032a0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80032a0:	b480      	push	{r7}
 80032a2:	b085      	sub	sp, #20
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	b2db      	uxtb	r3, r3
 80032ae:	3b10      	subs	r3, #16
 80032b0:	4a14      	ldr	r2, [pc, #80]	@ (8003304 <DMA_CalcBaseAndBitshift+0x64>)
 80032b2:	fba2 2303 	umull	r2, r3, r2, r3
 80032b6:	091b      	lsrs	r3, r3, #4
 80032b8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80032ba:	4a13      	ldr	r2, [pc, #76]	@ (8003308 <DMA_CalcBaseAndBitshift+0x68>)
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	4413      	add	r3, r2
 80032c0:	781b      	ldrb	r3, [r3, #0]
 80032c2:	461a      	mov	r2, r3
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	2b03      	cmp	r3, #3
 80032cc:	d909      	bls.n	80032e2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80032d6:	f023 0303 	bic.w	r3, r3, #3
 80032da:	1d1a      	adds	r2, r3, #4
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	659a      	str	r2, [r3, #88]	@ 0x58
 80032e0:	e007      	b.n	80032f2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80032ea:	f023 0303 	bic.w	r3, r3, #3
 80032ee:	687a      	ldr	r2, [r7, #4]
 80032f0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	3714      	adds	r7, #20
 80032fa:	46bd      	mov	sp, r7
 80032fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003300:	4770      	bx	lr
 8003302:	bf00      	nop
 8003304:	aaaaaaab 	.word	0xaaaaaaab
 8003308:	08006cd8 	.word	0x08006cd8

0800330c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800330c:	b480      	push	{r7}
 800330e:	b085      	sub	sp, #20
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003314:	2300      	movs	r3, #0
 8003316:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800331c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	699b      	ldr	r3, [r3, #24]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d11f      	bne.n	8003366 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003326:	68bb      	ldr	r3, [r7, #8]
 8003328:	2b03      	cmp	r3, #3
 800332a:	d856      	bhi.n	80033da <DMA_CheckFifoParam+0xce>
 800332c:	a201      	add	r2, pc, #4	@ (adr r2, 8003334 <DMA_CheckFifoParam+0x28>)
 800332e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003332:	bf00      	nop
 8003334:	08003345 	.word	0x08003345
 8003338:	08003357 	.word	0x08003357
 800333c:	08003345 	.word	0x08003345
 8003340:	080033db 	.word	0x080033db
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003348:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800334c:	2b00      	cmp	r3, #0
 800334e:	d046      	beq.n	80033de <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003350:	2301      	movs	r3, #1
 8003352:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003354:	e043      	b.n	80033de <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800335a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800335e:	d140      	bne.n	80033e2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003360:	2301      	movs	r3, #1
 8003362:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003364:	e03d      	b.n	80033e2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	699b      	ldr	r3, [r3, #24]
 800336a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800336e:	d121      	bne.n	80033b4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	2b03      	cmp	r3, #3
 8003374:	d837      	bhi.n	80033e6 <DMA_CheckFifoParam+0xda>
 8003376:	a201      	add	r2, pc, #4	@ (adr r2, 800337c <DMA_CheckFifoParam+0x70>)
 8003378:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800337c:	0800338d 	.word	0x0800338d
 8003380:	08003393 	.word	0x08003393
 8003384:	0800338d 	.word	0x0800338d
 8003388:	080033a5 	.word	0x080033a5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800338c:	2301      	movs	r3, #1
 800338e:	73fb      	strb	r3, [r7, #15]
      break;
 8003390:	e030      	b.n	80033f4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003396:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800339a:	2b00      	cmp	r3, #0
 800339c:	d025      	beq.n	80033ea <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033a2:	e022      	b.n	80033ea <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033a8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80033ac:	d11f      	bne.n	80033ee <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80033b2:	e01c      	b.n	80033ee <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	2b02      	cmp	r3, #2
 80033b8:	d903      	bls.n	80033c2 <DMA_CheckFifoParam+0xb6>
 80033ba:	68bb      	ldr	r3, [r7, #8]
 80033bc:	2b03      	cmp	r3, #3
 80033be:	d003      	beq.n	80033c8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80033c0:	e018      	b.n	80033f4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80033c2:	2301      	movs	r3, #1
 80033c4:	73fb      	strb	r3, [r7, #15]
      break;
 80033c6:	e015      	b.n	80033f4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033cc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d00e      	beq.n	80033f2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80033d4:	2301      	movs	r3, #1
 80033d6:	73fb      	strb	r3, [r7, #15]
      break;
 80033d8:	e00b      	b.n	80033f2 <DMA_CheckFifoParam+0xe6>
      break;
 80033da:	bf00      	nop
 80033dc:	e00a      	b.n	80033f4 <DMA_CheckFifoParam+0xe8>
      break;
 80033de:	bf00      	nop
 80033e0:	e008      	b.n	80033f4 <DMA_CheckFifoParam+0xe8>
      break;
 80033e2:	bf00      	nop
 80033e4:	e006      	b.n	80033f4 <DMA_CheckFifoParam+0xe8>
      break;
 80033e6:	bf00      	nop
 80033e8:	e004      	b.n	80033f4 <DMA_CheckFifoParam+0xe8>
      break;
 80033ea:	bf00      	nop
 80033ec:	e002      	b.n	80033f4 <DMA_CheckFifoParam+0xe8>
      break;   
 80033ee:	bf00      	nop
 80033f0:	e000      	b.n	80033f4 <DMA_CheckFifoParam+0xe8>
      break;
 80033f2:	bf00      	nop
    }
  } 
  
  return status; 
 80033f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80033f6:	4618      	mov	r0, r3
 80033f8:	3714      	adds	r7, #20
 80033fa:	46bd      	mov	sp, r7
 80033fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003400:	4770      	bx	lr
 8003402:	bf00      	nop

08003404 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003404:	b480      	push	{r7}
 8003406:	b089      	sub	sp, #36	@ 0x24
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
 800340c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800340e:	2300      	movs	r3, #0
 8003410:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003412:	2300      	movs	r3, #0
 8003414:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003416:	2300      	movs	r3, #0
 8003418:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800341a:	2300      	movs	r3, #0
 800341c:	61fb      	str	r3, [r7, #28]
 800341e:	e165      	b.n	80036ec <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003420:	2201      	movs	r2, #1
 8003422:	69fb      	ldr	r3, [r7, #28]
 8003424:	fa02 f303 	lsl.w	r3, r2, r3
 8003428:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	697a      	ldr	r2, [r7, #20]
 8003430:	4013      	ands	r3, r2
 8003432:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003434:	693a      	ldr	r2, [r7, #16]
 8003436:	697b      	ldr	r3, [r7, #20]
 8003438:	429a      	cmp	r2, r3
 800343a:	f040 8154 	bne.w	80036e6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	f003 0303 	and.w	r3, r3, #3
 8003446:	2b01      	cmp	r3, #1
 8003448:	d005      	beq.n	8003456 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003452:	2b02      	cmp	r3, #2
 8003454:	d130      	bne.n	80034b8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800345c:	69fb      	ldr	r3, [r7, #28]
 800345e:	005b      	lsls	r3, r3, #1
 8003460:	2203      	movs	r2, #3
 8003462:	fa02 f303 	lsl.w	r3, r2, r3
 8003466:	43db      	mvns	r3, r3
 8003468:	69ba      	ldr	r2, [r7, #24]
 800346a:	4013      	ands	r3, r2
 800346c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	68da      	ldr	r2, [r3, #12]
 8003472:	69fb      	ldr	r3, [r7, #28]
 8003474:	005b      	lsls	r3, r3, #1
 8003476:	fa02 f303 	lsl.w	r3, r2, r3
 800347a:	69ba      	ldr	r2, [r7, #24]
 800347c:	4313      	orrs	r3, r2
 800347e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	69ba      	ldr	r2, [r7, #24]
 8003484:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800348c:	2201      	movs	r2, #1
 800348e:	69fb      	ldr	r3, [r7, #28]
 8003490:	fa02 f303 	lsl.w	r3, r2, r3
 8003494:	43db      	mvns	r3, r3
 8003496:	69ba      	ldr	r2, [r7, #24]
 8003498:	4013      	ands	r3, r2
 800349a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	091b      	lsrs	r3, r3, #4
 80034a2:	f003 0201 	and.w	r2, r3, #1
 80034a6:	69fb      	ldr	r3, [r7, #28]
 80034a8:	fa02 f303 	lsl.w	r3, r2, r3
 80034ac:	69ba      	ldr	r2, [r7, #24]
 80034ae:	4313      	orrs	r3, r2
 80034b0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	69ba      	ldr	r2, [r7, #24]
 80034b6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	f003 0303 	and.w	r3, r3, #3
 80034c0:	2b03      	cmp	r3, #3
 80034c2:	d017      	beq.n	80034f4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	68db      	ldr	r3, [r3, #12]
 80034c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80034ca:	69fb      	ldr	r3, [r7, #28]
 80034cc:	005b      	lsls	r3, r3, #1
 80034ce:	2203      	movs	r2, #3
 80034d0:	fa02 f303 	lsl.w	r3, r2, r3
 80034d4:	43db      	mvns	r3, r3
 80034d6:	69ba      	ldr	r2, [r7, #24]
 80034d8:	4013      	ands	r3, r2
 80034da:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	689a      	ldr	r2, [r3, #8]
 80034e0:	69fb      	ldr	r3, [r7, #28]
 80034e2:	005b      	lsls	r3, r3, #1
 80034e4:	fa02 f303 	lsl.w	r3, r2, r3
 80034e8:	69ba      	ldr	r2, [r7, #24]
 80034ea:	4313      	orrs	r3, r2
 80034ec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	69ba      	ldr	r2, [r7, #24]
 80034f2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	f003 0303 	and.w	r3, r3, #3
 80034fc:	2b02      	cmp	r3, #2
 80034fe:	d123      	bne.n	8003548 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003500:	69fb      	ldr	r3, [r7, #28]
 8003502:	08da      	lsrs	r2, r3, #3
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	3208      	adds	r2, #8
 8003508:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800350c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800350e:	69fb      	ldr	r3, [r7, #28]
 8003510:	f003 0307 	and.w	r3, r3, #7
 8003514:	009b      	lsls	r3, r3, #2
 8003516:	220f      	movs	r2, #15
 8003518:	fa02 f303 	lsl.w	r3, r2, r3
 800351c:	43db      	mvns	r3, r3
 800351e:	69ba      	ldr	r2, [r7, #24]
 8003520:	4013      	ands	r3, r2
 8003522:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	691a      	ldr	r2, [r3, #16]
 8003528:	69fb      	ldr	r3, [r7, #28]
 800352a:	f003 0307 	and.w	r3, r3, #7
 800352e:	009b      	lsls	r3, r3, #2
 8003530:	fa02 f303 	lsl.w	r3, r2, r3
 8003534:	69ba      	ldr	r2, [r7, #24]
 8003536:	4313      	orrs	r3, r2
 8003538:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800353a:	69fb      	ldr	r3, [r7, #28]
 800353c:	08da      	lsrs	r2, r3, #3
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	3208      	adds	r2, #8
 8003542:	69b9      	ldr	r1, [r7, #24]
 8003544:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800354e:	69fb      	ldr	r3, [r7, #28]
 8003550:	005b      	lsls	r3, r3, #1
 8003552:	2203      	movs	r2, #3
 8003554:	fa02 f303 	lsl.w	r3, r2, r3
 8003558:	43db      	mvns	r3, r3
 800355a:	69ba      	ldr	r2, [r7, #24]
 800355c:	4013      	ands	r3, r2
 800355e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	f003 0203 	and.w	r2, r3, #3
 8003568:	69fb      	ldr	r3, [r7, #28]
 800356a:	005b      	lsls	r3, r3, #1
 800356c:	fa02 f303 	lsl.w	r3, r2, r3
 8003570:	69ba      	ldr	r2, [r7, #24]
 8003572:	4313      	orrs	r3, r2
 8003574:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	69ba      	ldr	r2, [r7, #24]
 800357a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003584:	2b00      	cmp	r3, #0
 8003586:	f000 80ae 	beq.w	80036e6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800358a:	2300      	movs	r3, #0
 800358c:	60fb      	str	r3, [r7, #12]
 800358e:	4b5d      	ldr	r3, [pc, #372]	@ (8003704 <HAL_GPIO_Init+0x300>)
 8003590:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003592:	4a5c      	ldr	r2, [pc, #368]	@ (8003704 <HAL_GPIO_Init+0x300>)
 8003594:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003598:	6453      	str	r3, [r2, #68]	@ 0x44
 800359a:	4b5a      	ldr	r3, [pc, #360]	@ (8003704 <HAL_GPIO_Init+0x300>)
 800359c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800359e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035a2:	60fb      	str	r3, [r7, #12]
 80035a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80035a6:	4a58      	ldr	r2, [pc, #352]	@ (8003708 <HAL_GPIO_Init+0x304>)
 80035a8:	69fb      	ldr	r3, [r7, #28]
 80035aa:	089b      	lsrs	r3, r3, #2
 80035ac:	3302      	adds	r3, #2
 80035ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80035b4:	69fb      	ldr	r3, [r7, #28]
 80035b6:	f003 0303 	and.w	r3, r3, #3
 80035ba:	009b      	lsls	r3, r3, #2
 80035bc:	220f      	movs	r2, #15
 80035be:	fa02 f303 	lsl.w	r3, r2, r3
 80035c2:	43db      	mvns	r3, r3
 80035c4:	69ba      	ldr	r2, [r7, #24]
 80035c6:	4013      	ands	r3, r2
 80035c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	4a4f      	ldr	r2, [pc, #316]	@ (800370c <HAL_GPIO_Init+0x308>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d025      	beq.n	800361e <HAL_GPIO_Init+0x21a>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	4a4e      	ldr	r2, [pc, #312]	@ (8003710 <HAL_GPIO_Init+0x30c>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d01f      	beq.n	800361a <HAL_GPIO_Init+0x216>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	4a4d      	ldr	r2, [pc, #308]	@ (8003714 <HAL_GPIO_Init+0x310>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d019      	beq.n	8003616 <HAL_GPIO_Init+0x212>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	4a4c      	ldr	r2, [pc, #304]	@ (8003718 <HAL_GPIO_Init+0x314>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d013      	beq.n	8003612 <HAL_GPIO_Init+0x20e>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	4a4b      	ldr	r2, [pc, #300]	@ (800371c <HAL_GPIO_Init+0x318>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d00d      	beq.n	800360e <HAL_GPIO_Init+0x20a>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	4a4a      	ldr	r2, [pc, #296]	@ (8003720 <HAL_GPIO_Init+0x31c>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d007      	beq.n	800360a <HAL_GPIO_Init+0x206>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	4a49      	ldr	r2, [pc, #292]	@ (8003724 <HAL_GPIO_Init+0x320>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d101      	bne.n	8003606 <HAL_GPIO_Init+0x202>
 8003602:	2306      	movs	r3, #6
 8003604:	e00c      	b.n	8003620 <HAL_GPIO_Init+0x21c>
 8003606:	2307      	movs	r3, #7
 8003608:	e00a      	b.n	8003620 <HAL_GPIO_Init+0x21c>
 800360a:	2305      	movs	r3, #5
 800360c:	e008      	b.n	8003620 <HAL_GPIO_Init+0x21c>
 800360e:	2304      	movs	r3, #4
 8003610:	e006      	b.n	8003620 <HAL_GPIO_Init+0x21c>
 8003612:	2303      	movs	r3, #3
 8003614:	e004      	b.n	8003620 <HAL_GPIO_Init+0x21c>
 8003616:	2302      	movs	r3, #2
 8003618:	e002      	b.n	8003620 <HAL_GPIO_Init+0x21c>
 800361a:	2301      	movs	r3, #1
 800361c:	e000      	b.n	8003620 <HAL_GPIO_Init+0x21c>
 800361e:	2300      	movs	r3, #0
 8003620:	69fa      	ldr	r2, [r7, #28]
 8003622:	f002 0203 	and.w	r2, r2, #3
 8003626:	0092      	lsls	r2, r2, #2
 8003628:	4093      	lsls	r3, r2
 800362a:	69ba      	ldr	r2, [r7, #24]
 800362c:	4313      	orrs	r3, r2
 800362e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003630:	4935      	ldr	r1, [pc, #212]	@ (8003708 <HAL_GPIO_Init+0x304>)
 8003632:	69fb      	ldr	r3, [r7, #28]
 8003634:	089b      	lsrs	r3, r3, #2
 8003636:	3302      	adds	r3, #2
 8003638:	69ba      	ldr	r2, [r7, #24]
 800363a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800363e:	4b3a      	ldr	r3, [pc, #232]	@ (8003728 <HAL_GPIO_Init+0x324>)
 8003640:	689b      	ldr	r3, [r3, #8]
 8003642:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003644:	693b      	ldr	r3, [r7, #16]
 8003646:	43db      	mvns	r3, r3
 8003648:	69ba      	ldr	r2, [r7, #24]
 800364a:	4013      	ands	r3, r2
 800364c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003656:	2b00      	cmp	r3, #0
 8003658:	d003      	beq.n	8003662 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800365a:	69ba      	ldr	r2, [r7, #24]
 800365c:	693b      	ldr	r3, [r7, #16]
 800365e:	4313      	orrs	r3, r2
 8003660:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003662:	4a31      	ldr	r2, [pc, #196]	@ (8003728 <HAL_GPIO_Init+0x324>)
 8003664:	69bb      	ldr	r3, [r7, #24]
 8003666:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003668:	4b2f      	ldr	r3, [pc, #188]	@ (8003728 <HAL_GPIO_Init+0x324>)
 800366a:	68db      	ldr	r3, [r3, #12]
 800366c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800366e:	693b      	ldr	r3, [r7, #16]
 8003670:	43db      	mvns	r3, r3
 8003672:	69ba      	ldr	r2, [r7, #24]
 8003674:	4013      	ands	r3, r2
 8003676:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003680:	2b00      	cmp	r3, #0
 8003682:	d003      	beq.n	800368c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003684:	69ba      	ldr	r2, [r7, #24]
 8003686:	693b      	ldr	r3, [r7, #16]
 8003688:	4313      	orrs	r3, r2
 800368a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800368c:	4a26      	ldr	r2, [pc, #152]	@ (8003728 <HAL_GPIO_Init+0x324>)
 800368e:	69bb      	ldr	r3, [r7, #24]
 8003690:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003692:	4b25      	ldr	r3, [pc, #148]	@ (8003728 <HAL_GPIO_Init+0x324>)
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003698:	693b      	ldr	r3, [r7, #16]
 800369a:	43db      	mvns	r3, r3
 800369c:	69ba      	ldr	r2, [r7, #24]
 800369e:	4013      	ands	r3, r2
 80036a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d003      	beq.n	80036b6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80036ae:	69ba      	ldr	r2, [r7, #24]
 80036b0:	693b      	ldr	r3, [r7, #16]
 80036b2:	4313      	orrs	r3, r2
 80036b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80036b6:	4a1c      	ldr	r2, [pc, #112]	@ (8003728 <HAL_GPIO_Init+0x324>)
 80036b8:	69bb      	ldr	r3, [r7, #24]
 80036ba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80036bc:	4b1a      	ldr	r3, [pc, #104]	@ (8003728 <HAL_GPIO_Init+0x324>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036c2:	693b      	ldr	r3, [r7, #16]
 80036c4:	43db      	mvns	r3, r3
 80036c6:	69ba      	ldr	r2, [r7, #24]
 80036c8:	4013      	ands	r3, r2
 80036ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d003      	beq.n	80036e0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80036d8:	69ba      	ldr	r2, [r7, #24]
 80036da:	693b      	ldr	r3, [r7, #16]
 80036dc:	4313      	orrs	r3, r2
 80036de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80036e0:	4a11      	ldr	r2, [pc, #68]	@ (8003728 <HAL_GPIO_Init+0x324>)
 80036e2:	69bb      	ldr	r3, [r7, #24]
 80036e4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80036e6:	69fb      	ldr	r3, [r7, #28]
 80036e8:	3301      	adds	r3, #1
 80036ea:	61fb      	str	r3, [r7, #28]
 80036ec:	69fb      	ldr	r3, [r7, #28]
 80036ee:	2b0f      	cmp	r3, #15
 80036f0:	f67f ae96 	bls.w	8003420 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80036f4:	bf00      	nop
 80036f6:	bf00      	nop
 80036f8:	3724      	adds	r7, #36	@ 0x24
 80036fa:	46bd      	mov	sp, r7
 80036fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003700:	4770      	bx	lr
 8003702:	bf00      	nop
 8003704:	40023800 	.word	0x40023800
 8003708:	40013800 	.word	0x40013800
 800370c:	40020000 	.word	0x40020000
 8003710:	40020400 	.word	0x40020400
 8003714:	40020800 	.word	0x40020800
 8003718:	40020c00 	.word	0x40020c00
 800371c:	40021000 	.word	0x40021000
 8003720:	40021400 	.word	0x40021400
 8003724:	40021800 	.word	0x40021800
 8003728:	40013c00 	.word	0x40013c00

0800372c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800372c:	b480      	push	{r7}
 800372e:	b085      	sub	sp, #20
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
 8003734:	460b      	mov	r3, r1
 8003736:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	691a      	ldr	r2, [r3, #16]
 800373c:	887b      	ldrh	r3, [r7, #2]
 800373e:	4013      	ands	r3, r2
 8003740:	2b00      	cmp	r3, #0
 8003742:	d002      	beq.n	800374a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003744:	2301      	movs	r3, #1
 8003746:	73fb      	strb	r3, [r7, #15]
 8003748:	e001      	b.n	800374e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800374a:	2300      	movs	r3, #0
 800374c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800374e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003750:	4618      	mov	r0, r3
 8003752:	3714      	adds	r7, #20
 8003754:	46bd      	mov	sp, r7
 8003756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375a:	4770      	bx	lr

0800375c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800375c:	b480      	push	{r7}
 800375e:	b083      	sub	sp, #12
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
 8003764:	460b      	mov	r3, r1
 8003766:	807b      	strh	r3, [r7, #2]
 8003768:	4613      	mov	r3, r2
 800376a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800376c:	787b      	ldrb	r3, [r7, #1]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d003      	beq.n	800377a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003772:	887a      	ldrh	r2, [r7, #2]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003778:	e003      	b.n	8003782 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800377a:	887b      	ldrh	r3, [r7, #2]
 800377c:	041a      	lsls	r2, r3, #16
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	619a      	str	r2, [r3, #24]
}
 8003782:	bf00      	nop
 8003784:	370c      	adds	r7, #12
 8003786:	46bd      	mov	sp, r7
 8003788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378c:	4770      	bx	lr
	...

08003790 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b084      	sub	sp, #16
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d101      	bne.n	80037a2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800379e:	2301      	movs	r3, #1
 80037a0:	e12b      	b.n	80039fa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037a8:	b2db      	uxtb	r3, r3
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d106      	bne.n	80037bc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2200      	movs	r2, #0
 80037b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80037b6:	6878      	ldr	r0, [r7, #4]
 80037b8:	f7fe fba0 	bl	8001efc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2224      	movs	r2, #36	@ 0x24
 80037c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	681a      	ldr	r2, [r3, #0]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f022 0201 	bic.w	r2, r2, #1
 80037d2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80037e2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80037f2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80037f4:	f000 fd6c 	bl	80042d0 <HAL_RCC_GetPCLK1Freq>
 80037f8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	4a81      	ldr	r2, [pc, #516]	@ (8003a04 <HAL_I2C_Init+0x274>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d807      	bhi.n	8003814 <HAL_I2C_Init+0x84>
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	4a80      	ldr	r2, [pc, #512]	@ (8003a08 <HAL_I2C_Init+0x278>)
 8003808:	4293      	cmp	r3, r2
 800380a:	bf94      	ite	ls
 800380c:	2301      	movls	r3, #1
 800380e:	2300      	movhi	r3, #0
 8003810:	b2db      	uxtb	r3, r3
 8003812:	e006      	b.n	8003822 <HAL_I2C_Init+0x92>
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	4a7d      	ldr	r2, [pc, #500]	@ (8003a0c <HAL_I2C_Init+0x27c>)
 8003818:	4293      	cmp	r3, r2
 800381a:	bf94      	ite	ls
 800381c:	2301      	movls	r3, #1
 800381e:	2300      	movhi	r3, #0
 8003820:	b2db      	uxtb	r3, r3
 8003822:	2b00      	cmp	r3, #0
 8003824:	d001      	beq.n	800382a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003826:	2301      	movs	r3, #1
 8003828:	e0e7      	b.n	80039fa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	4a78      	ldr	r2, [pc, #480]	@ (8003a10 <HAL_I2C_Init+0x280>)
 800382e:	fba2 2303 	umull	r2, r3, r2, r3
 8003832:	0c9b      	lsrs	r3, r3, #18
 8003834:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	685b      	ldr	r3, [r3, #4]
 800383c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	68ba      	ldr	r2, [r7, #8]
 8003846:	430a      	orrs	r2, r1
 8003848:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	6a1b      	ldr	r3, [r3, #32]
 8003850:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	4a6a      	ldr	r2, [pc, #424]	@ (8003a04 <HAL_I2C_Init+0x274>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d802      	bhi.n	8003864 <HAL_I2C_Init+0xd4>
 800385e:	68bb      	ldr	r3, [r7, #8]
 8003860:	3301      	adds	r3, #1
 8003862:	e009      	b.n	8003878 <HAL_I2C_Init+0xe8>
 8003864:	68bb      	ldr	r3, [r7, #8]
 8003866:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800386a:	fb02 f303 	mul.w	r3, r2, r3
 800386e:	4a69      	ldr	r2, [pc, #420]	@ (8003a14 <HAL_I2C_Init+0x284>)
 8003870:	fba2 2303 	umull	r2, r3, r2, r3
 8003874:	099b      	lsrs	r3, r3, #6
 8003876:	3301      	adds	r3, #1
 8003878:	687a      	ldr	r2, [r7, #4]
 800387a:	6812      	ldr	r2, [r2, #0]
 800387c:	430b      	orrs	r3, r1
 800387e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	69db      	ldr	r3, [r3, #28]
 8003886:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800388a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	495c      	ldr	r1, [pc, #368]	@ (8003a04 <HAL_I2C_Init+0x274>)
 8003894:	428b      	cmp	r3, r1
 8003896:	d819      	bhi.n	80038cc <HAL_I2C_Init+0x13c>
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	1e59      	subs	r1, r3, #1
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	005b      	lsls	r3, r3, #1
 80038a2:	fbb1 f3f3 	udiv	r3, r1, r3
 80038a6:	1c59      	adds	r1, r3, #1
 80038a8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80038ac:	400b      	ands	r3, r1
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d00a      	beq.n	80038c8 <HAL_I2C_Init+0x138>
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	1e59      	subs	r1, r3, #1
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	005b      	lsls	r3, r3, #1
 80038bc:	fbb1 f3f3 	udiv	r3, r1, r3
 80038c0:	3301      	adds	r3, #1
 80038c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038c6:	e051      	b.n	800396c <HAL_I2C_Init+0x1dc>
 80038c8:	2304      	movs	r3, #4
 80038ca:	e04f      	b.n	800396c <HAL_I2C_Init+0x1dc>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	689b      	ldr	r3, [r3, #8]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d111      	bne.n	80038f8 <HAL_I2C_Init+0x168>
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	1e58      	subs	r0, r3, #1
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6859      	ldr	r1, [r3, #4]
 80038dc:	460b      	mov	r3, r1
 80038de:	005b      	lsls	r3, r3, #1
 80038e0:	440b      	add	r3, r1
 80038e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80038e6:	3301      	adds	r3, #1
 80038e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	bf0c      	ite	eq
 80038f0:	2301      	moveq	r3, #1
 80038f2:	2300      	movne	r3, #0
 80038f4:	b2db      	uxtb	r3, r3
 80038f6:	e012      	b.n	800391e <HAL_I2C_Init+0x18e>
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	1e58      	subs	r0, r3, #1
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6859      	ldr	r1, [r3, #4]
 8003900:	460b      	mov	r3, r1
 8003902:	009b      	lsls	r3, r3, #2
 8003904:	440b      	add	r3, r1
 8003906:	0099      	lsls	r1, r3, #2
 8003908:	440b      	add	r3, r1
 800390a:	fbb0 f3f3 	udiv	r3, r0, r3
 800390e:	3301      	adds	r3, #1
 8003910:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003914:	2b00      	cmp	r3, #0
 8003916:	bf0c      	ite	eq
 8003918:	2301      	moveq	r3, #1
 800391a:	2300      	movne	r3, #0
 800391c:	b2db      	uxtb	r3, r3
 800391e:	2b00      	cmp	r3, #0
 8003920:	d001      	beq.n	8003926 <HAL_I2C_Init+0x196>
 8003922:	2301      	movs	r3, #1
 8003924:	e022      	b.n	800396c <HAL_I2C_Init+0x1dc>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	689b      	ldr	r3, [r3, #8]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d10e      	bne.n	800394c <HAL_I2C_Init+0x1bc>
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	1e58      	subs	r0, r3, #1
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6859      	ldr	r1, [r3, #4]
 8003936:	460b      	mov	r3, r1
 8003938:	005b      	lsls	r3, r3, #1
 800393a:	440b      	add	r3, r1
 800393c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003940:	3301      	adds	r3, #1
 8003942:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003946:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800394a:	e00f      	b.n	800396c <HAL_I2C_Init+0x1dc>
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	1e58      	subs	r0, r3, #1
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6859      	ldr	r1, [r3, #4]
 8003954:	460b      	mov	r3, r1
 8003956:	009b      	lsls	r3, r3, #2
 8003958:	440b      	add	r3, r1
 800395a:	0099      	lsls	r1, r3, #2
 800395c:	440b      	add	r3, r1
 800395e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003962:	3301      	adds	r3, #1
 8003964:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003968:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800396c:	6879      	ldr	r1, [r7, #4]
 800396e:	6809      	ldr	r1, [r1, #0]
 8003970:	4313      	orrs	r3, r2
 8003972:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	69da      	ldr	r2, [r3, #28]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6a1b      	ldr	r3, [r3, #32]
 8003986:	431a      	orrs	r2, r3
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	430a      	orrs	r2, r1
 800398e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	689b      	ldr	r3, [r3, #8]
 8003996:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800399a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800399e:	687a      	ldr	r2, [r7, #4]
 80039a0:	6911      	ldr	r1, [r2, #16]
 80039a2:	687a      	ldr	r2, [r7, #4]
 80039a4:	68d2      	ldr	r2, [r2, #12]
 80039a6:	4311      	orrs	r1, r2
 80039a8:	687a      	ldr	r2, [r7, #4]
 80039aa:	6812      	ldr	r2, [r2, #0]
 80039ac:	430b      	orrs	r3, r1
 80039ae:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	68db      	ldr	r3, [r3, #12]
 80039b6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	695a      	ldr	r2, [r3, #20]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	699b      	ldr	r3, [r3, #24]
 80039c2:	431a      	orrs	r2, r3
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	430a      	orrs	r2, r1
 80039ca:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	681a      	ldr	r2, [r3, #0]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f042 0201 	orr.w	r2, r2, #1
 80039da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2200      	movs	r2, #0
 80039e0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2220      	movs	r2, #32
 80039e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2200      	movs	r2, #0
 80039ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2200      	movs	r2, #0
 80039f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80039f8:	2300      	movs	r3, #0
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	3710      	adds	r7, #16
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}
 8003a02:	bf00      	nop
 8003a04:	000186a0 	.word	0x000186a0
 8003a08:	001e847f 	.word	0x001e847f
 8003a0c:	003d08ff 	.word	0x003d08ff
 8003a10:	431bde83 	.word	0x431bde83
 8003a14:	10624dd3 	.word	0x10624dd3

08003a18 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b088      	sub	sp, #32
 8003a1c:	af02      	add	r7, sp, #8
 8003a1e:	60f8      	str	r0, [r7, #12]
 8003a20:	4608      	mov	r0, r1
 8003a22:	4611      	mov	r1, r2
 8003a24:	461a      	mov	r2, r3
 8003a26:	4603      	mov	r3, r0
 8003a28:	817b      	strh	r3, [r7, #10]
 8003a2a:	460b      	mov	r3, r1
 8003a2c:	813b      	strh	r3, [r7, #8]
 8003a2e:	4613      	mov	r3, r2
 8003a30:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003a32:	f7fe fc59 	bl	80022e8 <HAL_GetTick>
 8003a36:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a3e:	b2db      	uxtb	r3, r3
 8003a40:	2b20      	cmp	r3, #32
 8003a42:	f040 80d9 	bne.w	8003bf8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a46:	697b      	ldr	r3, [r7, #20]
 8003a48:	9300      	str	r3, [sp, #0]
 8003a4a:	2319      	movs	r3, #25
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	496d      	ldr	r1, [pc, #436]	@ (8003c04 <HAL_I2C_Mem_Write+0x1ec>)
 8003a50:	68f8      	ldr	r0, [r7, #12]
 8003a52:	f000 f971 	bl	8003d38 <I2C_WaitOnFlagUntilTimeout>
 8003a56:	4603      	mov	r3, r0
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d001      	beq.n	8003a60 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003a5c:	2302      	movs	r3, #2
 8003a5e:	e0cc      	b.n	8003bfa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a66:	2b01      	cmp	r3, #1
 8003a68:	d101      	bne.n	8003a6e <HAL_I2C_Mem_Write+0x56>
 8003a6a:	2302      	movs	r3, #2
 8003a6c:	e0c5      	b.n	8003bfa <HAL_I2C_Mem_Write+0x1e2>
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2201      	movs	r2, #1
 8003a72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f003 0301 	and.w	r3, r3, #1
 8003a80:	2b01      	cmp	r3, #1
 8003a82:	d007      	beq.n	8003a94 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	681a      	ldr	r2, [r3, #0]
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f042 0201 	orr.w	r2, r2, #1
 8003a92:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	681a      	ldr	r2, [r3, #0]
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003aa2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2221      	movs	r2, #33	@ 0x21
 8003aa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	2240      	movs	r2, #64	@ 0x40
 8003ab0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	6a3a      	ldr	r2, [r7, #32]
 8003abe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003ac4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003aca:	b29a      	uxth	r2, r3
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	4a4d      	ldr	r2, [pc, #308]	@ (8003c08 <HAL_I2C_Mem_Write+0x1f0>)
 8003ad4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003ad6:	88f8      	ldrh	r0, [r7, #6]
 8003ad8:	893a      	ldrh	r2, [r7, #8]
 8003ada:	8979      	ldrh	r1, [r7, #10]
 8003adc:	697b      	ldr	r3, [r7, #20]
 8003ade:	9301      	str	r3, [sp, #4]
 8003ae0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ae2:	9300      	str	r3, [sp, #0]
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	68f8      	ldr	r0, [r7, #12]
 8003ae8:	f000 f890 	bl	8003c0c <I2C_RequestMemoryWrite>
 8003aec:	4603      	mov	r3, r0
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d052      	beq.n	8003b98 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e081      	b.n	8003bfa <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003af6:	697a      	ldr	r2, [r7, #20]
 8003af8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003afa:	68f8      	ldr	r0, [r7, #12]
 8003afc:	f000 fa36 	bl	8003f6c <I2C_WaitOnTXEFlagUntilTimeout>
 8003b00:	4603      	mov	r3, r0
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d00d      	beq.n	8003b22 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b0a:	2b04      	cmp	r3, #4
 8003b0c:	d107      	bne.n	8003b1e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	681a      	ldr	r2, [r3, #0]
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b1c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e06b      	b.n	8003bfa <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b26:	781a      	ldrb	r2, [r3, #0]
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b32:	1c5a      	adds	r2, r3, #1
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b3c:	3b01      	subs	r3, #1
 8003b3e:	b29a      	uxth	r2, r3
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b48:	b29b      	uxth	r3, r3
 8003b4a:	3b01      	subs	r3, #1
 8003b4c:	b29a      	uxth	r2, r3
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	695b      	ldr	r3, [r3, #20]
 8003b58:	f003 0304 	and.w	r3, r3, #4
 8003b5c:	2b04      	cmp	r3, #4
 8003b5e:	d11b      	bne.n	8003b98 <HAL_I2C_Mem_Write+0x180>
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d017      	beq.n	8003b98 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b6c:	781a      	ldrb	r2, [r3, #0]
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b78:	1c5a      	adds	r2, r3, #1
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b82:	3b01      	subs	r3, #1
 8003b84:	b29a      	uxth	r2, r3
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b8e:	b29b      	uxth	r3, r3
 8003b90:	3b01      	subs	r3, #1
 8003b92:	b29a      	uxth	r2, r3
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d1aa      	bne.n	8003af6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ba0:	697a      	ldr	r2, [r7, #20]
 8003ba2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ba4:	68f8      	ldr	r0, [r7, #12]
 8003ba6:	f000 fa29 	bl	8003ffc <I2C_WaitOnBTFFlagUntilTimeout>
 8003baa:	4603      	mov	r3, r0
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d00d      	beq.n	8003bcc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bb4:	2b04      	cmp	r3, #4
 8003bb6:	d107      	bne.n	8003bc8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681a      	ldr	r2, [r3, #0]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003bc6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	e016      	b.n	8003bfa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	681a      	ldr	r2, [r3, #0]
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003bda:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	2220      	movs	r2, #32
 8003be0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2200      	movs	r2, #0
 8003be8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	e000      	b.n	8003bfa <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003bf8:	2302      	movs	r3, #2
  }
}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	3718      	adds	r7, #24
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}
 8003c02:	bf00      	nop
 8003c04:	00100002 	.word	0x00100002
 8003c08:	ffff0000 	.word	0xffff0000

08003c0c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b088      	sub	sp, #32
 8003c10:	af02      	add	r7, sp, #8
 8003c12:	60f8      	str	r0, [r7, #12]
 8003c14:	4608      	mov	r0, r1
 8003c16:	4611      	mov	r1, r2
 8003c18:	461a      	mov	r2, r3
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	817b      	strh	r3, [r7, #10]
 8003c1e:	460b      	mov	r3, r1
 8003c20:	813b      	strh	r3, [r7, #8]
 8003c22:	4613      	mov	r3, r2
 8003c24:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	681a      	ldr	r2, [r3, #0]
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c34:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c38:	9300      	str	r3, [sp, #0]
 8003c3a:	6a3b      	ldr	r3, [r7, #32]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003c42:	68f8      	ldr	r0, [r7, #12]
 8003c44:	f000 f878 	bl	8003d38 <I2C_WaitOnFlagUntilTimeout>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d00d      	beq.n	8003c6a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c58:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c5c:	d103      	bne.n	8003c66 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c64:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003c66:	2303      	movs	r3, #3
 8003c68:	e05f      	b.n	8003d2a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003c6a:	897b      	ldrh	r3, [r7, #10]
 8003c6c:	b2db      	uxtb	r3, r3
 8003c6e:	461a      	mov	r2, r3
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003c78:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c7c:	6a3a      	ldr	r2, [r7, #32]
 8003c7e:	492d      	ldr	r1, [pc, #180]	@ (8003d34 <I2C_RequestMemoryWrite+0x128>)
 8003c80:	68f8      	ldr	r0, [r7, #12]
 8003c82:	f000 f8d3 	bl	8003e2c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c86:	4603      	mov	r3, r0
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d001      	beq.n	8003c90 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	e04c      	b.n	8003d2a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c90:	2300      	movs	r3, #0
 8003c92:	617b      	str	r3, [r7, #20]
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	695b      	ldr	r3, [r3, #20]
 8003c9a:	617b      	str	r3, [r7, #20]
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	699b      	ldr	r3, [r3, #24]
 8003ca2:	617b      	str	r3, [r7, #20]
 8003ca4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ca6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ca8:	6a39      	ldr	r1, [r7, #32]
 8003caa:	68f8      	ldr	r0, [r7, #12]
 8003cac:	f000 f95e 	bl	8003f6c <I2C_WaitOnTXEFlagUntilTimeout>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d00d      	beq.n	8003cd2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cba:	2b04      	cmp	r3, #4
 8003cbc:	d107      	bne.n	8003cce <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	681a      	ldr	r2, [r3, #0]
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ccc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e02b      	b.n	8003d2a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003cd2:	88fb      	ldrh	r3, [r7, #6]
 8003cd4:	2b01      	cmp	r3, #1
 8003cd6:	d105      	bne.n	8003ce4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003cd8:	893b      	ldrh	r3, [r7, #8]
 8003cda:	b2da      	uxtb	r2, r3
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	611a      	str	r2, [r3, #16]
 8003ce2:	e021      	b.n	8003d28 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003ce4:	893b      	ldrh	r3, [r7, #8]
 8003ce6:	0a1b      	lsrs	r3, r3, #8
 8003ce8:	b29b      	uxth	r3, r3
 8003cea:	b2da      	uxtb	r2, r3
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003cf2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003cf4:	6a39      	ldr	r1, [r7, #32]
 8003cf6:	68f8      	ldr	r0, [r7, #12]
 8003cf8:	f000 f938 	bl	8003f6c <I2C_WaitOnTXEFlagUntilTimeout>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d00d      	beq.n	8003d1e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d06:	2b04      	cmp	r3, #4
 8003d08:	d107      	bne.n	8003d1a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	681a      	ldr	r2, [r3, #0]
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d18:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e005      	b.n	8003d2a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d1e:	893b      	ldrh	r3, [r7, #8]
 8003d20:	b2da      	uxtb	r2, r3
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003d28:	2300      	movs	r3, #0
}
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	3718      	adds	r7, #24
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd80      	pop	{r7, pc}
 8003d32:	bf00      	nop
 8003d34:	00010002 	.word	0x00010002

08003d38 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b084      	sub	sp, #16
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	60f8      	str	r0, [r7, #12]
 8003d40:	60b9      	str	r1, [r7, #8]
 8003d42:	603b      	str	r3, [r7, #0]
 8003d44:	4613      	mov	r3, r2
 8003d46:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d48:	e048      	b.n	8003ddc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003d50:	d044      	beq.n	8003ddc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d52:	f7fe fac9 	bl	80022e8 <HAL_GetTick>
 8003d56:	4602      	mov	r2, r0
 8003d58:	69bb      	ldr	r3, [r7, #24]
 8003d5a:	1ad3      	subs	r3, r2, r3
 8003d5c:	683a      	ldr	r2, [r7, #0]
 8003d5e:	429a      	cmp	r2, r3
 8003d60:	d302      	bcc.n	8003d68 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d139      	bne.n	8003ddc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	0c1b      	lsrs	r3, r3, #16
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	2b01      	cmp	r3, #1
 8003d70:	d10d      	bne.n	8003d8e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	695b      	ldr	r3, [r3, #20]
 8003d78:	43da      	mvns	r2, r3
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	4013      	ands	r3, r2
 8003d7e:	b29b      	uxth	r3, r3
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	bf0c      	ite	eq
 8003d84:	2301      	moveq	r3, #1
 8003d86:	2300      	movne	r3, #0
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	461a      	mov	r2, r3
 8003d8c:	e00c      	b.n	8003da8 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	699b      	ldr	r3, [r3, #24]
 8003d94:	43da      	mvns	r2, r3
 8003d96:	68bb      	ldr	r3, [r7, #8]
 8003d98:	4013      	ands	r3, r2
 8003d9a:	b29b      	uxth	r3, r3
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	bf0c      	ite	eq
 8003da0:	2301      	moveq	r3, #1
 8003da2:	2300      	movne	r3, #0
 8003da4:	b2db      	uxtb	r3, r3
 8003da6:	461a      	mov	r2, r3
 8003da8:	79fb      	ldrb	r3, [r7, #7]
 8003daa:	429a      	cmp	r2, r3
 8003dac:	d116      	bne.n	8003ddc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	2200      	movs	r2, #0
 8003db2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	2220      	movs	r2, #32
 8003db8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dc8:	f043 0220 	orr.w	r2, r3, #32
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	e023      	b.n	8003e24 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	0c1b      	lsrs	r3, r3, #16
 8003de0:	b2db      	uxtb	r3, r3
 8003de2:	2b01      	cmp	r3, #1
 8003de4:	d10d      	bne.n	8003e02 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	695b      	ldr	r3, [r3, #20]
 8003dec:	43da      	mvns	r2, r3
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	4013      	ands	r3, r2
 8003df2:	b29b      	uxth	r3, r3
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	bf0c      	ite	eq
 8003df8:	2301      	moveq	r3, #1
 8003dfa:	2300      	movne	r3, #0
 8003dfc:	b2db      	uxtb	r3, r3
 8003dfe:	461a      	mov	r2, r3
 8003e00:	e00c      	b.n	8003e1c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	699b      	ldr	r3, [r3, #24]
 8003e08:	43da      	mvns	r2, r3
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	4013      	ands	r3, r2
 8003e0e:	b29b      	uxth	r3, r3
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	bf0c      	ite	eq
 8003e14:	2301      	moveq	r3, #1
 8003e16:	2300      	movne	r3, #0
 8003e18:	b2db      	uxtb	r3, r3
 8003e1a:	461a      	mov	r2, r3
 8003e1c:	79fb      	ldrb	r3, [r7, #7]
 8003e1e:	429a      	cmp	r2, r3
 8003e20:	d093      	beq.n	8003d4a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003e22:	2300      	movs	r3, #0
}
 8003e24:	4618      	mov	r0, r3
 8003e26:	3710      	adds	r7, #16
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}

08003e2c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b084      	sub	sp, #16
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	60f8      	str	r0, [r7, #12]
 8003e34:	60b9      	str	r1, [r7, #8]
 8003e36:	607a      	str	r2, [r7, #4]
 8003e38:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003e3a:	e071      	b.n	8003f20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	695b      	ldr	r3, [r3, #20]
 8003e42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e4a:	d123      	bne.n	8003e94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	681a      	ldr	r2, [r3, #0]
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e5a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003e64:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2220      	movs	r2, #32
 8003e70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	2200      	movs	r2, #0
 8003e78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e80:	f043 0204 	orr.w	r2, r3, #4
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003e90:	2301      	movs	r3, #1
 8003e92:	e067      	b.n	8003f64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003e9a:	d041      	beq.n	8003f20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e9c:	f7fe fa24 	bl	80022e8 <HAL_GetTick>
 8003ea0:	4602      	mov	r2, r0
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	1ad3      	subs	r3, r2, r3
 8003ea6:	687a      	ldr	r2, [r7, #4]
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	d302      	bcc.n	8003eb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d136      	bne.n	8003f20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	0c1b      	lsrs	r3, r3, #16
 8003eb6:	b2db      	uxtb	r3, r3
 8003eb8:	2b01      	cmp	r3, #1
 8003eba:	d10c      	bne.n	8003ed6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	695b      	ldr	r3, [r3, #20]
 8003ec2:	43da      	mvns	r2, r3
 8003ec4:	68bb      	ldr	r3, [r7, #8]
 8003ec6:	4013      	ands	r3, r2
 8003ec8:	b29b      	uxth	r3, r3
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	bf14      	ite	ne
 8003ece:	2301      	movne	r3, #1
 8003ed0:	2300      	moveq	r3, #0
 8003ed2:	b2db      	uxtb	r3, r3
 8003ed4:	e00b      	b.n	8003eee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	699b      	ldr	r3, [r3, #24]
 8003edc:	43da      	mvns	r2, r3
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	4013      	ands	r3, r2
 8003ee2:	b29b      	uxth	r3, r3
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	bf14      	ite	ne
 8003ee8:	2301      	movne	r3, #1
 8003eea:	2300      	moveq	r3, #0
 8003eec:	b2db      	uxtb	r3, r3
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d016      	beq.n	8003f20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	2220      	movs	r2, #32
 8003efc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	2200      	movs	r2, #0
 8003f04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f0c:	f043 0220 	orr.w	r2, r3, #32
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	2200      	movs	r2, #0
 8003f18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	e021      	b.n	8003f64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	0c1b      	lsrs	r3, r3, #16
 8003f24:	b2db      	uxtb	r3, r3
 8003f26:	2b01      	cmp	r3, #1
 8003f28:	d10c      	bne.n	8003f44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	695b      	ldr	r3, [r3, #20]
 8003f30:	43da      	mvns	r2, r3
 8003f32:	68bb      	ldr	r3, [r7, #8]
 8003f34:	4013      	ands	r3, r2
 8003f36:	b29b      	uxth	r3, r3
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	bf14      	ite	ne
 8003f3c:	2301      	movne	r3, #1
 8003f3e:	2300      	moveq	r3, #0
 8003f40:	b2db      	uxtb	r3, r3
 8003f42:	e00b      	b.n	8003f5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	699b      	ldr	r3, [r3, #24]
 8003f4a:	43da      	mvns	r2, r3
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	4013      	ands	r3, r2
 8003f50:	b29b      	uxth	r3, r3
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	bf14      	ite	ne
 8003f56:	2301      	movne	r3, #1
 8003f58:	2300      	moveq	r3, #0
 8003f5a:	b2db      	uxtb	r3, r3
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	f47f af6d 	bne.w	8003e3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003f62:	2300      	movs	r3, #0
}
 8003f64:	4618      	mov	r0, r3
 8003f66:	3710      	adds	r7, #16
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	bd80      	pop	{r7, pc}

08003f6c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b084      	sub	sp, #16
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	60f8      	str	r0, [r7, #12]
 8003f74:	60b9      	str	r1, [r7, #8]
 8003f76:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003f78:	e034      	b.n	8003fe4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003f7a:	68f8      	ldr	r0, [r7, #12]
 8003f7c:	f000 f886 	bl	800408c <I2C_IsAcknowledgeFailed>
 8003f80:	4603      	mov	r3, r0
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d001      	beq.n	8003f8a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003f86:	2301      	movs	r3, #1
 8003f88:	e034      	b.n	8003ff4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003f90:	d028      	beq.n	8003fe4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f92:	f7fe f9a9 	bl	80022e8 <HAL_GetTick>
 8003f96:	4602      	mov	r2, r0
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	1ad3      	subs	r3, r2, r3
 8003f9c:	68ba      	ldr	r2, [r7, #8]
 8003f9e:	429a      	cmp	r2, r3
 8003fa0:	d302      	bcc.n	8003fa8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d11d      	bne.n	8003fe4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	695b      	ldr	r3, [r3, #20]
 8003fae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fb2:	2b80      	cmp	r3, #128	@ 0x80
 8003fb4:	d016      	beq.n	8003fe4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	2220      	movs	r2, #32
 8003fc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fd0:	f043 0220 	orr.w	r2, r3, #32
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e007      	b.n	8003ff4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	695b      	ldr	r3, [r3, #20]
 8003fea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fee:	2b80      	cmp	r3, #128	@ 0x80
 8003ff0:	d1c3      	bne.n	8003f7a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003ff2:	2300      	movs	r3, #0
}
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	3710      	adds	r7, #16
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}

08003ffc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b084      	sub	sp, #16
 8004000:	af00      	add	r7, sp, #0
 8004002:	60f8      	str	r0, [r7, #12]
 8004004:	60b9      	str	r1, [r7, #8]
 8004006:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004008:	e034      	b.n	8004074 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800400a:	68f8      	ldr	r0, [r7, #12]
 800400c:	f000 f83e 	bl	800408c <I2C_IsAcknowledgeFailed>
 8004010:	4603      	mov	r3, r0
 8004012:	2b00      	cmp	r3, #0
 8004014:	d001      	beq.n	800401a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	e034      	b.n	8004084 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004020:	d028      	beq.n	8004074 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004022:	f7fe f961 	bl	80022e8 <HAL_GetTick>
 8004026:	4602      	mov	r2, r0
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	1ad3      	subs	r3, r2, r3
 800402c:	68ba      	ldr	r2, [r7, #8]
 800402e:	429a      	cmp	r2, r3
 8004030:	d302      	bcc.n	8004038 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004032:	68bb      	ldr	r3, [r7, #8]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d11d      	bne.n	8004074 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	695b      	ldr	r3, [r3, #20]
 800403e:	f003 0304 	and.w	r3, r3, #4
 8004042:	2b04      	cmp	r3, #4
 8004044:	d016      	beq.n	8004074 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	2200      	movs	r2, #0
 800404a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2220      	movs	r2, #32
 8004050:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	2200      	movs	r2, #0
 8004058:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004060:	f043 0220 	orr.w	r2, r3, #32
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	2200      	movs	r2, #0
 800406c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004070:	2301      	movs	r3, #1
 8004072:	e007      	b.n	8004084 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	695b      	ldr	r3, [r3, #20]
 800407a:	f003 0304 	and.w	r3, r3, #4
 800407e:	2b04      	cmp	r3, #4
 8004080:	d1c3      	bne.n	800400a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004082:	2300      	movs	r3, #0
}
 8004084:	4618      	mov	r0, r3
 8004086:	3710      	adds	r7, #16
 8004088:	46bd      	mov	sp, r7
 800408a:	bd80      	pop	{r7, pc}

0800408c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800408c:	b480      	push	{r7}
 800408e:	b083      	sub	sp, #12
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	695b      	ldr	r3, [r3, #20]
 800409a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800409e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040a2:	d11b      	bne.n	80040dc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80040ac:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2200      	movs	r2, #0
 80040b2:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2220      	movs	r2, #32
 80040b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2200      	movs	r2, #0
 80040c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040c8:	f043 0204 	orr.w	r2, r3, #4
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2200      	movs	r2, #0
 80040d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80040d8:	2301      	movs	r3, #1
 80040da:	e000      	b.n	80040de <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80040dc:	2300      	movs	r3, #0
}
 80040de:	4618      	mov	r0, r3
 80040e0:	370c      	adds	r7, #12
 80040e2:	46bd      	mov	sp, r7
 80040e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e8:	4770      	bx	lr
	...

080040ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b084      	sub	sp, #16
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
 80040f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d101      	bne.n	8004100 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80040fc:	2301      	movs	r3, #1
 80040fe:	e0cc      	b.n	800429a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004100:	4b68      	ldr	r3, [pc, #416]	@ (80042a4 <HAL_RCC_ClockConfig+0x1b8>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f003 030f 	and.w	r3, r3, #15
 8004108:	683a      	ldr	r2, [r7, #0]
 800410a:	429a      	cmp	r2, r3
 800410c:	d90c      	bls.n	8004128 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800410e:	4b65      	ldr	r3, [pc, #404]	@ (80042a4 <HAL_RCC_ClockConfig+0x1b8>)
 8004110:	683a      	ldr	r2, [r7, #0]
 8004112:	b2d2      	uxtb	r2, r2
 8004114:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004116:	4b63      	ldr	r3, [pc, #396]	@ (80042a4 <HAL_RCC_ClockConfig+0x1b8>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f003 030f 	and.w	r3, r3, #15
 800411e:	683a      	ldr	r2, [r7, #0]
 8004120:	429a      	cmp	r2, r3
 8004122:	d001      	beq.n	8004128 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004124:	2301      	movs	r3, #1
 8004126:	e0b8      	b.n	800429a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f003 0302 	and.w	r3, r3, #2
 8004130:	2b00      	cmp	r3, #0
 8004132:	d020      	beq.n	8004176 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f003 0304 	and.w	r3, r3, #4
 800413c:	2b00      	cmp	r3, #0
 800413e:	d005      	beq.n	800414c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004140:	4b59      	ldr	r3, [pc, #356]	@ (80042a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004142:	689b      	ldr	r3, [r3, #8]
 8004144:	4a58      	ldr	r2, [pc, #352]	@ (80042a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004146:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800414a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f003 0308 	and.w	r3, r3, #8
 8004154:	2b00      	cmp	r3, #0
 8004156:	d005      	beq.n	8004164 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004158:	4b53      	ldr	r3, [pc, #332]	@ (80042a8 <HAL_RCC_ClockConfig+0x1bc>)
 800415a:	689b      	ldr	r3, [r3, #8]
 800415c:	4a52      	ldr	r2, [pc, #328]	@ (80042a8 <HAL_RCC_ClockConfig+0x1bc>)
 800415e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004162:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004164:	4b50      	ldr	r3, [pc, #320]	@ (80042a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004166:	689b      	ldr	r3, [r3, #8]
 8004168:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	689b      	ldr	r3, [r3, #8]
 8004170:	494d      	ldr	r1, [pc, #308]	@ (80042a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004172:	4313      	orrs	r3, r2
 8004174:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f003 0301 	and.w	r3, r3, #1
 800417e:	2b00      	cmp	r3, #0
 8004180:	d044      	beq.n	800420c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	2b01      	cmp	r3, #1
 8004188:	d107      	bne.n	800419a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800418a:	4b47      	ldr	r3, [pc, #284]	@ (80042a8 <HAL_RCC_ClockConfig+0x1bc>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004192:	2b00      	cmp	r3, #0
 8004194:	d119      	bne.n	80041ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004196:	2301      	movs	r3, #1
 8004198:	e07f      	b.n	800429a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	2b02      	cmp	r3, #2
 80041a0:	d003      	beq.n	80041aa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80041a6:	2b03      	cmp	r3, #3
 80041a8:	d107      	bne.n	80041ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041aa:	4b3f      	ldr	r3, [pc, #252]	@ (80042a8 <HAL_RCC_ClockConfig+0x1bc>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d109      	bne.n	80041ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80041b6:	2301      	movs	r3, #1
 80041b8:	e06f      	b.n	800429a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041ba:	4b3b      	ldr	r3, [pc, #236]	@ (80042a8 <HAL_RCC_ClockConfig+0x1bc>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f003 0302 	and.w	r3, r3, #2
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d101      	bne.n	80041ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	e067      	b.n	800429a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80041ca:	4b37      	ldr	r3, [pc, #220]	@ (80042a8 <HAL_RCC_ClockConfig+0x1bc>)
 80041cc:	689b      	ldr	r3, [r3, #8]
 80041ce:	f023 0203 	bic.w	r2, r3, #3
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	4934      	ldr	r1, [pc, #208]	@ (80042a8 <HAL_RCC_ClockConfig+0x1bc>)
 80041d8:	4313      	orrs	r3, r2
 80041da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80041dc:	f7fe f884 	bl	80022e8 <HAL_GetTick>
 80041e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041e2:	e00a      	b.n	80041fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041e4:	f7fe f880 	bl	80022e8 <HAL_GetTick>
 80041e8:	4602      	mov	r2, r0
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	1ad3      	subs	r3, r2, r3
 80041ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d901      	bls.n	80041fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80041f6:	2303      	movs	r3, #3
 80041f8:	e04f      	b.n	800429a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041fa:	4b2b      	ldr	r3, [pc, #172]	@ (80042a8 <HAL_RCC_ClockConfig+0x1bc>)
 80041fc:	689b      	ldr	r3, [r3, #8]
 80041fe:	f003 020c 	and.w	r2, r3, #12
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	009b      	lsls	r3, r3, #2
 8004208:	429a      	cmp	r2, r3
 800420a:	d1eb      	bne.n	80041e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800420c:	4b25      	ldr	r3, [pc, #148]	@ (80042a4 <HAL_RCC_ClockConfig+0x1b8>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f003 030f 	and.w	r3, r3, #15
 8004214:	683a      	ldr	r2, [r7, #0]
 8004216:	429a      	cmp	r2, r3
 8004218:	d20c      	bcs.n	8004234 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800421a:	4b22      	ldr	r3, [pc, #136]	@ (80042a4 <HAL_RCC_ClockConfig+0x1b8>)
 800421c:	683a      	ldr	r2, [r7, #0]
 800421e:	b2d2      	uxtb	r2, r2
 8004220:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004222:	4b20      	ldr	r3, [pc, #128]	@ (80042a4 <HAL_RCC_ClockConfig+0x1b8>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f003 030f 	and.w	r3, r3, #15
 800422a:	683a      	ldr	r2, [r7, #0]
 800422c:	429a      	cmp	r2, r3
 800422e:	d001      	beq.n	8004234 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004230:	2301      	movs	r3, #1
 8004232:	e032      	b.n	800429a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f003 0304 	and.w	r3, r3, #4
 800423c:	2b00      	cmp	r3, #0
 800423e:	d008      	beq.n	8004252 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004240:	4b19      	ldr	r3, [pc, #100]	@ (80042a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004242:	689b      	ldr	r3, [r3, #8]
 8004244:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	68db      	ldr	r3, [r3, #12]
 800424c:	4916      	ldr	r1, [pc, #88]	@ (80042a8 <HAL_RCC_ClockConfig+0x1bc>)
 800424e:	4313      	orrs	r3, r2
 8004250:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f003 0308 	and.w	r3, r3, #8
 800425a:	2b00      	cmp	r3, #0
 800425c:	d009      	beq.n	8004272 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800425e:	4b12      	ldr	r3, [pc, #72]	@ (80042a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004260:	689b      	ldr	r3, [r3, #8]
 8004262:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	691b      	ldr	r3, [r3, #16]
 800426a:	00db      	lsls	r3, r3, #3
 800426c:	490e      	ldr	r1, [pc, #56]	@ (80042a8 <HAL_RCC_ClockConfig+0x1bc>)
 800426e:	4313      	orrs	r3, r2
 8004270:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004272:	f000 f855 	bl	8004320 <HAL_RCC_GetSysClockFreq>
 8004276:	4602      	mov	r2, r0
 8004278:	4b0b      	ldr	r3, [pc, #44]	@ (80042a8 <HAL_RCC_ClockConfig+0x1bc>)
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	091b      	lsrs	r3, r3, #4
 800427e:	f003 030f 	and.w	r3, r3, #15
 8004282:	490a      	ldr	r1, [pc, #40]	@ (80042ac <HAL_RCC_ClockConfig+0x1c0>)
 8004284:	5ccb      	ldrb	r3, [r1, r3]
 8004286:	fa22 f303 	lsr.w	r3, r2, r3
 800428a:	4a09      	ldr	r2, [pc, #36]	@ (80042b0 <HAL_RCC_ClockConfig+0x1c4>)
 800428c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800428e:	4b09      	ldr	r3, [pc, #36]	@ (80042b4 <HAL_RCC_ClockConfig+0x1c8>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4618      	mov	r0, r3
 8004294:	f7fd ffe4 	bl	8002260 <HAL_InitTick>

  return HAL_OK;
 8004298:	2300      	movs	r3, #0
}
 800429a:	4618      	mov	r0, r3
 800429c:	3710      	adds	r7, #16
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}
 80042a2:	bf00      	nop
 80042a4:	40023c00 	.word	0x40023c00
 80042a8:	40023800 	.word	0x40023800
 80042ac:	08006cc0 	.word	0x08006cc0
 80042b0:	20000008 	.word	0x20000008
 80042b4:	2000000c 	.word	0x2000000c

080042b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042b8:	b480      	push	{r7}
 80042ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042bc:	4b03      	ldr	r3, [pc, #12]	@ (80042cc <HAL_RCC_GetHCLKFreq+0x14>)
 80042be:	681b      	ldr	r3, [r3, #0]
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	46bd      	mov	sp, r7
 80042c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c8:	4770      	bx	lr
 80042ca:	bf00      	nop
 80042cc:	20000008 	.word	0x20000008

080042d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80042d4:	f7ff fff0 	bl	80042b8 <HAL_RCC_GetHCLKFreq>
 80042d8:	4602      	mov	r2, r0
 80042da:	4b05      	ldr	r3, [pc, #20]	@ (80042f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80042dc:	689b      	ldr	r3, [r3, #8]
 80042de:	0a9b      	lsrs	r3, r3, #10
 80042e0:	f003 0307 	and.w	r3, r3, #7
 80042e4:	4903      	ldr	r1, [pc, #12]	@ (80042f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80042e6:	5ccb      	ldrb	r3, [r1, r3]
 80042e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	bd80      	pop	{r7, pc}
 80042f0:	40023800 	.word	0x40023800
 80042f4:	08006cd0 	.word	0x08006cd0

080042f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80042fc:	f7ff ffdc 	bl	80042b8 <HAL_RCC_GetHCLKFreq>
 8004300:	4602      	mov	r2, r0
 8004302:	4b05      	ldr	r3, [pc, #20]	@ (8004318 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004304:	689b      	ldr	r3, [r3, #8]
 8004306:	0b5b      	lsrs	r3, r3, #13
 8004308:	f003 0307 	and.w	r3, r3, #7
 800430c:	4903      	ldr	r1, [pc, #12]	@ (800431c <HAL_RCC_GetPCLK2Freq+0x24>)
 800430e:	5ccb      	ldrb	r3, [r1, r3]
 8004310:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004314:	4618      	mov	r0, r3
 8004316:	bd80      	pop	{r7, pc}
 8004318:	40023800 	.word	0x40023800
 800431c:	08006cd0 	.word	0x08006cd0

08004320 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004320:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004324:	b0a6      	sub	sp, #152	@ 0x98
 8004326:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004328:	2300      	movs	r3, #0
 800432a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 800432e:	2300      	movs	r3, #0
 8004330:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8004334:	2300      	movs	r3, #0
 8004336:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 800433a:	2300      	movs	r3, #0
 800433c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8004340:	2300      	movs	r3, #0
 8004342:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004346:	4bc8      	ldr	r3, [pc, #800]	@ (8004668 <HAL_RCC_GetSysClockFreq+0x348>)
 8004348:	689b      	ldr	r3, [r3, #8]
 800434a:	f003 030c 	and.w	r3, r3, #12
 800434e:	2b0c      	cmp	r3, #12
 8004350:	f200 817e 	bhi.w	8004650 <HAL_RCC_GetSysClockFreq+0x330>
 8004354:	a201      	add	r2, pc, #4	@ (adr r2, 800435c <HAL_RCC_GetSysClockFreq+0x3c>)
 8004356:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800435a:	bf00      	nop
 800435c:	08004391 	.word	0x08004391
 8004360:	08004651 	.word	0x08004651
 8004364:	08004651 	.word	0x08004651
 8004368:	08004651 	.word	0x08004651
 800436c:	08004399 	.word	0x08004399
 8004370:	08004651 	.word	0x08004651
 8004374:	08004651 	.word	0x08004651
 8004378:	08004651 	.word	0x08004651
 800437c:	080043a1 	.word	0x080043a1
 8004380:	08004651 	.word	0x08004651
 8004384:	08004651 	.word	0x08004651
 8004388:	08004651 	.word	0x08004651
 800438c:	0800450b 	.word	0x0800450b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004390:	4bb6      	ldr	r3, [pc, #728]	@ (800466c <HAL_RCC_GetSysClockFreq+0x34c>)
 8004392:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8004396:	e15f      	b.n	8004658 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004398:	4bb5      	ldr	r3, [pc, #724]	@ (8004670 <HAL_RCC_GetSysClockFreq+0x350>)
 800439a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800439e:	e15b      	b.n	8004658 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80043a0:	4bb1      	ldr	r3, [pc, #708]	@ (8004668 <HAL_RCC_GetSysClockFreq+0x348>)
 80043a2:	685b      	ldr	r3, [r3, #4]
 80043a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80043a8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80043ac:	4bae      	ldr	r3, [pc, #696]	@ (8004668 <HAL_RCC_GetSysClockFreq+0x348>)
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d031      	beq.n	800441c <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80043b8:	4bab      	ldr	r3, [pc, #684]	@ (8004668 <HAL_RCC_GetSysClockFreq+0x348>)
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	099b      	lsrs	r3, r3, #6
 80043be:	2200      	movs	r2, #0
 80043c0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80043c2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80043c4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80043c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043ca:	663b      	str	r3, [r7, #96]	@ 0x60
 80043cc:	2300      	movs	r3, #0
 80043ce:	667b      	str	r3, [r7, #100]	@ 0x64
 80043d0:	4ba7      	ldr	r3, [pc, #668]	@ (8004670 <HAL_RCC_GetSysClockFreq+0x350>)
 80043d2:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80043d6:	462a      	mov	r2, r5
 80043d8:	fb03 f202 	mul.w	r2, r3, r2
 80043dc:	2300      	movs	r3, #0
 80043de:	4621      	mov	r1, r4
 80043e0:	fb01 f303 	mul.w	r3, r1, r3
 80043e4:	4413      	add	r3, r2
 80043e6:	4aa2      	ldr	r2, [pc, #648]	@ (8004670 <HAL_RCC_GetSysClockFreq+0x350>)
 80043e8:	4621      	mov	r1, r4
 80043ea:	fba1 1202 	umull	r1, r2, r1, r2
 80043ee:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80043f0:	460a      	mov	r2, r1
 80043f2:	67ba      	str	r2, [r7, #120]	@ 0x78
 80043f4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80043f6:	4413      	add	r3, r2
 80043f8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80043fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80043fe:	2200      	movs	r2, #0
 8004400:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004402:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8004404:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004408:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 800440c:	f7fc fbb0 	bl	8000b70 <__aeabi_uldivmod>
 8004410:	4602      	mov	r2, r0
 8004412:	460b      	mov	r3, r1
 8004414:	4613      	mov	r3, r2
 8004416:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800441a:	e064      	b.n	80044e6 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800441c:	4b92      	ldr	r3, [pc, #584]	@ (8004668 <HAL_RCC_GetSysClockFreq+0x348>)
 800441e:	685b      	ldr	r3, [r3, #4]
 8004420:	099b      	lsrs	r3, r3, #6
 8004422:	2200      	movs	r2, #0
 8004424:	653b      	str	r3, [r7, #80]	@ 0x50
 8004426:	657a      	str	r2, [r7, #84]	@ 0x54
 8004428:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800442a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800442e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004430:	2300      	movs	r3, #0
 8004432:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004434:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8004438:	4622      	mov	r2, r4
 800443a:	462b      	mov	r3, r5
 800443c:	f04f 0000 	mov.w	r0, #0
 8004440:	f04f 0100 	mov.w	r1, #0
 8004444:	0159      	lsls	r1, r3, #5
 8004446:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800444a:	0150      	lsls	r0, r2, #5
 800444c:	4602      	mov	r2, r0
 800444e:	460b      	mov	r3, r1
 8004450:	4621      	mov	r1, r4
 8004452:	1a51      	subs	r1, r2, r1
 8004454:	6139      	str	r1, [r7, #16]
 8004456:	4629      	mov	r1, r5
 8004458:	eb63 0301 	sbc.w	r3, r3, r1
 800445c:	617b      	str	r3, [r7, #20]
 800445e:	f04f 0200 	mov.w	r2, #0
 8004462:	f04f 0300 	mov.w	r3, #0
 8004466:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800446a:	4659      	mov	r1, fp
 800446c:	018b      	lsls	r3, r1, #6
 800446e:	4651      	mov	r1, sl
 8004470:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004474:	4651      	mov	r1, sl
 8004476:	018a      	lsls	r2, r1, #6
 8004478:	4651      	mov	r1, sl
 800447a:	ebb2 0801 	subs.w	r8, r2, r1
 800447e:	4659      	mov	r1, fp
 8004480:	eb63 0901 	sbc.w	r9, r3, r1
 8004484:	f04f 0200 	mov.w	r2, #0
 8004488:	f04f 0300 	mov.w	r3, #0
 800448c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004490:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004494:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004498:	4690      	mov	r8, r2
 800449a:	4699      	mov	r9, r3
 800449c:	4623      	mov	r3, r4
 800449e:	eb18 0303 	adds.w	r3, r8, r3
 80044a2:	60bb      	str	r3, [r7, #8]
 80044a4:	462b      	mov	r3, r5
 80044a6:	eb49 0303 	adc.w	r3, r9, r3
 80044aa:	60fb      	str	r3, [r7, #12]
 80044ac:	f04f 0200 	mov.w	r2, #0
 80044b0:	f04f 0300 	mov.w	r3, #0
 80044b4:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80044b8:	4629      	mov	r1, r5
 80044ba:	028b      	lsls	r3, r1, #10
 80044bc:	4621      	mov	r1, r4
 80044be:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80044c2:	4621      	mov	r1, r4
 80044c4:	028a      	lsls	r2, r1, #10
 80044c6:	4610      	mov	r0, r2
 80044c8:	4619      	mov	r1, r3
 80044ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80044ce:	2200      	movs	r2, #0
 80044d0:	643b      	str	r3, [r7, #64]	@ 0x40
 80044d2:	647a      	str	r2, [r7, #68]	@ 0x44
 80044d4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80044d8:	f7fc fb4a 	bl	8000b70 <__aeabi_uldivmod>
 80044dc:	4602      	mov	r2, r0
 80044de:	460b      	mov	r3, r1
 80044e0:	4613      	mov	r3, r2
 80044e2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80044e6:	4b60      	ldr	r3, [pc, #384]	@ (8004668 <HAL_RCC_GetSysClockFreq+0x348>)
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	0c1b      	lsrs	r3, r3, #16
 80044ec:	f003 0303 	and.w	r3, r3, #3
 80044f0:	3301      	adds	r3, #1
 80044f2:	005b      	lsls	r3, r3, #1
 80044f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 80044f8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80044fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004500:	fbb2 f3f3 	udiv	r3, r2, r3
 8004504:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8004508:	e0a6      	b.n	8004658 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800450a:	4b57      	ldr	r3, [pc, #348]	@ (8004668 <HAL_RCC_GetSysClockFreq+0x348>)
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004512:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004516:	4b54      	ldr	r3, [pc, #336]	@ (8004668 <HAL_RCC_GetSysClockFreq+0x348>)
 8004518:	685b      	ldr	r3, [r3, #4]
 800451a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800451e:	2b00      	cmp	r3, #0
 8004520:	d02a      	beq.n	8004578 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004522:	4b51      	ldr	r3, [pc, #324]	@ (8004668 <HAL_RCC_GetSysClockFreq+0x348>)
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	099b      	lsrs	r3, r3, #6
 8004528:	2200      	movs	r2, #0
 800452a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800452c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800452e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004530:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004534:	2100      	movs	r1, #0
 8004536:	4b4e      	ldr	r3, [pc, #312]	@ (8004670 <HAL_RCC_GetSysClockFreq+0x350>)
 8004538:	fb03 f201 	mul.w	r2, r3, r1
 800453c:	2300      	movs	r3, #0
 800453e:	fb00 f303 	mul.w	r3, r0, r3
 8004542:	4413      	add	r3, r2
 8004544:	4a4a      	ldr	r2, [pc, #296]	@ (8004670 <HAL_RCC_GetSysClockFreq+0x350>)
 8004546:	fba0 1202 	umull	r1, r2, r0, r2
 800454a:	677a      	str	r2, [r7, #116]	@ 0x74
 800454c:	460a      	mov	r2, r1
 800454e:	673a      	str	r2, [r7, #112]	@ 0x70
 8004550:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004552:	4413      	add	r3, r2
 8004554:	677b      	str	r3, [r7, #116]	@ 0x74
 8004556:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800455a:	2200      	movs	r2, #0
 800455c:	633b      	str	r3, [r7, #48]	@ 0x30
 800455e:	637a      	str	r2, [r7, #52]	@ 0x34
 8004560:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8004564:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8004568:	f7fc fb02 	bl	8000b70 <__aeabi_uldivmod>
 800456c:	4602      	mov	r2, r0
 800456e:	460b      	mov	r3, r1
 8004570:	4613      	mov	r3, r2
 8004572:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004576:	e05b      	b.n	8004630 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004578:	4b3b      	ldr	r3, [pc, #236]	@ (8004668 <HAL_RCC_GetSysClockFreq+0x348>)
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	099b      	lsrs	r3, r3, #6
 800457e:	2200      	movs	r2, #0
 8004580:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004582:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004586:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800458a:	623b      	str	r3, [r7, #32]
 800458c:	2300      	movs	r3, #0
 800458e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004590:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004594:	4642      	mov	r2, r8
 8004596:	464b      	mov	r3, r9
 8004598:	f04f 0000 	mov.w	r0, #0
 800459c:	f04f 0100 	mov.w	r1, #0
 80045a0:	0159      	lsls	r1, r3, #5
 80045a2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80045a6:	0150      	lsls	r0, r2, #5
 80045a8:	4602      	mov	r2, r0
 80045aa:	460b      	mov	r3, r1
 80045ac:	4641      	mov	r1, r8
 80045ae:	ebb2 0a01 	subs.w	sl, r2, r1
 80045b2:	4649      	mov	r1, r9
 80045b4:	eb63 0b01 	sbc.w	fp, r3, r1
 80045b8:	f04f 0200 	mov.w	r2, #0
 80045bc:	f04f 0300 	mov.w	r3, #0
 80045c0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80045c4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80045c8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80045cc:	ebb2 040a 	subs.w	r4, r2, sl
 80045d0:	eb63 050b 	sbc.w	r5, r3, fp
 80045d4:	f04f 0200 	mov.w	r2, #0
 80045d8:	f04f 0300 	mov.w	r3, #0
 80045dc:	00eb      	lsls	r3, r5, #3
 80045de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80045e2:	00e2      	lsls	r2, r4, #3
 80045e4:	4614      	mov	r4, r2
 80045e6:	461d      	mov	r5, r3
 80045e8:	4643      	mov	r3, r8
 80045ea:	18e3      	adds	r3, r4, r3
 80045ec:	603b      	str	r3, [r7, #0]
 80045ee:	464b      	mov	r3, r9
 80045f0:	eb45 0303 	adc.w	r3, r5, r3
 80045f4:	607b      	str	r3, [r7, #4]
 80045f6:	f04f 0200 	mov.w	r2, #0
 80045fa:	f04f 0300 	mov.w	r3, #0
 80045fe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004602:	4629      	mov	r1, r5
 8004604:	028b      	lsls	r3, r1, #10
 8004606:	4621      	mov	r1, r4
 8004608:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800460c:	4621      	mov	r1, r4
 800460e:	028a      	lsls	r2, r1, #10
 8004610:	4610      	mov	r0, r2
 8004612:	4619      	mov	r1, r3
 8004614:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004618:	2200      	movs	r2, #0
 800461a:	61bb      	str	r3, [r7, #24]
 800461c:	61fa      	str	r2, [r7, #28]
 800461e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004622:	f7fc faa5 	bl	8000b70 <__aeabi_uldivmod>
 8004626:	4602      	mov	r2, r0
 8004628:	460b      	mov	r3, r1
 800462a:	4613      	mov	r3, r2
 800462c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004630:	4b0d      	ldr	r3, [pc, #52]	@ (8004668 <HAL_RCC_GetSysClockFreq+0x348>)
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	0f1b      	lsrs	r3, r3, #28
 8004636:	f003 0307 	and.w	r3, r3, #7
 800463a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 800463e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004642:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004646:	fbb2 f3f3 	udiv	r3, r2, r3
 800464a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800464e:	e003      	b.n	8004658 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004650:	4b06      	ldr	r3, [pc, #24]	@ (800466c <HAL_RCC_GetSysClockFreq+0x34c>)
 8004652:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8004656:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004658:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 800465c:	4618      	mov	r0, r3
 800465e:	3798      	adds	r7, #152	@ 0x98
 8004660:	46bd      	mov	sp, r7
 8004662:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004666:	bf00      	nop
 8004668:	40023800 	.word	0x40023800
 800466c:	00f42400 	.word	0x00f42400
 8004670:	017d7840 	.word	0x017d7840

08004674 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b086      	sub	sp, #24
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d101      	bne.n	8004686 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	e28d      	b.n	8004ba2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f003 0301 	and.w	r3, r3, #1
 800468e:	2b00      	cmp	r3, #0
 8004690:	f000 8083 	beq.w	800479a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004694:	4b94      	ldr	r3, [pc, #592]	@ (80048e8 <HAL_RCC_OscConfig+0x274>)
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	f003 030c 	and.w	r3, r3, #12
 800469c:	2b04      	cmp	r3, #4
 800469e:	d019      	beq.n	80046d4 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80046a0:	4b91      	ldr	r3, [pc, #580]	@ (80048e8 <HAL_RCC_OscConfig+0x274>)
 80046a2:	689b      	ldr	r3, [r3, #8]
 80046a4:	f003 030c 	and.w	r3, r3, #12
        || \
 80046a8:	2b08      	cmp	r3, #8
 80046aa:	d106      	bne.n	80046ba <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80046ac:	4b8e      	ldr	r3, [pc, #568]	@ (80048e8 <HAL_RCC_OscConfig+0x274>)
 80046ae:	685b      	ldr	r3, [r3, #4]
 80046b0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046b4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80046b8:	d00c      	beq.n	80046d4 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80046ba:	4b8b      	ldr	r3, [pc, #556]	@ (80048e8 <HAL_RCC_OscConfig+0x274>)
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80046c2:	2b0c      	cmp	r3, #12
 80046c4:	d112      	bne.n	80046ec <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80046c6:	4b88      	ldr	r3, [pc, #544]	@ (80048e8 <HAL_RCC_OscConfig+0x274>)
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046ce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80046d2:	d10b      	bne.n	80046ec <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046d4:	4b84      	ldr	r3, [pc, #528]	@ (80048e8 <HAL_RCC_OscConfig+0x274>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d05b      	beq.n	8004798 <HAL_RCC_OscConfig+0x124>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	685b      	ldr	r3, [r3, #4]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d157      	bne.n	8004798 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80046e8:	2301      	movs	r3, #1
 80046ea:	e25a      	b.n	8004ba2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	685b      	ldr	r3, [r3, #4]
 80046f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80046f4:	d106      	bne.n	8004704 <HAL_RCC_OscConfig+0x90>
 80046f6:	4b7c      	ldr	r3, [pc, #496]	@ (80048e8 <HAL_RCC_OscConfig+0x274>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	4a7b      	ldr	r2, [pc, #492]	@ (80048e8 <HAL_RCC_OscConfig+0x274>)
 80046fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004700:	6013      	str	r3, [r2, #0]
 8004702:	e01d      	b.n	8004740 <HAL_RCC_OscConfig+0xcc>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800470c:	d10c      	bne.n	8004728 <HAL_RCC_OscConfig+0xb4>
 800470e:	4b76      	ldr	r3, [pc, #472]	@ (80048e8 <HAL_RCC_OscConfig+0x274>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4a75      	ldr	r2, [pc, #468]	@ (80048e8 <HAL_RCC_OscConfig+0x274>)
 8004714:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004718:	6013      	str	r3, [r2, #0]
 800471a:	4b73      	ldr	r3, [pc, #460]	@ (80048e8 <HAL_RCC_OscConfig+0x274>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4a72      	ldr	r2, [pc, #456]	@ (80048e8 <HAL_RCC_OscConfig+0x274>)
 8004720:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004724:	6013      	str	r3, [r2, #0]
 8004726:	e00b      	b.n	8004740 <HAL_RCC_OscConfig+0xcc>
 8004728:	4b6f      	ldr	r3, [pc, #444]	@ (80048e8 <HAL_RCC_OscConfig+0x274>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a6e      	ldr	r2, [pc, #440]	@ (80048e8 <HAL_RCC_OscConfig+0x274>)
 800472e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004732:	6013      	str	r3, [r2, #0]
 8004734:	4b6c      	ldr	r3, [pc, #432]	@ (80048e8 <HAL_RCC_OscConfig+0x274>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4a6b      	ldr	r2, [pc, #428]	@ (80048e8 <HAL_RCC_OscConfig+0x274>)
 800473a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800473e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	2b00      	cmp	r3, #0
 8004746:	d013      	beq.n	8004770 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004748:	f7fd fdce 	bl	80022e8 <HAL_GetTick>
 800474c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800474e:	e008      	b.n	8004762 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004750:	f7fd fdca 	bl	80022e8 <HAL_GetTick>
 8004754:	4602      	mov	r2, r0
 8004756:	693b      	ldr	r3, [r7, #16]
 8004758:	1ad3      	subs	r3, r2, r3
 800475a:	2b64      	cmp	r3, #100	@ 0x64
 800475c:	d901      	bls.n	8004762 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800475e:	2303      	movs	r3, #3
 8004760:	e21f      	b.n	8004ba2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004762:	4b61      	ldr	r3, [pc, #388]	@ (80048e8 <HAL_RCC_OscConfig+0x274>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800476a:	2b00      	cmp	r3, #0
 800476c:	d0f0      	beq.n	8004750 <HAL_RCC_OscConfig+0xdc>
 800476e:	e014      	b.n	800479a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004770:	f7fd fdba 	bl	80022e8 <HAL_GetTick>
 8004774:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004776:	e008      	b.n	800478a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004778:	f7fd fdb6 	bl	80022e8 <HAL_GetTick>
 800477c:	4602      	mov	r2, r0
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	1ad3      	subs	r3, r2, r3
 8004782:	2b64      	cmp	r3, #100	@ 0x64
 8004784:	d901      	bls.n	800478a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004786:	2303      	movs	r3, #3
 8004788:	e20b      	b.n	8004ba2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800478a:	4b57      	ldr	r3, [pc, #348]	@ (80048e8 <HAL_RCC_OscConfig+0x274>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004792:	2b00      	cmp	r3, #0
 8004794:	d1f0      	bne.n	8004778 <HAL_RCC_OscConfig+0x104>
 8004796:	e000      	b.n	800479a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004798:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f003 0302 	and.w	r3, r3, #2
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d06f      	beq.n	8004886 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80047a6:	4b50      	ldr	r3, [pc, #320]	@ (80048e8 <HAL_RCC_OscConfig+0x274>)
 80047a8:	689b      	ldr	r3, [r3, #8]
 80047aa:	f003 030c 	and.w	r3, r3, #12
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d017      	beq.n	80047e2 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80047b2:	4b4d      	ldr	r3, [pc, #308]	@ (80048e8 <HAL_RCC_OscConfig+0x274>)
 80047b4:	689b      	ldr	r3, [r3, #8]
 80047b6:	f003 030c 	and.w	r3, r3, #12
        || \
 80047ba:	2b08      	cmp	r3, #8
 80047bc:	d105      	bne.n	80047ca <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80047be:	4b4a      	ldr	r3, [pc, #296]	@ (80048e8 <HAL_RCC_OscConfig+0x274>)
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d00b      	beq.n	80047e2 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80047ca:	4b47      	ldr	r3, [pc, #284]	@ (80048e8 <HAL_RCC_OscConfig+0x274>)
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80047d2:	2b0c      	cmp	r3, #12
 80047d4:	d11c      	bne.n	8004810 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80047d6:	4b44      	ldr	r3, [pc, #272]	@ (80048e8 <HAL_RCC_OscConfig+0x274>)
 80047d8:	685b      	ldr	r3, [r3, #4]
 80047da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d116      	bne.n	8004810 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80047e2:	4b41      	ldr	r3, [pc, #260]	@ (80048e8 <HAL_RCC_OscConfig+0x274>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f003 0302 	and.w	r3, r3, #2
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d005      	beq.n	80047fa <HAL_RCC_OscConfig+0x186>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	68db      	ldr	r3, [r3, #12]
 80047f2:	2b01      	cmp	r3, #1
 80047f4:	d001      	beq.n	80047fa <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80047f6:	2301      	movs	r3, #1
 80047f8:	e1d3      	b.n	8004ba2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047fa:	4b3b      	ldr	r3, [pc, #236]	@ (80048e8 <HAL_RCC_OscConfig+0x274>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	691b      	ldr	r3, [r3, #16]
 8004806:	00db      	lsls	r3, r3, #3
 8004808:	4937      	ldr	r1, [pc, #220]	@ (80048e8 <HAL_RCC_OscConfig+0x274>)
 800480a:	4313      	orrs	r3, r2
 800480c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800480e:	e03a      	b.n	8004886 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	68db      	ldr	r3, [r3, #12]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d020      	beq.n	800485a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004818:	4b34      	ldr	r3, [pc, #208]	@ (80048ec <HAL_RCC_OscConfig+0x278>)
 800481a:	2201      	movs	r2, #1
 800481c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800481e:	f7fd fd63 	bl	80022e8 <HAL_GetTick>
 8004822:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004824:	e008      	b.n	8004838 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004826:	f7fd fd5f 	bl	80022e8 <HAL_GetTick>
 800482a:	4602      	mov	r2, r0
 800482c:	693b      	ldr	r3, [r7, #16]
 800482e:	1ad3      	subs	r3, r2, r3
 8004830:	2b02      	cmp	r3, #2
 8004832:	d901      	bls.n	8004838 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004834:	2303      	movs	r3, #3
 8004836:	e1b4      	b.n	8004ba2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004838:	4b2b      	ldr	r3, [pc, #172]	@ (80048e8 <HAL_RCC_OscConfig+0x274>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f003 0302 	and.w	r3, r3, #2
 8004840:	2b00      	cmp	r3, #0
 8004842:	d0f0      	beq.n	8004826 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004844:	4b28      	ldr	r3, [pc, #160]	@ (80048e8 <HAL_RCC_OscConfig+0x274>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	691b      	ldr	r3, [r3, #16]
 8004850:	00db      	lsls	r3, r3, #3
 8004852:	4925      	ldr	r1, [pc, #148]	@ (80048e8 <HAL_RCC_OscConfig+0x274>)
 8004854:	4313      	orrs	r3, r2
 8004856:	600b      	str	r3, [r1, #0]
 8004858:	e015      	b.n	8004886 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800485a:	4b24      	ldr	r3, [pc, #144]	@ (80048ec <HAL_RCC_OscConfig+0x278>)
 800485c:	2200      	movs	r2, #0
 800485e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004860:	f7fd fd42 	bl	80022e8 <HAL_GetTick>
 8004864:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004866:	e008      	b.n	800487a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004868:	f7fd fd3e 	bl	80022e8 <HAL_GetTick>
 800486c:	4602      	mov	r2, r0
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	1ad3      	subs	r3, r2, r3
 8004872:	2b02      	cmp	r3, #2
 8004874:	d901      	bls.n	800487a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004876:	2303      	movs	r3, #3
 8004878:	e193      	b.n	8004ba2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800487a:	4b1b      	ldr	r3, [pc, #108]	@ (80048e8 <HAL_RCC_OscConfig+0x274>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f003 0302 	and.w	r3, r3, #2
 8004882:	2b00      	cmp	r3, #0
 8004884:	d1f0      	bne.n	8004868 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f003 0308 	and.w	r3, r3, #8
 800488e:	2b00      	cmp	r3, #0
 8004890:	d036      	beq.n	8004900 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	695b      	ldr	r3, [r3, #20]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d016      	beq.n	80048c8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800489a:	4b15      	ldr	r3, [pc, #84]	@ (80048f0 <HAL_RCC_OscConfig+0x27c>)
 800489c:	2201      	movs	r2, #1
 800489e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048a0:	f7fd fd22 	bl	80022e8 <HAL_GetTick>
 80048a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048a6:	e008      	b.n	80048ba <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048a8:	f7fd fd1e 	bl	80022e8 <HAL_GetTick>
 80048ac:	4602      	mov	r2, r0
 80048ae:	693b      	ldr	r3, [r7, #16]
 80048b0:	1ad3      	subs	r3, r2, r3
 80048b2:	2b02      	cmp	r3, #2
 80048b4:	d901      	bls.n	80048ba <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80048b6:	2303      	movs	r3, #3
 80048b8:	e173      	b.n	8004ba2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048ba:	4b0b      	ldr	r3, [pc, #44]	@ (80048e8 <HAL_RCC_OscConfig+0x274>)
 80048bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048be:	f003 0302 	and.w	r3, r3, #2
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d0f0      	beq.n	80048a8 <HAL_RCC_OscConfig+0x234>
 80048c6:	e01b      	b.n	8004900 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80048c8:	4b09      	ldr	r3, [pc, #36]	@ (80048f0 <HAL_RCC_OscConfig+0x27c>)
 80048ca:	2200      	movs	r2, #0
 80048cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048ce:	f7fd fd0b 	bl	80022e8 <HAL_GetTick>
 80048d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048d4:	e00e      	b.n	80048f4 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048d6:	f7fd fd07 	bl	80022e8 <HAL_GetTick>
 80048da:	4602      	mov	r2, r0
 80048dc:	693b      	ldr	r3, [r7, #16]
 80048de:	1ad3      	subs	r3, r2, r3
 80048e0:	2b02      	cmp	r3, #2
 80048e2:	d907      	bls.n	80048f4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80048e4:	2303      	movs	r3, #3
 80048e6:	e15c      	b.n	8004ba2 <HAL_RCC_OscConfig+0x52e>
 80048e8:	40023800 	.word	0x40023800
 80048ec:	42470000 	.word	0x42470000
 80048f0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048f4:	4b8a      	ldr	r3, [pc, #552]	@ (8004b20 <HAL_RCC_OscConfig+0x4ac>)
 80048f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048f8:	f003 0302 	and.w	r3, r3, #2
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d1ea      	bne.n	80048d6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f003 0304 	and.w	r3, r3, #4
 8004908:	2b00      	cmp	r3, #0
 800490a:	f000 8097 	beq.w	8004a3c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800490e:	2300      	movs	r3, #0
 8004910:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004912:	4b83      	ldr	r3, [pc, #524]	@ (8004b20 <HAL_RCC_OscConfig+0x4ac>)
 8004914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004916:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800491a:	2b00      	cmp	r3, #0
 800491c:	d10f      	bne.n	800493e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800491e:	2300      	movs	r3, #0
 8004920:	60bb      	str	r3, [r7, #8]
 8004922:	4b7f      	ldr	r3, [pc, #508]	@ (8004b20 <HAL_RCC_OscConfig+0x4ac>)
 8004924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004926:	4a7e      	ldr	r2, [pc, #504]	@ (8004b20 <HAL_RCC_OscConfig+0x4ac>)
 8004928:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800492c:	6413      	str	r3, [r2, #64]	@ 0x40
 800492e:	4b7c      	ldr	r3, [pc, #496]	@ (8004b20 <HAL_RCC_OscConfig+0x4ac>)
 8004930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004932:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004936:	60bb      	str	r3, [r7, #8]
 8004938:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800493a:	2301      	movs	r3, #1
 800493c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800493e:	4b79      	ldr	r3, [pc, #484]	@ (8004b24 <HAL_RCC_OscConfig+0x4b0>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004946:	2b00      	cmp	r3, #0
 8004948:	d118      	bne.n	800497c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800494a:	4b76      	ldr	r3, [pc, #472]	@ (8004b24 <HAL_RCC_OscConfig+0x4b0>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4a75      	ldr	r2, [pc, #468]	@ (8004b24 <HAL_RCC_OscConfig+0x4b0>)
 8004950:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004954:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004956:	f7fd fcc7 	bl	80022e8 <HAL_GetTick>
 800495a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800495c:	e008      	b.n	8004970 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800495e:	f7fd fcc3 	bl	80022e8 <HAL_GetTick>
 8004962:	4602      	mov	r2, r0
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	1ad3      	subs	r3, r2, r3
 8004968:	2b02      	cmp	r3, #2
 800496a:	d901      	bls.n	8004970 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800496c:	2303      	movs	r3, #3
 800496e:	e118      	b.n	8004ba2 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004970:	4b6c      	ldr	r3, [pc, #432]	@ (8004b24 <HAL_RCC_OscConfig+0x4b0>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004978:	2b00      	cmp	r3, #0
 800497a:	d0f0      	beq.n	800495e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	689b      	ldr	r3, [r3, #8]
 8004980:	2b01      	cmp	r3, #1
 8004982:	d106      	bne.n	8004992 <HAL_RCC_OscConfig+0x31e>
 8004984:	4b66      	ldr	r3, [pc, #408]	@ (8004b20 <HAL_RCC_OscConfig+0x4ac>)
 8004986:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004988:	4a65      	ldr	r2, [pc, #404]	@ (8004b20 <HAL_RCC_OscConfig+0x4ac>)
 800498a:	f043 0301 	orr.w	r3, r3, #1
 800498e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004990:	e01c      	b.n	80049cc <HAL_RCC_OscConfig+0x358>
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	689b      	ldr	r3, [r3, #8]
 8004996:	2b05      	cmp	r3, #5
 8004998:	d10c      	bne.n	80049b4 <HAL_RCC_OscConfig+0x340>
 800499a:	4b61      	ldr	r3, [pc, #388]	@ (8004b20 <HAL_RCC_OscConfig+0x4ac>)
 800499c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800499e:	4a60      	ldr	r2, [pc, #384]	@ (8004b20 <HAL_RCC_OscConfig+0x4ac>)
 80049a0:	f043 0304 	orr.w	r3, r3, #4
 80049a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80049a6:	4b5e      	ldr	r3, [pc, #376]	@ (8004b20 <HAL_RCC_OscConfig+0x4ac>)
 80049a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049aa:	4a5d      	ldr	r2, [pc, #372]	@ (8004b20 <HAL_RCC_OscConfig+0x4ac>)
 80049ac:	f043 0301 	orr.w	r3, r3, #1
 80049b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80049b2:	e00b      	b.n	80049cc <HAL_RCC_OscConfig+0x358>
 80049b4:	4b5a      	ldr	r3, [pc, #360]	@ (8004b20 <HAL_RCC_OscConfig+0x4ac>)
 80049b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049b8:	4a59      	ldr	r2, [pc, #356]	@ (8004b20 <HAL_RCC_OscConfig+0x4ac>)
 80049ba:	f023 0301 	bic.w	r3, r3, #1
 80049be:	6713      	str	r3, [r2, #112]	@ 0x70
 80049c0:	4b57      	ldr	r3, [pc, #348]	@ (8004b20 <HAL_RCC_OscConfig+0x4ac>)
 80049c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049c4:	4a56      	ldr	r2, [pc, #344]	@ (8004b20 <HAL_RCC_OscConfig+0x4ac>)
 80049c6:	f023 0304 	bic.w	r3, r3, #4
 80049ca:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	689b      	ldr	r3, [r3, #8]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d015      	beq.n	8004a00 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049d4:	f7fd fc88 	bl	80022e8 <HAL_GetTick>
 80049d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049da:	e00a      	b.n	80049f2 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049dc:	f7fd fc84 	bl	80022e8 <HAL_GetTick>
 80049e0:	4602      	mov	r2, r0
 80049e2:	693b      	ldr	r3, [r7, #16]
 80049e4:	1ad3      	subs	r3, r2, r3
 80049e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d901      	bls.n	80049f2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80049ee:	2303      	movs	r3, #3
 80049f0:	e0d7      	b.n	8004ba2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049f2:	4b4b      	ldr	r3, [pc, #300]	@ (8004b20 <HAL_RCC_OscConfig+0x4ac>)
 80049f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049f6:	f003 0302 	and.w	r3, r3, #2
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d0ee      	beq.n	80049dc <HAL_RCC_OscConfig+0x368>
 80049fe:	e014      	b.n	8004a2a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a00:	f7fd fc72 	bl	80022e8 <HAL_GetTick>
 8004a04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a06:	e00a      	b.n	8004a1e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a08:	f7fd fc6e 	bl	80022e8 <HAL_GetTick>
 8004a0c:	4602      	mov	r2, r0
 8004a0e:	693b      	ldr	r3, [r7, #16]
 8004a10:	1ad3      	subs	r3, r2, r3
 8004a12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d901      	bls.n	8004a1e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004a1a:	2303      	movs	r3, #3
 8004a1c:	e0c1      	b.n	8004ba2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a1e:	4b40      	ldr	r3, [pc, #256]	@ (8004b20 <HAL_RCC_OscConfig+0x4ac>)
 8004a20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a22:	f003 0302 	and.w	r3, r3, #2
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d1ee      	bne.n	8004a08 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004a2a:	7dfb      	ldrb	r3, [r7, #23]
 8004a2c:	2b01      	cmp	r3, #1
 8004a2e:	d105      	bne.n	8004a3c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a30:	4b3b      	ldr	r3, [pc, #236]	@ (8004b20 <HAL_RCC_OscConfig+0x4ac>)
 8004a32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a34:	4a3a      	ldr	r2, [pc, #232]	@ (8004b20 <HAL_RCC_OscConfig+0x4ac>)
 8004a36:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a3a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	699b      	ldr	r3, [r3, #24]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	f000 80ad 	beq.w	8004ba0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004a46:	4b36      	ldr	r3, [pc, #216]	@ (8004b20 <HAL_RCC_OscConfig+0x4ac>)
 8004a48:	689b      	ldr	r3, [r3, #8]
 8004a4a:	f003 030c 	and.w	r3, r3, #12
 8004a4e:	2b08      	cmp	r3, #8
 8004a50:	d060      	beq.n	8004b14 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	699b      	ldr	r3, [r3, #24]
 8004a56:	2b02      	cmp	r3, #2
 8004a58:	d145      	bne.n	8004ae6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a5a:	4b33      	ldr	r3, [pc, #204]	@ (8004b28 <HAL_RCC_OscConfig+0x4b4>)
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a60:	f7fd fc42 	bl	80022e8 <HAL_GetTick>
 8004a64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a66:	e008      	b.n	8004a7a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a68:	f7fd fc3e 	bl	80022e8 <HAL_GetTick>
 8004a6c:	4602      	mov	r2, r0
 8004a6e:	693b      	ldr	r3, [r7, #16]
 8004a70:	1ad3      	subs	r3, r2, r3
 8004a72:	2b02      	cmp	r3, #2
 8004a74:	d901      	bls.n	8004a7a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004a76:	2303      	movs	r3, #3
 8004a78:	e093      	b.n	8004ba2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a7a:	4b29      	ldr	r3, [pc, #164]	@ (8004b20 <HAL_RCC_OscConfig+0x4ac>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d1f0      	bne.n	8004a68 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	69da      	ldr	r2, [r3, #28]
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6a1b      	ldr	r3, [r3, #32]
 8004a8e:	431a      	orrs	r2, r3
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a94:	019b      	lsls	r3, r3, #6
 8004a96:	431a      	orrs	r2, r3
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a9c:	085b      	lsrs	r3, r3, #1
 8004a9e:	3b01      	subs	r3, #1
 8004aa0:	041b      	lsls	r3, r3, #16
 8004aa2:	431a      	orrs	r2, r3
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aa8:	061b      	lsls	r3, r3, #24
 8004aaa:	431a      	orrs	r2, r3
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ab0:	071b      	lsls	r3, r3, #28
 8004ab2:	491b      	ldr	r1, [pc, #108]	@ (8004b20 <HAL_RCC_OscConfig+0x4ac>)
 8004ab4:	4313      	orrs	r3, r2
 8004ab6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ab8:	4b1b      	ldr	r3, [pc, #108]	@ (8004b28 <HAL_RCC_OscConfig+0x4b4>)
 8004aba:	2201      	movs	r2, #1
 8004abc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004abe:	f7fd fc13 	bl	80022e8 <HAL_GetTick>
 8004ac2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ac4:	e008      	b.n	8004ad8 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ac6:	f7fd fc0f 	bl	80022e8 <HAL_GetTick>
 8004aca:	4602      	mov	r2, r0
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	1ad3      	subs	r3, r2, r3
 8004ad0:	2b02      	cmp	r3, #2
 8004ad2:	d901      	bls.n	8004ad8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004ad4:	2303      	movs	r3, #3
 8004ad6:	e064      	b.n	8004ba2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ad8:	4b11      	ldr	r3, [pc, #68]	@ (8004b20 <HAL_RCC_OscConfig+0x4ac>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d0f0      	beq.n	8004ac6 <HAL_RCC_OscConfig+0x452>
 8004ae4:	e05c      	b.n	8004ba0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ae6:	4b10      	ldr	r3, [pc, #64]	@ (8004b28 <HAL_RCC_OscConfig+0x4b4>)
 8004ae8:	2200      	movs	r2, #0
 8004aea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004aec:	f7fd fbfc 	bl	80022e8 <HAL_GetTick>
 8004af0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004af2:	e008      	b.n	8004b06 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004af4:	f7fd fbf8 	bl	80022e8 <HAL_GetTick>
 8004af8:	4602      	mov	r2, r0
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	1ad3      	subs	r3, r2, r3
 8004afe:	2b02      	cmp	r3, #2
 8004b00:	d901      	bls.n	8004b06 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004b02:	2303      	movs	r3, #3
 8004b04:	e04d      	b.n	8004ba2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b06:	4b06      	ldr	r3, [pc, #24]	@ (8004b20 <HAL_RCC_OscConfig+0x4ac>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d1f0      	bne.n	8004af4 <HAL_RCC_OscConfig+0x480>
 8004b12:	e045      	b.n	8004ba0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	699b      	ldr	r3, [r3, #24]
 8004b18:	2b01      	cmp	r3, #1
 8004b1a:	d107      	bne.n	8004b2c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	e040      	b.n	8004ba2 <HAL_RCC_OscConfig+0x52e>
 8004b20:	40023800 	.word	0x40023800
 8004b24:	40007000 	.word	0x40007000
 8004b28:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004b2c:	4b1f      	ldr	r3, [pc, #124]	@ (8004bac <HAL_RCC_OscConfig+0x538>)
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	699b      	ldr	r3, [r3, #24]
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d030      	beq.n	8004b9c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b44:	429a      	cmp	r2, r3
 8004b46:	d129      	bne.n	8004b9c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b52:	429a      	cmp	r2, r3
 8004b54:	d122      	bne.n	8004b9c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004b56:	68fa      	ldr	r2, [r7, #12]
 8004b58:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004b5c:	4013      	ands	r3, r2
 8004b5e:	687a      	ldr	r2, [r7, #4]
 8004b60:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004b62:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004b64:	4293      	cmp	r3, r2
 8004b66:	d119      	bne.n	8004b9c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b72:	085b      	lsrs	r3, r3, #1
 8004b74:	3b01      	subs	r3, #1
 8004b76:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004b78:	429a      	cmp	r2, r3
 8004b7a:	d10f      	bne.n	8004b9c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b86:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004b88:	429a      	cmp	r2, r3
 8004b8a:	d107      	bne.n	8004b9c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b96:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004b98:	429a      	cmp	r2, r3
 8004b9a:	d001      	beq.n	8004ba0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	e000      	b.n	8004ba2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004ba0:	2300      	movs	r3, #0
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	3718      	adds	r7, #24
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd80      	pop	{r7, pc}
 8004baa:	bf00      	nop
 8004bac:	40023800 	.word	0x40023800

08004bb0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b082      	sub	sp, #8
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d101      	bne.n	8004bc2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	e042      	b.n	8004c48 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004bc8:	b2db      	uxtb	r3, r3
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d106      	bne.n	8004bdc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004bd6:	6878      	ldr	r0, [r7, #4]
 8004bd8:	f7fd f9d8 	bl	8001f8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2224      	movs	r2, #36	@ 0x24
 8004be0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	68da      	ldr	r2, [r3, #12]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004bf2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004bf4:	6878      	ldr	r0, [r7, #4]
 8004bf6:	f000 fb83 	bl	8005300 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	691a      	ldr	r2, [r3, #16]
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004c08:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	695a      	ldr	r2, [r3, #20]
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004c18:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	68da      	ldr	r2, [r3, #12]
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004c28:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2220      	movs	r2, #32
 8004c34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2220      	movs	r2, #32
 8004c3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2200      	movs	r2, #0
 8004c44:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004c46:	2300      	movs	r3, #0
}
 8004c48:	4618      	mov	r0, r3
 8004c4a:	3708      	adds	r7, #8
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	bd80      	pop	{r7, pc}

08004c50 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b08a      	sub	sp, #40	@ 0x28
 8004c54:	af02      	add	r7, sp, #8
 8004c56:	60f8      	str	r0, [r7, #12]
 8004c58:	60b9      	str	r1, [r7, #8]
 8004c5a:	603b      	str	r3, [r7, #0]
 8004c5c:	4613      	mov	r3, r2
 8004c5e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004c60:	2300      	movs	r3, #0
 8004c62:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c6a:	b2db      	uxtb	r3, r3
 8004c6c:	2b20      	cmp	r3, #32
 8004c6e:	d175      	bne.n	8004d5c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c70:	68bb      	ldr	r3, [r7, #8]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d002      	beq.n	8004c7c <HAL_UART_Transmit+0x2c>
 8004c76:	88fb      	ldrh	r3, [r7, #6]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d101      	bne.n	8004c80 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004c7c:	2301      	movs	r3, #1
 8004c7e:	e06e      	b.n	8004d5e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	2200      	movs	r2, #0
 8004c84:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	2221      	movs	r2, #33	@ 0x21
 8004c8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c8e:	f7fd fb2b 	bl	80022e8 <HAL_GetTick>
 8004c92:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	88fa      	ldrh	r2, [r7, #6]
 8004c98:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	88fa      	ldrh	r2, [r7, #6]
 8004c9e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	689b      	ldr	r3, [r3, #8]
 8004ca4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ca8:	d108      	bne.n	8004cbc <HAL_UART_Transmit+0x6c>
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	691b      	ldr	r3, [r3, #16]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d104      	bne.n	8004cbc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004cb6:	68bb      	ldr	r3, [r7, #8]
 8004cb8:	61bb      	str	r3, [r7, #24]
 8004cba:	e003      	b.n	8004cc4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004cbc:	68bb      	ldr	r3, [r7, #8]
 8004cbe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004cc4:	e02e      	b.n	8004d24 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	9300      	str	r3, [sp, #0]
 8004cca:	697b      	ldr	r3, [r7, #20]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	2180      	movs	r1, #128	@ 0x80
 8004cd0:	68f8      	ldr	r0, [r7, #12]
 8004cd2:	f000 f995 	bl	8005000 <UART_WaitOnFlagUntilTimeout>
 8004cd6:	4603      	mov	r3, r0
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d005      	beq.n	8004ce8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	2220      	movs	r2, #32
 8004ce0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004ce4:	2303      	movs	r3, #3
 8004ce6:	e03a      	b.n	8004d5e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004ce8:	69fb      	ldr	r3, [r7, #28]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d10b      	bne.n	8004d06 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004cee:	69bb      	ldr	r3, [r7, #24]
 8004cf0:	881b      	ldrh	r3, [r3, #0]
 8004cf2:	461a      	mov	r2, r3
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004cfc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004cfe:	69bb      	ldr	r3, [r7, #24]
 8004d00:	3302      	adds	r3, #2
 8004d02:	61bb      	str	r3, [r7, #24]
 8004d04:	e007      	b.n	8004d16 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004d06:	69fb      	ldr	r3, [r7, #28]
 8004d08:	781a      	ldrb	r2, [r3, #0]
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004d10:	69fb      	ldr	r3, [r7, #28]
 8004d12:	3301      	adds	r3, #1
 8004d14:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004d1a:	b29b      	uxth	r3, r3
 8004d1c:	3b01      	subs	r3, #1
 8004d1e:	b29a      	uxth	r2, r3
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004d28:	b29b      	uxth	r3, r3
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d1cb      	bne.n	8004cc6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	9300      	str	r3, [sp, #0]
 8004d32:	697b      	ldr	r3, [r7, #20]
 8004d34:	2200      	movs	r2, #0
 8004d36:	2140      	movs	r1, #64	@ 0x40
 8004d38:	68f8      	ldr	r0, [r7, #12]
 8004d3a:	f000 f961 	bl	8005000 <UART_WaitOnFlagUntilTimeout>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d005      	beq.n	8004d50 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	2220      	movs	r2, #32
 8004d48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004d4c:	2303      	movs	r3, #3
 8004d4e:	e006      	b.n	8004d5e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	2220      	movs	r2, #32
 8004d54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004d58:	2300      	movs	r3, #0
 8004d5a:	e000      	b.n	8004d5e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004d5c:	2302      	movs	r3, #2
  }
}
 8004d5e:	4618      	mov	r0, r3
 8004d60:	3720      	adds	r7, #32
 8004d62:	46bd      	mov	sp, r7
 8004d64:	bd80      	pop	{r7, pc}

08004d66 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004d66:	b580      	push	{r7, lr}
 8004d68:	b084      	sub	sp, #16
 8004d6a:	af00      	add	r7, sp, #0
 8004d6c:	60f8      	str	r0, [r7, #12]
 8004d6e:	60b9      	str	r1, [r7, #8]
 8004d70:	4613      	mov	r3, r2
 8004d72:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004d7a:	b2db      	uxtb	r3, r3
 8004d7c:	2b20      	cmp	r3, #32
 8004d7e:	d112      	bne.n	8004da6 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d80:	68bb      	ldr	r3, [r7, #8]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d002      	beq.n	8004d8c <HAL_UART_Receive_DMA+0x26>
 8004d86:	88fb      	ldrh	r3, [r7, #6]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d101      	bne.n	8004d90 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	e00b      	b.n	8004da8 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	2200      	movs	r2, #0
 8004d94:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004d96:	88fb      	ldrh	r3, [r7, #6]
 8004d98:	461a      	mov	r2, r3
 8004d9a:	68b9      	ldr	r1, [r7, #8]
 8004d9c:	68f8      	ldr	r0, [r7, #12]
 8004d9e:	f000 f989 	bl	80050b4 <UART_Start_Receive_DMA>
 8004da2:	4603      	mov	r3, r0
 8004da4:	e000      	b.n	8004da8 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004da6:	2302      	movs	r3, #2
  }
}
 8004da8:	4618      	mov	r0, r3
 8004daa:	3710      	adds	r7, #16
 8004dac:	46bd      	mov	sp, r7
 8004dae:	bd80      	pop	{r7, pc}

08004db0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004db0:	b480      	push	{r7}
 8004db2:	b083      	sub	sp, #12
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004db8:	bf00      	nop
 8004dba:	370c      	adds	r7, #12
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc2:	4770      	bx	lr

08004dc4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b083      	sub	sp, #12
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004dcc:	bf00      	nop
 8004dce:	370c      	adds	r7, #12
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd6:	4770      	bx	lr

08004dd8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004dd8:	b480      	push	{r7}
 8004dda:	b083      	sub	sp, #12
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004de0:	bf00      	nop
 8004de2:	370c      	adds	r7, #12
 8004de4:	46bd      	mov	sp, r7
 8004de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dea:	4770      	bx	lr

08004dec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004dec:	b480      	push	{r7}
 8004dee:	b083      	sub	sp, #12
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
 8004df4:	460b      	mov	r3, r1
 8004df6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004df8:	bf00      	nop
 8004dfa:	370c      	adds	r7, #12
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e02:	4770      	bx	lr

08004e04 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b09c      	sub	sp, #112	@ 0x70
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e10:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d172      	bne.n	8004f06 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8004e20:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e22:	2200      	movs	r2, #0
 8004e24:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004e26:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	330c      	adds	r3, #12
 8004e2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e30:	e853 3f00 	ldrex	r3, [r3]
 8004e34:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004e36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004e38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004e3c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004e3e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	330c      	adds	r3, #12
 8004e44:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004e46:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004e48:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e4a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004e4c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004e4e:	e841 2300 	strex	r3, r2, [r1]
 8004e52:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004e54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d1e5      	bne.n	8004e26 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e5a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	3314      	adds	r3, #20
 8004e60:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e64:	e853 3f00 	ldrex	r3, [r3]
 8004e68:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004e6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e6c:	f023 0301 	bic.w	r3, r3, #1
 8004e70:	667b      	str	r3, [r7, #100]	@ 0x64
 8004e72:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	3314      	adds	r3, #20
 8004e78:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004e7a:	647a      	str	r2, [r7, #68]	@ 0x44
 8004e7c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e7e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004e80:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004e82:	e841 2300 	strex	r3, r2, [r1]
 8004e86:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004e88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d1e5      	bne.n	8004e5a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	3314      	adds	r3, #20
 8004e94:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e98:	e853 3f00 	ldrex	r3, [r3]
 8004e9c:	623b      	str	r3, [r7, #32]
   return(result);
 8004e9e:	6a3b      	ldr	r3, [r7, #32]
 8004ea0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ea4:	663b      	str	r3, [r7, #96]	@ 0x60
 8004ea6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	3314      	adds	r3, #20
 8004eac:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004eae:	633a      	str	r2, [r7, #48]	@ 0x30
 8004eb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eb2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004eb4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004eb6:	e841 2300 	strex	r3, r2, [r1]
 8004eba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004ebc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d1e5      	bne.n	8004e8e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004ec2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ec4:	2220      	movs	r2, #32
 8004ec6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004eca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ece:	2b01      	cmp	r3, #1
 8004ed0:	d119      	bne.n	8004f06 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ed2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	330c      	adds	r3, #12
 8004ed8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eda:	693b      	ldr	r3, [r7, #16]
 8004edc:	e853 3f00 	ldrex	r3, [r3]
 8004ee0:	60fb      	str	r3, [r7, #12]
   return(result);
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	f023 0310 	bic.w	r3, r3, #16
 8004ee8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004eea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	330c      	adds	r3, #12
 8004ef0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004ef2:	61fa      	str	r2, [r7, #28]
 8004ef4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ef6:	69b9      	ldr	r1, [r7, #24]
 8004ef8:	69fa      	ldr	r2, [r7, #28]
 8004efa:	e841 2300 	strex	r3, r2, [r1]
 8004efe:	617b      	str	r3, [r7, #20]
   return(result);
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d1e5      	bne.n	8004ed2 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f06:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f08:	2200      	movs	r2, #0
 8004f0a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f0c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f10:	2b01      	cmp	r3, #1
 8004f12:	d106      	bne.n	8004f22 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004f14:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f16:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004f18:	4619      	mov	r1, r3
 8004f1a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004f1c:	f7ff ff66 	bl	8004dec <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004f20:	e002      	b.n	8004f28 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8004f22:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004f24:	f7ff ff44 	bl	8004db0 <HAL_UART_RxCpltCallback>
}
 8004f28:	bf00      	nop
 8004f2a:	3770      	adds	r7, #112	@ 0x70
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	bd80      	pop	{r7, pc}

08004f30 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b084      	sub	sp, #16
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f3c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	2201      	movs	r2, #1
 8004f42:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f48:	2b01      	cmp	r3, #1
 8004f4a:	d108      	bne.n	8004f5e <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004f50:	085b      	lsrs	r3, r3, #1
 8004f52:	b29b      	uxth	r3, r3
 8004f54:	4619      	mov	r1, r3
 8004f56:	68f8      	ldr	r0, [r7, #12]
 8004f58:	f7ff ff48 	bl	8004dec <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004f5c:	e002      	b.n	8004f64 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8004f5e:	68f8      	ldr	r0, [r7, #12]
 8004f60:	f7ff ff30 	bl	8004dc4 <HAL_UART_RxHalfCpltCallback>
}
 8004f64:	bf00      	nop
 8004f66:	3710      	adds	r7, #16
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bd80      	pop	{r7, pc}

08004f6c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b084      	sub	sp, #16
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004f74:	2300      	movs	r3, #0
 8004f76:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f7c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	695b      	ldr	r3, [r3, #20]
 8004f84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f88:	2b80      	cmp	r3, #128	@ 0x80
 8004f8a:	bf0c      	ite	eq
 8004f8c:	2301      	moveq	r3, #1
 8004f8e:	2300      	movne	r3, #0
 8004f90:	b2db      	uxtb	r3, r3
 8004f92:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f9a:	b2db      	uxtb	r3, r3
 8004f9c:	2b21      	cmp	r3, #33	@ 0x21
 8004f9e:	d108      	bne.n	8004fb2 <UART_DMAError+0x46>
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d005      	beq.n	8004fb2 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004fa6:	68bb      	ldr	r3, [r7, #8]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8004fac:	68b8      	ldr	r0, [r7, #8]
 8004fae:	f000 f91b 	bl	80051e8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	695b      	ldr	r3, [r3, #20]
 8004fb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fbc:	2b40      	cmp	r3, #64	@ 0x40
 8004fbe:	bf0c      	ite	eq
 8004fc0:	2301      	moveq	r3, #1
 8004fc2:	2300      	movne	r3, #0
 8004fc4:	b2db      	uxtb	r3, r3
 8004fc6:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004fce:	b2db      	uxtb	r3, r3
 8004fd0:	2b22      	cmp	r3, #34	@ 0x22
 8004fd2:	d108      	bne.n	8004fe6 <UART_DMAError+0x7a>
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d005      	beq.n	8004fe6 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8004fe0:	68b8      	ldr	r0, [r7, #8]
 8004fe2:	f000 f929 	bl	8005238 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fea:	f043 0210 	orr.w	r2, r3, #16
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004ff2:	68b8      	ldr	r0, [r7, #8]
 8004ff4:	f7ff fef0 	bl	8004dd8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004ff8:	bf00      	nop
 8004ffa:	3710      	adds	r7, #16
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	bd80      	pop	{r7, pc}

08005000 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b086      	sub	sp, #24
 8005004:	af00      	add	r7, sp, #0
 8005006:	60f8      	str	r0, [r7, #12]
 8005008:	60b9      	str	r1, [r7, #8]
 800500a:	603b      	str	r3, [r7, #0]
 800500c:	4613      	mov	r3, r2
 800500e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005010:	e03b      	b.n	800508a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005012:	6a3b      	ldr	r3, [r7, #32]
 8005014:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005018:	d037      	beq.n	800508a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800501a:	f7fd f965 	bl	80022e8 <HAL_GetTick>
 800501e:	4602      	mov	r2, r0
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	1ad3      	subs	r3, r2, r3
 8005024:	6a3a      	ldr	r2, [r7, #32]
 8005026:	429a      	cmp	r2, r3
 8005028:	d302      	bcc.n	8005030 <UART_WaitOnFlagUntilTimeout+0x30>
 800502a:	6a3b      	ldr	r3, [r7, #32]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d101      	bne.n	8005034 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005030:	2303      	movs	r3, #3
 8005032:	e03a      	b.n	80050aa <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	68db      	ldr	r3, [r3, #12]
 800503a:	f003 0304 	and.w	r3, r3, #4
 800503e:	2b00      	cmp	r3, #0
 8005040:	d023      	beq.n	800508a <UART_WaitOnFlagUntilTimeout+0x8a>
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	2b80      	cmp	r3, #128	@ 0x80
 8005046:	d020      	beq.n	800508a <UART_WaitOnFlagUntilTimeout+0x8a>
 8005048:	68bb      	ldr	r3, [r7, #8]
 800504a:	2b40      	cmp	r3, #64	@ 0x40
 800504c:	d01d      	beq.n	800508a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f003 0308 	and.w	r3, r3, #8
 8005058:	2b08      	cmp	r3, #8
 800505a:	d116      	bne.n	800508a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800505c:	2300      	movs	r3, #0
 800505e:	617b      	str	r3, [r7, #20]
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	617b      	str	r3, [r7, #20]
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	685b      	ldr	r3, [r3, #4]
 800506e:	617b      	str	r3, [r7, #20]
 8005070:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005072:	68f8      	ldr	r0, [r7, #12]
 8005074:	f000 f8e0 	bl	8005238 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	2208      	movs	r2, #8
 800507c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	2200      	movs	r2, #0
 8005082:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005086:	2301      	movs	r3, #1
 8005088:	e00f      	b.n	80050aa <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	681a      	ldr	r2, [r3, #0]
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	4013      	ands	r3, r2
 8005094:	68ba      	ldr	r2, [r7, #8]
 8005096:	429a      	cmp	r2, r3
 8005098:	bf0c      	ite	eq
 800509a:	2301      	moveq	r3, #1
 800509c:	2300      	movne	r3, #0
 800509e:	b2db      	uxtb	r3, r3
 80050a0:	461a      	mov	r2, r3
 80050a2:	79fb      	ldrb	r3, [r7, #7]
 80050a4:	429a      	cmp	r2, r3
 80050a6:	d0b4      	beq.n	8005012 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80050a8:	2300      	movs	r3, #0
}
 80050aa:	4618      	mov	r0, r3
 80050ac:	3718      	adds	r7, #24
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bd80      	pop	{r7, pc}
	...

080050b4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b098      	sub	sp, #96	@ 0x60
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	60f8      	str	r0, [r7, #12]
 80050bc:	60b9      	str	r1, [r7, #8]
 80050be:	4613      	mov	r3, r2
 80050c0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80050c2:	68ba      	ldr	r2, [r7, #8]
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	88fa      	ldrh	r2, [r7, #6]
 80050cc:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	2200      	movs	r2, #0
 80050d2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	2222      	movs	r2, #34	@ 0x22
 80050d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050e0:	4a3e      	ldr	r2, [pc, #248]	@ (80051dc <UART_Start_Receive_DMA+0x128>)
 80050e2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050e8:	4a3d      	ldr	r2, [pc, #244]	@ (80051e0 <UART_Start_Receive_DMA+0x12c>)
 80050ea:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050f0:	4a3c      	ldr	r2, [pc, #240]	@ (80051e4 <UART_Start_Receive_DMA+0x130>)
 80050f2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050f8:	2200      	movs	r2, #0
 80050fa:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80050fc:	f107 0308 	add.w	r3, r7, #8
 8005100:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	3304      	adds	r3, #4
 800510c:	4619      	mov	r1, r3
 800510e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005110:	681a      	ldr	r2, [r3, #0]
 8005112:	88fb      	ldrh	r3, [r7, #6]
 8005114:	f7fd feb4 	bl	8002e80 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005118:	2300      	movs	r3, #0
 800511a:	613b      	str	r3, [r7, #16]
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	613b      	str	r3, [r7, #16]
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	685b      	ldr	r3, [r3, #4]
 800512a:	613b      	str	r3, [r7, #16]
 800512c:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	691b      	ldr	r3, [r3, #16]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d019      	beq.n	800516a <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	330c      	adds	r3, #12
 800513c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800513e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005140:	e853 3f00 	ldrex	r3, [r3]
 8005144:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005146:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005148:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800514c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	330c      	adds	r3, #12
 8005154:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005156:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8005158:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800515a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800515c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800515e:	e841 2300 	strex	r3, r2, [r1]
 8005162:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005164:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005166:	2b00      	cmp	r3, #0
 8005168:	d1e5      	bne.n	8005136 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	3314      	adds	r3, #20
 8005170:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005172:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005174:	e853 3f00 	ldrex	r3, [r3]
 8005178:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800517a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800517c:	f043 0301 	orr.w	r3, r3, #1
 8005180:	657b      	str	r3, [r7, #84]	@ 0x54
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	3314      	adds	r3, #20
 8005188:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800518a:	63ba      	str	r2, [r7, #56]	@ 0x38
 800518c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800518e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005190:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005192:	e841 2300 	strex	r3, r2, [r1]
 8005196:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005198:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800519a:	2b00      	cmp	r3, #0
 800519c:	d1e5      	bne.n	800516a <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	3314      	adds	r3, #20
 80051a4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051a6:	69bb      	ldr	r3, [r7, #24]
 80051a8:	e853 3f00 	ldrex	r3, [r3]
 80051ac:	617b      	str	r3, [r7, #20]
   return(result);
 80051ae:	697b      	ldr	r3, [r7, #20]
 80051b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80051b4:	653b      	str	r3, [r7, #80]	@ 0x50
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	3314      	adds	r3, #20
 80051bc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80051be:	627a      	str	r2, [r7, #36]	@ 0x24
 80051c0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051c2:	6a39      	ldr	r1, [r7, #32]
 80051c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051c6:	e841 2300 	strex	r3, r2, [r1]
 80051ca:	61fb      	str	r3, [r7, #28]
   return(result);
 80051cc:	69fb      	ldr	r3, [r7, #28]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d1e5      	bne.n	800519e <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80051d2:	2300      	movs	r3, #0
}
 80051d4:	4618      	mov	r0, r3
 80051d6:	3760      	adds	r7, #96	@ 0x60
 80051d8:	46bd      	mov	sp, r7
 80051da:	bd80      	pop	{r7, pc}
 80051dc:	08004e05 	.word	0x08004e05
 80051e0:	08004f31 	.word	0x08004f31
 80051e4:	08004f6d 	.word	0x08004f6d

080051e8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b089      	sub	sp, #36	@ 0x24
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	330c      	adds	r3, #12
 80051f6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	e853 3f00 	ldrex	r3, [r3]
 80051fe:	60bb      	str	r3, [r7, #8]
   return(result);
 8005200:	68bb      	ldr	r3, [r7, #8]
 8005202:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005206:	61fb      	str	r3, [r7, #28]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	330c      	adds	r3, #12
 800520e:	69fa      	ldr	r2, [r7, #28]
 8005210:	61ba      	str	r2, [r7, #24]
 8005212:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005214:	6979      	ldr	r1, [r7, #20]
 8005216:	69ba      	ldr	r2, [r7, #24]
 8005218:	e841 2300 	strex	r3, r2, [r1]
 800521c:	613b      	str	r3, [r7, #16]
   return(result);
 800521e:	693b      	ldr	r3, [r7, #16]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d1e5      	bne.n	80051f0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2220      	movs	r2, #32
 8005228:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800522c:	bf00      	nop
 800522e:	3724      	adds	r7, #36	@ 0x24
 8005230:	46bd      	mov	sp, r7
 8005232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005236:	4770      	bx	lr

08005238 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005238:	b480      	push	{r7}
 800523a:	b095      	sub	sp, #84	@ 0x54
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	330c      	adds	r3, #12
 8005246:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005248:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800524a:	e853 3f00 	ldrex	r3, [r3]
 800524e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005250:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005252:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005256:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	330c      	adds	r3, #12
 800525e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005260:	643a      	str	r2, [r7, #64]	@ 0x40
 8005262:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005264:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005266:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005268:	e841 2300 	strex	r3, r2, [r1]
 800526c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800526e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005270:	2b00      	cmp	r3, #0
 8005272:	d1e5      	bne.n	8005240 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	3314      	adds	r3, #20
 800527a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800527c:	6a3b      	ldr	r3, [r7, #32]
 800527e:	e853 3f00 	ldrex	r3, [r3]
 8005282:	61fb      	str	r3, [r7, #28]
   return(result);
 8005284:	69fb      	ldr	r3, [r7, #28]
 8005286:	f023 0301 	bic.w	r3, r3, #1
 800528a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	3314      	adds	r3, #20
 8005292:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005294:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005296:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005298:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800529a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800529c:	e841 2300 	strex	r3, r2, [r1]
 80052a0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80052a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d1e5      	bne.n	8005274 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052ac:	2b01      	cmp	r3, #1
 80052ae:	d119      	bne.n	80052e4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	330c      	adds	r3, #12
 80052b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	e853 3f00 	ldrex	r3, [r3]
 80052be:	60bb      	str	r3, [r7, #8]
   return(result);
 80052c0:	68bb      	ldr	r3, [r7, #8]
 80052c2:	f023 0310 	bic.w	r3, r3, #16
 80052c6:	647b      	str	r3, [r7, #68]	@ 0x44
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	330c      	adds	r3, #12
 80052ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80052d0:	61ba      	str	r2, [r7, #24]
 80052d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052d4:	6979      	ldr	r1, [r7, #20]
 80052d6:	69ba      	ldr	r2, [r7, #24]
 80052d8:	e841 2300 	strex	r3, r2, [r1]
 80052dc:	613b      	str	r3, [r7, #16]
   return(result);
 80052de:	693b      	ldr	r3, [r7, #16]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d1e5      	bne.n	80052b0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2220      	movs	r2, #32
 80052e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2200      	movs	r2, #0
 80052f0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80052f2:	bf00      	nop
 80052f4:	3754      	adds	r7, #84	@ 0x54
 80052f6:	46bd      	mov	sp, r7
 80052f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fc:	4770      	bx	lr
	...

08005300 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005300:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005304:	b0c0      	sub	sp, #256	@ 0x100
 8005306:	af00      	add	r7, sp, #0
 8005308:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800530c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	691b      	ldr	r3, [r3, #16]
 8005314:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005318:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800531c:	68d9      	ldr	r1, [r3, #12]
 800531e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005322:	681a      	ldr	r2, [r3, #0]
 8005324:	ea40 0301 	orr.w	r3, r0, r1
 8005328:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800532a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800532e:	689a      	ldr	r2, [r3, #8]
 8005330:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005334:	691b      	ldr	r3, [r3, #16]
 8005336:	431a      	orrs	r2, r3
 8005338:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800533c:	695b      	ldr	r3, [r3, #20]
 800533e:	431a      	orrs	r2, r3
 8005340:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005344:	69db      	ldr	r3, [r3, #28]
 8005346:	4313      	orrs	r3, r2
 8005348:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800534c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	68db      	ldr	r3, [r3, #12]
 8005354:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005358:	f021 010c 	bic.w	r1, r1, #12
 800535c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005360:	681a      	ldr	r2, [r3, #0]
 8005362:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005366:	430b      	orrs	r3, r1
 8005368:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800536a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	695b      	ldr	r3, [r3, #20]
 8005372:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005376:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800537a:	6999      	ldr	r1, [r3, #24]
 800537c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005380:	681a      	ldr	r2, [r3, #0]
 8005382:	ea40 0301 	orr.w	r3, r0, r1
 8005386:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005388:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800538c:	681a      	ldr	r2, [r3, #0]
 800538e:	4b8f      	ldr	r3, [pc, #572]	@ (80055cc <UART_SetConfig+0x2cc>)
 8005390:	429a      	cmp	r2, r3
 8005392:	d005      	beq.n	80053a0 <UART_SetConfig+0xa0>
 8005394:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005398:	681a      	ldr	r2, [r3, #0]
 800539a:	4b8d      	ldr	r3, [pc, #564]	@ (80055d0 <UART_SetConfig+0x2d0>)
 800539c:	429a      	cmp	r2, r3
 800539e:	d104      	bne.n	80053aa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80053a0:	f7fe ffaa 	bl	80042f8 <HAL_RCC_GetPCLK2Freq>
 80053a4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80053a8:	e003      	b.n	80053b2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80053aa:	f7fe ff91 	bl	80042d0 <HAL_RCC_GetPCLK1Freq>
 80053ae:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80053b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053b6:	69db      	ldr	r3, [r3, #28]
 80053b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80053bc:	f040 810c 	bne.w	80055d8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80053c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80053c4:	2200      	movs	r2, #0
 80053c6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80053ca:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80053ce:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80053d2:	4622      	mov	r2, r4
 80053d4:	462b      	mov	r3, r5
 80053d6:	1891      	adds	r1, r2, r2
 80053d8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80053da:	415b      	adcs	r3, r3
 80053dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80053de:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80053e2:	4621      	mov	r1, r4
 80053e4:	eb12 0801 	adds.w	r8, r2, r1
 80053e8:	4629      	mov	r1, r5
 80053ea:	eb43 0901 	adc.w	r9, r3, r1
 80053ee:	f04f 0200 	mov.w	r2, #0
 80053f2:	f04f 0300 	mov.w	r3, #0
 80053f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80053fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80053fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005402:	4690      	mov	r8, r2
 8005404:	4699      	mov	r9, r3
 8005406:	4623      	mov	r3, r4
 8005408:	eb18 0303 	adds.w	r3, r8, r3
 800540c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005410:	462b      	mov	r3, r5
 8005412:	eb49 0303 	adc.w	r3, r9, r3
 8005416:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800541a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	2200      	movs	r2, #0
 8005422:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005426:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800542a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800542e:	460b      	mov	r3, r1
 8005430:	18db      	adds	r3, r3, r3
 8005432:	653b      	str	r3, [r7, #80]	@ 0x50
 8005434:	4613      	mov	r3, r2
 8005436:	eb42 0303 	adc.w	r3, r2, r3
 800543a:	657b      	str	r3, [r7, #84]	@ 0x54
 800543c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005440:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005444:	f7fb fb94 	bl	8000b70 <__aeabi_uldivmod>
 8005448:	4602      	mov	r2, r0
 800544a:	460b      	mov	r3, r1
 800544c:	4b61      	ldr	r3, [pc, #388]	@ (80055d4 <UART_SetConfig+0x2d4>)
 800544e:	fba3 2302 	umull	r2, r3, r3, r2
 8005452:	095b      	lsrs	r3, r3, #5
 8005454:	011c      	lsls	r4, r3, #4
 8005456:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800545a:	2200      	movs	r2, #0
 800545c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005460:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005464:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005468:	4642      	mov	r2, r8
 800546a:	464b      	mov	r3, r9
 800546c:	1891      	adds	r1, r2, r2
 800546e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005470:	415b      	adcs	r3, r3
 8005472:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005474:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005478:	4641      	mov	r1, r8
 800547a:	eb12 0a01 	adds.w	sl, r2, r1
 800547e:	4649      	mov	r1, r9
 8005480:	eb43 0b01 	adc.w	fp, r3, r1
 8005484:	f04f 0200 	mov.w	r2, #0
 8005488:	f04f 0300 	mov.w	r3, #0
 800548c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005490:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005494:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005498:	4692      	mov	sl, r2
 800549a:	469b      	mov	fp, r3
 800549c:	4643      	mov	r3, r8
 800549e:	eb1a 0303 	adds.w	r3, sl, r3
 80054a2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80054a6:	464b      	mov	r3, r9
 80054a8:	eb4b 0303 	adc.w	r3, fp, r3
 80054ac:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80054b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054b4:	685b      	ldr	r3, [r3, #4]
 80054b6:	2200      	movs	r2, #0
 80054b8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80054bc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80054c0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80054c4:	460b      	mov	r3, r1
 80054c6:	18db      	adds	r3, r3, r3
 80054c8:	643b      	str	r3, [r7, #64]	@ 0x40
 80054ca:	4613      	mov	r3, r2
 80054cc:	eb42 0303 	adc.w	r3, r2, r3
 80054d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80054d2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80054d6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80054da:	f7fb fb49 	bl	8000b70 <__aeabi_uldivmod>
 80054de:	4602      	mov	r2, r0
 80054e0:	460b      	mov	r3, r1
 80054e2:	4611      	mov	r1, r2
 80054e4:	4b3b      	ldr	r3, [pc, #236]	@ (80055d4 <UART_SetConfig+0x2d4>)
 80054e6:	fba3 2301 	umull	r2, r3, r3, r1
 80054ea:	095b      	lsrs	r3, r3, #5
 80054ec:	2264      	movs	r2, #100	@ 0x64
 80054ee:	fb02 f303 	mul.w	r3, r2, r3
 80054f2:	1acb      	subs	r3, r1, r3
 80054f4:	00db      	lsls	r3, r3, #3
 80054f6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80054fa:	4b36      	ldr	r3, [pc, #216]	@ (80055d4 <UART_SetConfig+0x2d4>)
 80054fc:	fba3 2302 	umull	r2, r3, r3, r2
 8005500:	095b      	lsrs	r3, r3, #5
 8005502:	005b      	lsls	r3, r3, #1
 8005504:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005508:	441c      	add	r4, r3
 800550a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800550e:	2200      	movs	r2, #0
 8005510:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005514:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005518:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800551c:	4642      	mov	r2, r8
 800551e:	464b      	mov	r3, r9
 8005520:	1891      	adds	r1, r2, r2
 8005522:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005524:	415b      	adcs	r3, r3
 8005526:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005528:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800552c:	4641      	mov	r1, r8
 800552e:	1851      	adds	r1, r2, r1
 8005530:	6339      	str	r1, [r7, #48]	@ 0x30
 8005532:	4649      	mov	r1, r9
 8005534:	414b      	adcs	r3, r1
 8005536:	637b      	str	r3, [r7, #52]	@ 0x34
 8005538:	f04f 0200 	mov.w	r2, #0
 800553c:	f04f 0300 	mov.w	r3, #0
 8005540:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005544:	4659      	mov	r1, fp
 8005546:	00cb      	lsls	r3, r1, #3
 8005548:	4651      	mov	r1, sl
 800554a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800554e:	4651      	mov	r1, sl
 8005550:	00ca      	lsls	r2, r1, #3
 8005552:	4610      	mov	r0, r2
 8005554:	4619      	mov	r1, r3
 8005556:	4603      	mov	r3, r0
 8005558:	4642      	mov	r2, r8
 800555a:	189b      	adds	r3, r3, r2
 800555c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005560:	464b      	mov	r3, r9
 8005562:	460a      	mov	r2, r1
 8005564:	eb42 0303 	adc.w	r3, r2, r3
 8005568:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800556c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005570:	685b      	ldr	r3, [r3, #4]
 8005572:	2200      	movs	r2, #0
 8005574:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005578:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800557c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005580:	460b      	mov	r3, r1
 8005582:	18db      	adds	r3, r3, r3
 8005584:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005586:	4613      	mov	r3, r2
 8005588:	eb42 0303 	adc.w	r3, r2, r3
 800558c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800558e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005592:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005596:	f7fb faeb 	bl	8000b70 <__aeabi_uldivmod>
 800559a:	4602      	mov	r2, r0
 800559c:	460b      	mov	r3, r1
 800559e:	4b0d      	ldr	r3, [pc, #52]	@ (80055d4 <UART_SetConfig+0x2d4>)
 80055a0:	fba3 1302 	umull	r1, r3, r3, r2
 80055a4:	095b      	lsrs	r3, r3, #5
 80055a6:	2164      	movs	r1, #100	@ 0x64
 80055a8:	fb01 f303 	mul.w	r3, r1, r3
 80055ac:	1ad3      	subs	r3, r2, r3
 80055ae:	00db      	lsls	r3, r3, #3
 80055b0:	3332      	adds	r3, #50	@ 0x32
 80055b2:	4a08      	ldr	r2, [pc, #32]	@ (80055d4 <UART_SetConfig+0x2d4>)
 80055b4:	fba2 2303 	umull	r2, r3, r2, r3
 80055b8:	095b      	lsrs	r3, r3, #5
 80055ba:	f003 0207 	and.w	r2, r3, #7
 80055be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4422      	add	r2, r4
 80055c6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80055c8:	e106      	b.n	80057d8 <UART_SetConfig+0x4d8>
 80055ca:	bf00      	nop
 80055cc:	40011000 	.word	0x40011000
 80055d0:	40011400 	.word	0x40011400
 80055d4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80055d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80055dc:	2200      	movs	r2, #0
 80055de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80055e2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80055e6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80055ea:	4642      	mov	r2, r8
 80055ec:	464b      	mov	r3, r9
 80055ee:	1891      	adds	r1, r2, r2
 80055f0:	6239      	str	r1, [r7, #32]
 80055f2:	415b      	adcs	r3, r3
 80055f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80055f6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80055fa:	4641      	mov	r1, r8
 80055fc:	1854      	adds	r4, r2, r1
 80055fe:	4649      	mov	r1, r9
 8005600:	eb43 0501 	adc.w	r5, r3, r1
 8005604:	f04f 0200 	mov.w	r2, #0
 8005608:	f04f 0300 	mov.w	r3, #0
 800560c:	00eb      	lsls	r3, r5, #3
 800560e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005612:	00e2      	lsls	r2, r4, #3
 8005614:	4614      	mov	r4, r2
 8005616:	461d      	mov	r5, r3
 8005618:	4643      	mov	r3, r8
 800561a:	18e3      	adds	r3, r4, r3
 800561c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005620:	464b      	mov	r3, r9
 8005622:	eb45 0303 	adc.w	r3, r5, r3
 8005626:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800562a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800562e:	685b      	ldr	r3, [r3, #4]
 8005630:	2200      	movs	r2, #0
 8005632:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005636:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800563a:	f04f 0200 	mov.w	r2, #0
 800563e:	f04f 0300 	mov.w	r3, #0
 8005642:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005646:	4629      	mov	r1, r5
 8005648:	008b      	lsls	r3, r1, #2
 800564a:	4621      	mov	r1, r4
 800564c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005650:	4621      	mov	r1, r4
 8005652:	008a      	lsls	r2, r1, #2
 8005654:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005658:	f7fb fa8a 	bl	8000b70 <__aeabi_uldivmod>
 800565c:	4602      	mov	r2, r0
 800565e:	460b      	mov	r3, r1
 8005660:	4b60      	ldr	r3, [pc, #384]	@ (80057e4 <UART_SetConfig+0x4e4>)
 8005662:	fba3 2302 	umull	r2, r3, r3, r2
 8005666:	095b      	lsrs	r3, r3, #5
 8005668:	011c      	lsls	r4, r3, #4
 800566a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800566e:	2200      	movs	r2, #0
 8005670:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005674:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005678:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800567c:	4642      	mov	r2, r8
 800567e:	464b      	mov	r3, r9
 8005680:	1891      	adds	r1, r2, r2
 8005682:	61b9      	str	r1, [r7, #24]
 8005684:	415b      	adcs	r3, r3
 8005686:	61fb      	str	r3, [r7, #28]
 8005688:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800568c:	4641      	mov	r1, r8
 800568e:	1851      	adds	r1, r2, r1
 8005690:	6139      	str	r1, [r7, #16]
 8005692:	4649      	mov	r1, r9
 8005694:	414b      	adcs	r3, r1
 8005696:	617b      	str	r3, [r7, #20]
 8005698:	f04f 0200 	mov.w	r2, #0
 800569c:	f04f 0300 	mov.w	r3, #0
 80056a0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80056a4:	4659      	mov	r1, fp
 80056a6:	00cb      	lsls	r3, r1, #3
 80056a8:	4651      	mov	r1, sl
 80056aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80056ae:	4651      	mov	r1, sl
 80056b0:	00ca      	lsls	r2, r1, #3
 80056b2:	4610      	mov	r0, r2
 80056b4:	4619      	mov	r1, r3
 80056b6:	4603      	mov	r3, r0
 80056b8:	4642      	mov	r2, r8
 80056ba:	189b      	adds	r3, r3, r2
 80056bc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80056c0:	464b      	mov	r3, r9
 80056c2:	460a      	mov	r2, r1
 80056c4:	eb42 0303 	adc.w	r3, r2, r3
 80056c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80056cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	2200      	movs	r2, #0
 80056d4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80056d6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80056d8:	f04f 0200 	mov.w	r2, #0
 80056dc:	f04f 0300 	mov.w	r3, #0
 80056e0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80056e4:	4649      	mov	r1, r9
 80056e6:	008b      	lsls	r3, r1, #2
 80056e8:	4641      	mov	r1, r8
 80056ea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80056ee:	4641      	mov	r1, r8
 80056f0:	008a      	lsls	r2, r1, #2
 80056f2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80056f6:	f7fb fa3b 	bl	8000b70 <__aeabi_uldivmod>
 80056fa:	4602      	mov	r2, r0
 80056fc:	460b      	mov	r3, r1
 80056fe:	4611      	mov	r1, r2
 8005700:	4b38      	ldr	r3, [pc, #224]	@ (80057e4 <UART_SetConfig+0x4e4>)
 8005702:	fba3 2301 	umull	r2, r3, r3, r1
 8005706:	095b      	lsrs	r3, r3, #5
 8005708:	2264      	movs	r2, #100	@ 0x64
 800570a:	fb02 f303 	mul.w	r3, r2, r3
 800570e:	1acb      	subs	r3, r1, r3
 8005710:	011b      	lsls	r3, r3, #4
 8005712:	3332      	adds	r3, #50	@ 0x32
 8005714:	4a33      	ldr	r2, [pc, #204]	@ (80057e4 <UART_SetConfig+0x4e4>)
 8005716:	fba2 2303 	umull	r2, r3, r2, r3
 800571a:	095b      	lsrs	r3, r3, #5
 800571c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005720:	441c      	add	r4, r3
 8005722:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005726:	2200      	movs	r2, #0
 8005728:	673b      	str	r3, [r7, #112]	@ 0x70
 800572a:	677a      	str	r2, [r7, #116]	@ 0x74
 800572c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005730:	4642      	mov	r2, r8
 8005732:	464b      	mov	r3, r9
 8005734:	1891      	adds	r1, r2, r2
 8005736:	60b9      	str	r1, [r7, #8]
 8005738:	415b      	adcs	r3, r3
 800573a:	60fb      	str	r3, [r7, #12]
 800573c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005740:	4641      	mov	r1, r8
 8005742:	1851      	adds	r1, r2, r1
 8005744:	6039      	str	r1, [r7, #0]
 8005746:	4649      	mov	r1, r9
 8005748:	414b      	adcs	r3, r1
 800574a:	607b      	str	r3, [r7, #4]
 800574c:	f04f 0200 	mov.w	r2, #0
 8005750:	f04f 0300 	mov.w	r3, #0
 8005754:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005758:	4659      	mov	r1, fp
 800575a:	00cb      	lsls	r3, r1, #3
 800575c:	4651      	mov	r1, sl
 800575e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005762:	4651      	mov	r1, sl
 8005764:	00ca      	lsls	r2, r1, #3
 8005766:	4610      	mov	r0, r2
 8005768:	4619      	mov	r1, r3
 800576a:	4603      	mov	r3, r0
 800576c:	4642      	mov	r2, r8
 800576e:	189b      	adds	r3, r3, r2
 8005770:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005772:	464b      	mov	r3, r9
 8005774:	460a      	mov	r2, r1
 8005776:	eb42 0303 	adc.w	r3, r2, r3
 800577a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800577c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005780:	685b      	ldr	r3, [r3, #4]
 8005782:	2200      	movs	r2, #0
 8005784:	663b      	str	r3, [r7, #96]	@ 0x60
 8005786:	667a      	str	r2, [r7, #100]	@ 0x64
 8005788:	f04f 0200 	mov.w	r2, #0
 800578c:	f04f 0300 	mov.w	r3, #0
 8005790:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005794:	4649      	mov	r1, r9
 8005796:	008b      	lsls	r3, r1, #2
 8005798:	4641      	mov	r1, r8
 800579a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800579e:	4641      	mov	r1, r8
 80057a0:	008a      	lsls	r2, r1, #2
 80057a2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80057a6:	f7fb f9e3 	bl	8000b70 <__aeabi_uldivmod>
 80057aa:	4602      	mov	r2, r0
 80057ac:	460b      	mov	r3, r1
 80057ae:	4b0d      	ldr	r3, [pc, #52]	@ (80057e4 <UART_SetConfig+0x4e4>)
 80057b0:	fba3 1302 	umull	r1, r3, r3, r2
 80057b4:	095b      	lsrs	r3, r3, #5
 80057b6:	2164      	movs	r1, #100	@ 0x64
 80057b8:	fb01 f303 	mul.w	r3, r1, r3
 80057bc:	1ad3      	subs	r3, r2, r3
 80057be:	011b      	lsls	r3, r3, #4
 80057c0:	3332      	adds	r3, #50	@ 0x32
 80057c2:	4a08      	ldr	r2, [pc, #32]	@ (80057e4 <UART_SetConfig+0x4e4>)
 80057c4:	fba2 2303 	umull	r2, r3, r2, r3
 80057c8:	095b      	lsrs	r3, r3, #5
 80057ca:	f003 020f 	and.w	r2, r3, #15
 80057ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	4422      	add	r2, r4
 80057d6:	609a      	str	r2, [r3, #8]
}
 80057d8:	bf00      	nop
 80057da:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80057de:	46bd      	mov	sp, r7
 80057e0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80057e4:	51eb851f 	.word	0x51eb851f

080057e8 <atan2>:
 80057e8:	f000 b802 	b.w	80057f0 <__ieee754_atan2>
 80057ec:	0000      	movs	r0, r0
	...

080057f0 <__ieee754_atan2>:
 80057f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80057f4:	ec57 6b11 	vmov	r6, r7, d1
 80057f8:	4273      	negs	r3, r6
 80057fa:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 8005978 <__ieee754_atan2+0x188>
 80057fe:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 8005802:	4333      	orrs	r3, r6
 8005804:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8005808:	4543      	cmp	r3, r8
 800580a:	ec51 0b10 	vmov	r0, r1, d0
 800580e:	4635      	mov	r5, r6
 8005810:	d809      	bhi.n	8005826 <__ieee754_atan2+0x36>
 8005812:	4244      	negs	r4, r0
 8005814:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8005818:	4304      	orrs	r4, r0
 800581a:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800581e:	4544      	cmp	r4, r8
 8005820:	468e      	mov	lr, r1
 8005822:	4681      	mov	r9, r0
 8005824:	d907      	bls.n	8005836 <__ieee754_atan2+0x46>
 8005826:	4632      	mov	r2, r6
 8005828:	463b      	mov	r3, r7
 800582a:	f7fa fcf3 	bl	8000214 <__adddf3>
 800582e:	ec41 0b10 	vmov	d0, r0, r1
 8005832:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005836:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 800583a:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 800583e:	4334      	orrs	r4, r6
 8005840:	d103      	bne.n	800584a <__ieee754_atan2+0x5a>
 8005842:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005846:	f000 b8c7 	b.w	80059d8 <atan>
 800584a:	17bc      	asrs	r4, r7, #30
 800584c:	f004 0402 	and.w	r4, r4, #2
 8005850:	ea53 0909 	orrs.w	r9, r3, r9
 8005854:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8005858:	d107      	bne.n	800586a <__ieee754_atan2+0x7a>
 800585a:	2c02      	cmp	r4, #2
 800585c:	d05f      	beq.n	800591e <__ieee754_atan2+0x12e>
 800585e:	2c03      	cmp	r4, #3
 8005860:	d1e5      	bne.n	800582e <__ieee754_atan2+0x3e>
 8005862:	a141      	add	r1, pc, #260	@ (adr r1, 8005968 <__ieee754_atan2+0x178>)
 8005864:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005868:	e7e1      	b.n	800582e <__ieee754_atan2+0x3e>
 800586a:	4315      	orrs	r5, r2
 800586c:	d106      	bne.n	800587c <__ieee754_atan2+0x8c>
 800586e:	f1be 0f00 	cmp.w	lr, #0
 8005872:	da5f      	bge.n	8005934 <__ieee754_atan2+0x144>
 8005874:	a13e      	add	r1, pc, #248	@ (adr r1, 8005970 <__ieee754_atan2+0x180>)
 8005876:	e9d1 0100 	ldrd	r0, r1, [r1]
 800587a:	e7d8      	b.n	800582e <__ieee754_atan2+0x3e>
 800587c:	4542      	cmp	r2, r8
 800587e:	d10f      	bne.n	80058a0 <__ieee754_atan2+0xb0>
 8005880:	4293      	cmp	r3, r2
 8005882:	f104 34ff 	add.w	r4, r4, #4294967295	@ 0xffffffff
 8005886:	d107      	bne.n	8005898 <__ieee754_atan2+0xa8>
 8005888:	2c02      	cmp	r4, #2
 800588a:	d84c      	bhi.n	8005926 <__ieee754_atan2+0x136>
 800588c:	4b34      	ldr	r3, [pc, #208]	@ (8005960 <__ieee754_atan2+0x170>)
 800588e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005892:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005896:	e7ca      	b.n	800582e <__ieee754_atan2+0x3e>
 8005898:	2c02      	cmp	r4, #2
 800589a:	d848      	bhi.n	800592e <__ieee754_atan2+0x13e>
 800589c:	4b31      	ldr	r3, [pc, #196]	@ (8005964 <__ieee754_atan2+0x174>)
 800589e:	e7f6      	b.n	800588e <__ieee754_atan2+0x9e>
 80058a0:	4543      	cmp	r3, r8
 80058a2:	d0e4      	beq.n	800586e <__ieee754_atan2+0x7e>
 80058a4:	1a9b      	subs	r3, r3, r2
 80058a6:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 80058aa:	ea4f 5223 	mov.w	r2, r3, asr #20
 80058ae:	da1e      	bge.n	80058ee <__ieee754_atan2+0xfe>
 80058b0:	2f00      	cmp	r7, #0
 80058b2:	da01      	bge.n	80058b8 <__ieee754_atan2+0xc8>
 80058b4:	323c      	adds	r2, #60	@ 0x3c
 80058b6:	db1e      	blt.n	80058f6 <__ieee754_atan2+0x106>
 80058b8:	4632      	mov	r2, r6
 80058ba:	463b      	mov	r3, r7
 80058bc:	f7fa ff8a 	bl	80007d4 <__aeabi_ddiv>
 80058c0:	ec41 0b10 	vmov	d0, r0, r1
 80058c4:	f000 fa20 	bl	8005d08 <fabs>
 80058c8:	f000 f886 	bl	80059d8 <atan>
 80058cc:	ec51 0b10 	vmov	r0, r1, d0
 80058d0:	2c01      	cmp	r4, #1
 80058d2:	d013      	beq.n	80058fc <__ieee754_atan2+0x10c>
 80058d4:	2c02      	cmp	r4, #2
 80058d6:	d015      	beq.n	8005904 <__ieee754_atan2+0x114>
 80058d8:	2c00      	cmp	r4, #0
 80058da:	d0a8      	beq.n	800582e <__ieee754_atan2+0x3e>
 80058dc:	a318      	add	r3, pc, #96	@ (adr r3, 8005940 <__ieee754_atan2+0x150>)
 80058de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058e2:	f7fa fc95 	bl	8000210 <__aeabi_dsub>
 80058e6:	a318      	add	r3, pc, #96	@ (adr r3, 8005948 <__ieee754_atan2+0x158>)
 80058e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058ec:	e014      	b.n	8005918 <__ieee754_atan2+0x128>
 80058ee:	a118      	add	r1, pc, #96	@ (adr r1, 8005950 <__ieee754_atan2+0x160>)
 80058f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80058f4:	e7ec      	b.n	80058d0 <__ieee754_atan2+0xe0>
 80058f6:	2000      	movs	r0, #0
 80058f8:	2100      	movs	r1, #0
 80058fa:	e7e9      	b.n	80058d0 <__ieee754_atan2+0xe0>
 80058fc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005900:	4619      	mov	r1, r3
 8005902:	e794      	b.n	800582e <__ieee754_atan2+0x3e>
 8005904:	a30e      	add	r3, pc, #56	@ (adr r3, 8005940 <__ieee754_atan2+0x150>)
 8005906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800590a:	f7fa fc81 	bl	8000210 <__aeabi_dsub>
 800590e:	4602      	mov	r2, r0
 8005910:	460b      	mov	r3, r1
 8005912:	a10d      	add	r1, pc, #52	@ (adr r1, 8005948 <__ieee754_atan2+0x158>)
 8005914:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005918:	f7fa fc7a 	bl	8000210 <__aeabi_dsub>
 800591c:	e787      	b.n	800582e <__ieee754_atan2+0x3e>
 800591e:	a10a      	add	r1, pc, #40	@ (adr r1, 8005948 <__ieee754_atan2+0x158>)
 8005920:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005924:	e783      	b.n	800582e <__ieee754_atan2+0x3e>
 8005926:	a10c      	add	r1, pc, #48	@ (adr r1, 8005958 <__ieee754_atan2+0x168>)
 8005928:	e9d1 0100 	ldrd	r0, r1, [r1]
 800592c:	e77f      	b.n	800582e <__ieee754_atan2+0x3e>
 800592e:	2000      	movs	r0, #0
 8005930:	2100      	movs	r1, #0
 8005932:	e77c      	b.n	800582e <__ieee754_atan2+0x3e>
 8005934:	a106      	add	r1, pc, #24	@ (adr r1, 8005950 <__ieee754_atan2+0x160>)
 8005936:	e9d1 0100 	ldrd	r0, r1, [r1]
 800593a:	e778      	b.n	800582e <__ieee754_atan2+0x3e>
 800593c:	f3af 8000 	nop.w
 8005940:	33145c07 	.word	0x33145c07
 8005944:	3ca1a626 	.word	0x3ca1a626
 8005948:	54442d18 	.word	0x54442d18
 800594c:	400921fb 	.word	0x400921fb
 8005950:	54442d18 	.word	0x54442d18
 8005954:	3ff921fb 	.word	0x3ff921fb
 8005958:	54442d18 	.word	0x54442d18
 800595c:	3fe921fb 	.word	0x3fe921fb
 8005960:	08006cf8 	.word	0x08006cf8
 8005964:	08006ce0 	.word	0x08006ce0
 8005968:	54442d18 	.word	0x54442d18
 800596c:	c00921fb 	.word	0xc00921fb
 8005970:	54442d18 	.word	0x54442d18
 8005974:	bff921fb 	.word	0xbff921fb
 8005978:	7ff00000 	.word	0x7ff00000

0800597c <sqrt>:
 800597c:	b538      	push	{r3, r4, r5, lr}
 800597e:	ed2d 8b02 	vpush	{d8}
 8005982:	ec55 4b10 	vmov	r4, r5, d0
 8005986:	f000 f9c7 	bl	8005d18 <__ieee754_sqrt>
 800598a:	4622      	mov	r2, r4
 800598c:	462b      	mov	r3, r5
 800598e:	4620      	mov	r0, r4
 8005990:	4629      	mov	r1, r5
 8005992:	eeb0 8a40 	vmov.f32	s16, s0
 8005996:	eef0 8a60 	vmov.f32	s17, s1
 800599a:	f7fb f88b 	bl	8000ab4 <__aeabi_dcmpun>
 800599e:	b990      	cbnz	r0, 80059c6 <sqrt+0x4a>
 80059a0:	2200      	movs	r2, #0
 80059a2:	2300      	movs	r3, #0
 80059a4:	4620      	mov	r0, r4
 80059a6:	4629      	mov	r1, r5
 80059a8:	f7fb f85c 	bl	8000a64 <__aeabi_dcmplt>
 80059ac:	b158      	cbz	r0, 80059c6 <sqrt+0x4a>
 80059ae:	f000 fa95 	bl	8005edc <__errno>
 80059b2:	2321      	movs	r3, #33	@ 0x21
 80059b4:	6003      	str	r3, [r0, #0]
 80059b6:	2200      	movs	r2, #0
 80059b8:	2300      	movs	r3, #0
 80059ba:	4610      	mov	r0, r2
 80059bc:	4619      	mov	r1, r3
 80059be:	f7fa ff09 	bl	80007d4 <__aeabi_ddiv>
 80059c2:	ec41 0b18 	vmov	d8, r0, r1
 80059c6:	eeb0 0a48 	vmov.f32	s0, s16
 80059ca:	eef0 0a68 	vmov.f32	s1, s17
 80059ce:	ecbd 8b02 	vpop	{d8}
 80059d2:	bd38      	pop	{r3, r4, r5, pc}
 80059d4:	0000      	movs	r0, r0
	...

080059d8 <atan>:
 80059d8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059dc:	ec55 4b10 	vmov	r4, r5, d0
 80059e0:	4bbf      	ldr	r3, [pc, #764]	@ (8005ce0 <atan+0x308>)
 80059e2:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 80059e6:	429e      	cmp	r6, r3
 80059e8:	46ab      	mov	fp, r5
 80059ea:	d918      	bls.n	8005a1e <atan+0x46>
 80059ec:	4bbd      	ldr	r3, [pc, #756]	@ (8005ce4 <atan+0x30c>)
 80059ee:	429e      	cmp	r6, r3
 80059f0:	d801      	bhi.n	80059f6 <atan+0x1e>
 80059f2:	d109      	bne.n	8005a08 <atan+0x30>
 80059f4:	b144      	cbz	r4, 8005a08 <atan+0x30>
 80059f6:	4622      	mov	r2, r4
 80059f8:	462b      	mov	r3, r5
 80059fa:	4620      	mov	r0, r4
 80059fc:	4629      	mov	r1, r5
 80059fe:	f7fa fc09 	bl	8000214 <__adddf3>
 8005a02:	4604      	mov	r4, r0
 8005a04:	460d      	mov	r5, r1
 8005a06:	e006      	b.n	8005a16 <atan+0x3e>
 8005a08:	f1bb 0f00 	cmp.w	fp, #0
 8005a0c:	f340 812b 	ble.w	8005c66 <atan+0x28e>
 8005a10:	a597      	add	r5, pc, #604	@ (adr r5, 8005c70 <atan+0x298>)
 8005a12:	e9d5 4500 	ldrd	r4, r5, [r5]
 8005a16:	ec45 4b10 	vmov	d0, r4, r5
 8005a1a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a1e:	4bb2      	ldr	r3, [pc, #712]	@ (8005ce8 <atan+0x310>)
 8005a20:	429e      	cmp	r6, r3
 8005a22:	d813      	bhi.n	8005a4c <atan+0x74>
 8005a24:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8005a28:	429e      	cmp	r6, r3
 8005a2a:	d80c      	bhi.n	8005a46 <atan+0x6e>
 8005a2c:	a392      	add	r3, pc, #584	@ (adr r3, 8005c78 <atan+0x2a0>)
 8005a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a32:	4620      	mov	r0, r4
 8005a34:	4629      	mov	r1, r5
 8005a36:	f7fa fbed 	bl	8000214 <__adddf3>
 8005a3a:	4bac      	ldr	r3, [pc, #688]	@ (8005cec <atan+0x314>)
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	f7fb f82f 	bl	8000aa0 <__aeabi_dcmpgt>
 8005a42:	2800      	cmp	r0, #0
 8005a44:	d1e7      	bne.n	8005a16 <atan+0x3e>
 8005a46:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8005a4a:	e029      	b.n	8005aa0 <atan+0xc8>
 8005a4c:	f000 f95c 	bl	8005d08 <fabs>
 8005a50:	4ba7      	ldr	r3, [pc, #668]	@ (8005cf0 <atan+0x318>)
 8005a52:	429e      	cmp	r6, r3
 8005a54:	ec55 4b10 	vmov	r4, r5, d0
 8005a58:	f200 80bc 	bhi.w	8005bd4 <atan+0x1fc>
 8005a5c:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8005a60:	429e      	cmp	r6, r3
 8005a62:	f200 809e 	bhi.w	8005ba2 <atan+0x1ca>
 8005a66:	4622      	mov	r2, r4
 8005a68:	462b      	mov	r3, r5
 8005a6a:	4620      	mov	r0, r4
 8005a6c:	4629      	mov	r1, r5
 8005a6e:	f7fa fbd1 	bl	8000214 <__adddf3>
 8005a72:	4b9e      	ldr	r3, [pc, #632]	@ (8005cec <atan+0x314>)
 8005a74:	2200      	movs	r2, #0
 8005a76:	f7fa fbcb 	bl	8000210 <__aeabi_dsub>
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	4606      	mov	r6, r0
 8005a7e:	460f      	mov	r7, r1
 8005a80:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005a84:	4620      	mov	r0, r4
 8005a86:	4629      	mov	r1, r5
 8005a88:	f7fa fbc4 	bl	8000214 <__adddf3>
 8005a8c:	4602      	mov	r2, r0
 8005a8e:	460b      	mov	r3, r1
 8005a90:	4630      	mov	r0, r6
 8005a92:	4639      	mov	r1, r7
 8005a94:	f7fa fe9e 	bl	80007d4 <__aeabi_ddiv>
 8005a98:	f04f 0a00 	mov.w	sl, #0
 8005a9c:	4604      	mov	r4, r0
 8005a9e:	460d      	mov	r5, r1
 8005aa0:	4622      	mov	r2, r4
 8005aa2:	462b      	mov	r3, r5
 8005aa4:	4620      	mov	r0, r4
 8005aa6:	4629      	mov	r1, r5
 8005aa8:	f7fa fd6a 	bl	8000580 <__aeabi_dmul>
 8005aac:	4602      	mov	r2, r0
 8005aae:	460b      	mov	r3, r1
 8005ab0:	4680      	mov	r8, r0
 8005ab2:	4689      	mov	r9, r1
 8005ab4:	f7fa fd64 	bl	8000580 <__aeabi_dmul>
 8005ab8:	a371      	add	r3, pc, #452	@ (adr r3, 8005c80 <atan+0x2a8>)
 8005aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005abe:	4606      	mov	r6, r0
 8005ac0:	460f      	mov	r7, r1
 8005ac2:	f7fa fd5d 	bl	8000580 <__aeabi_dmul>
 8005ac6:	a370      	add	r3, pc, #448	@ (adr r3, 8005c88 <atan+0x2b0>)
 8005ac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005acc:	f7fa fba2 	bl	8000214 <__adddf3>
 8005ad0:	4632      	mov	r2, r6
 8005ad2:	463b      	mov	r3, r7
 8005ad4:	f7fa fd54 	bl	8000580 <__aeabi_dmul>
 8005ad8:	a36d      	add	r3, pc, #436	@ (adr r3, 8005c90 <atan+0x2b8>)
 8005ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ade:	f7fa fb99 	bl	8000214 <__adddf3>
 8005ae2:	4632      	mov	r2, r6
 8005ae4:	463b      	mov	r3, r7
 8005ae6:	f7fa fd4b 	bl	8000580 <__aeabi_dmul>
 8005aea:	a36b      	add	r3, pc, #428	@ (adr r3, 8005c98 <atan+0x2c0>)
 8005aec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005af0:	f7fa fb90 	bl	8000214 <__adddf3>
 8005af4:	4632      	mov	r2, r6
 8005af6:	463b      	mov	r3, r7
 8005af8:	f7fa fd42 	bl	8000580 <__aeabi_dmul>
 8005afc:	a368      	add	r3, pc, #416	@ (adr r3, 8005ca0 <atan+0x2c8>)
 8005afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b02:	f7fa fb87 	bl	8000214 <__adddf3>
 8005b06:	4632      	mov	r2, r6
 8005b08:	463b      	mov	r3, r7
 8005b0a:	f7fa fd39 	bl	8000580 <__aeabi_dmul>
 8005b0e:	a366      	add	r3, pc, #408	@ (adr r3, 8005ca8 <atan+0x2d0>)
 8005b10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b14:	f7fa fb7e 	bl	8000214 <__adddf3>
 8005b18:	4642      	mov	r2, r8
 8005b1a:	464b      	mov	r3, r9
 8005b1c:	f7fa fd30 	bl	8000580 <__aeabi_dmul>
 8005b20:	a363      	add	r3, pc, #396	@ (adr r3, 8005cb0 <atan+0x2d8>)
 8005b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b26:	4680      	mov	r8, r0
 8005b28:	4689      	mov	r9, r1
 8005b2a:	4630      	mov	r0, r6
 8005b2c:	4639      	mov	r1, r7
 8005b2e:	f7fa fd27 	bl	8000580 <__aeabi_dmul>
 8005b32:	a361      	add	r3, pc, #388	@ (adr r3, 8005cb8 <atan+0x2e0>)
 8005b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b38:	f7fa fb6a 	bl	8000210 <__aeabi_dsub>
 8005b3c:	4632      	mov	r2, r6
 8005b3e:	463b      	mov	r3, r7
 8005b40:	f7fa fd1e 	bl	8000580 <__aeabi_dmul>
 8005b44:	a35e      	add	r3, pc, #376	@ (adr r3, 8005cc0 <atan+0x2e8>)
 8005b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b4a:	f7fa fb61 	bl	8000210 <__aeabi_dsub>
 8005b4e:	4632      	mov	r2, r6
 8005b50:	463b      	mov	r3, r7
 8005b52:	f7fa fd15 	bl	8000580 <__aeabi_dmul>
 8005b56:	a35c      	add	r3, pc, #368	@ (adr r3, 8005cc8 <atan+0x2f0>)
 8005b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b5c:	f7fa fb58 	bl	8000210 <__aeabi_dsub>
 8005b60:	4632      	mov	r2, r6
 8005b62:	463b      	mov	r3, r7
 8005b64:	f7fa fd0c 	bl	8000580 <__aeabi_dmul>
 8005b68:	a359      	add	r3, pc, #356	@ (adr r3, 8005cd0 <atan+0x2f8>)
 8005b6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b6e:	f7fa fb4f 	bl	8000210 <__aeabi_dsub>
 8005b72:	4632      	mov	r2, r6
 8005b74:	463b      	mov	r3, r7
 8005b76:	f7fa fd03 	bl	8000580 <__aeabi_dmul>
 8005b7a:	4602      	mov	r2, r0
 8005b7c:	460b      	mov	r3, r1
 8005b7e:	4640      	mov	r0, r8
 8005b80:	4649      	mov	r1, r9
 8005b82:	f7fa fb47 	bl	8000214 <__adddf3>
 8005b86:	4622      	mov	r2, r4
 8005b88:	462b      	mov	r3, r5
 8005b8a:	f7fa fcf9 	bl	8000580 <__aeabi_dmul>
 8005b8e:	f1ba 3fff 	cmp.w	sl, #4294967295	@ 0xffffffff
 8005b92:	4602      	mov	r2, r0
 8005b94:	460b      	mov	r3, r1
 8005b96:	d148      	bne.n	8005c2a <atan+0x252>
 8005b98:	4620      	mov	r0, r4
 8005b9a:	4629      	mov	r1, r5
 8005b9c:	f7fa fb38 	bl	8000210 <__aeabi_dsub>
 8005ba0:	e72f      	b.n	8005a02 <atan+0x2a>
 8005ba2:	4b52      	ldr	r3, [pc, #328]	@ (8005cec <atan+0x314>)
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	4620      	mov	r0, r4
 8005ba8:	4629      	mov	r1, r5
 8005baa:	f7fa fb31 	bl	8000210 <__aeabi_dsub>
 8005bae:	4b4f      	ldr	r3, [pc, #316]	@ (8005cec <atan+0x314>)
 8005bb0:	4606      	mov	r6, r0
 8005bb2:	460f      	mov	r7, r1
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	4620      	mov	r0, r4
 8005bb8:	4629      	mov	r1, r5
 8005bba:	f7fa fb2b 	bl	8000214 <__adddf3>
 8005bbe:	4602      	mov	r2, r0
 8005bc0:	460b      	mov	r3, r1
 8005bc2:	4630      	mov	r0, r6
 8005bc4:	4639      	mov	r1, r7
 8005bc6:	f7fa fe05 	bl	80007d4 <__aeabi_ddiv>
 8005bca:	f04f 0a01 	mov.w	sl, #1
 8005bce:	4604      	mov	r4, r0
 8005bd0:	460d      	mov	r5, r1
 8005bd2:	e765      	b.n	8005aa0 <atan+0xc8>
 8005bd4:	4b47      	ldr	r3, [pc, #284]	@ (8005cf4 <atan+0x31c>)
 8005bd6:	429e      	cmp	r6, r3
 8005bd8:	d21c      	bcs.n	8005c14 <atan+0x23c>
 8005bda:	4b47      	ldr	r3, [pc, #284]	@ (8005cf8 <atan+0x320>)
 8005bdc:	2200      	movs	r2, #0
 8005bde:	4620      	mov	r0, r4
 8005be0:	4629      	mov	r1, r5
 8005be2:	f7fa fb15 	bl	8000210 <__aeabi_dsub>
 8005be6:	4b44      	ldr	r3, [pc, #272]	@ (8005cf8 <atan+0x320>)
 8005be8:	4606      	mov	r6, r0
 8005bea:	460f      	mov	r7, r1
 8005bec:	2200      	movs	r2, #0
 8005bee:	4620      	mov	r0, r4
 8005bf0:	4629      	mov	r1, r5
 8005bf2:	f7fa fcc5 	bl	8000580 <__aeabi_dmul>
 8005bf6:	4b3d      	ldr	r3, [pc, #244]	@ (8005cec <atan+0x314>)
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	f7fa fb0b 	bl	8000214 <__adddf3>
 8005bfe:	4602      	mov	r2, r0
 8005c00:	460b      	mov	r3, r1
 8005c02:	4630      	mov	r0, r6
 8005c04:	4639      	mov	r1, r7
 8005c06:	f7fa fde5 	bl	80007d4 <__aeabi_ddiv>
 8005c0a:	f04f 0a02 	mov.w	sl, #2
 8005c0e:	4604      	mov	r4, r0
 8005c10:	460d      	mov	r5, r1
 8005c12:	e745      	b.n	8005aa0 <atan+0xc8>
 8005c14:	4622      	mov	r2, r4
 8005c16:	462b      	mov	r3, r5
 8005c18:	4938      	ldr	r1, [pc, #224]	@ (8005cfc <atan+0x324>)
 8005c1a:	2000      	movs	r0, #0
 8005c1c:	f7fa fdda 	bl	80007d4 <__aeabi_ddiv>
 8005c20:	f04f 0a03 	mov.w	sl, #3
 8005c24:	4604      	mov	r4, r0
 8005c26:	460d      	mov	r5, r1
 8005c28:	e73a      	b.n	8005aa0 <atan+0xc8>
 8005c2a:	4b35      	ldr	r3, [pc, #212]	@ (8005d00 <atan+0x328>)
 8005c2c:	4e35      	ldr	r6, [pc, #212]	@ (8005d04 <atan+0x32c>)
 8005c2e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005c32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c36:	f7fa faeb 	bl	8000210 <__aeabi_dsub>
 8005c3a:	4622      	mov	r2, r4
 8005c3c:	462b      	mov	r3, r5
 8005c3e:	f7fa fae7 	bl	8000210 <__aeabi_dsub>
 8005c42:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8005c46:	4602      	mov	r2, r0
 8005c48:	460b      	mov	r3, r1
 8005c4a:	e9d6 0100 	ldrd	r0, r1, [r6]
 8005c4e:	f7fa fadf 	bl	8000210 <__aeabi_dsub>
 8005c52:	f1bb 0f00 	cmp.w	fp, #0
 8005c56:	4604      	mov	r4, r0
 8005c58:	460d      	mov	r5, r1
 8005c5a:	f6bf aedc 	bge.w	8005a16 <atan+0x3e>
 8005c5e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005c62:	461d      	mov	r5, r3
 8005c64:	e6d7      	b.n	8005a16 <atan+0x3e>
 8005c66:	a51c      	add	r5, pc, #112	@ (adr r5, 8005cd8 <atan+0x300>)
 8005c68:	e9d5 4500 	ldrd	r4, r5, [r5]
 8005c6c:	e6d3      	b.n	8005a16 <atan+0x3e>
 8005c6e:	bf00      	nop
 8005c70:	54442d18 	.word	0x54442d18
 8005c74:	3ff921fb 	.word	0x3ff921fb
 8005c78:	8800759c 	.word	0x8800759c
 8005c7c:	7e37e43c 	.word	0x7e37e43c
 8005c80:	e322da11 	.word	0xe322da11
 8005c84:	3f90ad3a 	.word	0x3f90ad3a
 8005c88:	24760deb 	.word	0x24760deb
 8005c8c:	3fa97b4b 	.word	0x3fa97b4b
 8005c90:	a0d03d51 	.word	0xa0d03d51
 8005c94:	3fb10d66 	.word	0x3fb10d66
 8005c98:	c54c206e 	.word	0xc54c206e
 8005c9c:	3fb745cd 	.word	0x3fb745cd
 8005ca0:	920083ff 	.word	0x920083ff
 8005ca4:	3fc24924 	.word	0x3fc24924
 8005ca8:	5555550d 	.word	0x5555550d
 8005cac:	3fd55555 	.word	0x3fd55555
 8005cb0:	2c6a6c2f 	.word	0x2c6a6c2f
 8005cb4:	bfa2b444 	.word	0xbfa2b444
 8005cb8:	52defd9a 	.word	0x52defd9a
 8005cbc:	3fadde2d 	.word	0x3fadde2d
 8005cc0:	af749a6d 	.word	0xaf749a6d
 8005cc4:	3fb3b0f2 	.word	0x3fb3b0f2
 8005cc8:	fe231671 	.word	0xfe231671
 8005ccc:	3fbc71c6 	.word	0x3fbc71c6
 8005cd0:	9998ebc4 	.word	0x9998ebc4
 8005cd4:	3fc99999 	.word	0x3fc99999
 8005cd8:	54442d18 	.word	0x54442d18
 8005cdc:	bff921fb 	.word	0xbff921fb
 8005ce0:	440fffff 	.word	0x440fffff
 8005ce4:	7ff00000 	.word	0x7ff00000
 8005ce8:	3fdbffff 	.word	0x3fdbffff
 8005cec:	3ff00000 	.word	0x3ff00000
 8005cf0:	3ff2ffff 	.word	0x3ff2ffff
 8005cf4:	40038000 	.word	0x40038000
 8005cf8:	3ff80000 	.word	0x3ff80000
 8005cfc:	bff00000 	.word	0xbff00000
 8005d00:	08006d10 	.word	0x08006d10
 8005d04:	08006d30 	.word	0x08006d30

08005d08 <fabs>:
 8005d08:	ec51 0b10 	vmov	r0, r1, d0
 8005d0c:	4602      	mov	r2, r0
 8005d0e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8005d12:	ec43 2b10 	vmov	d0, r2, r3
 8005d16:	4770      	bx	lr

08005d18 <__ieee754_sqrt>:
 8005d18:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d1c:	4a68      	ldr	r2, [pc, #416]	@ (8005ec0 <__ieee754_sqrt+0x1a8>)
 8005d1e:	ec55 4b10 	vmov	r4, r5, d0
 8005d22:	43aa      	bics	r2, r5
 8005d24:	462b      	mov	r3, r5
 8005d26:	4621      	mov	r1, r4
 8005d28:	d110      	bne.n	8005d4c <__ieee754_sqrt+0x34>
 8005d2a:	4622      	mov	r2, r4
 8005d2c:	4620      	mov	r0, r4
 8005d2e:	4629      	mov	r1, r5
 8005d30:	f7fa fc26 	bl	8000580 <__aeabi_dmul>
 8005d34:	4602      	mov	r2, r0
 8005d36:	460b      	mov	r3, r1
 8005d38:	4620      	mov	r0, r4
 8005d3a:	4629      	mov	r1, r5
 8005d3c:	f7fa fa6a 	bl	8000214 <__adddf3>
 8005d40:	4604      	mov	r4, r0
 8005d42:	460d      	mov	r5, r1
 8005d44:	ec45 4b10 	vmov	d0, r4, r5
 8005d48:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d4c:	2d00      	cmp	r5, #0
 8005d4e:	dc0e      	bgt.n	8005d6e <__ieee754_sqrt+0x56>
 8005d50:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8005d54:	4322      	orrs	r2, r4
 8005d56:	d0f5      	beq.n	8005d44 <__ieee754_sqrt+0x2c>
 8005d58:	b19d      	cbz	r5, 8005d82 <__ieee754_sqrt+0x6a>
 8005d5a:	4622      	mov	r2, r4
 8005d5c:	4620      	mov	r0, r4
 8005d5e:	4629      	mov	r1, r5
 8005d60:	f7fa fa56 	bl	8000210 <__aeabi_dsub>
 8005d64:	4602      	mov	r2, r0
 8005d66:	460b      	mov	r3, r1
 8005d68:	f7fa fd34 	bl	80007d4 <__aeabi_ddiv>
 8005d6c:	e7e8      	b.n	8005d40 <__ieee754_sqrt+0x28>
 8005d6e:	152a      	asrs	r2, r5, #20
 8005d70:	d115      	bne.n	8005d9e <__ieee754_sqrt+0x86>
 8005d72:	2000      	movs	r0, #0
 8005d74:	e009      	b.n	8005d8a <__ieee754_sqrt+0x72>
 8005d76:	0acb      	lsrs	r3, r1, #11
 8005d78:	3a15      	subs	r2, #21
 8005d7a:	0549      	lsls	r1, r1, #21
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d0fa      	beq.n	8005d76 <__ieee754_sqrt+0x5e>
 8005d80:	e7f7      	b.n	8005d72 <__ieee754_sqrt+0x5a>
 8005d82:	462a      	mov	r2, r5
 8005d84:	e7fa      	b.n	8005d7c <__ieee754_sqrt+0x64>
 8005d86:	005b      	lsls	r3, r3, #1
 8005d88:	3001      	adds	r0, #1
 8005d8a:	02dc      	lsls	r4, r3, #11
 8005d8c:	d5fb      	bpl.n	8005d86 <__ieee754_sqrt+0x6e>
 8005d8e:	1e44      	subs	r4, r0, #1
 8005d90:	1b12      	subs	r2, r2, r4
 8005d92:	f1c0 0420 	rsb	r4, r0, #32
 8005d96:	fa21 f404 	lsr.w	r4, r1, r4
 8005d9a:	4323      	orrs	r3, r4
 8005d9c:	4081      	lsls	r1, r0
 8005d9e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005da2:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 8005da6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005daa:	07d2      	lsls	r2, r2, #31
 8005dac:	bf5c      	itt	pl
 8005dae:	005b      	lslpl	r3, r3, #1
 8005db0:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8005db4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005db8:	bf58      	it	pl
 8005dba:	0049      	lslpl	r1, r1, #1
 8005dbc:	2600      	movs	r6, #0
 8005dbe:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8005dc2:	106d      	asrs	r5, r5, #1
 8005dc4:	0049      	lsls	r1, r1, #1
 8005dc6:	2016      	movs	r0, #22
 8005dc8:	4632      	mov	r2, r6
 8005dca:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8005dce:	1917      	adds	r7, r2, r4
 8005dd0:	429f      	cmp	r7, r3
 8005dd2:	bfde      	ittt	le
 8005dd4:	193a      	addle	r2, r7, r4
 8005dd6:	1bdb      	suble	r3, r3, r7
 8005dd8:	1936      	addle	r6, r6, r4
 8005dda:	0fcf      	lsrs	r7, r1, #31
 8005ddc:	3801      	subs	r0, #1
 8005dde:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 8005de2:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8005de6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8005dea:	d1f0      	bne.n	8005dce <__ieee754_sqrt+0xb6>
 8005dec:	4604      	mov	r4, r0
 8005dee:	2720      	movs	r7, #32
 8005df0:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8005df4:	429a      	cmp	r2, r3
 8005df6:	eb00 0e0c 	add.w	lr, r0, ip
 8005dfa:	db02      	blt.n	8005e02 <__ieee754_sqrt+0xea>
 8005dfc:	d113      	bne.n	8005e26 <__ieee754_sqrt+0x10e>
 8005dfe:	458e      	cmp	lr, r1
 8005e00:	d811      	bhi.n	8005e26 <__ieee754_sqrt+0x10e>
 8005e02:	f1be 0f00 	cmp.w	lr, #0
 8005e06:	eb0e 000c 	add.w	r0, lr, ip
 8005e0a:	da42      	bge.n	8005e92 <__ieee754_sqrt+0x17a>
 8005e0c:	2800      	cmp	r0, #0
 8005e0e:	db40      	blt.n	8005e92 <__ieee754_sqrt+0x17a>
 8005e10:	f102 0801 	add.w	r8, r2, #1
 8005e14:	1a9b      	subs	r3, r3, r2
 8005e16:	458e      	cmp	lr, r1
 8005e18:	bf88      	it	hi
 8005e1a:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 8005e1e:	eba1 010e 	sub.w	r1, r1, lr
 8005e22:	4464      	add	r4, ip
 8005e24:	4642      	mov	r2, r8
 8005e26:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8005e2a:	3f01      	subs	r7, #1
 8005e2c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8005e30:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8005e34:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8005e38:	d1dc      	bne.n	8005df4 <__ieee754_sqrt+0xdc>
 8005e3a:	4319      	orrs	r1, r3
 8005e3c:	d01b      	beq.n	8005e76 <__ieee754_sqrt+0x15e>
 8005e3e:	f8df a084 	ldr.w	sl, [pc, #132]	@ 8005ec4 <__ieee754_sqrt+0x1ac>
 8005e42:	f8df b084 	ldr.w	fp, [pc, #132]	@ 8005ec8 <__ieee754_sqrt+0x1b0>
 8005e46:	e9da 0100 	ldrd	r0, r1, [sl]
 8005e4a:	e9db 2300 	ldrd	r2, r3, [fp]
 8005e4e:	f7fa f9df 	bl	8000210 <__aeabi_dsub>
 8005e52:	e9da 8900 	ldrd	r8, r9, [sl]
 8005e56:	4602      	mov	r2, r0
 8005e58:	460b      	mov	r3, r1
 8005e5a:	4640      	mov	r0, r8
 8005e5c:	4649      	mov	r1, r9
 8005e5e:	f7fa fe0b 	bl	8000a78 <__aeabi_dcmple>
 8005e62:	b140      	cbz	r0, 8005e76 <__ieee754_sqrt+0x15e>
 8005e64:	f1b4 3fff 	cmp.w	r4, #4294967295	@ 0xffffffff
 8005e68:	e9da 0100 	ldrd	r0, r1, [sl]
 8005e6c:	e9db 2300 	ldrd	r2, r3, [fp]
 8005e70:	d111      	bne.n	8005e96 <__ieee754_sqrt+0x17e>
 8005e72:	3601      	adds	r6, #1
 8005e74:	463c      	mov	r4, r7
 8005e76:	1072      	asrs	r2, r6, #1
 8005e78:	0863      	lsrs	r3, r4, #1
 8005e7a:	07f1      	lsls	r1, r6, #31
 8005e7c:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8005e80:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8005e84:	bf48      	it	mi
 8005e86:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 8005e8a:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 8005e8e:	4618      	mov	r0, r3
 8005e90:	e756      	b.n	8005d40 <__ieee754_sqrt+0x28>
 8005e92:	4690      	mov	r8, r2
 8005e94:	e7be      	b.n	8005e14 <__ieee754_sqrt+0xfc>
 8005e96:	f7fa f9bd 	bl	8000214 <__adddf3>
 8005e9a:	e9da 8900 	ldrd	r8, r9, [sl]
 8005e9e:	4602      	mov	r2, r0
 8005ea0:	460b      	mov	r3, r1
 8005ea2:	4640      	mov	r0, r8
 8005ea4:	4649      	mov	r1, r9
 8005ea6:	f7fa fddd 	bl	8000a64 <__aeabi_dcmplt>
 8005eaa:	b120      	cbz	r0, 8005eb6 <__ieee754_sqrt+0x19e>
 8005eac:	1ca0      	adds	r0, r4, #2
 8005eae:	bf08      	it	eq
 8005eb0:	3601      	addeq	r6, #1
 8005eb2:	3402      	adds	r4, #2
 8005eb4:	e7df      	b.n	8005e76 <__ieee754_sqrt+0x15e>
 8005eb6:	1c63      	adds	r3, r4, #1
 8005eb8:	f023 0401 	bic.w	r4, r3, #1
 8005ebc:	e7db      	b.n	8005e76 <__ieee754_sqrt+0x15e>
 8005ebe:	bf00      	nop
 8005ec0:	7ff00000 	.word	0x7ff00000
 8005ec4:	20000020 	.word	0x20000020
 8005ec8:	20000018 	.word	0x20000018

08005ecc <memset>:
 8005ecc:	4402      	add	r2, r0
 8005ece:	4603      	mov	r3, r0
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d100      	bne.n	8005ed6 <memset+0xa>
 8005ed4:	4770      	bx	lr
 8005ed6:	f803 1b01 	strb.w	r1, [r3], #1
 8005eda:	e7f9      	b.n	8005ed0 <memset+0x4>

08005edc <__errno>:
 8005edc:	4b01      	ldr	r3, [pc, #4]	@ (8005ee4 <__errno+0x8>)
 8005ede:	6818      	ldr	r0, [r3, #0]
 8005ee0:	4770      	bx	lr
 8005ee2:	bf00      	nop
 8005ee4:	20000028 	.word	0x20000028

08005ee8 <__libc_init_array>:
 8005ee8:	b570      	push	{r4, r5, r6, lr}
 8005eea:	4d0d      	ldr	r5, [pc, #52]	@ (8005f20 <__libc_init_array+0x38>)
 8005eec:	4c0d      	ldr	r4, [pc, #52]	@ (8005f24 <__libc_init_array+0x3c>)
 8005eee:	1b64      	subs	r4, r4, r5
 8005ef0:	10a4      	asrs	r4, r4, #2
 8005ef2:	2600      	movs	r6, #0
 8005ef4:	42a6      	cmp	r6, r4
 8005ef6:	d109      	bne.n	8005f0c <__libc_init_array+0x24>
 8005ef8:	4d0b      	ldr	r5, [pc, #44]	@ (8005f28 <__libc_init_array+0x40>)
 8005efa:	4c0c      	ldr	r4, [pc, #48]	@ (8005f2c <__libc_init_array+0x44>)
 8005efc:	f000 f818 	bl	8005f30 <_init>
 8005f00:	1b64      	subs	r4, r4, r5
 8005f02:	10a4      	asrs	r4, r4, #2
 8005f04:	2600      	movs	r6, #0
 8005f06:	42a6      	cmp	r6, r4
 8005f08:	d105      	bne.n	8005f16 <__libc_init_array+0x2e>
 8005f0a:	bd70      	pop	{r4, r5, r6, pc}
 8005f0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f10:	4798      	blx	r3
 8005f12:	3601      	adds	r6, #1
 8005f14:	e7ee      	b.n	8005ef4 <__libc_init_array+0xc>
 8005f16:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f1a:	4798      	blx	r3
 8005f1c:	3601      	adds	r6, #1
 8005f1e:	e7f2      	b.n	8005f06 <__libc_init_array+0x1e>
 8005f20:	08006d58 	.word	0x08006d58
 8005f24:	08006d58 	.word	0x08006d58
 8005f28:	08006d58 	.word	0x08006d58
 8005f2c:	08006d5c 	.word	0x08006d5c

08005f30 <_init>:
 8005f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f32:	bf00      	nop
 8005f34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f36:	bc08      	pop	{r3}
 8005f38:	469e      	mov	lr, r3
 8005f3a:	4770      	bx	lr

08005f3c <_fini>:
 8005f3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f3e:	bf00      	nop
 8005f40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f42:	bc08      	pop	{r3}
 8005f44:	469e      	mov	lr, r3
 8005f46:	4770      	bx	lr
