Classic Timing Analyzer report for hardware
Wed Apr 25 14:41:38 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                        ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+-----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                            ; To                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+-----------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.841 ns                         ; reset                           ; controlador:ctrl|state[1]   ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 34.190 ns                        ; Instr_Reg:inst_reg|Instr15_0[2] ; Alu[27]                     ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.118 ns                        ; reset                           ; controlador:ctrl|state[5]   ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 35.67 MHz ( period = 28.031 ns ) ; Instr_Reg:inst_reg|Instr15_0[2] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                 ;                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+-----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 35.67 MHz ( period = 28.031 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 27.746 ns               ;
; N/A                                     ; 35.74 MHz ( period = 27.983 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 27.726 ns               ;
; N/A                                     ; 35.74 MHz ( period = 27.983 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 27.726 ns               ;
; N/A                                     ; 35.74 MHz ( period = 27.983 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 27.726 ns               ;
; N/A                                     ; 35.74 MHz ( period = 27.983 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 27.726 ns               ;
; N/A                                     ; 35.82 MHz ( period = 27.917 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 27.631 ns               ;
; N/A                                     ; 35.88 MHz ( period = 27.869 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 27.611 ns               ;
; N/A                                     ; 35.88 MHz ( period = 27.869 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 27.611 ns               ;
; N/A                                     ; 35.88 MHz ( period = 27.869 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 27.611 ns               ;
; N/A                                     ; 35.88 MHz ( period = 27.869 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 27.611 ns               ;
; N/A                                     ; 35.93 MHz ( period = 27.829 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.566 ns               ;
; N/A                                     ; 35.93 MHz ( period = 27.829 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.566 ns               ;
; N/A                                     ; 36.00 MHz ( period = 27.777 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 27.501 ns               ;
; N/A                                     ; 36.00 MHz ( period = 27.777 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 27.501 ns               ;
; N/A                                     ; 36.00 MHz ( period = 27.774 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 27.537 ns               ;
; N/A                                     ; 36.00 MHz ( period = 27.774 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 27.497 ns               ;
; N/A                                     ; 36.00 MHz ( period = 27.774 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 27.497 ns               ;
; N/A                                     ; 36.00 MHz ( period = 27.774 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 27.497 ns               ;
; N/A                                     ; 36.00 MHz ( period = 27.774 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 27.497 ns               ;
; N/A                                     ; 36.01 MHz ( period = 27.770 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 27.526 ns               ;
; N/A                                     ; 36.01 MHz ( period = 27.770 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 27.526 ns               ;
; N/A                                     ; 36.01 MHz ( period = 27.770 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.526 ns               ;
; N/A                                     ; 36.01 MHz ( period = 27.770 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 27.526 ns               ;
; N/A                                     ; 36.01 MHz ( period = 27.770 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 27.490 ns               ;
; N/A                                     ; 36.01 MHz ( period = 27.770 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 27.490 ns               ;
; N/A                                     ; 36.02 MHz ( period = 27.765 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 27.510 ns               ;
; N/A                                     ; 36.02 MHz ( period = 27.765 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 27.510 ns               ;
; N/A                                     ; 36.02 MHz ( period = 27.760 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 27.478 ns               ;
; N/A                                     ; 36.02 MHz ( period = 27.760 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 27.478 ns               ;
; N/A                                     ; 36.05 MHz ( period = 27.742 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 27.486 ns               ;
; N/A                                     ; 36.05 MHz ( period = 27.742 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 27.486 ns               ;
; N/A                                     ; 36.07 MHz ( period = 27.721 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 27.447 ns               ;
; N/A                                     ; 36.07 MHz ( period = 27.721 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 27.447 ns               ;
; N/A                                     ; 36.08 MHz ( period = 27.715 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.451 ns               ;
; N/A                                     ; 36.08 MHz ( period = 27.715 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.451 ns               ;
; N/A                                     ; 36.10 MHz ( period = 27.698 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 27.438 ns               ;
; N/A                                     ; 36.15 MHz ( period = 27.663 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 27.386 ns               ;
; N/A                                     ; 36.15 MHz ( period = 27.663 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 27.386 ns               ;
; N/A                                     ; 36.15 MHz ( period = 27.660 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 27.422 ns               ;
; N/A                                     ; 36.15 MHz ( period = 27.660 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 27.382 ns               ;
; N/A                                     ; 36.15 MHz ( period = 27.660 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 27.382 ns               ;
; N/A                                     ; 36.15 MHz ( period = 27.660 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 27.382 ns               ;
; N/A                                     ; 36.15 MHz ( period = 27.660 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 27.382 ns               ;
; N/A                                     ; 36.16 MHz ( period = 27.656 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 27.411 ns               ;
; N/A                                     ; 36.16 MHz ( period = 27.656 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 27.411 ns               ;
; N/A                                     ; 36.16 MHz ( period = 27.656 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.411 ns               ;
; N/A                                     ; 36.16 MHz ( period = 27.656 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 27.392 ns               ;
; N/A                                     ; 36.16 MHz ( period = 27.656 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 27.392 ns               ;
; N/A                                     ; 36.16 MHz ( period = 27.656 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 27.411 ns               ;
; N/A                                     ; 36.16 MHz ( period = 27.656 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 27.375 ns               ;
; N/A                                     ; 36.16 MHz ( period = 27.656 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 27.375 ns               ;
; N/A                                     ; 36.17 MHz ( period = 27.651 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 27.393 ns               ;
; N/A                                     ; 36.17 MHz ( period = 27.651 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 27.395 ns               ;
; N/A                                     ; 36.17 MHz ( period = 27.651 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 27.395 ns               ;
; N/A                                     ; 36.17 MHz ( period = 27.646 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 27.363 ns               ;
; N/A                                     ; 36.17 MHz ( period = 27.646 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 27.363 ns               ;
; N/A                                     ; 36.19 MHz ( period = 27.632 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 27.346 ns               ;
; N/A                                     ; 36.20 MHz ( period = 27.628 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 27.371 ns               ;
; N/A                                     ; 36.20 MHz ( period = 27.628 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 27.371 ns               ;
; N/A                                     ; 36.22 MHz ( period = 27.607 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 27.332 ns               ;
; N/A                                     ; 36.22 MHz ( period = 27.607 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 27.332 ns               ;
; N/A                                     ; 36.25 MHz ( period = 27.584 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 27.326 ns               ;
; N/A                                     ; 36.25 MHz ( period = 27.584 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 27.326 ns               ;
; N/A                                     ; 36.25 MHz ( period = 27.584 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 27.326 ns               ;
; N/A                                     ; 36.25 MHz ( period = 27.584 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 27.326 ns               ;
; N/A                                     ; 36.25 MHz ( period = 27.584 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 27.323 ns               ;
; N/A                                     ; 36.26 MHz ( period = 27.579 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 27.296 ns               ;
; N/A                                     ; 36.26 MHz ( period = 27.579 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 27.294 ns               ;
; N/A                                     ; 36.28 MHz ( period = 27.565 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 27.282 ns               ;
; N/A                                     ; 36.31 MHz ( period = 27.544 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 27.259 ns               ;
; N/A                                     ; 36.31 MHz ( period = 27.542 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 27.277 ns               ;
; N/A                                     ; 36.31 MHz ( period = 27.542 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 27.277 ns               ;
; N/A                                     ; 36.31 MHz ( period = 27.542 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 27.256 ns               ;
; N/A                                     ; 36.31 MHz ( period = 27.537 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 27.278 ns               ;
; N/A                                     ; 36.32 MHz ( period = 27.531 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 27.276 ns               ;
; N/A                                     ; 36.32 MHz ( period = 27.531 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 27.274 ns               ;
; N/A                                     ; 36.32 MHz ( period = 27.531 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 27.276 ns               ;
; N/A                                     ; 36.32 MHz ( period = 27.531 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 27.274 ns               ;
; N/A                                     ; 36.32 MHz ( period = 27.531 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 27.276 ns               ;
; N/A                                     ; 36.32 MHz ( period = 27.531 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 27.274 ns               ;
; N/A                                     ; 36.32 MHz ( period = 27.531 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 27.276 ns               ;
; N/A                                     ; 36.32 MHz ( period = 27.531 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 27.274 ns               ;
; N/A                                     ; 36.34 MHz ( period = 27.517 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 27.262 ns               ;
; N/A                                     ; 36.34 MHz ( period = 27.517 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 27.262 ns               ;
; N/A                                     ; 36.34 MHz ( period = 27.517 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 27.262 ns               ;
; N/A                                     ; 36.34 MHz ( period = 27.517 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 27.262 ns               ;
; N/A                                     ; 36.37 MHz ( period = 27.496 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 27.239 ns               ;
; N/A                                     ; 36.37 MHz ( period = 27.496 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 27.239 ns               ;
; N/A                                     ; 36.37 MHz ( period = 27.496 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 27.239 ns               ;
; N/A                                     ; 36.37 MHz ( period = 27.496 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 27.239 ns               ;
; N/A                                     ; 36.37 MHz ( period = 27.494 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 27.236 ns               ;
; N/A                                     ; 36.37 MHz ( period = 27.494 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 27.236 ns               ;
; N/A                                     ; 36.37 MHz ( period = 27.494 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 27.236 ns               ;
; N/A                                     ; 36.37 MHz ( period = 27.494 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 27.236 ns               ;
; N/A                                     ; 36.41 MHz ( period = 27.466 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 27.185 ns               ;
; N/A                                     ; 36.46 MHz ( period = 27.430 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.166 ns               ;
; N/A                                     ; 36.46 MHz ( period = 27.430 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.166 ns               ;
; N/A                                     ; 36.47 MHz ( period = 27.422 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 27.135 ns               ;
; N/A                                     ; 36.47 MHz ( period = 27.418 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 27.165 ns               ;
; N/A                                     ; 36.47 MHz ( period = 27.418 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 27.165 ns               ;
; N/A                                     ; 36.47 MHz ( period = 27.418 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 27.165 ns               ;
; N/A                                     ; 36.47 MHz ( period = 27.418 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 27.165 ns               ;
; N/A                                     ; 36.50 MHz ( period = 27.398 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 27.112 ns               ;
; N/A                                     ; 36.53 MHz ( period = 27.378 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 27.101 ns               ;
; N/A                                     ; 36.53 MHz ( period = 27.378 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 27.101 ns               ;
; N/A                                     ; 36.53 MHz ( period = 27.377 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.116 ns               ;
; N/A                                     ; 36.53 MHz ( period = 27.377 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.114 ns               ;
; N/A                                     ; 36.53 MHz ( period = 27.377 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.116 ns               ;
; N/A                                     ; 36.53 MHz ( period = 27.377 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.114 ns               ;
; N/A                                     ; 36.53 MHz ( period = 27.375 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 27.137 ns               ;
; N/A                                     ; 36.53 MHz ( period = 27.375 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 27.097 ns               ;
; N/A                                     ; 36.53 MHz ( period = 27.375 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 27.097 ns               ;
; N/A                                     ; 36.53 MHz ( period = 27.375 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 27.097 ns               ;
; N/A                                     ; 36.53 MHz ( period = 27.375 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 27.097 ns               ;
; N/A                                     ; 36.53 MHz ( period = 27.374 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 27.115 ns               ;
; N/A                                     ; 36.53 MHz ( period = 27.374 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 27.115 ns               ;
; N/A                                     ; 36.53 MHz ( period = 27.374 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 27.115 ns               ;
; N/A                                     ; 36.53 MHz ( period = 27.374 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 27.115 ns               ;
; N/A                                     ; 36.54 MHz ( period = 27.371 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 27.126 ns               ;
; N/A                                     ; 36.54 MHz ( period = 27.371 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 27.126 ns               ;
; N/A                                     ; 36.54 MHz ( period = 27.371 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.126 ns               ;
; N/A                                     ; 36.54 MHz ( period = 27.371 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 27.126 ns               ;
; N/A                                     ; 36.54 MHz ( period = 27.371 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 27.090 ns               ;
; N/A                                     ; 36.54 MHz ( period = 27.371 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 27.090 ns               ;
; N/A                                     ; 36.54 MHz ( period = 27.366 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 27.110 ns               ;
; N/A                                     ; 36.54 MHz ( period = 27.366 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 27.110 ns               ;
; N/A                                     ; 36.55 MHz ( period = 27.363 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.102 ns               ;
; N/A                                     ; 36.55 MHz ( period = 27.363 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.102 ns               ;
; N/A                                     ; 36.55 MHz ( period = 27.361 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 27.078 ns               ;
; N/A                                     ; 36.55 MHz ( period = 27.361 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 27.078 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.350 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 27.092 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.350 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 27.092 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.350 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 27.092 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.350 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 27.092 ns               ;
; N/A                                     ; 36.57 MHz ( period = 27.343 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 27.086 ns               ;
; N/A                                     ; 36.57 MHz ( period = 27.343 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 27.086 ns               ;
; N/A                                     ; 36.57 MHz ( period = 27.342 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.079 ns               ;
; N/A                                     ; 36.57 MHz ( period = 27.342 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.079 ns               ;
; N/A                                     ; 36.58 MHz ( period = 27.340 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.076 ns               ;
; N/A                                     ; 36.58 MHz ( period = 27.340 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.076 ns               ;
; N/A                                     ; 36.59 MHz ( period = 27.332 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 27.046 ns               ;
; N/A                                     ; 36.60 MHz ( period = 27.325 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 27.051 ns               ;
; N/A                                     ; 36.60 MHz ( period = 27.325 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 27.049 ns               ;
; N/A                                     ; 36.60 MHz ( period = 27.325 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 27.051 ns               ;
; N/A                                     ; 36.60 MHz ( period = 27.325 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 27.049 ns               ;
; N/A                                     ; 36.60 MHz ( period = 27.322 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 27.087 ns               ;
; N/A                                     ; 36.60 MHz ( period = 27.322 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 27.085 ns               ;
; N/A                                     ; 36.60 MHz ( period = 27.322 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 27.047 ns               ;
; N/A                                     ; 36.60 MHz ( period = 27.322 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 27.045 ns               ;
; N/A                                     ; 36.60 MHz ( period = 27.322 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 27.047 ns               ;
; N/A                                     ; 36.60 MHz ( period = 27.322 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 27.047 ns               ;
; N/A                                     ; 36.60 MHz ( period = 27.322 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 27.047 ns               ;
; N/A                                     ; 36.60 MHz ( period = 27.322 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 27.045 ns               ;
; N/A                                     ; 36.60 MHz ( period = 27.322 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 27.047 ns               ;
; N/A                                     ; 36.60 MHz ( period = 27.322 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 27.045 ns               ;
; N/A                                     ; 36.60 MHz ( period = 27.322 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 27.047 ns               ;
; N/A                                     ; 36.60 MHz ( period = 27.322 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 27.045 ns               ;
; N/A                                     ; 36.61 MHz ( period = 27.318 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 27.076 ns               ;
; N/A                                     ; 36.61 MHz ( period = 27.318 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 27.074 ns               ;
; N/A                                     ; 36.61 MHz ( period = 27.318 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 27.076 ns               ;
; N/A                                     ; 36.61 MHz ( period = 27.318 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 27.074 ns               ;
; N/A                                     ; 36.61 MHz ( period = 27.318 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.076 ns               ;
; N/A                                     ; 36.61 MHz ( period = 27.318 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.074 ns               ;
; N/A                                     ; 36.61 MHz ( period = 27.318 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 27.076 ns               ;
; N/A                                     ; 36.61 MHz ( period = 27.318 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 27.074 ns               ;
; N/A                                     ; 36.61 MHz ( period = 27.318 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 27.040 ns               ;
; N/A                                     ; 36.61 MHz ( period = 27.318 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 27.038 ns               ;
; N/A                                     ; 36.61 MHz ( period = 27.318 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 27.040 ns               ;
; N/A                                     ; 36.61 MHz ( period = 27.318 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 27.038 ns               ;
; N/A                                     ; 36.61 MHz ( period = 27.313 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 27.060 ns               ;
; N/A                                     ; 36.61 MHz ( period = 27.313 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 27.058 ns               ;
; N/A                                     ; 36.61 MHz ( period = 27.313 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 27.060 ns               ;
; N/A                                     ; 36.61 MHz ( period = 27.313 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 27.058 ns               ;
; N/A                                     ; 36.62 MHz ( period = 27.311 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 27.037 ns               ;
; N/A                                     ; 36.62 MHz ( period = 27.311 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 27.037 ns               ;
; N/A                                     ; 36.62 MHz ( period = 27.308 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 27.028 ns               ;
; N/A                                     ; 36.62 MHz ( period = 27.308 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 27.026 ns               ;
; N/A                                     ; 36.62 MHz ( period = 27.308 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 27.028 ns               ;
; N/A                                     ; 36.62 MHz ( period = 27.308 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 27.026 ns               ;
; N/A                                     ; 36.62 MHz ( period = 27.308 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 27.073 ns               ;
; N/A                                     ; 36.62 MHz ( period = 27.308 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 27.033 ns               ;
; N/A                                     ; 36.62 MHz ( period = 27.308 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 27.033 ns               ;
; N/A                                     ; 36.62 MHz ( period = 27.308 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 27.033 ns               ;
; N/A                                     ; 36.62 MHz ( period = 27.308 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 27.033 ns               ;
; N/A                                     ; 36.62 MHz ( period = 27.304 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 27.062 ns               ;
; N/A                                     ; 36.62 MHz ( period = 27.304 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 27.062 ns               ;
; N/A                                     ; 36.62 MHz ( period = 27.304 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.062 ns               ;
; N/A                                     ; 36.62 MHz ( period = 27.304 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 27.062 ns               ;
; N/A                                     ; 36.62 MHz ( period = 27.304 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 27.026 ns               ;
; N/A                                     ; 36.62 MHz ( period = 27.304 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 27.026 ns               ;
; N/A                                     ; 36.63 MHz ( period = 27.299 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 27.046 ns               ;
; N/A                                     ; 36.63 MHz ( period = 27.299 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 27.046 ns               ;
; N/A                                     ; 36.63 MHz ( period = 27.299 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 27.038 ns               ;
; N/A                                     ; 36.64 MHz ( period = 27.294 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 27.014 ns               ;
; N/A                                     ; 36.64 MHz ( period = 27.294 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 27.014 ns               ;
; N/A                                     ; 36.64 MHz ( period = 27.290 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 27.014 ns               ;
; N/A                                     ; 36.64 MHz ( period = 27.290 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 27.014 ns               ;
; N/A                                     ; 36.64 MHz ( period = 27.290 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 27.036 ns               ;
; N/A                                     ; 36.64 MHz ( period = 27.290 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 27.034 ns               ;
; N/A                                     ; 36.64 MHz ( period = 27.290 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 27.036 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+-------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                        ; To Clock ;
+-------+--------------+------------+-------+---------------------------+----------+
; N/A   ; None         ; 6.841 ns   ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A   ; None         ; 3.262 ns   ; reset ; controlador:ctrl|state[4] ; clock    ;
; N/A   ; None         ; 3.233 ns   ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A   ; None         ; 2.610 ns   ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A   ; None         ; 1.366 ns   ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A   ; None         ; 1.366 ns   ; reset ; controlador:ctrl|state[5] ; clock    ;
+-------+--------------+------------+-------+---------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                             ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------+------------+
; N/A                                     ; None                                                ; 34.190 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 34.157 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.076 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 34.043 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.037 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.923 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.791 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.758 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.738 ns  ; controlador:ctrl|state[1]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.738 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.724 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.705 ns  ; controlador:ctrl|state[1]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.705 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.703 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.701 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.691 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.670 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.668 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.638 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.631 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.628 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 33.625 ns  ; controlador:ctrl|state[2]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.592 ns  ; controlador:ctrl|state[2]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.585 ns  ; controlador:ctrl|state[1]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.585 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.581 ns  ; controlador:ctrl|state[0]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.571 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.557 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.550 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.548 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.548 ns  ; controlador:ctrl|state[0]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.524 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.517 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.514 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 33.491 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.476 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 33.472 ns  ; controlador:ctrl|state[2]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.458 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.428 ns  ; controlador:ctrl|state[0]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.425 ns  ; controlador:ctrl|state[5]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.404 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.392 ns  ; controlador:ctrl|state[5]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.392 ns  ; controlador:ctrl|state[3]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.372 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.362 ns  ; controlador:ctrl|state[4]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.362 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 33.359 ns  ; controlador:ctrl|state[3]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.339 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.338 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.329 ns  ; controlador:ctrl|state[4]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.277 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.272 ns  ; controlador:ctrl|state[5]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.244 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.239 ns  ; controlador:ctrl|state[3]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.232 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.229 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 33.219 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.209 ns  ; controlador:ctrl|state[4]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.179 ns  ; controlador:ctrl|state[1]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.179 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.176 ns  ; controlador:ctrl|state[1]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 33.176 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 33.165 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.162 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 33.144 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.142 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.141 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 33.139 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 33.124 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.093 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.077 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 33.066 ns  ; controlador:ctrl|state[2]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.063 ns  ; controlador:ctrl|state[2]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 33.060 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.024 ns  ; controlador:ctrl|state[1]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 33.024 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 33.022 ns  ; controlador:ctrl|state[0]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.019 ns  ; controlador:ctrl|state[0]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 33.010 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.998 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 32.995 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 32.989 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.987 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.940 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.932 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 32.929 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 32.911 ns  ; controlador:ctrl|state[2]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.867 ns  ; controlador:ctrl|state[0]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.866 ns  ; controlador:ctrl|state[5]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 32.863 ns  ; controlador:ctrl|state[5]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 32.843 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.833 ns  ; controlador:ctrl|state[3]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 32.830 ns  ; controlador:ctrl|state[3]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 32.813 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 32.810 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 32.803 ns  ; controlador:ctrl|state[4]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 32.800 ns  ; controlador:ctrl|state[4]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 32.777 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.718 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 32.715 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 32.711 ns  ; controlador:ctrl|state[5]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.693 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 32.692 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.678 ns  ; controlador:ctrl|state[3]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.658 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.648 ns  ; controlador:ctrl|state[4]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.579 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 32.578 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.563 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.534 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 32.531 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 32.426 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 32.379 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.312 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 32.294 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 32.293 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.241 ns  ; controlador:ctrl|state[1]        ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 32.241 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 32.240 ns  ; controlador:ctrl|state[1]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.240 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.227 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 32.226 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.206 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 32.205 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.204 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 32.203 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.128 ns  ; controlador:ctrl|state[2]        ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 32.127 ns  ; controlador:ctrl|state[2]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.084 ns  ; controlador:ctrl|state[0]        ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 32.083 ns  ; controlador:ctrl|state[0]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.060 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 32.059 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.027 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.994 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.993 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.974 ns  ; controlador:ctrl|state[1]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.974 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.960 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.939 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.937 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.928 ns  ; controlador:ctrl|state[5]        ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.927 ns  ; controlador:ctrl|state[5]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.895 ns  ; controlador:ctrl|state[3]        ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.894 ns  ; controlador:ctrl|state[3]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.875 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.874 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.865 ns  ; controlador:ctrl|state[4]        ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.864 ns  ; controlador:ctrl|state[4]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.861 ns  ; controlador:ctrl|state[2]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.817 ns  ; controlador:ctrl|state[0]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.793 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.780 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.779 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.728 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[19] ; clock      ;
; N/A                                     ; None                                                ; 31.727 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.661 ns  ; controlador:ctrl|state[5]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.628 ns  ; controlador:ctrl|state[3]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.614 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[19] ; clock      ;
; N/A                                     ; None                                                ; 31.608 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.598 ns  ; controlador:ctrl|state[4]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.596 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.595 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.513 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.329 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.329 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[19] ; clock      ;
; N/A                                     ; None                                                ; 31.293 ns  ; Registrador:B|Saida[0]           ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.286 ns  ; Registrador:B|Saida[1]           ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.280 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.276 ns  ; controlador:ctrl|state[1]        ; Alu[19] ; clock      ;
; N/A                                     ; None                                                ; 31.276 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[19] ; clock      ;
; N/A                                     ; None                                                ; 31.262 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[19] ; clock      ;
; N/A                                     ; None                                                ; 31.260 ns  ; Registrador:B|Saida[0]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 31.253 ns  ; Registrador:B|Saida[1]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 31.247 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 31.241 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[19] ; clock      ;
; N/A                                     ; None                                                ; 31.239 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[19] ; clock      ;
; N/A                                     ; None                                                ; 31.163 ns  ; controlador:ctrl|state[2]        ; Alu[19] ; clock      ;
; N/A                                     ; None                                                ; 31.140 ns  ; Registrador:B|Saida[0]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.133 ns  ; Registrador:B|Saida[1]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.127 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.119 ns  ; controlador:ctrl|state[0]        ; Alu[19] ; clock      ;
; N/A                                     ; None                                                ; 31.095 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[19] ; clock      ;
; N/A                                     ; None                                                ; 31.029 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[19] ; clock      ;
; N/A                                     ; None                                                ; 30.963 ns  ; controlador:ctrl|state[5]        ; Alu[19] ; clock      ;
; N/A                                     ; None                                                ; 30.930 ns  ; controlador:ctrl|state[3]        ; Alu[19] ; clock      ;
; N/A                                     ; None                                                ; 30.910 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[19] ; clock      ;
; N/A                                     ; None                                                ; 30.900 ns  ; controlador:ctrl|state[4]        ; Alu[19] ; clock      ;
; N/A                                     ; None                                                ; 30.815 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[19] ; clock      ;
; N/A                                     ; None                                                ; 30.734 ns  ; Registrador:B|Saida[0]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.731 ns  ; Registrador:B|Saida[0]           ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.727 ns  ; Registrador:B|Saida[1]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.724 ns  ; Registrador:B|Saida[1]           ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.721 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.718 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.631 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[19] ; clock      ;
; N/A                                     ; None                                                ; 30.622 ns  ; Registrador:B|Saida[2]           ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.589 ns  ; Registrador:B|Saida[2]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 30.579 ns  ; Registrador:B|Saida[0]           ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.572 ns  ; Registrador:B|Saida[1]           ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.566 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[26] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                  ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                        ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; N/A           ; None        ; -1.118 ns ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A           ; None        ; -1.118 ns ; reset ; controlador:ctrl|state[5] ; clock    ;
; N/A           ; None        ; -2.362 ns ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A           ; None        ; -2.533 ns ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A           ; None        ; -2.944 ns ; reset ; controlador:ctrl|state[4] ; clock    ;
; N/A           ; None        ; -5.083 ns ; reset ; controlador:ctrl|state[1] ; clock    ;
+---------------+-------------+-----------+-------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Apr 25 14:41:37 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hardware -c hardware --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 35.67 MHz between source register "Instr_Reg:inst_reg|Instr15_0[2]" and destination register "Registrador:PCreg|Saida[20]" (period= 28.031 ns)
    Info: + Longest register to register delay is 27.746 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y33_N23; Fanout = 14; REG Node = 'Instr_Reg:inst_reg|Instr15_0[2]'
        Info: 2: + IC(0.938 ns) + CELL(0.545 ns) = 1.483 ns; Loc. = LCCOMB_X62_Y33_N14; Fanout = 1; COMB Node = 'AluControl:AluControl|Mux0~0'
        Info: 3: + IC(0.843 ns) + CELL(0.521 ns) = 2.847 ns; Loc. = LCCOMB_X61_Y33_N4; Fanout = 1; COMB Node = 'AluControl:AluControl|Mux0~1'
        Info: 4: + IC(0.824 ns) + CELL(0.322 ns) = 3.993 ns; Loc. = LCCOMB_X59_Y33_N28; Fanout = 6; COMB Node = 'AluControl:AluControl|Mux0~2'
        Info: 5: + IC(0.320 ns) + CELL(0.178 ns) = 4.491 ns; Loc. = LCCOMB_X59_Y33_N30; Fanout = 76; COMB Node = 'AluControl:AluControl|Mux0~3'
        Info: 6: + IC(0.560 ns) + CELL(0.544 ns) = 5.595 ns; Loc. = LCCOMB_X60_Y33_N20; Fanout = 1; COMB Node = 'Ula32:ULA|Mux63~0'
        Info: 7: + IC(0.297 ns) + CELL(0.319 ns) = 6.211 ns; Loc. = LCCOMB_X60_Y33_N28; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[0]~86'
        Info: 8: + IC(0.304 ns) + CELL(0.178 ns) = 6.693 ns; Loc. = LCCOMB_X60_Y33_N6; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[1]~33'
        Info: 9: + IC(0.326 ns) + CELL(0.178 ns) = 7.197 ns; Loc. = LCCOMB_X60_Y33_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[2]~34'
        Info: 10: + IC(0.839 ns) + CELL(0.322 ns) = 8.358 ns; Loc. = LCCOMB_X59_Y32_N0; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[4]~38'
        Info: 11: + IC(0.316 ns) + CELL(0.178 ns) = 8.852 ns; Loc. = LCCOMB_X59_Y32_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[4]~39'
        Info: 12: + IC(0.298 ns) + CELL(0.178 ns) = 9.328 ns; Loc. = LCCOMB_X59_Y32_N30; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[6]~42'
        Info: 13: + IC(0.310 ns) + CELL(0.178 ns) = 9.816 ns; Loc. = LCCOMB_X59_Y32_N24; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[6]~43'
        Info: 14: + IC(0.522 ns) + CELL(0.178 ns) = 10.516 ns; Loc. = LCCOMB_X59_Y32_N28; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[8]~46'
        Info: 15: + IC(0.311 ns) + CELL(0.178 ns) = 11.005 ns; Loc. = LCCOMB_X59_Y32_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[8]~47'
        Info: 16: + IC(0.305 ns) + CELL(0.322 ns) = 11.632 ns; Loc. = LCCOMB_X59_Y32_N26; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[10]~50'
        Info: 17: + IC(0.313 ns) + CELL(0.178 ns) = 12.123 ns; Loc. = LCCOMB_X59_Y32_N4; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[10]~51'
        Info: 18: + IC(1.148 ns) + CELL(0.178 ns) = 13.449 ns; Loc. = LCCOMB_X54_Y32_N6; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[12]~54'
        Info: 19: + IC(0.335 ns) + CELL(0.545 ns) = 14.329 ns; Loc. = LCCOMB_X54_Y32_N22; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[14]~91'
        Info: 20: + IC(0.288 ns) + CELL(0.178 ns) = 14.795 ns; Loc. = LCCOMB_X54_Y32_N24; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[14]~57'
        Info: 21: + IC(0.539 ns) + CELL(0.178 ns) = 15.512 ns; Loc. = LCCOMB_X53_Y32_N16; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[16]~92'
        Info: 22: + IC(0.310 ns) + CELL(0.322 ns) = 16.144 ns; Loc. = LCCOMB_X53_Y32_N24; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[16]~61'
        Info: 23: + IC(0.321 ns) + CELL(0.322 ns) = 16.787 ns; Loc. = LCCOMB_X53_Y32_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[18]~66'
        Info: 24: + IC(0.290 ns) + CELL(0.178 ns) = 17.255 ns; Loc. = LCCOMB_X53_Y32_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[18]~67'
        Info: 25: + IC(0.305 ns) + CELL(0.322 ns) = 17.882 ns; Loc. = LCCOMB_X53_Y32_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[21]~69'
        Info: 26: + IC(0.290 ns) + CELL(0.178 ns) = 18.350 ns; Loc. = LCCOMB_X53_Y32_N10; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[21]~70'
        Info: 27: + IC(0.305 ns) + CELL(0.178 ns) = 18.833 ns; Loc. = LCCOMB_X53_Y32_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~71'
        Info: 28: + IC(0.315 ns) + CELL(0.178 ns) = 19.326 ns; Loc. = LCCOMB_X53_Y32_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[22]~72'
        Info: 29: + IC(0.301 ns) + CELL(0.178 ns) = 19.805 ns; Loc. = LCCOMB_X53_Y32_N18; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[24]~75'
        Info: 30: + IC(0.305 ns) + CELL(0.178 ns) = 20.288 ns; Loc. = LCCOMB_X53_Y32_N4; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[24]~76'
        Info: 31: + IC(0.306 ns) + CELL(0.322 ns) = 20.916 ns; Loc. = LCCOMB_X53_Y32_N30; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[26]~79'
        Info: 32: + IC(1.187 ns) + CELL(0.178 ns) = 22.281 ns; Loc. = LCCOMB_X56_Y35_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[26]~80'
        Info: 33: + IC(0.309 ns) + CELL(0.178 ns) = 22.768 ns; Loc. = LCCOMB_X56_Y35_N24; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[28]~83'
        Info: 34: + IC(0.530 ns) + CELL(0.178 ns) = 23.476 ns; Loc. = LCCOMB_X57_Y35_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[28]~84'
        Info: 35: + IC(0.311 ns) + CELL(0.178 ns) = 23.965 ns; Loc. = LCCOMB_X57_Y35_N0; Fanout = 1; COMB Node = 'Ula32:ULA|soma_temp[31]~3'
        Info: 36: + IC(0.295 ns) + CELL(0.178 ns) = 24.438 ns; Loc. = LCCOMB_X57_Y35_N10; Fanout = 1; COMB Node = 'Ula32:ULA|soma_temp[31]~4'
        Info: 37: + IC(0.293 ns) + CELL(0.178 ns) = 24.909 ns; Loc. = LCCOMB_X57_Y35_N6; Fanout = 4; COMB Node = 'Registrador:PCreg|Saida[31]~29'
        Info: 38: + IC(0.301 ns) + CELL(0.177 ns) = 25.387 ns; Loc. = LCCOMB_X57_Y35_N2; Fanout = 1; COMB Node = 'Ula32:ULA|Equal0~10'
        Info: 39: + IC(0.295 ns) + CELL(0.178 ns) = 25.860 ns; Loc. = LCCOMB_X57_Y35_N12; Fanout = 29; COMB Node = 'comb~11'
        Info: 40: + IC(1.128 ns) + CELL(0.758 ns) = 27.746 ns; Loc. = LCFF_X52_Y35_N25; Fanout = 4; REG Node = 'Registrador:PCreg|Saida[20]'
        Info: Total cell delay = 10.113 ns ( 36.45 % )
        Info: Total interconnect delay = 17.633 ns ( 63.55 % )
    Info: - Smallest clock skew is -0.046 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.030 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1386; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.278 ns) + CELL(0.602 ns) = 3.030 ns; Loc. = LCFF_X52_Y35_N25; Fanout = 4; REG Node = 'Registrador:PCreg|Saida[20]'
            Info: Total cell delay = 1.628 ns ( 53.73 % )
            Info: Total interconnect delay = 1.402 ns ( 46.27 % )
        Info: - Longest clock path from clock "clock" to source register is 3.076 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1386; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.324 ns) + CELL(0.602 ns) = 3.076 ns; Loc. = LCFF_X61_Y33_N23; Fanout = 14; REG Node = 'Instr_Reg:inst_reg|Instr15_0[2]'
            Info: Total cell delay = 1.628 ns ( 52.93 % )
            Info: Total interconnect delay = 1.448 ns ( 47.07 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "controlador:ctrl|state[1]" (data pin = "reset", clock pin = "clock") is 6.841 ns
    Info: + Longest pin to register delay is 9.953 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 8; PIN Node = 'reset'
        Info: 2: + IC(3.025 ns) + CELL(0.545 ns) = 4.596 ns; Loc. = LCCOMB_X54_Y33_N6; Fanout = 3; COMB Node = 'controlador:ctrl|state[1]~23'
        Info: 3: + IC(0.837 ns) + CELL(0.322 ns) = 5.755 ns; Loc. = LCCOMB_X50_Y33_N8; Fanout = 1; COMB Node = 'controlador:ctrl|state~31'
        Info: 4: + IC(0.806 ns) + CELL(0.278 ns) = 6.839 ns; Loc. = LCCOMB_X54_Y33_N24; Fanout = 1; COMB Node = 'controlador:ctrl|state~34'
        Info: 5: + IC(2.701 ns) + CELL(0.413 ns) = 9.953 ns; Loc. = LCFF_X60_Y33_N25; Fanout = 53; REG Node = 'controlador:ctrl|state[1]'
        Info: Total cell delay = 2.584 ns ( 25.96 % )
        Info: Total interconnect delay = 7.369 ns ( 74.04 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 3.074 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1386; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.322 ns) + CELL(0.602 ns) = 3.074 ns; Loc. = LCFF_X60_Y33_N25; Fanout = 53; REG Node = 'controlador:ctrl|state[1]'
        Info: Total cell delay = 1.628 ns ( 52.96 % )
        Info: Total interconnect delay = 1.446 ns ( 47.04 % )
Info: tco from clock "clock" to destination pin "Alu[27]" through register "Instr_Reg:inst_reg|Instr15_0[2]" is 34.190 ns
    Info: + Longest clock path from clock "clock" to source register is 3.076 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1386; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.324 ns) + CELL(0.602 ns) = 3.076 ns; Loc. = LCFF_X61_Y33_N23; Fanout = 14; REG Node = 'Instr_Reg:inst_reg|Instr15_0[2]'
        Info: Total cell delay = 1.628 ns ( 52.93 % )
        Info: Total interconnect delay = 1.448 ns ( 47.07 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 30.837 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y33_N23; Fanout = 14; REG Node = 'Instr_Reg:inst_reg|Instr15_0[2]'
        Info: 2: + IC(0.938 ns) + CELL(0.545 ns) = 1.483 ns; Loc. = LCCOMB_X62_Y33_N14; Fanout = 1; COMB Node = 'AluControl:AluControl|Mux0~0'
        Info: 3: + IC(0.843 ns) + CELL(0.521 ns) = 2.847 ns; Loc. = LCCOMB_X61_Y33_N4; Fanout = 1; COMB Node = 'AluControl:AluControl|Mux0~1'
        Info: 4: + IC(0.824 ns) + CELL(0.322 ns) = 3.993 ns; Loc. = LCCOMB_X59_Y33_N28; Fanout = 6; COMB Node = 'AluControl:AluControl|Mux0~2'
        Info: 5: + IC(0.320 ns) + CELL(0.178 ns) = 4.491 ns; Loc. = LCCOMB_X59_Y33_N30; Fanout = 76; COMB Node = 'AluControl:AluControl|Mux0~3'
        Info: 6: + IC(0.560 ns) + CELL(0.544 ns) = 5.595 ns; Loc. = LCCOMB_X60_Y33_N20; Fanout = 1; COMB Node = 'Ula32:ULA|Mux63~0'
        Info: 7: + IC(0.297 ns) + CELL(0.319 ns) = 6.211 ns; Loc. = LCCOMB_X60_Y33_N28; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[0]~86'
        Info: 8: + IC(0.304 ns) + CELL(0.178 ns) = 6.693 ns; Loc. = LCCOMB_X60_Y33_N6; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[1]~33'
        Info: 9: + IC(0.326 ns) + CELL(0.178 ns) = 7.197 ns; Loc. = LCCOMB_X60_Y33_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[2]~34'
        Info: 10: + IC(0.839 ns) + CELL(0.322 ns) = 8.358 ns; Loc. = LCCOMB_X59_Y32_N0; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[4]~38'
        Info: 11: + IC(0.316 ns) + CELL(0.178 ns) = 8.852 ns; Loc. = LCCOMB_X59_Y32_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[4]~39'
        Info: 12: + IC(0.298 ns) + CELL(0.178 ns) = 9.328 ns; Loc. = LCCOMB_X59_Y32_N30; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[6]~42'
        Info: 13: + IC(0.310 ns) + CELL(0.178 ns) = 9.816 ns; Loc. = LCCOMB_X59_Y32_N24; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[6]~43'
        Info: 14: + IC(0.522 ns) + CELL(0.178 ns) = 10.516 ns; Loc. = LCCOMB_X59_Y32_N28; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[8]~46'
        Info: 15: + IC(0.311 ns) + CELL(0.178 ns) = 11.005 ns; Loc. = LCCOMB_X59_Y32_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[8]~47'
        Info: 16: + IC(0.305 ns) + CELL(0.322 ns) = 11.632 ns; Loc. = LCCOMB_X59_Y32_N26; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[10]~50'
        Info: 17: + IC(0.313 ns) + CELL(0.178 ns) = 12.123 ns; Loc. = LCCOMB_X59_Y32_N4; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[10]~51'
        Info: 18: + IC(1.148 ns) + CELL(0.178 ns) = 13.449 ns; Loc. = LCCOMB_X54_Y32_N6; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[12]~54'
        Info: 19: + IC(0.335 ns) + CELL(0.545 ns) = 14.329 ns; Loc. = LCCOMB_X54_Y32_N22; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[14]~91'
        Info: 20: + IC(0.288 ns) + CELL(0.178 ns) = 14.795 ns; Loc. = LCCOMB_X54_Y32_N24; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[14]~57'
        Info: 21: + IC(0.539 ns) + CELL(0.178 ns) = 15.512 ns; Loc. = LCCOMB_X53_Y32_N16; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[16]~92'
        Info: 22: + IC(0.310 ns) + CELL(0.322 ns) = 16.144 ns; Loc. = LCCOMB_X53_Y32_N24; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[16]~61'
        Info: 23: + IC(0.321 ns) + CELL(0.322 ns) = 16.787 ns; Loc. = LCCOMB_X53_Y32_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[18]~66'
        Info: 24: + IC(0.290 ns) + CELL(0.178 ns) = 17.255 ns; Loc. = LCCOMB_X53_Y32_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[18]~67'
        Info: 25: + IC(0.305 ns) + CELL(0.322 ns) = 17.882 ns; Loc. = LCCOMB_X53_Y32_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[21]~69'
        Info: 26: + IC(0.290 ns) + CELL(0.178 ns) = 18.350 ns; Loc. = LCCOMB_X53_Y32_N10; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[21]~70'
        Info: 27: + IC(0.305 ns) + CELL(0.178 ns) = 18.833 ns; Loc. = LCCOMB_X53_Y32_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~71'
        Info: 28: + IC(0.315 ns) + CELL(0.178 ns) = 19.326 ns; Loc. = LCCOMB_X53_Y32_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[22]~72'
        Info: 29: + IC(0.301 ns) + CELL(0.178 ns) = 19.805 ns; Loc. = LCCOMB_X53_Y32_N18; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[24]~75'
        Info: 30: + IC(0.305 ns) + CELL(0.178 ns) = 20.288 ns; Loc. = LCCOMB_X53_Y32_N4; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[24]~76'
        Info: 31: + IC(0.306 ns) + CELL(0.322 ns) = 20.916 ns; Loc. = LCCOMB_X53_Y32_N30; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[26]~79'
        Info: 32: + IC(1.187 ns) + CELL(0.178 ns) = 22.281 ns; Loc. = LCCOMB_X56_Y35_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[26]~80'
        Info: 33: + IC(0.305 ns) + CELL(0.178 ns) = 22.764 ns; Loc. = LCCOMB_X56_Y35_N10; Fanout = 1; COMB Node = 'Ula32:ULA|soma_temp[27]'
        Info: 34: + IC(0.528 ns) + CELL(0.178 ns) = 23.470 ns; Loc. = LCCOMB_X57_Y35_N16; Fanout = 4; COMB Node = 'Ula32:ULA|Mux4~2'
        Info: 35: + IC(4.567 ns) + CELL(2.800 ns) = 30.837 ns; Loc. = PIN_V22; Fanout = 0; PIN Node = 'Alu[27]'
        Info: Total cell delay = 11.266 ns ( 36.53 % )
        Info: Total interconnect delay = 19.571 ns ( 63.47 % )
Info: th for register "controlador:ctrl|state[0]" (data pin = "reset", clock pin = "clock") is -1.118 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.078 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1386; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.326 ns) + CELL(0.602 ns) = 3.078 ns; Loc. = LCFF_X63_Y33_N25; Fanout = 58; REG Node = 'controlador:ctrl|state[0]'
        Info: Total cell delay = 1.628 ns ( 52.89 % )
        Info: Total interconnect delay = 1.450 ns ( 47.11 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 4.482 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 8; PIN Node = 'reset'
        Info: 2: + IC(2.876 ns) + CELL(0.580 ns) = 4.482 ns; Loc. = LCFF_X63_Y33_N25; Fanout = 58; REG Node = 'controlador:ctrl|state[0]'
        Info: Total cell delay = 1.606 ns ( 35.83 % )
        Info: Total interconnect delay = 2.876 ns ( 64.17 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 207 megabytes
    Info: Processing ended: Wed Apr 25 14:41:38 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


