============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sun Oct 30 15:58:59 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in ../../RTL/image_process.v(201)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in ../../RTL/image_process.v(202)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in ../../RTL/image_process.v(203)
HDL-1007 : undeclared symbol 'finger_img', assumed default net type 'wire' in ../../RTL/image_process.v(204)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 201 in ../../RTL/image_process.v(239)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 202 in ../../RTL/image_process.v(240)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 203 in ../../RTL/image_process.v(241)
HDL-7007 CRITICAL-WARNING: 'finger_img' is already implicitly declared on line 204 in ../../RTL/image_process.v(243)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/image_select.v(54)
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/vga_display.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net figuredata[19] will be merged to another kept net u_image_process/figuredata[19]
SYN-5055 WARNING: The kept net figuredata[18] will be merged to another kept net u_image_process/figuredata[18]
SYN-5055 WARNING: The kept net figuredata[17] will be merged to another kept net u_image_process/figuredata[17]
SYN-5055 WARNING: The kept net figuredata[16] will be merged to another kept net u_image_process/figuredata[16]
SYN-5055 WARNING: The kept net figuredata[15] will be merged to another kept net u_image_process/figuredata[15]
SYN-5055 WARNING: The kept net figuredata[14] will be merged to another kept net u_image_process/figuredata[14]
SYN-5055 WARNING: The kept net figuredata[13] will be merged to another kept net u_image_process/figuredata[13]
SYN-5055 WARNING: The kept net figuredata[12] will be merged to another kept net u_image_process/figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 5699 instances
RUN-0007 : 2262 luts, 1990 seqs, 836 mslices, 437 lslices, 144 pads, 14 brams, 7 dsps
RUN-1001 : There are total 6848 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4687 nets have 2 pins
RUN-1001 : 1381 nets have [3 - 5] pins
RUN-1001 : 616 nets have [6 - 10] pins
RUN-1001 : 85 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1287     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     65      
RUN-1001 :   Yes  |  No   |  Yes  |     495     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    59   |  35   |    101     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 194
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5697 instances, 2262 luts, 1990 seqs, 1273 slices, 241 macros(1272 instances: 835 mslices 437 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1590 pins
PHY-0007 : Cell area utilization is 24%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 26836, tnet num: 6846, tinst num: 5697, tnode num: 33287, tedge num: 44391.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.175507s wall, 1.156250s user + 0.015625s system = 1.171875s CPU (99.7%)

RUN-1004 : used memory is 166 MB, reserved memory is 237 MB, peak memory is 174 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6846 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.312583s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (100.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.69486e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5697.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 24%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.13271e+06, overlap = 46.25
PHY-3002 : Step(2): len = 955062, overlap = 49.5
PHY-3002 : Step(3): len = 593285, overlap = 71.25
PHY-3002 : Step(4): len = 527569, overlap = 79.375
PHY-3002 : Step(5): len = 409891, overlap = 87.4688
PHY-3002 : Step(6): len = 367785, overlap = 94.2188
PHY-3002 : Step(7): len = 328492, overlap = 112.281
PHY-3002 : Step(8): len = 296263, overlap = 135.719
PHY-3002 : Step(9): len = 259871, overlap = 178.062
PHY-3002 : Step(10): len = 235428, overlap = 190.406
PHY-3002 : Step(11): len = 220279, overlap = 196.625
PHY-3002 : Step(12): len = 203833, overlap = 219.719
PHY-3002 : Step(13): len = 186504, overlap = 231.625
PHY-3002 : Step(14): len = 175025, overlap = 241.531
PHY-3002 : Step(15): len = 168948, overlap = 265.031
PHY-3002 : Step(16): len = 162277, overlap = 275.031
PHY-3002 : Step(17): len = 155210, overlap = 290.438
PHY-3002 : Step(18): len = 150017, overlap = 309.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.33484e-05
PHY-3002 : Step(19): len = 174249, overlap = 245.094
PHY-3002 : Step(20): len = 181151, overlap = 231.406
PHY-3002 : Step(21): len = 168248, overlap = 209.625
PHY-3002 : Step(22): len = 168835, overlap = 204.25
PHY-3002 : Step(23): len = 163248, overlap = 192.656
PHY-3002 : Step(24): len = 162203, overlap = 162.406
PHY-3002 : Step(25): len = 160747, overlap = 141.875
PHY-3002 : Step(26): len = 158850, overlap = 136.406
PHY-3002 : Step(27): len = 153980, overlap = 131.062
PHY-3002 : Step(28): len = 151806, overlap = 132.531
PHY-3002 : Step(29): len = 146683, overlap = 122.156
PHY-3002 : Step(30): len = 145068, overlap = 114.25
PHY-3002 : Step(31): len = 142123, overlap = 114.562
PHY-3002 : Step(32): len = 137862, overlap = 119.531
PHY-3002 : Step(33): len = 136554, overlap = 125.906
PHY-3002 : Step(34): len = 133804, overlap = 121.875
PHY-3002 : Step(35): len = 133292, overlap = 121
PHY-3002 : Step(36): len = 131205, overlap = 118.594
PHY-3002 : Step(37): len = 128471, overlap = 125.656
PHY-3002 : Step(38): len = 127842, overlap = 126.25
PHY-3002 : Step(39): len = 125392, overlap = 133.344
PHY-3002 : Step(40): len = 124175, overlap = 134.281
PHY-3002 : Step(41): len = 123290, overlap = 133.688
PHY-3002 : Step(42): len = 121785, overlap = 142.188
PHY-3002 : Step(43): len = 121378, overlap = 142.594
PHY-3002 : Step(44): len = 120282, overlap = 132.125
PHY-3002 : Step(45): len = 118323, overlap = 131.688
PHY-3002 : Step(46): len = 118315, overlap = 127.75
PHY-3002 : Step(47): len = 117175, overlap = 120.5
PHY-3002 : Step(48): len = 117004, overlap = 117.094
PHY-3002 : Step(49): len = 116274, overlap = 114.438
PHY-3002 : Step(50): len = 115075, overlap = 113.594
PHY-3002 : Step(51): len = 114863, overlap = 113.438
PHY-3002 : Step(52): len = 113316, overlap = 112.906
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.66967e-05
PHY-3002 : Step(53): len = 113713, overlap = 110.781
PHY-3002 : Step(54): len = 113961, overlap = 110.031
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.33934e-05
PHY-3002 : Step(55): len = 115336, overlap = 109.938
PHY-3002 : Step(56): len = 115608, overlap = 112
PHY-3002 : Step(57): len = 117530, overlap = 103.031
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000100714
PHY-3002 : Step(58): len = 117630, overlap = 102.625
PHY-3002 : Step(59): len = 117699, overlap = 103.094
PHY-3002 : Step(60): len = 118160, overlap = 100.188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015404s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (304.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6846 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.128165s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (97.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.34264e-06
PHY-3002 : Step(61): len = 135516, overlap = 190.438
PHY-3002 : Step(62): len = 135778, overlap = 188.938
PHY-3002 : Step(63): len = 130212, overlap = 202.875
PHY-3002 : Step(64): len = 130490, overlap = 204
PHY-3002 : Step(65): len = 127349, overlap = 208.062
PHY-3002 : Step(66): len = 127349, overlap = 208.062
PHY-3002 : Step(67): len = 126414, overlap = 204.438
PHY-3002 : Step(68): len = 126348, overlap = 204.594
PHY-3002 : Step(69): len = 126085, overlap = 204.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.68528e-06
PHY-3002 : Step(70): len = 125806, overlap = 201.656
PHY-3002 : Step(71): len = 125832, overlap = 199.188
PHY-3002 : Step(72): len = 125869, overlap = 199.094
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.37056e-06
PHY-3002 : Step(73): len = 128567, overlap = 184.906
PHY-3002 : Step(74): len = 128848, overlap = 182.625
PHY-3002 : Step(75): len = 134446, overlap = 169.562
PHY-3002 : Step(76): len = 136519, overlap = 157.625
PHY-3002 : Step(77): len = 136519, overlap = 157.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.87411e-05
PHY-3002 : Step(78): len = 135452, overlap = 156.281
PHY-3002 : Step(79): len = 135452, overlap = 156.281
PHY-3002 : Step(80): len = 135091, overlap = 156.531
PHY-3002 : Step(81): len = 135098, overlap = 156.812
PHY-3002 : Step(82): len = 134844, overlap = 156.625
PHY-3002 : Step(83): len = 134962, overlap = 153.312
PHY-3002 : Step(84): len = 134291, overlap = 161.094
PHY-3002 : Step(85): len = 134339, overlap = 160.656
PHY-3002 : Step(86): len = 134173, overlap = 156.281
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.74823e-05
PHY-3002 : Step(87): len = 134266, overlap = 154.656
PHY-3002 : Step(88): len = 134266, overlap = 154.656
PHY-3002 : Step(89): len = 134953, overlap = 161
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.49645e-05
PHY-3002 : Step(90): len = 137655, overlap = 155.688
PHY-3002 : Step(91): len = 138079, overlap = 158.562
PHY-3002 : Step(92): len = 142476, overlap = 151.781
PHY-3002 : Step(93): len = 140989, overlap = 142.094
PHY-3002 : Step(94): len = 140677, overlap = 142.562
PHY-3002 : Step(95): len = 139469, overlap = 140.906
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000149929
PHY-3002 : Step(96): len = 139361, overlap = 138.938
PHY-3002 : Step(97): len = 139374, overlap = 138.75
PHY-3002 : Step(98): len = 139431, overlap = 135.781
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000299858
PHY-3002 : Step(99): len = 140824, overlap = 121.062
PHY-3002 : Step(100): len = 141345, overlap = 117.781
PHY-3002 : Step(101): len = 143976, overlap = 78.8438
PHY-3002 : Step(102): len = 143798, overlap = 83.5312
PHY-3002 : Step(103): len = 139750, overlap = 95.6562
PHY-3002 : Step(104): len = 139193, overlap = 95.3125
PHY-3002 : Step(105): len = 138027, overlap = 94.2188
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6846 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.126082s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.69628e-05
PHY-3002 : Step(106): len = 143604, overlap = 307.469
PHY-3002 : Step(107): len = 144390, overlap = 300.469
PHY-3002 : Step(108): len = 140600, overlap = 282.25
PHY-3002 : Step(109): len = 140614, overlap = 279.688
PHY-3002 : Step(110): len = 139235, overlap = 281.906
PHY-3002 : Step(111): len = 139137, overlap = 283.062
PHY-3002 : Step(112): len = 138688, overlap = 281.844
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.39257e-05
PHY-3002 : Step(113): len = 140616, overlap = 275.844
PHY-3002 : Step(114): len = 140862, overlap = 273.844
PHY-3002 : Step(115): len = 143959, overlap = 262.656
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.78513e-05
PHY-3002 : Step(116): len = 147343, overlap = 246.094
PHY-3002 : Step(117): len = 147906, overlap = 244.469
PHY-3002 : Step(118): len = 153032, overlap = 210.906
PHY-3002 : Step(119): len = 155472, overlap = 188.688
PHY-3002 : Step(120): len = 151454, overlap = 203.469
PHY-3002 : Step(121): len = 150944, overlap = 203.25
PHY-3002 : Step(122): len = 149188, overlap = 202.156
PHY-3002 : Step(123): len = 149368, overlap = 205
PHY-3002 : Step(124): len = 149442, overlap = 203.938
PHY-3002 : Step(125): len = 149598, overlap = 200.219
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000135703
PHY-3002 : Step(126): len = 150937, overlap = 202
PHY-3002 : Step(127): len = 151285, overlap = 200.375
PHY-3002 : Step(128): len = 153546, overlap = 187.656
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000271405
PHY-3002 : Step(129): len = 155061, overlap = 181.219
PHY-3002 : Step(130): len = 155653, overlap = 177.875
PHY-3002 : Step(131): len = 157974, overlap = 161.688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000542811
PHY-3002 : Step(132): len = 158735, overlap = 157.406
PHY-3002 : Step(133): len = 158874, overlap = 158
PHY-3002 : Step(134): len = 159738, overlap = 153.656
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000954893
PHY-3002 : Step(135): len = 160641, overlap = 149.25
PHY-3002 : Step(136): len = 160950, overlap = 148.5
PHY-3002 : Step(137): len = 162696, overlap = 142.969
PHY-3002 : Step(138): len = 163501, overlap = 138.469
PHY-3002 : Step(139): len = 163937, overlap = 132.656
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00190979
PHY-3002 : Step(140): len = 164062, overlap = 133.406
PHY-3002 : Step(141): len = 164083, overlap = 132.719
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00338502
PHY-3002 : Step(142): len = 164347, overlap = 132.938
PHY-3002 : Step(143): len = 164475, overlap = 131.062
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 26836, tnet num: 6846, tinst num: 5697, tnode num: 33287, tedge num: 44391.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.168106s wall, 1.156250s user + 0.015625s system = 1.171875s CPU (100.3%)

RUN-1004 : used memory is 165 MB, reserved memory is 235 MB, peak memory is 177 MB
OPT-1001 : Total overflow 355.69 peak overflow 4.56
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/6848.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 193896, over cnt = 817(2%), over = 3262, worst = 27
PHY-1001 : End global iterations;  0.393042s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (163.0%)

PHY-1001 : Congestion index: top1 = 48.73, top5 = 37.05, top10 = 31.04, top15 = 27.10.
PHY-1001 : End incremental global routing;  0.492909s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (152.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6846 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.160256s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.764845s wall, 1.000000s user + 0.015625s system = 1.015625s CPU (132.8%)

OPT-1001 : Current memory(MB): used = 206, reserve = 272, peak = 206.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4964/6848.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 193896, over cnt = 817(2%), over = 3262, worst = 27
PHY-1002 : len = 212856, over cnt = 544(1%), over = 1336, worst = 16
PHY-1002 : len = 221880, over cnt = 247(0%), over = 583, worst = 16
PHY-1002 : len = 226280, over cnt = 112(0%), over = 235, worst = 10
PHY-1002 : len = 229184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.516897s wall, 0.531250s user + 0.046875s system = 0.578125s CPU (111.8%)

PHY-1001 : Congestion index: top1 = 40.47, top5 = 32.98, top10 = 29.10, top15 = 26.47.
OPT-1001 : End congestion update;  0.610591s wall, 0.625000s user + 0.046875s system = 0.671875s CPU (110.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6846 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.124440s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (100.5%)

OPT-0007 : Start: WNS 4420 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.735169s wall, 0.734375s user + 0.062500s system = 0.796875s CPU (108.4%)

OPT-1001 : Current memory(MB): used = 210, reserve = 277, peak = 210.
OPT-1001 : End physical optimization;  2.721144s wall, 2.937500s user + 0.093750s system = 3.031250s CPU (111.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2262 LUT to BLE ...
SYN-4008 : Packed 2262 LUT and 1047 SEQ to BLE.
SYN-4003 : Packing 943 remaining SEQ's ...
SYN-4005 : Packed 568 SEQ with LUT/SLICE
SYN-4006 : 803 single LUT's are left
SYN-4006 : 375 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2637/5092 primitive instances ...
PHY-3001 : End packing;  0.264341s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (100.5%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 2931 instances
RUN-1001 : 1379 mslices, 1378 lslices, 144 pads, 14 brams, 7 dsps
RUN-1001 : There are total 5865 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3683 nets have 2 pins
RUN-1001 : 1388 nets have [3 - 5] pins
RUN-1001 : 635 nets have [6 - 10] pins
RUN-1001 : 80 nets have [11 - 20] pins
RUN-1001 : 71 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 2929 instances, 2757 slices, 241 macros(1272 instances: 835 mslices 437 lslices)
PHY-3001 : Cell area utilization is 34%
PHY-3001 : After packing: Len = 166136, Over = 180.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 23401, tnet num: 5863, tinst num: 2929, tnode num: 28094, tedge num: 40403.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.256035s wall, 1.234375s user + 0.015625s system = 1.250000s CPU (99.5%)

RUN-1004 : used memory is 216 MB, reserved memory is 284 MB, peak memory is 216 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5863 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.377923s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (99.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.63261e-05
PHY-3002 : Step(144): len = 162344, overlap = 181.5
PHY-3002 : Step(145): len = 161054, overlap = 181.75
PHY-3002 : Step(146): len = 157724, overlap = 186.5
PHY-3002 : Step(147): len = 155579, overlap = 187.5
PHY-3002 : Step(148): len = 154718, overlap = 187.5
PHY-3002 : Step(149): len = 154242, overlap = 189.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.26522e-05
PHY-3002 : Step(150): len = 155421, overlap = 187
PHY-3002 : Step(151): len = 156119, overlap = 188.25
PHY-3002 : Step(152): len = 158074, overlap = 182.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000105304
PHY-3002 : Step(153): len = 161388, overlap = 171.5
PHY-3002 : Step(154): len = 163338, overlap = 163.25
PHY-3002 : Step(155): len = 167762, overlap = 150.5
PHY-3002 : Step(156): len = 167721, overlap = 146
PHY-3002 : Step(157): len = 167689, overlap = 145.75
PHY-3002 : Step(158): len = 167180, overlap = 142.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.350329s wall, 0.265625s user + 0.671875s system = 0.937500s CPU (267.6%)

PHY-3001 : Trial Legalized: Len = 206908
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5863 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.110589s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (98.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000159593
PHY-3002 : Step(159): len = 195579, overlap = 6.25
PHY-3002 : Step(160): len = 184866, overlap = 40
PHY-3002 : Step(161): len = 181365, overlap = 45.5
PHY-3002 : Step(162): len = 179532, overlap = 49.25
PHY-3002 : Step(163): len = 178301, overlap = 51.5
PHY-3002 : Step(164): len = 177598, overlap = 54.5
PHY-3002 : Step(165): len = 177381, overlap = 54
PHY-3002 : Step(166): len = 177326, overlap = 54.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000319186
PHY-3002 : Step(167): len = 178352, overlap = 55.75
PHY-3002 : Step(168): len = 178883, overlap = 56.75
PHY-3002 : Step(169): len = 179396, overlap = 55
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000638372
PHY-3002 : Step(170): len = 180039, overlap = 55.25
PHY-3002 : Step(171): len = 180297, overlap = 54.25
PHY-3002 : Step(172): len = 181302, overlap = 55.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007875s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (198.4%)

PHY-3001 : Legalized: Len = 192229, Over = 0
PHY-3001 : Spreading special nets. 27 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.019794s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.9%)

PHY-3001 : 34 instances has been re-located, deltaX = 12, deltaY = 19, maxDist = 2.
PHY-3001 : Final: Len = 193013, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 23401, tnet num: 5863, tinst num: 2929, tnode num: 28094, tedge num: 40403.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.290670s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (100.5%)

RUN-1004 : used memory is 213 MB, reserved memory is 282 MB, peak memory is 220 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 274/5865.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 239328, over cnt = 681(1%), over = 1135, worst = 9
PHY-1002 : len = 243960, over cnt = 378(1%), over = 555, worst = 5
PHY-1002 : len = 247296, over cnt = 196(0%), over = 270, worst = 5
PHY-1002 : len = 249192, over cnt = 75(0%), over = 102, worst = 5
PHY-1002 : len = 250864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.745812s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (134.1%)

PHY-1001 : Congestion index: top1 = 34.89, top5 = 30.06, top10 = 27.40, top15 = 25.56.
PHY-1001 : End incremental global routing;  0.882295s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (129.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5863 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.155908s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (100.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.179269s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (121.9%)

OPT-1001 : Current memory(MB): used = 221, reserve = 289, peak = 221.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4959/5865.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 250864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028420s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (110.0%)

PHY-1001 : Congestion index: top1 = 34.89, top5 = 30.06, top10 = 27.40, top15 = 25.56.
OPT-1001 : End congestion update;  0.152839s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (92.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5863 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.109719s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.7%)

OPT-0007 : Start: WNS 4395 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.262692s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (95.2%)

OPT-1001 : Current memory(MB): used = 224, reserve = 292, peak = 224.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5863 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.112187s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (111.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4959/5865.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 250864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029576s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (105.7%)

PHY-1001 : Congestion index: top1 = 34.89, top5 = 30.06, top10 = 27.40, top15 = 25.56.
PHY-1001 : End incremental global routing;  0.135086s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (92.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5863 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.144994s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (107.8%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4959/5865.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 250864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030309s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (51.6%)

PHY-1001 : Congestion index: top1 = 34.89, top5 = 30.06, top10 = 27.40, top15 = 25.56.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5863 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.108111s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (101.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4395 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 34.379310
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.418791s wall, 3.671875s user + 0.000000s system = 3.671875s CPU (107.4%)

RUN-1003 : finish command "place" in  16.665364s wall, 28.718750s user + 7.359375s system = 36.078125s CPU (216.5%)

RUN-1004 : used memory is 198 MB, reserved memory is 265 MB, peak memory is 225 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2931 instances
RUN-1001 : 1379 mslices, 1378 lslices, 144 pads, 14 brams, 7 dsps
RUN-1001 : There are total 5865 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3683 nets have 2 pins
RUN-1001 : 1388 nets have [3 - 5] pins
RUN-1001 : 635 nets have [6 - 10] pins
RUN-1001 : 80 nets have [11 - 20] pins
RUN-1001 : 71 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 23401, tnet num: 5863, tinst num: 2929, tnode num: 28094, tedge num: 40403.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.246325s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (100.3%)

RUN-1004 : used memory is 242 MB, reserved memory is 285 MB, peak memory is 274 MB
PHY-1001 : 1379 mslices, 1378 lslices, 144 pads, 14 brams, 7 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5863 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 236568, over cnt = 675(1%), over = 1158, worst = 9
PHY-1002 : len = 241776, over cnt = 380(1%), over = 559, worst = 6
PHY-1002 : len = 246464, over cnt = 132(0%), over = 186, worst = 4
PHY-1002 : len = 248720, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 248912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.794921s wall, 1.109375s user + 0.046875s system = 1.156250s CPU (145.5%)

PHY-1001 : Congestion index: top1 = 35.06, top5 = 30.26, top10 = 27.43, top15 = 25.45.
PHY-1001 : End global routing;  0.918047s wall, 1.218750s user + 0.046875s system = 1.265625s CPU (137.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 281, reserve = 325, peak = 282.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 536, reserve = 581, peak = 536.
PHY-1001 : End build detailed router design. 4.021853s wall, 4.000000s user + 0.031250s system = 4.031250s CPU (100.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 70424, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.447978s wall, 4.421875s user + 0.000000s system = 4.421875s CPU (99.4%)

PHY-1001 : Current memory(MB): used = 569, reserve = 615, peak = 569.
PHY-1001 : End phase 1; 4.454292s wall, 4.437500s user + 0.000000s system = 4.437500s CPU (99.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 18% nets.
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Patch 2527 net; 2.740676s wall, 2.750000s user + 0.000000s system = 2.750000s CPU (100.3%)

PHY-1022 : len = 530432, over cnt = 318(0%), over = 318, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 573, reserve = 619, peak = 573.
PHY-1001 : End initial routed; 6.996995s wall, 10.859375s user + 0.031250s system = 10.890625s CPU (155.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4763(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.549320s wall, 1.546875s user + 0.000000s system = 1.546875s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 579, reserve = 625, peak = 579.
PHY-1001 : End phase 2; 8.546385s wall, 12.406250s user + 0.031250s system = 12.437500s CPU (145.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 530432, over cnt = 318(0%), over = 318, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.021994s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (142.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 528968, over cnt = 75(0%), over = 75, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.333437s wall, 0.406250s user + 0.046875s system = 0.453125s CPU (135.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 529168, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.122177s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (140.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 529208, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.052030s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (120.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4763(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.539553s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (99.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 81 feed throughs used by 56 nets
PHY-1001 : End commit to database; 0.636187s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (100.7%)

PHY-1001 : Current memory(MB): used = 611, reserve = 658, peak = 611.
PHY-1001 : End phase 3; 2.872848s wall, 2.968750s user + 0.078125s system = 3.046875s CPU (106.1%)

PHY-1003 : Routed, final wirelength = 529208
PHY-1001 : Current memory(MB): used = 613, reserve = 660, peak = 613.
PHY-1001 : End export database. 0.020603s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (151.7%)

PHY-1001 : End detail routing;  20.190383s wall, 24.062500s user + 0.187500s system = 24.250000s CPU (120.1%)

RUN-1003 : finish command "route" in  22.596435s wall, 26.750000s user + 0.250000s system = 27.000000s CPU (119.5%)

RUN-1004 : used memory is 545 MB, reserved memory is 591 MB, peak memory is 613 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     4898   out of  19600   24.99%
#reg                     1993   out of  19600   10.17%
#le                      5272
  #lut only              3279   out of   5272   62.20%
  #reg only               374   out of   5272    7.09%
  #lut&reg               1619   out of   5272   30.71%
#dsp                        7   out of     29   24.14%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                             Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                  869
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                               183
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                               43
#4        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/u_i2c_write/scl_output_zero_reg_syn_97.q0            23
#5        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                               22
#6        u_camera_init/divider2[7]                                  GCLK               lslice             Sdram_Control_4Port/write_fifo1/dcfifo_component/sub0_syn_54.q0    18
#7        u_image_select/mode[3]_syn_26                              GCLK               mslice             u_image_process/out_frame_clken_imy_reg_syn_26.f0                  11
#8        u_image_process/wrreq                                      GCLK               lslice             u_image_process/u_RGBYCbCr/reg7_syn_20.f0                          9
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                   7
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                               0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                               0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5272   |3625    |1273    |1993    |14      |7       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |718    |475     |132     |393     |2       |0       |
|    command1                          |command                                    |51     |51      |0       |43      |0       |0       |
|    control1                          |control_interface                          |98     |67      |24      |50      |0       |0       |
|    data_path1                        |sdr_data_path                              |16     |16      |0       |0       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |128    |56      |18      |103     |1       |0       |
|      dcfifo_component                |softfifo                                   |128    |56      |18      |103     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |39     |18      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |31     |20      |0       |31      |0       |0       |
|    sdram1                            |sdram                                      |1      |1       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |128    |71      |18      |100     |1       |0       |
|      dcfifo_component                |softfifo                                   |128    |71      |18      |100     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |38     |20      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |37     |24      |0       |37      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |153    |89      |64      |27      |0       |0       |
|  u_camera_init                       |camera_init                                |568    |552     |9       |88      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |163    |163     |0       |49      |0       |0       |
|  u_camera_reader                     |camera_reader                              |95     |72      |17      |59      |0       |0       |
|  u_image_process                     |image_process                              |3489   |2256    |983     |1340    |12      |7       |
|    u_Dilation_Detector               |Dilation_Detector                          |170    |117     |45      |80      |2       |0       |
|      u_three_martix_4                |three_martix                               |157    |107     |45      |68      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |172    |120     |45      |77      |2       |0       |
|      u_three_martix_3                |three_martix                               |163    |111     |45      |68      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |937    |666     |252     |253     |0       |3       |
|    u_Median_Gray                     |Median_Gray                                |168    |106     |45      |66      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |9      |0       |0       |9       |0       |0       |
|      u_three_martix                  |three_martix                               |159    |106     |45      |57      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |722    |433     |235     |265     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |489    |299     |190     |126     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |30      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |29      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |24      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |12      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |12      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |51     |31      |20      |12      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |7       |0       |0       |
|      u_three_martix                  |three_martix                               |233    |134     |45      |139     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |714    |422     |235     |268     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |491    |301     |190     |140     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |24      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |86     |56      |30      |31      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |31      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |10      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |16      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |52     |32      |20      |12      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |67     |37      |30      |16      |0       |0       |
|      u_three_martix                  |three_martix                               |223    |121     |45      |128     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |73     |24      |14      |47      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |340    |203     |92      |157     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |140    |93      |47      |50      |0       |0       |
|      u_three_martix_2                |three_martix                               |200    |110     |45      |107     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |129    |95      |34      |53      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_vga_display                       |vga_display                                |65     |43      |22      |21      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3614  
    #2          2       604   
    #3          3       534   
    #4          4       202   
    #5        5-10      643   
    #6        11-50     123   
    #7       51-100      13   
    #8       101-500     1    
    #9        >500       1    
  Average     2.82            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2929
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 5865, pip num: 49956
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 81
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2202 valid insts, and 158287 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  4.854090s wall, 53.953125s user + 0.593750s system = 54.546875s CPU (1123.7%)

RUN-1004 : used memory is 580 MB, reserved memory is 620 MB, peak memory is 740 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221030_155859.log"
