--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Jun 17 23:26:49 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     CS
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk7 [get_nets clk_UART]
            23 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.294ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \uart/SAMPLER/out_reg_44  (from clk_UART +)
   Destination:    FD1P3DX    SP             \uart/UART_STATE/valid_out_reg_83  (to clk_UART +)

   Delay:                   4.447ns  (29.2% logic, 70.8% route), 3 logic levels.

 Constraint Details:

      4.447ns data_path \uart/SAMPLER/out_reg_44 to \uart/UART_STATE/valid_out_reg_83 meets
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 0.294ns

 Path Details: \uart/SAMPLER/out_reg_44 to \uart/UART_STATE/valid_out_reg_83

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \uart/SAMPLER/out_reg_44 (from clk_UART)
Route        19   e 1.572                                  data
LUT4        ---     0.448              C to Z              \uart/UART_STATE/i3938_2_lut_rep_181_3_lut
Route         1   e 0.788                                  \uart/UART_STATE/n8840
LUT4        ---     0.448              C to Z              \uart/UART_STATE/i7182_4_lut
Route         1   e 0.788                                  \uart/UART_STATE/clk_UART_enable_5
                  --------
                    4.447  (29.2% logic, 70.8% route), 3 logic levels.


Passed:  The following path meets requirements by 1.530ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \uart/SAMPLER/out_reg_44  (from clk_UART +)
   Destination:    FD1P3DX    SP             \uart/UART_STATE/parity_check_reg_85  (to clk_UART +)

   Delay:                   3.211ns  (26.5% logic, 73.5% route), 2 logic levels.

 Constraint Details:

      3.211ns data_path \uart/SAMPLER/out_reg_44 to \uart/UART_STATE/parity_check_reg_85 meets
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 1.530ns

 Path Details: \uart/SAMPLER/out_reg_44 to \uart/UART_STATE/parity_check_reg_85

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \uart/SAMPLER/out_reg_44 (from clk_UART)
Route        19   e 1.572                                  data
LUT4        ---     0.448              A to Z              \uart/UART_STATE/i1_2_lut_3_lut_4_lut
Route         1   e 0.788                                  \uart/UART_STATE/clk_UART_enable_4
                  --------
                    3.211  (26.5% logic, 73.5% route), 2 logic levels.


Passed:  The following path meets requirements by 1.633ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \uart/UART_STATE/valid_error_reg_82  (from clk_UART +)
   Destination:    FD1P3AX    SP             \uart/SAMPLER/out_reg_44  (to clk_UART +)

   Delay:                   3.108ns  (27.4% logic, 72.6% route), 2 logic levels.

 Constraint Details:

      3.108ns data_path \uart/UART_STATE/valid_error_reg_82 to \uart/SAMPLER/out_reg_44 meets
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 1.633ns

 Path Details: \uart/UART_STATE/valid_error_reg_82 to \uart/SAMPLER/out_reg_44

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \uart/UART_STATE/valid_error_reg_82 (from clk_UART)
Route         7   e 1.303                                  UART_valid_error
LUT4        ---     0.448              B to Z              \uart/i2_3_lut_4_lut
Route         2   e 0.954                                  \uart/clk_UART_enable_3
                  --------
                    3.108  (27.4% logic, 72.6% route), 2 logic levels.

Report: 4.706 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk6 [get_nets \cm/configCM/State_nxt_2__N_489]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk5 [get_nets clk_DB]
            4 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 3.352ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \db/DB_VS/button_ff_19  (from clk_DB +)
   Destination:    FD1P3AX    D              \db/DB_VS/sync_ff_18  (to clk_DB +)

   Delay:                   1.502ns  (26.8% logic, 73.2% route), 1 logic levels.

 Constraint Details:

      1.502ns data_path \db/DB_VS/button_ff_19 to \db/DB_VS/sync_ff_18 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 3.352ns

 Path Details: \db/DB_VS/button_ff_19 to \db/DB_VS/sync_ff_18

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \db/DB_VS/button_ff_19 (from clk_DB)
Route         3   e 1.099                                  button_ff
                  --------
                    1.502  (26.8% logic, 73.2% route), 1 logic levels.


Passed:  The following path meets requirements by 3.352ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \db/DB_HS/button_ff_19  (from clk_DB +)
   Destination:    FD1P3AX    D              \db/DB_HS/sync_ff_18  (to clk_DB +)

   Delay:                   1.502ns  (26.8% logic, 73.2% route), 1 logic levels.

 Constraint Details:

      1.502ns data_path \db/DB_HS/button_ff_19 to \db/DB_HS/sync_ff_18 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 3.352ns

 Path Details: \db/DB_HS/button_ff_19 to \db/DB_HS/sync_ff_18

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \db/DB_HS/button_ff_19 (from clk_DB)
Route         3   e 1.099                                  button_ff_adj_1156
                  --------
                    1.502  (26.8% logic, 73.2% route), 1 logic levels.


Passed:  The following path meets requirements by 3.352ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \db/DB_DF_VGA/button_ff_19  (from clk_DB +)
   Destination:    FD1P3AX    D              \db/DB_DF_VGA/sync_ff_18  (to clk_DB +)

   Delay:                   1.502ns  (26.8% logic, 73.2% route), 1 logic levels.

 Constraint Details:

      1.502ns data_path \db/DB_DF_VGA/button_ff_19 to \db/DB_DF_VGA/sync_ff_18 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 3.352ns

 Path Details: \db/DB_DF_VGA/button_ff_19 to \db/DB_DF_VGA/sync_ff_18

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \db/DB_DF_VGA/button_ff_19 (from clk_DB)
Route         3   e 1.099                                  button_ff_adj_1151
                  --------
                    1.502  (26.8% logic, 73.2% route), 1 logic levels.

Report: 1.648 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk4 [get_nets clk_VGA]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk3 [get_nets \vga/config1/H_Left_Margin_nxt_8__N_970]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets HSYNC_c]
            260 items scored, 232 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 2.192ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \vga/CounterV/Count_reg_1298__i5  (from HSYNC_c +)
   Destination:    FD1S3DX    D              \vga/CounterV/Sync_State_reg_13  (to HSYNC_c +)

   Delay:                   7.046ns  (36.0% logic, 64.0% route), 6 logic levels.

 Constraint Details:

      7.046ns data_path \vga/CounterV/Count_reg_1298__i5 to \vga/CounterV/Sync_State_reg_13 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 2.192ns

 Path Details: \vga/CounterV/Count_reg_1298__i5 to \vga/CounterV/Sync_State_reg_13

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \vga/CounterV/Count_reg_1298__i5 (from HSYNC_c)
Route         8   e 1.335                                  Count_v[5]
LUT4        ---     0.448              B to Z              LessThan_857_i11_2_lut_rep_201
Route         1   e 0.788                                  n8860
LUT4        ---     0.448              B to Z              i7212_4_lut
Route         1   e 0.788                                  n8389
LUT4        ---     0.448              C to Z              i7213_2_lut_3_lut
Route         1   e 0.020                                  n8264
MOFX0       ---     0.344             C0 to Z              LessThan_857_i16
Route         1   e 0.788                                  n1378
LUT4        ---     0.448              A to Z              \vga/CounterV/i3871_3_lut
Route         1   e 0.788                                  \vga/CounterV/n2341
                  --------
                    7.046  (36.0% logic, 64.0% route), 6 logic levels.


Error:  The following path violates requirements by 2.160ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \vga/CounterV/Count_reg_1298__i3  (from HSYNC_c +)
   Destination:    FD1S3DX    D              \vga/CounterV/Sync_State_reg_13  (to HSYNC_c +)

   Delay:                   7.014ns  (36.2% logic, 63.8% route), 6 logic levels.

 Constraint Details:

      7.014ns data_path \vga/CounterV/Count_reg_1298__i3 to \vga/CounterV/Sync_State_reg_13 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 2.160ns

 Path Details: \vga/CounterV/Count_reg_1298__i3 to \vga/CounterV/Sync_State_reg_13

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \vga/CounterV/Count_reg_1298__i3 (from HSYNC_c)
Route         7   e 1.303                                  Count_v[3]
LUT4        ---     0.448              B to Z              i7048_3_lut_4_lut
Route         1   e 0.788                                  n8250
LUT4        ---     0.448              D to Z              i7212_4_lut
Route         1   e 0.788                                  n8389
LUT4        ---     0.448              C to Z              i7213_2_lut_3_lut
Route         1   e 0.020                                  n8264
MOFX0       ---     0.344             C0 to Z              LessThan_857_i16
Route         1   e 0.788                                  n1378
LUT4        ---     0.448              A to Z              \vga/CounterV/i3871_3_lut
Route         1   e 0.788                                  \vga/CounterV/n2341
                  --------
                    7.014  (36.2% logic, 63.8% route), 6 logic levels.


Error:  The following path violates requirements by 2.160ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \vga/CounterV/Count_reg_1298__i4  (from HSYNC_c +)
   Destination:    FD1S3DX    D              \vga/CounterV/Sync_State_reg_13  (to HSYNC_c +)

   Delay:                   7.014ns  (36.2% logic, 63.8% route), 6 logic levels.

 Constraint Details:

      7.014ns data_path \vga/CounterV/Count_reg_1298__i4 to \vga/CounterV/Sync_State_reg_13 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 2.160ns

 Path Details: \vga/CounterV/Count_reg_1298__i4 to \vga/CounterV/Sync_State_reg_13

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \vga/CounterV/Count_reg_1298__i4 (from HSYNC_c)
Route         7   e 1.303                                  Count_v[4]
LUT4        ---     0.448              B to Z              LessThan_857_i9_2_lut_rep_205
Route         1   e 0.788                                  n8864
LUT4        ---     0.448              C to Z              i7212_4_lut
Route         1   e 0.788                                  n8389
LUT4        ---     0.448              C to Z              i7213_2_lut_3_lut
Route         1   e 0.020                                  n8264
MOFX0       ---     0.344             C0 to Z              LessThan_857_i16
Route         1   e 0.788                                  n1378
LUT4        ---     0.448              A to Z              \vga/CounterV/i3871_3_lut
Route         1   e 0.788                                  \vga/CounterV/n2341
                  --------
                    7.014  (36.2% logic, 63.8% route), 6 logic levels.

Warning: 7.192 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets clk_LM]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 9.557ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AY    CK             \cd/CLOCK_DIVIDER_CONFIG/baudrate_reg_i0_i0  (from clk_c +)
   Destination:    FD1P3IX    SP             \uart/SAMPLER/nr_1_reg_1286__i3  (to clk_c +)

   Delay:                  14.298ns  (40.3% logic, 59.7% route), 18 logic levels.

 Constraint Details:

     14.298ns data_path \cd/CLOCK_DIVIDER_CONFIG/baudrate_reg_i0_i0 to \uart/SAMPLER/nr_1_reg_1286__i3 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 9.557ns

 Path Details: \cd/CLOCK_DIVIDER_CONFIG/baudrate_reg_i0_i0 to \uart/SAMPLER/nr_1_reg_1286__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \cd/CLOCK_DIVIDER_CONFIG/baudrate_reg_i0_i0 (from clk_c)
Route         2   e 1.002                                  \cd/baudrate[0]
A1_TO_FCO   ---     0.752           A[2] to COUT           \cd/CNT_UART/limit_23__I_0_add_2_1
Route         1   e 0.020                                  \cd/CNT_UART/n7384
FCI_TO_FCO  ---     0.143            CIN to COUT           \cd/CNT_UART/limit_23__I_0_add_2_3
Route         1   e 0.020                                  \cd/CNT_UART/n7385
FCI_TO_FCO  ---     0.143            CIN to COUT           \cd/CNT_UART/limit_23__I_0_add_2_5
Route         1   e 0.020                                  \cd/CNT_UART/n7386
FCI_TO_FCO  ---     0.143            CIN to COUT           \cd/CNT_UART/limit_23__I_0_add_2_7
Route         1   e 0.020                                  \cd/CNT_UART/n7387
FCI_TO_FCO  ---     0.143            CIN to COUT           \cd/CNT_UART/limit_23__I_0_add_2_9
Route         1   e 0.020                                  \cd/CNT_UART/n7388
FCI_TO_FCO  ---     0.143            CIN to COUT           \cd/CNT_UART/limit_23__I_0_add_2_11
Route         1   e 0.020                                  \cd/CNT_UART/n7389
FCI_TO_FCO  ---     0.143            CIN to COUT           \cd/CNT_UART/limit_23__I_0_add_2_13
Route         1   e 0.020                                  \cd/CNT_UART/n7390
FCI_TO_F    ---     0.544            CIN to S[2]           \cd/CNT_UART/limit_23__I_0_add_2_15
Route        42   e 2.004                                  counter_23__N_180[14]
A1_TO_FCO   ---     0.752           B[2] to COUT           sub_1062_add_2_15
Route         1   e 0.020                                  n7424
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_1062_add_2_17
Route         1   e 0.020                                  n7425
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_1062_add_2_19
Route         1   e 0.020                                  n7426
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_1062_add_2_21
Route         1   e 0.020                                  n7427
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_1062_add_2_23
Route         1   e 0.020                                  n7428
FCI_TO_F    ---     0.544            CIN to S[2]           sub_1062_add_2_25
Route        32   e 1.991                                  n1947
LUT4        ---     0.448              A to Z              \uart/SAMPLER/i3863_2_lut_rep_154
Route         2   e 0.954                                  n8813
LUT4        ---     0.448              B to Z              i7288_3_lut_rep_151_4_lut
Route         6   e 1.218                                  clk_c_enable_222
LUT4        ---     0.448              B to Z              i7281_3_lut
Route         4   e 1.120                                  clk_c_enable_208
                  --------
                   14.298  (40.3% logic, 59.7% route), 18 logic levels.


Error:  The following path violates requirements by 9.557ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AY    CK             \cd/CLOCK_DIVIDER_CONFIG/baudrate_reg_i0_i0  (from clk_c +)
   Destination:    FD1P3IX    SP             \uart/SAMPLER/nr_1_reg_1286__i2  (to clk_c +)

   Delay:                  14.298ns  (40.3% logic, 59.7% route), 18 logic levels.

 Constraint Details:

     14.298ns data_path \cd/CLOCK_DIVIDER_CONFIG/baudrate_reg_i0_i0 to \uart/SAMPLER/nr_1_reg_1286__i2 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 9.557ns

 Path Details: \cd/CLOCK_DIVIDER_CONFIG/baudrate_reg_i0_i0 to \uart/SAMPLER/nr_1_reg_1286__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \cd/CLOCK_DIVIDER_CONFIG/baudrate_reg_i0_i0 (from clk_c)
Route         2   e 1.002                                  \cd/baudrate[0]
A1_TO_FCO   ---     0.752           A[2] to COUT           \cd/CNT_UART/limit_23__I_0_add_2_1
Route         1   e 0.020                                  \cd/CNT_UART/n7384
FCI_TO_FCO  ---     0.143            CIN to COUT           \cd/CNT_UART/limit_23__I_0_add_2_3
Route         1   e 0.020                                  \cd/CNT_UART/n7385
FCI_TO_FCO  ---     0.143            CIN to COUT           \cd/CNT_UART/limit_23__I_0_add_2_5
Route         1   e 0.020                                  \cd/CNT_UART/n7386
FCI_TO_FCO  ---     0.143            CIN to COUT           \cd/CNT_UART/limit_23__I_0_add_2_7
Route         1   e 0.020                                  \cd/CNT_UART/n7387
FCI_TO_FCO  ---     0.143            CIN to COUT           \cd/CNT_UART/limit_23__I_0_add_2_9
Route         1   e 0.020                                  \cd/CNT_UART/n7388
FCI_TO_FCO  ---     0.143            CIN to COUT           \cd/CNT_UART/limit_23__I_0_add_2_11
Route         1   e 0.020                                  \cd/CNT_UART/n7389
FCI_TO_FCO  ---     0.143            CIN to COUT           \cd/CNT_UART/limit_23__I_0_add_2_13
Route         1   e 0.020                                  \cd/CNT_UART/n7390
FCI_TO_F    ---     0.544            CIN to S[2]           \cd/CNT_UART/limit_23__I_0_add_2_15
Route        42   e 2.004                                  counter_23__N_180[14]
A1_TO_FCO   ---     0.752           B[2] to COUT           sub_1062_add_2_15
Route         1   e 0.020                                  n7424
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_1062_add_2_17
Route         1   e 0.020                                  n7425
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_1062_add_2_19
Route         1   e 0.020                                  n7426
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_1062_add_2_21
Route         1   e 0.020                                  n7427
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_1062_add_2_23
Route         1   e 0.020                                  n7428
FCI_TO_F    ---     0.544            CIN to S[2]           sub_1062_add_2_25
Route        32   e 1.991                                  n1947
LUT4        ---     0.448              A to Z              \uart/SAMPLER/i3863_2_lut_rep_154
Route         2   e 0.954                                  n8813
LUT4        ---     0.448              B to Z              i7288_3_lut_rep_151_4_lut
Route         6   e 1.218                                  clk_c_enable_222
LUT4        ---     0.448              B to Z              i7281_3_lut
Route         4   e 1.120                                  clk_c_enable_208
                  --------
                   14.298  (40.3% logic, 59.7% route), 18 logic levels.


Error:  The following path violates requirements by 9.557ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AY    CK             \cd/CLOCK_DIVIDER_CONFIG/baudrate_reg_i0_i0  (from clk_c +)
   Destination:    FD1P3IX    SP             \uart/SAMPLER/nr_1_reg_1286__i1  (to clk_c +)

   Delay:                  14.298ns  (40.3% logic, 59.7% route), 18 logic levels.

 Constraint Details:

     14.298ns data_path \cd/CLOCK_DIVIDER_CONFIG/baudrate_reg_i0_i0 to \uart/SAMPLER/nr_1_reg_1286__i1 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 9.557ns

 Path Details: \cd/CLOCK_DIVIDER_CONFIG/baudrate_reg_i0_i0 to \uart/SAMPLER/nr_1_reg_1286__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \cd/CLOCK_DIVIDER_CONFIG/baudrate_reg_i0_i0 (from clk_c)
Route         2   e 1.002                                  \cd/baudrate[0]
A1_TO_FCO   ---     0.752           A[2] to COUT           \cd/CNT_UART/limit_23__I_0_add_2_1
Route         1   e 0.020                                  \cd/CNT_UART/n7384
FCI_TO_FCO  ---     0.143            CIN to COUT           \cd/CNT_UART/limit_23__I_0_add_2_3
Route         1   e 0.020                                  \cd/CNT_UART/n7385
FCI_TO_FCO  ---     0.143            CIN to COUT           \cd/CNT_UART/limit_23__I_0_add_2_5
Route         1   e 0.020                                  \cd/CNT_UART/n7386
FCI_TO_FCO  ---     0.143            CIN to COUT           \cd/CNT_UART/limit_23__I_0_add_2_7
Route         1   e 0.020                                  \cd/CNT_UART/n7387
FCI_TO_FCO  ---     0.143            CIN to COUT           \cd/CNT_UART/limit_23__I_0_add_2_9
Route         1   e 0.020                                  \cd/CNT_UART/n7388
FCI_TO_FCO  ---     0.143            CIN to COUT           \cd/CNT_UART/limit_23__I_0_add_2_11
Route         1   e 0.020                                  \cd/CNT_UART/n7389
FCI_TO_FCO  ---     0.143            CIN to COUT           \cd/CNT_UART/limit_23__I_0_add_2_13
Route         1   e 0.020                                  \cd/CNT_UART/n7390
FCI_TO_F    ---     0.544            CIN to S[2]           \cd/CNT_UART/limit_23__I_0_add_2_15
Route        42   e 2.004                                  counter_23__N_180[14]
A1_TO_FCO   ---     0.752           B[2] to COUT           sub_1062_add_2_15
Route         1   e 0.020                                  n7424
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_1062_add_2_17
Route         1   e 0.020                                  n7425
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_1062_add_2_19
Route         1   e 0.020                                  n7426
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_1062_add_2_21
Route         1   e 0.020                                  n7427
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_1062_add_2_23
Route         1   e 0.020                                  n7428
FCI_TO_F    ---     0.544            CIN to S[2]           sub_1062_add_2_25
Route        32   e 1.991                                  n1947
LUT4        ---     0.448              A to Z              \uart/SAMPLER/i3863_2_lut_rep_154
Route         2   e 0.954                                  n8813
LUT4        ---     0.448              B to Z              i7288_3_lut_rep_151_4_lut
Route         6   e 1.218                                  clk_c_enable_222
LUT4        ---     0.448              B to Z              i7281_3_lut
Route         4   e 1.120                                  clk_c_enable_208
                  --------
                   14.298  (40.3% logic, 59.7% route), 18 logic levels.

Warning: 14.557 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk7 [get_nets clk_UART]                |     5.000 ns|     4.706 ns|     3  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk6 [get_nets                          |             |             |
\cm/configCM/State_nxt_2__N_489]        |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk5 [get_nets clk_DB]                  |     5.000 ns|     1.648 ns|     1  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk4 [get_nets clk_VGA]                 |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets                          |             |             |
\vga/config1/H_Left_Margin_nxt_8__N_970]|            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets HSYNC_c]                 |     5.000 ns|     7.192 ns|     6 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_LM]                  |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|    14.557 ns|    18 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n1947                                   |      32|    3289|     75.99%
                                        |        |        |
n7428                                   |       1|    3203|     74.01%
                                        |        |        |
\cd/CNT_UART/n7390                      |       1|    2945|     68.05%
                                        |        |        |
counter_23__N_180[14]                   |      42|    2911|     67.26%
                                        |        |        |
\cd/CNT_UART/n7389                      |       1|    2833|     65.46%
                                        |        |        |
n7427                                   |       1|    2809|     64.90%
                                        |        |        |
\cd/CNT_UART/n7388                      |       1|    2618|     60.49%
                                        |        |        |
\cd/CNT_UART/n7387                      |       1|    2358|     54.48%
                                        |        |        |
n7426                                   |       1|    2287|     52.84%
                                        |        |        |
n8813                                   |       2|    2215|     51.18%
                                        |        |        |
\cd/CNT_UART/n7386                      |       1|    1996|     46.12%
                                        |        |        |
n7425                                   |       1|    1652|     38.17%
                                        |        |        |
clk_c_enable_222                        |       6|    1544|     35.67%
                                        |        |        |
\cd/CNT_UART/n7385                      |       1|    1409|     32.56%
                                        |        |        |
n7424                                   |       1|     852|     19.69%
                                        |        |        |
\cd/CNT_VGA/n7521                       |       1|     789|     18.23%
                                        |        |        |
counter_31__N_87                        |      37|     789|     18.23%
                                        |        |        |
n8804                                   |       5|     789|     18.23%
                                        |        |        |
\cd/CNT_VGA/n7520                       |       1|     781|     18.05%
                                        |        |        |
\cd/CNT_VGA/n7519                       |       1|     769|     17.77%
                                        |        |        |
\cd/CNT_VGA/n7518                       |       1|     749|     17.31%
                                        |        |        |
\cd/CNT_VGA/n7517                       |       1|     729|     16.84%
                                        |        |        |
clk_c_enable_208                        |       4|     720|     16.64%
                                        |        |        |
\cd/CNT_VGA/n7516                       |       1|     709|     16.38%
                                        |        |        |
n8812                                   |       5|     705|     16.29%
                                        |        |        |
\cd/baudrate[0]                         |       2|     703|     16.24%
                                        |        |        |
\cd/CNT_VGA/n7515                       |       1|     689|     15.92%
                                        |        |        |
clk_c_enable_224                        |      11|     671|     15.50%
                                        |        |        |
\cd/CNT_VGA/n7514                       |       1|     669|     15.46%
                                        |        |        |
\cd/CNT_VGA/n4                          |      29|     648|     14.97%
                                        |        |        |
\uart/SAMPLER/n4114                     |       4|     648|     14.97%
                                        |        |        |
\cd/CNT_VGA/n7513                       |       1|     625|     14.44%
                                        |        |        |
clk_c_enable_230                        |      14|     581|     13.42%
                                        |        |        |
\cd/CNT_VGA/n7512                       |       1|     557|     12.87%
                                        |        |        |
\cd/CNT_UART/n7384                      |       1|     527|     12.18%
                                        |        |        |
\cd/CNT_VGA/n7511                       |       1|     481|     11.11%
                                        |        |        |
\cd/baudrate[1]                         |       1|     451|     10.42%
                                        |        |        |
\cd/baudrate[2]                         |       1|     451|     10.42%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 4328  Score: 31724851

Constraints cover  47212 paths, 1367 nets, and 3549 connections (80.9% coverage)


Peak memory: 91115520 bytes, TRCE: 13176832 bytes, DLYMAN: 491520 bytes
CPU_TIME_REPORT: 0 secs 
