<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Old src/jdk.internal.vm.compiler/share/classes/org.graalvm.compiler.lir.aarch64/src/org/graalvm/compiler/lir/aarch64/AArch64BitManipulationOp.java</title>
    <link rel="stylesheet" href="../../../../../../../../../../../style.css" />
  </head>
  <body>
    <pre>
 1 /*
 2  * Copyright (c) 2013, 2018, Oracle and/or its affiliates. All rights reserved.
 3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
 4  *
 5  * This code is free software; you can redistribute it and/or modify it
 6  * under the terms of the GNU General Public License version 2 only, as
 7  * published by the Free Software Foundation.
 8  *
 9  * This code is distributed in the hope that it will be useful, but WITHOUT
10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
12  * version 2 for more details (a copy is included in the LICENSE file that
13  * accompanied this code).
14  *
15  * You should have received a copy of the GNU General Public License version
16  * 2 along with this work; if not, write to the Free Software Foundation,
17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
18  *
19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
20  * or visit www.oracle.com if you need additional information or have any
21  * questions.
22  */
23 
24 
25 package org.graalvm.compiler.lir.aarch64;
26 
27 import static org.graalvm.compiler.lir.LIRInstruction.OperandFlag.REG;
28 import static jdk.vm.ci.code.ValueUtil.asRegister;
29 
30 import org.graalvm.compiler.asm.aarch64.AArch64MacroAssembler;
31 import org.graalvm.compiler.debug.GraalError;
32 import org.graalvm.compiler.lir.LIRInstructionClass;
33 import org.graalvm.compiler.lir.Opcode;
34 import org.graalvm.compiler.lir.asm.CompilationResultBuilder;
35 
36 import jdk.vm.ci.code.Register;
37 import jdk.vm.ci.meta.AllocatableValue;
38 
39 /**
40  * Bit manipulation ops for ARMv8 ISA.
41  */
42 public class AArch64BitManipulationOp extends AArch64LIRInstruction {
43     public enum BitManipulationOpCode {
44         CTZ,
45         BSR,
46         BSWP,
47         CLZ,
48     }
49 
50     private static final LIRInstructionClass&lt;AArch64BitManipulationOp&gt; TYPE = LIRInstructionClass.create(AArch64BitManipulationOp.class);
51 
52     @Opcode private final BitManipulationOpCode opcode;
53     @Def protected AllocatableValue result;
54     @Use({REG}) protected AllocatableValue input;
55 
56     public AArch64BitManipulationOp(BitManipulationOpCode opcode, AllocatableValue result, AllocatableValue input) {
57         super(TYPE);
58         this.opcode = opcode;
59         this.result = result;
60         this.input = input;
61     }
62 
63     @Override
64     public void emitCode(CompilationResultBuilder crb, AArch64MacroAssembler masm) {
65         Register dst = asRegister(result);
66         Register src = asRegister(input);
67         final int size = input.getPlatformKind().getSizeInBytes() * Byte.SIZE;
68         switch (opcode) {
69             case CLZ:
70                 masm.clz(size, dst, src);
71                 break;
72             case BSR:
73                 // BSR == &lt;type width&gt; - 1 - CLZ(input)
74                 masm.clz(size, dst, src);
75                 masm.neg(size, dst, dst);
76                 masm.add(size, dst, dst, size - 1);
77                 break;
78             case CTZ:
79                 // CTZ == CLZ(rbit(input))
80                 masm.rbit(size, dst, src);
81                 masm.clz(size, dst, dst);
82                 break;
83             case BSWP:
84                 masm.rev(size, dst, src);
85                 break;
86             default:
87                 throw GraalError.shouldNotReachHere();
88         }
89     }
90 
91 }
    </pre>
  </body>
</html>