<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-svn] r2531 - trunk/src/target
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-svn/2009-July/index.html" >
   <LINK REL="made" HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-svn%5D%20r2531%20-%20trunk/src/target&In-Reply-To=%3C200907152339.n6FNdpZR021059%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="001313.html">
   <LINK REL="Next"  HREF="001315.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-svn] r2531 - trunk/src/target</H1>
    <B>zwelch at mail.berlios.de</B> 
    <A HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-svn%5D%20r2531%20-%20trunk/src/target&In-Reply-To=%3C200907152339.n6FNdpZR021059%40sheep.berlios.de%3E"
       TITLE="[Openocd-svn] r2531 - trunk/src/target">zwelch at mail.berlios.de
       </A><BR>
    <I>Thu Jul 16 01:39:51 CEST 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="001313.html">[Openocd-svn] r2530 - in trunk: doc src/target
</A></li>
        <LI>Next message: <A HREF="001315.html">[Openocd-svn] r2532 - trunk/src/target
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#1314">[ date ]</a>
              <a href="thread.html#1314">[ thread ]</a>
              <a href="subject.html#1314">[ subject ]</a>
              <a href="author.html#1314">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: zwelch
Date: 2009-07-16 01:39:48 +0200 (Thu, 16 Jul 2009)
New Revision: 2531

Modified:
   trunk/src/target/arm_disassembler.c
Log:
David Brownell &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">david-b at pacbell.net</A>&gt;:

Change layout of Thumb disassembly to work better with Thumb2:

 - Move opcode to the left, allowing space for four hex bytes:
    * after address, two spaces not one tab (taking 6 spaces)
    * after 2-byte opcode, four spaces before tab
 - Also, after opcode mnemonic use a tab not a space, to make
   operands line up

Sample output (after some patches decoding a few 32-bit instructions):

0x00003e5a  0xf4423200	ORR	r2, r2, #131072	; 0x20000
0x00003e5e  0x601a    	STR 	r2, [r3, #0x0]
0x00003e60  0x2800    	CMP	r0, #0x00
0x00003e62  0xd1f3    	BNE	0x00003e4c
0x00003e64  0xf008fa38	BL	0x0000c2d8

The affected lines of code now wrap at sane margins too.


Modified: trunk/src/target/arm_disassembler.c
===================================================================
--- trunk/src/target/arm_disassembler.c	2009-07-15 23:39:37 UTC (rev 2530)
+++ trunk/src/target/arm_disassembler.c	2009-07-15 23:39:48 UTC (rev 2531)
@@ -1367,7 +1367,9 @@
 	 * Might be simplest to always use the Thumb2 decoder.
 	 */
 
-	snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\t%s 0x%8.8&quot; PRIx32 , address, opcode,mnemonic, target_address);
+	snprintf(instruction-&gt;text, 128,
+			&quot;0x%8.8&quot; PRIx32 &quot;  0x%4.4x    \t%s\t%#8.8&quot; PRIx32,
+			address, opcode, mnemonic, target_address);
 
 	instruction-&gt;info.b_bl_bx_blx.reg_operand = -1;
 	instruction-&gt;info.b_bl_bx_blx.target_address = target_address;
@@ -1403,15 +1405,17 @@
 	{
 		instruction-&gt;info.data_proc.variant = 0; /*immediate*/
 		instruction-&gt;info.data_proc.shifter_operand.immediate.immediate = Rm_imm;
-		snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\t%s r%i, r%i, #%d&quot;,
-				 address, opcode, mnemonic, Rd, Rn, Rm_imm);
+		snprintf(instruction-&gt;text, 128,
+			&quot;0x%8.8&quot; PRIx32 &quot;  0x%4.4x    \t%s\tr%i, r%i, #%d&quot;,
+			address, opcode, mnemonic, Rd, Rn, Rm_imm);
 	}
 	else
 	{
 		instruction-&gt;info.data_proc.variant = 1; /*immediate shift*/
 		instruction-&gt;info.data_proc.shifter_operand.immediate_shift.Rm = Rm_imm;
-		snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\t%s r%i, r%i, r%i&quot;,
-				 address, opcode, mnemonic, Rd, Rn, Rm_imm);
+		snprintf(instruction-&gt;text, 128,
+			&quot;0x%8.8&quot; PRIx32 &quot;  0x%4.4x    \t%s\tr%i, r%i, r%i&quot;,
+			address, opcode, mnemonic, Rd, Rn, Rm_imm);
 	}
 
 	return ERROR_OK;
@@ -1455,8 +1459,9 @@
 	instruction-&gt;info.data_proc.shifter_operand.immediate_shift.Rm = Rm;
 	instruction-&gt;info.data_proc.shifter_operand.immediate_shift.shift_imm = imm;
 
-	snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\t%s r%i, r%i, #0x%02x&quot; ,
-				 address, opcode, mnemonic, Rd, Rm, imm);
+	snprintf(instruction-&gt;text, 128,
+			&quot;0x%8.8&quot; PRIx32 &quot;  0x%4.4x    \t%s\tr%i, r%i, #%#2.2x&quot; ,
+			address, opcode, mnemonic, Rd, Rm, imm);
 
 	return ERROR_OK;
 }
@@ -1496,8 +1501,9 @@
 			break;
 	}
 
-	snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\t%s r%i, #0x%02x&quot; ,
-				 address, opcode, mnemonic, Rd, imm);
+	snprintf(instruction-&gt;text, 128,
+			&quot;0x%8.8&quot; PRIx32 &quot;  0x%4.4x    \t%s\tr%i, #%#2.2x&quot;,
+			address, opcode, mnemonic, Rd, imm);
 
 	return ERROR_OK;
 }
@@ -1548,18 +1554,28 @@
 					if (H1)
 					{
 						instruction-&gt;type = ARM_BLX;
-						snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\tBLX r%i&quot;, address, opcode, Rm);
+						snprintf(instruction-&gt;text, 128,
+							&quot;0x%8.8&quot; PRIx32
+							&quot;  0x%4.4x    \tBLX\tr%i&quot;,
+							address, opcode, Rm);
 					}
 					else
 					{
 						instruction-&gt;type = ARM_BX;
-						snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\tBX r%i&quot;, address, opcode, Rm);
+						snprintf(instruction-&gt;text, 128,
+							&quot;0x%8.8&quot; PRIx32
+							&quot;  0x%4.4x    \tBX\tr%i&quot;,
+							address, opcode, Rm);
 					}
 				}
 				else
 				{
 					instruction-&gt;type = ARM_UNDEFINED_INSTRUCTION;
-					snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\tUNDEFINED INSTRUCTION&quot;, address, opcode);
+					snprintf(instruction-&gt;text, 128,
+						&quot;0x%8.8&quot; PRIx32
+						&quot;  0x%4.4x    \t&quot;
+						&quot;UNDEFINED INSTRUCTION&quot;,
+						address, opcode);
 				}
 				return ERROR_OK;
 				break;
@@ -1655,8 +1671,9 @@
 		}
 	}
 
-	snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\t%s r%i, r%i&quot;,
-				 address, opcode, mnemonic, Rd, Rm);
+	snprintf(instruction-&gt;text, 128,
+			&quot;0x%8.8&quot; PRIx32 &quot;  0x%4.4x    \t%s\tr%i, r%i&quot;,
+			 address, opcode, mnemonic, Rd, Rm);
 
 	return ERROR_OK;
 }
@@ -1669,7 +1686,9 @@
 	instruction-&gt;type = ARM_LDR;
 	immediate = opcode &amp; 0x000000ff;
 
-	snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\tLDR r%i, [PC, #0x%&quot; PRIx32 &quot;]&quot;, address, opcode, Rd, immediate*4);
+	snprintf(instruction-&gt;text, 128,
+		&quot;0x%8.8&quot; PRIx32 &quot;  0x%4.4x    \tLDR\tr%i, [pc, #%#&quot; PRIx32 &quot;]&quot;,
+		address, opcode, Rd, immediate*4);
 
 	instruction-&gt;info.load_store.Rd = Rd;
 	instruction-&gt;info.load_store.Rn = 15 /*PC*/;
@@ -1724,7 +1743,9 @@
 			break;
 	}
 
-	snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\t%s r%i, [r%i, r%i]&quot;, address, opcode, mnemonic, Rd, Rn, Rm);
+	snprintf(instruction-&gt;text, 128,
+			&quot;0x%8.8&quot; PRIx32 &quot;  0x%4.4x    \t%s\tr%i, [r%i, r%i]&quot;,
+			address, opcode, mnemonic, Rd, Rn, Rm);
 
 	instruction-&gt;info.load_store.Rd = Rd;
 	instruction-&gt;info.load_store.Rn = Rn;
@@ -1768,7 +1789,9 @@
 		shift = 0;
 	}
 
-	snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\t%s%c r%i, [r%i, #0x%&quot; PRIx32 &quot;]&quot;, address, opcode, mnemonic, suffix, Rd, Rn, offset &lt;&lt; shift);
+	snprintf(instruction-&gt;text, 128,
+		&quot;0x%8.8&quot; PRIx32 &quot;  0x%4.4x    \t%s%c\tr%i, [r%i, #%#&quot; PRIx32 &quot;]&quot;,
+		address, opcode, mnemonic, suffix, Rd, Rn, offset &lt;&lt; shift);
 
 	instruction-&gt;info.load_store.Rd = Rd;
 	instruction-&gt;info.load_store.Rn = Rn;
@@ -1797,7 +1820,9 @@
 		mnemonic = &quot;STR&quot;;
 	}
 
-	snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\t%s r%i, [SP, #0x%&quot; PRIx32 &quot;]&quot;, address, opcode, mnemonic, Rd, offset*4);
+	snprintf(instruction-&gt;text, 128,
+		&quot;0x%8.8&quot; PRIx32 &quot;  0x%4.4x    \t%s\tr%i, [SP, #%#&quot; PRIx32 &quot;]&quot;,
+		address, opcode, mnemonic, Rd, offset*4);
 
 	instruction-&gt;info.load_store.Rd = Rd;
 	instruction-&gt;info.load_store.Rn = 13 /*SP*/;
@@ -1829,7 +1854,9 @@
 		Rn = 15;
 	}
 
-	snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\tADD r%i, %s, #0x%&quot; PRIx32 &quot;&quot;, address, opcode, Rd,reg_name, imm*4);
+	snprintf(instruction-&gt;text, 128,
+		&quot;0x%8.8&quot; PRIx32 &quot;  0x%4.4x  \tADD\tr%i, %s, #%#&quot; PRIx32,
+		address, opcode, Rd, reg_name, imm * 4);
 
 	instruction-&gt;info.data_proc.variant = 0 /* immediate */;
 	instruction-&gt;info.data_proc.Rd = Rd;
@@ -1857,7 +1884,9 @@
 		mnemonic = &quot;ADD&quot;;
 	}
 
-	snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\t%s SP, #0x%&quot; PRIx32 &quot;&quot;, address, opcode, mnemonic, imm*4);
+	snprintf(instruction-&gt;text, 128,
+			&quot;0x%8.8&quot; PRIx32 &quot;  0x%4.4x    \t%s\tSP, #%#&quot; PRIx32,
+			address, opcode, mnemonic, imm*4);
 
 	instruction-&gt;info.data_proc.variant = 0 /* immediate */;
 	instruction-&gt;info.data_proc.Rd = 13 /*SP*/;
@@ -1873,7 +1902,9 @@
 
 	instruction-&gt;type = ARM_BKPT;
 
-	snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\tBKPT 0x%02&quot; PRIx32 &quot;&quot;, address, opcode, imm);
+	snprintf(instruction-&gt;text, 128,
+			&quot;0x%8.8&quot; PRIx32 &quot;  0x%4.4x  \tBKPT\t%#2.2&quot; PRIx32 &quot;&quot;,
+			address, opcode, imm);
 
 	return ERROR_OK;
 }
@@ -1934,9 +1965,11 @@
 	if (reg_names_p &gt; reg_names)
 		reg_names_p[-2] = '\0';
 	else /* invalid op : no registers */
-    		reg_names[0] = '\0';
+		reg_names[0] = '\0';
 
-	snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\t%s %s{%s}&quot;, address, opcode, mnemonic, ptr_name,reg_names);
+	snprintf(instruction-&gt;text, 128,
+			&quot;0x%8.8&quot; PRIx32 &quot;  0x%4.4x  \t%s\t%s{%s}&quot;,
+			address, opcode, mnemonic, ptr_name, reg_names);
 
 	instruction-&gt;info.load_store_multiple.register_list = reg_list;
 	instruction-&gt;info.load_store_multiple.Rn = Rn;
@@ -1955,14 +1988,16 @@
 	{
 		instruction-&gt;type = ARM_SWI;
 		snprintf(instruction-&gt;text, 128,
-				&quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\tSVC 0x%02&quot; PRIx32,
+				&quot;0x%8.8&quot; PRIx32 &quot;  0x%4.4x    \tSVC\t%#2.2&quot; PRIx32,
 				address, opcode, offset);
 		return ERROR_OK;
 	}
 	else if (cond == 0xe)
 	{
 		instruction-&gt;type = ARM_UNDEFINED_INSTRUCTION;
-		snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\tUNDEFINED INSTRUCTION&quot;, address, opcode);
+		snprintf(instruction-&gt;text, 128,
+			&quot;0x%8.8&quot; PRIx32 &quot;  0x%4.4x    \tUNDEFINED INSTRUCTION&quot;,
+			address, opcode);
 		return ERROR_OK;
 	}
 
@@ -1972,8 +2007,10 @@
 
 	target_address = address + 4 + (offset &lt;&lt; 1);
 
-	snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\tB%s 0x%8.8&quot; PRIx32 , address, opcode,
-			 arm_condition_strings[cond], target_address);
+	snprintf(instruction-&gt;text, 128,
+			&quot;0x%8.8&quot; PRIx32 &quot;  0x%4.4x    \tB%s\t%#8.8&quot; PRIx32,
+			address, opcode,
+			arm_condition_strings[cond], target_address);
 
 	instruction-&gt;type = ARM_B;
 	instruction-&gt;info.b_bl_bx_blx.reg_operand = -1;
@@ -1992,7 +2029,7 @@
 	offset |= (opcode &amp; 0x0200) &gt;&gt; 4;
 
 	snprintf(instruction-&gt;text, 128,
-			&quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\tCB%sZ r%d, %#8.8&quot; PRIx32,
+			&quot;0x%8.8&quot; PRIx32 &quot;  0x%4.4x    \tCB%sZ\tr%d, %#8.8&quot; PRIx32,
 			address, opcode,
 			(opcode &amp; 0x0800) ? &quot;N&quot; : &quot;&quot;,
 			opcode &amp; 0x7, address + 4 + (offset &lt;&lt; 1));
@@ -2005,7 +2042,7 @@
 {
 	/* added in ARMv6 */
 	snprintf(instruction-&gt;text, 128,
-			&quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\t%cXT%c r%d, r%d&quot;,
+			&quot;0x%8.8&quot; PRIx32 &quot;  0x%4.4x    \t%cXT%c\tr%d, r%d&quot;,
 			address, opcode,
 			(opcode &amp; 0x0080) ? 'U' : 'S',
 			(opcode &amp; 0x0040) ? 'B' : 'H',
@@ -2020,12 +2057,12 @@
 	/* added in ARMv6 */
 	if ((opcode &amp; 0x0ff0) == 0x0650)
 		snprintf(instruction-&gt;text, 128,
-				&quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\tSETEND %s&quot;,
+				&quot;0x%8.8&quot; PRIx32 &quot;  0x%4.4x    \tSETEND %s&quot;,
 				address, opcode,
 				(opcode &amp; 0x80) ? &quot;BE&quot; : &quot;LE&quot;);
 	else /* ASSUME (opcode &amp; 0x0fe0) == 0x0660 */
 		snprintf(instruction-&gt;text, 128,
-				&quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\tCPSI%c %s%s%s&quot;,
+				&quot;0x%8.8&quot; PRIx32 &quot;  0x%4.4x    \tCPSI%c %s%s%s&quot;,
 				address, opcode,
 				(opcode &amp; 0x0010) ? 'D' : 'E',
 				(opcode &amp; 0x0004) ? &quot;A&quot; : &quot;&quot;,
@@ -2053,7 +2090,7 @@
 		break;
 	}
 	snprintf(instruction-&gt;text, 128,
-			&quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\tREV%s r%d, r%d&quot;,
+			&quot;0x%8.8&quot; PRIx32 &quot;  0x%4.4x    \tREV%s\tr%d, r%d&quot;,
 			address, opcode, suffix,
 			opcode &amp; 0x7, (opcode &gt;&gt; 3) &amp; 0x7);
 
@@ -2087,7 +2124,7 @@
 	}
 
 	snprintf(instruction-&gt;text, 128,
-			&quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\t%s&quot;,
+			&quot;0x%8.8&quot; PRIx32 &quot;  0x%4.4x    \t%s&quot;,
 			address, opcode, hint);
 
 	return ERROR_OK;
@@ -2107,7 +2144,7 @@
 		x = (opcode &amp; 0x08) ? &quot;T&quot; : &quot;E&quot;;
 
 	snprintf(instruction-&gt;text, 128,
-			&quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\tIT%s%s%s %s&quot;,
+			&quot;0x%8.8&quot; PRIx32 &quot;  0x%4.4x    \tIT%s%s%s\t%s&quot;,
 			address, opcode,
 			x, y, z, arm_condition_strings[cond]);
 
@@ -2216,7 +2253,7 @@
 
 		instruction-&gt;type = ARM_UNDEFINED_INSTRUCTION;
 		snprintf(instruction-&gt;text, 128,
-			&quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\tUNDEFINED INSTRUCTION&quot;,
+			&quot;0x%8.8&quot; PRIx32 &quot;  0x%4.4x    \tUNDEFINED INSTRUCTION&quot;,
 			address, opcode);
 		return ERROR_OK;
 	}
@@ -2239,7 +2276,10 @@
 		if ((opcode &amp; 0xf801) == 0xe801)
 		{
 			instruction-&gt;type = ARM_UNDEFINED_INSTRUCTION;
-			snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8x\tUNDEFINED INSTRUCTION&quot;, address, opcode);
+			snprintf(instruction-&gt;text, 128,
+					&quot;0x%8.8&quot; PRIx32 &quot;  0x%8.8x\t&quot;
+					&quot;UNDEFINED INSTRUCTION&quot;,
+					address, opcode);
 			return ERROR_OK;
 		}
 		else
@@ -2297,7 +2337,7 @@
 	LOG_DEBUG(&quot;Can't decode 32-bit Thumb2 yet (opcode=%08x)&quot;, opcode);
 
 	snprintf(instruction-&gt;text, 128,
-			&quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8x\t... 32-bit Thumb2 ...&quot;,
+			&quot;0x%8.8&quot; PRIx32 &quot;  0x%8.8x\t... 32-bit Thumb2 ...&quot;,
 			address, opcode);
 	return ERROR_OK;
 }


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="001313.html">[Openocd-svn] r2530 - in trunk: doc src/target
</A></li>
	<LI>Next message: <A HREF="001315.html">[Openocd-svn] r2532 - trunk/src/target
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#1314">[ date ]</a>
              <a href="thread.html#1314">[ thread ]</a>
              <a href="subject.html#1314">[ subject ]</a>
              <a href="author.html#1314">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-svn">More information about the openocd-svn
mailing list</a><br>
</body></html>
