{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712695608803 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712695608804 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  9 16:46:48 2024 " "Processing started: Tue Apr  9 16:46:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712695608804 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1712695608804 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pong -c pong " "Command: quartus_sta pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1712695608804 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1712695608886 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1712695609025 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1712695609025 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712695609057 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712695609057 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pong.sdc " "Synopsys Design Constraints File file not found: 'pong.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1712695609267 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1712695609268 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:U_CLK_DIV\|temp_clk clk_div:U_CLK_DIV\|temp_clk " "create_clock -period 1.000 -name clk_div:U_CLK_DIV\|temp_clk clk_div:U_CLK_DIV\|temp_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712695609269 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk50MHz clk50MHz " "create_clock -period 1.000 -name clk50MHz clk50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712695609269 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga:U_VGA\|clk_div:clk_div\|temp_clk vga:U_VGA\|clk_div:clk_div\|temp_clk " "create_clock -period 1.000 -name vga:U_VGA\|clk_div:clk_div\|temp_clk vga:U_VGA\|clk_div:clk_div\|temp_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712695609269 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712695609269 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1712695609271 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712695609272 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1712695609272 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1712695609281 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1712695609287 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712695609290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.416 " "Worst-case setup slack is -7.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.416            -424.594 vga:U_VGA\|clk_div:clk_div\|temp_clk  " "   -7.416            -424.594 vga:U_VGA\|clk_div:clk_div\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.851            -109.467 clk_div:U_CLK_DIV\|temp_clk  " "   -3.851            -109.467 clk_div:U_CLK_DIV\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.778              -0.778 clk50MHz  " "   -0.778              -0.778 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712695609292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.545 " "Worst-case hold slack is 0.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.545               0.000 clk_div:U_CLK_DIV\|temp_clk  " "    0.545               0.000 clk_div:U_CLK_DIV\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.653               0.000 clk50MHz  " "    0.653               0.000 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.768               0.000 vga:U_VGA\|clk_div:clk_div\|temp_clk  " "    0.768               0.000 vga:U_VGA\|clk_div:clk_div\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712695609297 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712695609300 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712695609303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.222 clk50MHz  " "   -3.000              -4.222 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -78.208 vga:U_VGA\|clk_div:clk_div\|temp_clk  " "   -1.222             -78.208 vga:U_VGA\|clk_div:clk_div\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -65.988 clk_div:U_CLK_DIV\|temp_clk  " "   -1.222             -65.988 clk_div:U_CLK_DIV\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712695609305 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712695609318 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1712695609338 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1712695609338 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1712695609684 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712695609720 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712695609727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.656 " "Worst-case setup slack is -6.656" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.656            -379.827 vga:U_VGA\|clk_div:clk_div\|temp_clk  " "   -6.656            -379.827 vga:U_VGA\|clk_div:clk_div\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.396             -94.697 clk_div:U_CLK_DIV\|temp_clk  " "   -3.396             -94.697 clk_div:U_CLK_DIV\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.638              -0.638 clk50MHz  " "   -0.638              -0.638 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712695609730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.502 " "Worst-case hold slack is 0.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502               0.000 clk_div:U_CLK_DIV\|temp_clk  " "    0.502               0.000 clk_div:U_CLK_DIV\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 clk50MHz  " "    0.561               0.000 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.704               0.000 vga:U_VGA\|clk_div:clk_div\|temp_clk  " "    0.704               0.000 vga:U_VGA\|clk_div:clk_div\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712695609734 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712695609738 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712695609742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.222 clk50MHz  " "   -3.000              -4.222 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -78.208 vga:U_VGA\|clk_div:clk_div\|temp_clk  " "   -1.222             -78.208 vga:U_VGA\|clk_div:clk_div\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -65.988 clk_div:U_CLK_DIV\|temp_clk  " "   -1.222             -65.988 clk_div:U_CLK_DIV\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712695609744 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712695609755 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712695609855 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712695609856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.032 " "Worst-case setup slack is -3.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.032            -170.950 vga:U_VGA\|clk_div:clk_div\|temp_clk  " "   -3.032            -170.950 vga:U_VGA\|clk_div:clk_div\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.363             -27.141 clk_div:U_CLK_DIV\|temp_clk  " "   -1.363             -27.141 clk_div:U_CLK_DIV\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.129              -0.129 clk50MHz  " "   -0.129              -0.129 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712695609859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.249 " "Worst-case hold slack is 0.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 clk_div:U_CLK_DIV\|temp_clk  " "    0.249               0.000 clk_div:U_CLK_DIV\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 clk50MHz  " "    0.301               0.000 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 vga:U_VGA\|clk_div:clk_div\|temp_clk  " "    0.344               0.000 vga:U_VGA\|clk_div:clk_div\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712695609863 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712695609866 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712695609869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.010 clk50MHz  " "   -3.000              -4.010 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -64.000 vga:U_VGA\|clk_div:clk_div\|temp_clk  " "   -1.000             -64.000 vga:U_VGA\|clk_div:clk_div\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -54.000 clk_div:U_CLK_DIV\|temp_clk  " "   -1.000             -54.000 clk_div:U_CLK_DIV\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712695609871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712695609871 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712695610683 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712695610684 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712695610739 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr  9 16:46:50 2024 " "Processing ended: Tue Apr  9 16:46:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712695610739 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712695610739 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712695610739 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1712695610739 ""}
