// Seed: 1336578729
module module_1 (
    input wire id_0,
    input wire id_1,
    input tri1 id_2,
    output supply1 id_3,
    output tri1 id_4,
    input tri module_0,
    input wand id_6,
    output supply0 id_7,
    input supply1 id_8
);
  wire id_10;
  id_11 :
  assert property (@(posedge 1) {1, 1} && id_1 && ~id_1)
  else $display();
  wire id_12;
  wire id_13;
  assign id_4 = 1;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    output uwire id_1,
    input  uwire id_2,
    output wor   id_3,
    output wor   id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_4,
      id_2
  );
endmodule
