bank   0   1261.32   0.001   0.001
coh_wrapper_l2_ctrls||uartClockDomainWrapper_uart_0_rxm   0   1261.32   0.001   0.001
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0_0   0   0   273.761   680.469
coh_wrapper_l2_inclusive_cache_bank_sched_1   535.011   0   425.488   2493.32
coh_wrapper_l2_inclusive_cache_bank_sched_0_1   273.761   0   261.25   2493.32
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_1   209.001   1261.32   0.001   0.001
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0_1   0   680.469   273.761   580.854
bank/ram_mem_mem_ext_mem_0_0||bank/ram_mem_mem_ext_mem_0_1||bank/ram_mem_mem_ext_mem_1_0||bank/ram_mem_mem_ext_mem_1_1||bank/ram_mem_mem_ext_mem_2_0||bank/ram_mem_mem_ext_mem_2_1||bank/ram_mem_mem_ext_mem_3_0||bank/ram_mem_mem_ext_mem_3_1||bank/ram_mem_mem_ext_mem_4_0||bank/ram_mem_mem_ext_mem_4_1||bank/ram_mem_mem_ext_mem_5_0||bank/ram_mem_mem_ext_mem_5_1||bank/ram_mem_mem_ext_mem_6_0||bank/ram_mem_mem_ext_mem_6_1||bank/ram_mem_mem_ext_mem_7_0||bank/ram_mem_mem_ext_mem_7_1   0   1261.32   209   1232
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   960.5   0   209   2458.4
NONE   -1090.37   -928.278   2308.02   3442.04
RocketTile_0   595.219   -453.639   0   0
RocketTile_1   -835.102   263.148   0   0
RocketTile_2   -535.114   1963.45   0   0
RocketTile_3   -303.577   14.8373   0   0
cbus_wrapped_error_device_error   -599.977   936.954   0   0
serial_tl_domain_phy_in_phits_in_async_4_sink   -1070.23   1418.17   0   0
serial_tl_domain_phy_in_phits_in_async_4_source   -1070.23   1418.17   0   0
serial_tl_domain_phy_out_phits_out_async_1_sink   -599.977   936.953   0   0
serial_tl_domain_phy_out_phits_out_async_1_source   -599.977   936.955   0   0
(root)_glue_logic   -299.989   1185.26   0   0
