
*** Running vivado
    with args -log mac.vdi -applog -m64 -messageDb vivado.pb -mode batch -source mac.tcl -notrace


****** Vivado v2015.4.1 (64-bit)
  **** SW Build 1431336 on Fri Dec 11 14:52:39 MST 2015
  **** IP Build 1427053 on Mon Dec  7 12:56:29 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source mac.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4.1
INFO: [Device 21-403] Loading part xcku115-flva2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 26 instances

link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1614.711 ; gain = 605.395 ; free physical = 105 ; free virtual = 3666
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku115'
INFO: [Common 17-1223] The version limit for your license is '2016.04' and will expire in -509 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1672.730 ; gain = 47.016 ; free physical = 113 ; free virtual = 3658
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
INFO: [Mig 66-107] No memory instances. Ignoring
Implement Debug Cores | Checksum: c33e29a2

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ff40d7cb

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 1993.480 ; gain = 0.000 ; free physical = 94 ; free virtual = 3433

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: ff40d7cb

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.67 . Memory (MB): peak = 1993.480 ; gain = 0.000 ; free physical = 94 ; free virtual = 3433

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 42 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 16fdd35b6

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.70 . Memory (MB): peak = 1993.480 ; gain = 0.000 ; free physical = 105 ; free virtual = 3433

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1993.480 ; gain = 0.000 ; free physical = 105 ; free virtual = 3433
Ending Logic Optimization Task | Checksum: 16fdd35b6

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.70 . Memory (MB): peak = 1993.480 ; gain = 0.000 ; free physical = 105 ; free virtual = 3433

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 16fdd35b6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1993.480 ; gain = 0.000 ; free physical = 93 ; free virtual = 3433
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1993.480 ; gain = 378.770 ; free physical = 105 ; free virtual = 3433
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/run/vivado_run/project_1_optimized/project_1_optimized.runs/impl_1/mac_drc_opted.rpt.
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku115'
INFO: [Common 17-1223] The version limit for your license is '2016.04' and will expire in -509 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2033.496 ; gain = 0.000 ; free physical = 85 ; free virtual = 3413
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2033.496 ; gain = 0.000 ; free physical = 93 ; free virtual = 3413

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2033.496 ; gain = 0.000 ; free physical = 91 ; free virtual = 3413

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2033.496 ; gain = 0.000 ; free physical = 85 ; free virtual = 3399

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2033.496 ; gain = 0.000 ; free physical = 85 ; free virtual = 3399

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 17fa9ee1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2033.496 ; gain = 0.000 ; free physical = 85 ; free virtual = 3399
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7c8c2b04

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2033.496 ; gain = 0.000 ; free physical = 85 ; free virtual = 3399

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design
Phase 1.2.1 Place Init Design | Checksum: a86ad3bc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2033.496 ; gain = 0.000 ; free physical = 85 ; free virtual = 3399
Phase 1.2 Build Placer Netlist Model | Checksum: a86ad3bc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2033.496 ; gain = 0.000 ; free physical = 85 ; free virtual = 3399

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: a86ad3bc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2033.496 ; gain = 0.000 ; free physical = 85 ; free virtual = 3399
Phase 1.3 Constrain Clocks/Macros | Checksum: a86ad3bc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2033.496 ; gain = 0.000 ; free physical = 85 ; free virtual = 3399
Phase 1 Placer Initialization | Checksum: a86ad3bc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2033.496 ; gain = 0.000 ; free physical = 85 ; free virtual = 3401

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: b14e7489

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2091.336 ; gain = 57.840 ; free physical = 85 ; free virtual = 3321

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b14e7489

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2091.336 ; gain = 57.840 ; free physical = 85 ; free virtual = 3323

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14e294fd4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2091.336 ; gain = 57.840 ; free physical = 85 ; free virtual = 3322

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ce1f4066

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2091.336 ; gain = 57.840 ; free physical = 85 ; free virtual = 3323

Phase 3.4 Small Shape Detail Placement

Phase 3.4.1 Commit Small Macros and Core Logic

Phase 3.4.1.1 Small Shape HALF_LEGAL_FULL_SLICE iteration

Phase 3.4.1.1.1 Commit Slice Clusters
Phase 3.4.1.1.1 Commit Slice Clusters | Checksum: 19edce24d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2094.207 ; gain = 60.711 ; free physical = 86 ; free virtual = 3307
Phase 3.4.1.1 Small Shape HALF_LEGAL_FULL_SLICE iteration | Checksum: 19edce24d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2094.207 ; gain = 60.711 ; free physical = 86 ; free virtual = 3307
Phase 3.4.1 Commit Small Macros and Core Logic | Checksum: 19edce24d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2094.207 ; gain = 60.711 ; free physical = 86 ; free virtual = 3307

Phase 3.4.2 Clock Restriction Legalization for Leaf Columns
Phase 3.4.2 Clock Restriction Legalization for Leaf Columns | Checksum: 19edce24d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2142.965 ; gain = 109.469 ; free physical = 86 ; free virtual = 3245
Phase 3.4 Small Shape Detail Placement | Checksum: 19edce24d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2142.965 ; gain = 109.469 ; free physical = 85 ; free virtual = 3245

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 19edce24d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 2142.965 ; gain = 109.469 ; free physical = 85 ; free virtual = 3245
Phase 3 Detail Placement | Checksum: 19edce24d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 2142.965 ; gain = 109.469 ; free physical = 84 ; free virtual = 3246

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1ac92d002

Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 2142.965 ; gain = 109.469 ; free physical = 85 ; free virtual = 3245

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1ac92d002

Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 2142.965 ; gain = 109.469 ; free physical = 85 ; free virtual = 3246

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1ac92d002

Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 2142.965 ; gain = 109.469 ; free physical = 85 ; free virtual = 3246

Phase 4.4 Deposit Clock Routing
Phase 4.4 Deposit Clock Routing | Checksum: 1ac92d002

Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 2142.965 ; gain = 109.469 ; free physical = 85 ; free virtual = 3245

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 1ac92d002

Time (s): cpu = 00:00:12 ; elapsed = 00:00:38 . Memory (MB): peak = 2142.965 ; gain = 109.469 ; free physical = 85 ; free virtual = 3246

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 1ac92d002

Time (s): cpu = 00:00:12 ; elapsed = 00:00:38 . Memory (MB): peak = 2142.965 ; gain = 109.469 ; free physical = 85 ; free virtual = 3245
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ac92d002

Time (s): cpu = 00:00:12 ; elapsed = 00:00:38 . Memory (MB): peak = 2142.965 ; gain = 109.469 ; free physical = 85 ; free virtual = 3245
Ending Placer Task | Checksum: 1599f0714

Time (s): cpu = 00:00:12 ; elapsed = 00:00:41 . Memory (MB): peak = 2142.965 ; gain = 109.469 ; free physical = 85 ; free virtual = 3246
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:43 . Memory (MB): peak = 2142.965 ; gain = 109.469 ; free physical = 85 ; free virtual = 3245
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:06 . Memory (MB): peak = 2182.980 ; gain = 0.000 ; free physical = 86 ; free virtual = 3249
write_checkpoint: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:11 . Memory (MB): peak = 2182.980 ; gain = 40.016 ; free physical = 86 ; free virtual = 3251
report_io: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:06 . Memory (MB): peak = 2182.980 ; gain = 0.000 ; free physical = 85 ; free virtual = 3248
report_io: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:07 . Memory (MB): peak = 2182.980 ; gain = 0.000 ; free physical = 85 ; free virtual = 3249
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:06 . Memory (MB): peak = 2182.980 ; gain = 0.000 ; free physical = 85 ; free virtual = 3248
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:07 . Memory (MB): peak = 2182.980 ; gain = 0.000 ; free physical = 85 ; free virtual = 3249
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:01 . Memory (MB): peak = 2182.980 ; gain = 0.000 ; free physical = 85 ; free virtual = 3248
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku115'
INFO: [Common 17-1223] The version limit for your license is '2016.04' and will expire in -509 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: f50d7af1 ConstDB: 0 ShapeSum: 64918c23 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 193842c93

Time (s): cpu = 00:04:11 ; elapsed = 00:03:57 . Memory (MB): peak = 2661.594 ; gain = 478.613 ; free physical = 85 ; free virtual = 2802

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: 193842c93

Time (s): cpu = 00:04:11 ; elapsed = 00:04:00 . Memory (MB): peak = 2671.109 ; gain = 488.129 ; free physical = 86 ; free virtual = 2790

Phase 2.2 Global Clock Net Routing
Phase 2.2 Global Clock Net Routing | Checksum: 193842c93

Time (s): cpu = 00:04:18 ; elapsed = 00:04:15 . Memory (MB): peak = 2808.039 ; gain = 625.059 ; free physical = 92 ; free virtual = 2659
Phase 2 Router Initialization | Checksum: 193842c93

Time (s): cpu = 00:04:19 ; elapsed = 00:04:16 . Memory (MB): peak = 2808.039 ; gain = 625.059 ; free physical = 85 ; free virtual = 2663

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: cd2634c1

Time (s): cpu = 00:04:26 ; elapsed = 00:04:24 . Memory (MB): peak = 2808.039 ; gain = 625.059 ; free physical = 85 ; free virtual = 2655

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 7e0389e6

Time (s): cpu = 00:04:26 ; elapsed = 00:04:27 . Memory (MB): peak = 2808.039 ; gain = 625.059 ; free physical = 85 ; free virtual = 2655
Phase 4 Rip-up And Reroute | Checksum: 7e0389e6

Time (s): cpu = 00:04:26 ; elapsed = 00:04:27 . Memory (MB): peak = 2808.039 ; gain = 625.059 ; free physical = 85 ; free virtual = 2653

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 7e0389e6

Time (s): cpu = 00:04:26 ; elapsed = 00:04:27 . Memory (MB): peak = 2808.039 ; gain = 625.059 ; free physical = 85 ; free virtual = 2653

Phase 6 Post Hold Fix
Phase 6 Post Hold Fix | Checksum: 7e0389e6

Time (s): cpu = 00:04:26 ; elapsed = 00:04:27 . Memory (MB): peak = 2808.039 ; gain = 625.059 ; free physical = 85 ; free virtual = 2653

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00333807 %
  Global Horizontal Routing Utilization  = 0.00169515 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 25.3165%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 9.70464%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 17.3077%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 15.3846%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------

Phase 7 Route finalize | Checksum: 7e0389e6

Time (s): cpu = 00:04:31 ; elapsed = 00:04:29 . Memory (MB): peak = 2808.039 ; gain = 625.059 ; free physical = 86 ; free virtual = 2653

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 7e0389e6

Time (s): cpu = 00:04:31 ; elapsed = 00:04:30 . Memory (MB): peak = 2809.422 ; gain = 626.441 ; free physical = 86 ; free virtual = 2651

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 7e0389e6

Time (s): cpu = 00:04:31 ; elapsed = 00:05:03 . Memory (MB): peak = 2812.180 ; gain = 629.199 ; free physical = 86 ; free virtual = 2649
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:31 ; elapsed = 00:05:04 . Memory (MB): peak = 2812.180 ; gain = 629.199 ; free physical = 87 ; free virtual = 2648

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:32 ; elapsed = 00:05:26 . Memory (MB): peak = 2812.180 ; gain = 629.199 ; free physical = 84 ; free virtual = 2649
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:04 . Memory (MB): peak = 2822.184 ; gain = 0.000 ; free physical = 84 ; free virtual = 2656
write_checkpoint: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:09 . Memory (MB): peak = 2822.184 ; gain = 10.004 ; free physical = 86 ; free virtual = 2655
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/run/vivado_run/project_1_optimized/project_1_optimized.runs/impl_1/mac_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 2822.184 ; gain = 0.000 ; free physical = 88 ; free virtual = 2646
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_timing_summary: Time (s): cpu = 00:00:08 ; elapsed = 00:02:38 . Memory (MB): peak = 3411.227 ; gain = 589.043 ; free physical = 87 ; free virtual = 2131
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 3464.293 ; gain = 53.066 ; free physical = 86 ; free virtual = 2099
report_clock_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3464.293 ; gain = 0.000 ; free physical = 87 ; free virtual = 2098
INFO: [Common 17-206] Exiting Vivado at Thu Sep 21 18:41:17 2017...
