{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.510018",
   "Default View_TopLeft":"-141,-378",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace port port-id_GPIO_BTNU -pg 1 -lvl 0 -x 0 -y 300 -defaultsOSRD
preplace port port-id_UART_TXD -pg 1 -lvl 7 -x 1810 -y 300 -defaultsOSRD
preplace portBus GPIO_LED -pg 1 -lvl 7 -x 1810 -y 440 -defaultsOSRD
preplace portBus GPIO_SW -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 120 -y 60 -defaultsOSRD -pinDir clk_in1 left -pinY clk_in1 0L -pinDir clk100mhz right -pinY clk100mhz 0R
preplace inst system_reset -pg 1 -lvl 2 -x 410 -y 60 -swap {0 3 1 2 4 6 7 8 5 9} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 0L -pinDir ext_reset_in left -pinY ext_reset_in 60L -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 40L -pinDir dcm_locked left -pinY dcm_locked 80L -pinDir mb_reset right -pinY mb_reset 20R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 40R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 60R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 0R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 80R
preplace inst axi_interconnect -pg 1 -lvl 5 -x 1350 -y 100 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 60 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 20 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 40 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 81 80} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 20L -pinDir M00_AXI right -pinY M00_AXI 320R -pinDir M01_AXI right -pinY M01_AXI 0R -pinDir M02_AXI right -pinY M02_AXI 180R -pinDir aclk left -pinY aclk 320L -pinDir aresetn left -pinY aresetn 40L
preplace inst axi_gpio_leds -pg 1 -lvl 6 -x 1650 -y 420 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO right -pinY GPIO 0R -pinDir GPIO.gpio_io_o right -pinY GPIO.gpio_io_o 20R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst up_button -pg 1 -lvl 2 -x 410 -y 280 -defaultsOSRD -pinDir CLK left -pinY CLK 0L -pinDir PIN left -pinY PIN 20L -pinDir Q right -pinY Q 0R
preplace inst axi_gpio_switches -pg 1 -lvl 6 -x 1650 -y 100 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO left -pinY GPIO 20L -pinDir GPIO.gpio_io_i left -pinY GPIO.gpio_io_i 40L -pinDir s_axi_aclk left -pinY s_axi_aclk 60L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 80L
preplace inst axi_uartlite_0 -pg 1 -lvl 6 -x 1650 -y 280 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir UART right -pinY UART 0R -pinDir UART.tx right -pinY UART.tx 20R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L -pinDir interrupt right -pinY interrupt 40R
preplace inst axi4lite_standalone_master -pg 1 -lvl 4 -x 1070 -y 120 -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 0R -pinBusDir AMCI_MOSI left -pinBusY AMCI_MOSI 120L -pinBusDir AMCI_MISO left -pinBusY AMCI_MISO 140L -pinDir M_AXI_ACLK left -pinY M_AXI_ACLK 220L -pinDir M_AXI_ARESETN left -pinY M_AXI_ARESETN 240L
preplace inst controller_0 -pg 1 -lvl 3 -x 770 -y 240 -swap {1 0 2 3 4} -defaultsOSRD -pinDir CLK left -pinY CLK 20L -pinDir RESETN left -pinY RESETN 0L -pinDir BUTTON left -pinY BUTTON 40L -pinBusDir AMCI_MOSI right -pinBusY AMCI_MOSI 0R -pinBusDir AMCI_MISO right -pinBusY AMCI_MISO 20R
preplace netloc PIN_0_1 1 0 2 NJ 300 NJ
preplace netloc axi4_lite_master_0_AMCI_MISO 1 3 1 N 260
preplace netloc axi_gpio_0_gpio_io_o 1 6 1 NJ 440
preplace netloc axi_uartlite_0_tx 1 6 1 NJ 300
preplace netloc button_0_Q 1 2 1 N 280
preplace netloc clk_in1_0_1 1 0 1 NJ 60
preplace netloc controller_0_AMCI_MOSI 1 3 1 N 240
preplace netloc ext_reset_in_0_1 1 0 2 NJ 120 NJ
preplace netloc gpio_io_i_0_1 1 0 6 NJ 200 NJ 200 630J 40 NJ 40 NJ 40 1490J
preplace netloc system_clock_clk100mhz 1 1 5 220 220 590 340 930 420 1210 480 1490
preplace netloc system_reset_interconnect_aresetn 1 2 3 N 60 NJ 60 1210J
preplace netloc system_reset_peripheral_aresetn 1 2 4 610 360 910 500 NJ 500 1510
preplace netloc axi4lite_standalone_master_M_AXI 1 4 1 N 120
preplace netloc axi_interconnect_M02_AXI 1 5 1 N 280
preplace netloc smartconnect_0_M00_AXI 1 5 1 N 420
preplace netloc smartconnect_0_M01_AXI 1 5 1 N 100
levelinfo -pg 1 0 120 410 770 1070 1350 1650 1810
pagesize -pg 1 -db -bbox -sgen -150 0 1970 520
",
   "No Loops_ScaleFactor":"0.530052",
   "No Loops_TopLeft":"-149,-194",
   "Reduced Jogs_ScaleFactor":"0.494263",
   "Reduced Jogs_TopLeft":"-142,-370",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_reset -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 120 -y 60 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 410 -y 100 -defaultsOSRD
preplace netloc clk_in1_0_1 1 0 1 NJ 60
preplace netloc reset_1 1 0 2 NJ 120 220J
preplace netloc system_clock_clk100mhz 1 1 1 NJ 60
levelinfo -pg 1 0 120 410 600
pagesize -pg 1 -db -bbox -sgen -140 0 600 200
"
}
{
   "da_axi4_cnt":"3",
   "da_board_cnt":"4",
   "da_clkrst_cnt":"3"
}
